##########################################################################
#
# Application : compile_simlib (2017.4)
# File name   : compile_simlib.log
#
# #########################################################################
INFO: [Vivado 12-4753] Extracting data from the IP repository...(this may take a while, please wait)...
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'RSTN' as interface 'RSTN'.
INFO: [IP_Flow 19-4728] Bus Interface 'RSTN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/wjg/demosaic'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ip folder'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'RSTN' as interface 'RSTN'.
INFO: [IP_Flow 19-4728] Bus Interface 'RSTN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/wjg/demosaic'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ip folder'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'RSTN' as interface 'RSTN'.
INFO: [IP_Flow 19-4728] Bus Interface 'RSTN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/wjg/demosaic'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ip folder'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'RSTN' as interface 'RSTN'.
INFO: [IP_Flow 19-4728] Bus Interface 'RSTN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/wjg/demosaic'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ip folder'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'RSTN' as interface 'RSTN'.
INFO: [IP_Flow 19-4728] Bus Interface 'RSTN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'CLK' as interface 'CLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RSTN'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/wjg/demosaic'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ip folder'.
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
................................................................................
INFO: [setup_ip_static_library-Tcl-23] Data extracted from repository. Inspected 400 IP libraries.

INFO: [Vivado 12-5496] Finding simulator executables and checking version...
WARNING: [Vivado 12-5495] Detected incompatible modelsim simulator installation version '10.5'! The supported simulator version for the current Vivado release is '10.6b'.
INFO: [Vivado 12-5498] Processing source library information for the selected device family (default:all) ...

Compiling libraries for 'modelsim' simulator in 'C:\Users\Administrator\Desktop\wjg'
Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
vmap -c 
Copying C:/modeltech64_10.5/win64/../modelsim.ini to modelsim.ini

Compiling verilog library 'secureip'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:secureip)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:43:36 on Nov 28,2019
vlog -source -novopt -64 -sv -suppress vlog-2583 -work secureip -f C:\Users\Administrator\Desktop\wjg/secureip/.cxl.systemverilog.secureip.secureip.nt64.cmf 
-- Compiling module SIP_FE
-- Compiling module SIP_HSDAC
-- Compiling module SIP_HSADC
-- Compiling module SIP_PCIE4CE4
-- Compiling module SIP_HBM_ONE_STACK_INTF
-- Compiling module xil_hbm_one_stack_intf_mod1
-- Compiling module xil_hbm_one_stack_intf_mod2
-- Compiling module xil_hbm_one_stack_intf_mod4
-- Compiling module xil_hbm_one_stack_intf_mod6
-- Compiling module xil_hbm_one_stack_intf_mod782
-- Compiling module SIP_HBM_TWO_STACK_INTF
-- Compiling module xil_hbm_two_stack_intf_mod1
-- Compiling module xil_hbm_two_stack_intf_mod2
-- Compiling module xil_hbm_two_stack_intf_mod4
-- Compiling module xil_hbm_two_stack_intf_mod6
-- Compiling module xil_hbm_two_stack_intf_mod782

Top level modules:
	SIP_FE
	SIP_HSDAC
	SIP_HSADC
	SIP_PCIE4CE4
	SIP_HBM_ONE_STACK_INTF
	SIP_HBM_TWO_STACK_INTF
End time: 13:44:37 on Nov 28,2019, Elapsed time: 0:01:01
Errors: 0, Warnings: 1, Suppressed Warnings: 142

END_COMPILATION_MESSAGES(modelsim:verilog:secureip)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 0.30 % complete

Compiling vhdl library 'unisim'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:unisim)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:44:39 on Nov 28,2019
vcom -source -93 -novopt -64 -work unisim -f C:\Users\Administrator\Desktop\wjg/unisim/.cxl.vhdl.unisim.unisim.nt64.cmf -f C:\Users\Administrator\Desktop\wjg/unisim/.cxl.vhdl.secureip_vhdl_unisim.unisim.nt64.cmf 
-- Loading package STANDARD
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Compiling package VPKG
-- Compiling package body VPKG
-- Loading package VPKG
-- Loading package VPKG
-- Compiling entity AND2B1L
-- Compiling architecture AND2B1L_V of AND2B1L
-- Compiling entity AUTOBUF
-- Compiling architecture AUTOBUF_V of AUTOBUF
-- Compiling entity BIBUF
-- Compiling architecture BIBUF_V of BIBUF
-- Compiling entity BSCANE2
-- Compiling architecture BSCANE2_V of BSCANE2
-- Compiling entity BUF
-- Compiling architecture BUF_V of BUF
-- Loading package NUMERIC_STD
-- Compiling entity BUFCE_LEAF
-- Compiling architecture BUFCE_LEAF_V of BUFCE_LEAF
-- Compiling entity BUFCE_ROW
-- Compiling architecture BUFCE_ROW_V of BUFCE_ROW
-- Compiling entity BUFG
-- Compiling architecture BUFG_V of BUFG
-- Compiling entity BUFGCE
-- Compiling architecture BUFGCE_V of BUFGCE
-- Compiling entity BUFGCE_DIV
-- Compiling architecture BUFGCE_DIV_V of BUFGCE_DIV
-- Compiling entity BUFGCTRL
-- Compiling architecture BUFGCTRL_V of BUFGCTRL
-- Compiling entity BUFGP
-- Compiling architecture BUFGP_V of BUFGP
-- Compiling entity BUFG_GT
-- Compiling architecture BUFG_GT_V of BUFG_GT
-- Compiling entity BUFG_GT_SYNC
-- Compiling architecture BUFG_GT_SYNC_V of BUFG_GT_SYNC
-- Compiling entity BUFH
-- Compiling architecture BUFH_V of BUFH
-- Compiling entity BUFHCE
-- Compiling architecture BUFHCE_V of BUFHCE
-- Compiling entity BUFIO
-- Compiling architecture BUFIO_V of BUFIO
-- Loading package std_logic_arith
-- Compiling entity BUFMR
-- Compiling architecture BUFMR_V of BUFMR
-- Compiling entity BUFMRCE
-- Compiling architecture BUFMRCE_V of BUFMRCE
-- Compiling entity BUFR
-- Compiling architecture BUFR_V of BUFR
-- Compiling entity CAPTUREE2
-- Compiling architecture CAPTUREE2_V of CAPTUREE2
-- Compiling entity CARRY4
-- Compiling architecture CARRY4_V of CARRY4
-- Compiling entity CARRY8
-- Compiling architecture CARRY8_V of CARRY8
-- Compiling entity CFGLUT5
-- Compiling architecture CFGLUT5_V of CFGLUT5
-- Compiling entity DCIRESET
-- Compiling architecture DCIRESET_V of DCIRESET
-- Compiling entity dcm_adv_clock_divide_by_2
-- Compiling architecture dcm_adv_clock_divide_by_2_V of dcm_adv_clock_divide_by_2
-- Compiling entity dcm_adv_maximum_period_check
-- Compiling architecture dcm_adv_maximum_period_check_V of dcm_adv_maximum_period_check
-- Compiling entity dcm_adv_clock_lost
-- Compiling architecture dcm_adv_clock_lost_V of dcm_adv_clock_lost
-- Compiling entity DCM_ADV
-- Compiling architecture DCM_ADV_V of DCM_ADV
-- Compiling entity dcm_sp_clock_divide_by_2
-- Compiling architecture dcm_sp_clock_divide_by_2_V of dcm_sp_clock_divide_by_2
-- Compiling entity dcm_sp_maximum_period_check
-- Compiling architecture dcm_sp_maximum_period_check_V of dcm_sp_maximum_period_check
-- Compiling entity dcm_sp_clock_lost
-- Compiling architecture dcm_sp_clock_lost_V of dcm_sp_clock_lost
-- Compiling entity DCM_SP
-- Compiling architecture DCM_SP_V of DCM_SP
-- Compiling entity DIFFINBUF
-- Compiling architecture DIFFINBUF_V of DIFFINBUF
-- Compiling entity DNA_PORT
-- Compiling architecture DNA_PORT_V of DNA_PORT
-- Compiling entity DNA_PORTE2
-- Compiling architecture DNA_PORTE2_V of DNA_PORTE2
-- Compiling entity DPHY_DIFFINBUF
-- Compiling architecture DPHY_DIFFINBUF_V of DPHY_DIFFINBUF
-- Loading package STD_LOGIC_SIGNED
-- Compiling entity DSP48E1
-- Compiling architecture DSP48E1_V of DSP48E1
-- Compiling entity DSP48E2
-- Compiling architecture DSP48E2_V of DSP48E2
-- Compiling entity DSP_ALU
-- Compiling architecture DSP_ALU_V of DSP_ALU
-- Compiling entity DSP_A_B_DATA
-- Compiling architecture DSP_A_B_DATA_V of DSP_A_B_DATA
-- Compiling entity DSP_C_DATA
-- Compiling architecture DSP_C_DATA_V of DSP_C_DATA
-- Compiling entity DSP_MULTIPLIER
-- Compiling architecture DSP_MULTIPLIER_V of DSP_MULTIPLIER
-- Compiling entity DSP_M_DATA
-- Compiling architecture DSP_M_DATA_V of DSP_M_DATA
-- Compiling entity DSP_OUTPUT
-- Compiling architecture DSP_OUTPUT_V of DSP_OUTPUT
-- Compiling entity DSP_PREADD
-- Compiling architecture DSP_PREADD_V of DSP_PREADD
-- Compiling entity DSP_PREADD_DATA
-- Compiling architecture DSP_PREADD_DATA_V of DSP_PREADD_DATA
-- Compiling entity EFUSE_USR
-- Compiling architecture EFUSE_USR_V of EFUSE_USR
-- Compiling entity FDCE
-- Compiling architecture FDCE_V of FDCE
-- Compiling entity FDPE
-- Compiling architecture FDPE_V of FDPE
-- Compiling entity FDRE
-- Compiling architecture FDRE_V of FDRE
-- Compiling entity FDSE
-- Compiling architecture FDSE_V of FDSE
-- Compiling entity FF18_INTERNAL_VHDL
-- Compiling architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
-- Compiling entity FIFO18E1
-- Compiling architecture FIFO18E1_V of FIFO18E1
-- Compiling entity FIFO18E2
-- Compiling architecture FIFO18E2_V of FIFO18E2
-- Compiling entity FF36_INTERNAL_VHDL
-- Compiling architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
-- Compiling entity FIFO36E1
-- Compiling architecture FIFO36E1_V of FIFO36E1
-- Compiling entity FIFO36E2
-- Compiling architecture FIFO36E2_V of FIFO36E2
-- Compiling entity FRAME_ECCE2
-- Compiling architecture FRAME_ECCE2_V of FRAME_ECCE2
-- Compiling entity FRAME_ECCE3
-- Compiling architecture FRAME_ECCE3_V of FRAME_ECCE3
-- Compiling entity GLBL_VHD
-- Compiling architecture GLBL_VHD_V of GLBL_VHD
-- Compiling entity GND
-- Compiling architecture GND_V of GND
-- Compiling entity HARD_SYNC
-- Compiling architecture HARD_SYNC_V of HARD_SYNC
-- Loading package std_logic_textio
-- Compiling entity HPIO_VREF
-- Compiling architecture HPIO_VREF_V of HPIO_VREF
-- Compiling entity IBUF
-- Compiling architecture IBUF_V of IBUF
-- Compiling entity IBUFCTRL
-- Compiling architecture IBUFCTRL_V of IBUFCTRL
-- Compiling entity IBUFDS
-- Compiling architecture IBUFDS_V of IBUFDS
-- Compiling entity IBUFDSE3
-- Compiling architecture IBUFDSE3_V of IBUFDSE3
-- Compiling entity IBUFDS_DIFF_OUT
-- Compiling architecture IBUFDS_DIFF_OUT_V of IBUFDS_DIFF_OUT
-- Compiling entity IBUFDS_DIFF_OUT_IBUFDISABLE
-- Compiling architecture IBUFDS_DIFF_OUT_IBUFDISABLE_V of IBUFDS_DIFF_OUT_IBUFDISABLE
-- Compiling entity IBUFDS_DIFF_OUT_INTERMDISABLE
-- Compiling architecture IBUFDS_DIFF_OUT_INTERMDISABLE_V of IBUFDS_DIFF_OUT_INTERMDISABLE
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity IBUFDS_GTE2
-- Compiling architecture IBUFDS_GTE2_V of IBUFDS_GTE2
-- Compiling entity IBUFDS_GTE3
-- Compiling architecture IBUFDS_GTE3_V of IBUFDS_GTE3
-- Compiling entity IBUFDS_IBUFDISABLE
-- Compiling architecture IBUFDS_IBUFDISABLE_V of IBUFDS_IBUFDISABLE
-- Compiling entity IBUFDS_IBUFDISABLE_INT
-- Compiling architecture IBUFDS_IBUFDISABLE_INT_V of IBUFDS_IBUFDISABLE_INT
-- Compiling entity IBUFDS_INTERMDISABLE
-- Compiling architecture IBUFDS_INTERMDISABLE_V of IBUFDS_INTERMDISABLE
-- Compiling entity IBUFDS_INTERMDISABLE_INT
-- Compiling architecture IBUFDS_INTERMDISABLE_INT_V of IBUFDS_INTERMDISABLE_INT
-- Compiling entity IBUFE3
-- Compiling architecture IBUFE3_V of IBUFE3
-- Compiling entity IBUF_ANALOG
-- Compiling architecture IBUF_ANALOG_V of IBUF_ANALOG
-- Compiling entity IOBUF_ANALOG
-- Compiling architecture IOBUF_ANALOG_V of IOBUF_ANALOG
-- Compiling entity IBUF_IBUFDISABLE
-- Compiling architecture IBUF_IBUFDISABLE_V of IBUF_IBUFDISABLE
-- Compiling entity IBUF_INTERMDISABLE
-- Compiling architecture IBUF_INTERMDISABLE_V of IBUF_INTERMDISABLE
-- Compiling entity ICAPE2
-- Compiling architecture ICAPE2_V of ICAPE2
-- Compiling entity ICAPE3
-- Compiling architecture ICAPE3_V of ICAPE3
-- Compiling entity IDDR
-- Compiling architecture IDDR_V of IDDR
-- Compiling entity IDDRE1
-- Compiling architecture IDDRE1_V of IDDRE1
-- Compiling entity IDDR_2CLK
-- Compiling architecture IDDR_2CLK_V of IDDR_2CLK
-- Compiling entity IDELAYCTRL
-- Compiling architecture IDELAYCTRL_V of IDELAYCTRL
-- Compiling entity IDELAYE2
-- Compiling architecture IDELAYE2_V of IDELAYE2
-- Compiling entity IDELAYE2_FINEDELAY
-- Compiling architecture IDELAYE2_FINEDELAY_V of IDELAYE2_FINEDELAY
-- Compiling entity IDELAYE3
-- Compiling architecture IDELAYE3_V of IDELAYE3
-- Compiling entity INBUF
-- Compiling architecture INBUF_V of INBUF
-- Compiling entity INV
-- Compiling architecture INV_V of INV
-- Compiling entity IOBUF
-- Compiling architecture IOBUF_V of IOBUF
-- Compiling entity IOBUFDS
-- Compiling architecture IOBUFDS_V of IOBUFDS
-- Compiling entity IOBUFDSE3
-- Compiling architecture IOBUFDSE3_V of IOBUFDSE3
-- Compiling entity IOBUFDS_DCIEN
-- Compiling architecture IOBUFDS_DCIEN_V of IOBUFDS_DCIEN
-- Compiling entity IOBUFDS_DIFF_OUT
-- Compiling architecture IOBUFDS_DIFF_OUT_V of IOBUFDS_DIFF_OUT
-- Compiling entity IOBUFDS_DIFF_OUT_DCIEN
-- Compiling architecture IOBUFDS_DIFF_OUT_DCIEN_V of IOBUFDS_DIFF_OUT_DCIEN
-- Compiling entity IOBUFDS_DIFF_OUT_INTERMDISABLE
-- Compiling architecture IOBUFDS_DIFF_OUT_INTERMDISABLE_V of IOBUFDS_DIFF_OUT_INTERMDISABLE
-- Compiling entity IOBUFDS_INTERMDISABLE
-- Compiling architecture IOBUFDS_INTERMDISABLE_V of IOBUFDS_INTERMDISABLE
-- Compiling entity IOBUFE3
-- Compiling architecture IOBUFE3_V of IOBUFE3
-- Compiling entity IOBUF_DCIEN
-- Compiling architecture IOBUF_DCIEN_V of IOBUF_DCIEN
-- Compiling entity IOBUF_INTERMDISABLE
-- Compiling architecture IOBUF_INTERMDISABLE_V of IOBUF_INTERMDISABLE
-- Compiling entity bscntrl
-- Compiling architecture bscntrl_V of bscntrl
-- Compiling entity ice_module
-- Compiling architecture ice_V of ice_module
-- Compiling entity ISERDES
-- Compiling architecture ISERDES_V of ISERDES
-- Compiling entity bscntrl_iserdese1_vhd
-- Compiling architecture bscntrl_iserdese1_vhd_V of bscntrl_iserdese1_vhd
-- Compiling entity ice_iserdese1_vhd
-- Compiling architecture ice_iserdese1_vhd_V of ice_iserdese1_vhd
-- Compiling entity ISERDESE1
-- Compiling architecture ISERDESE1_V of ISERDESE1
-- Compiling entity bscntrl_nodelay
-- Compiling architecture bscntrl_nodelay_V of bscntrl_nodelay
-- Compiling entity ice_module_nodelay
-- Compiling architecture ice_module_nodelay_V of ice_module_nodelay
-- Compiling entity ISERDES_NODELAY
-- Compiling architecture ISERDES_NODELAY_V of ISERDES_NODELAY
-- Compiling entity JTAG_SIME2_SUBMOD
-- Compiling architecture JTAG_SIME2_SUBMOD_V of JTAG_SIME2_SUBMOD
-- Compiling entity JTAG_SIME2
-- Compiling architecture JTAG_SIME2_V of JTAG_SIME2
-- Compiling entity KEEPER
-- Compiling architecture KEEPER_V of KEEPER
-- Compiling entity LDCE
-- Compiling architecture LDCE_V of LDCE
-- Compiling entity LDPE
-- Compiling architecture LDPE_V of LDPE
-- Compiling entity LUT1
-- Compiling architecture LUT1_V of LUT1
-- Compiling entity LUT2
-- Compiling architecture LUT2_V of LUT2
-- Compiling entity LUT3
-- Compiling architecture LUT3_V of LUT3
-- Compiling entity LUT4
-- Compiling architecture LUT4_V of LUT4
-- Compiling entity LUT5
-- Compiling architecture LUT5_V of LUT5
-- Compiling entity LUT6
-- Compiling architecture LUT6_V of LUT6
-- Compiling entity LUT6_2
-- Compiling architecture LUT6_2_V of LUT6_2
-- Compiling entity MASTER_JTAG
-- Compiling architecture MASTER_JTAG_V of MASTER_JTAG
-- Compiling entity MMCME2_ADV
-- Compiling architecture MMCME2_ADV_V of MMCME2_ADV
-- Compiling entity MMCME2_BASE
-- Compiling architecture MMCME2_BASE_V of MMCME2_BASE
-- Compiling entity MMCME3_ADV
-- Compiling architecture MMCME3_ADV_V of MMCME3_ADV
-- Compiling entity MMCME3_BASE
-- Compiling architecture MMCME3_BASE_V of MMCME3_BASE
-- Compiling entity MUXCY
-- Compiling architecture MUXCY_V of MUXCY
-- Compiling entity MUXF7
-- Compiling architecture MUXF7_V of MUXF7
-- Compiling entity MUXF8
-- Compiling architecture MUXF8_V of MUXF8
-- Compiling entity MUXF9
-- Compiling architecture MUXF9_V of MUXF9
-- Compiling entity OBUF
-- Compiling architecture OBUF_V of OBUF
-- Compiling entity OBUFDS
-- Compiling architecture OBUFDS_V of OBUFDS
-- Compiling entity OBUFDS_GTE3
-- Compiling architecture OBUFDS_GTE3_V of OBUFDS_GTE3
-- Compiling entity OBUFDS_GTE3_ADV
-- Compiling architecture OBUFDS_GTE3_ADV_V of OBUFDS_GTE3_ADV
-- Compiling entity OBUFT
-- Compiling architecture OBUFT_V of OBUFT
-- Compiling entity OBUFTDS
-- Compiling architecture OBUFTDS_V of OBUFTDS
-- Compiling entity OBUFTDS_DCIEN
-- Compiling architecture OBUFTDS_DCIEN_V of OBUFTDS_DCIEN
-- Compiling entity OBUFT_DCIEN
-- Compiling architecture OBUFT_DCIEN_V of OBUFT_DCIEN
-- Compiling entity ODDR
-- Compiling architecture ODDR_V of ODDR
-- Compiling entity ODDRE1
-- Compiling architecture ODDRE1_V of ODDRE1
-- Compiling entity ODELAYE2
-- Compiling architecture ODELAYE2_V of ODELAYE2
-- Compiling entity ODELAYE2_FINEDELAY
-- Compiling architecture ODELAYE2_FINEDELAY_V of ODELAYE2_FINEDELAY
-- Compiling entity ODELAYE3
-- Compiling architecture ODELAYE3_V of ODELAYE3
-- Compiling entity OR2L
-- Compiling architecture OR2L_V of OR2L
-- Compiling entity PLG
-- Compiling architecture PLG_V of PLG
-- Compiling entity IOOUT
-- Compiling architecture IOOUT_V of IOOUT
-- Compiling entity IOT
-- Compiling architecture IOT_V of IOT
-- Compiling entity OSERDES
-- Compiling architecture OSERDES_V of OSERDES
-- Compiling entity selfheal_oserdese1_vhd
-- Compiling architecture selfheal_oserdese1_vhd_V of selfheal_oserdese1_vhd
-- Compiling entity plg_oserdese1_vhd
-- Compiling architecture plg_oserdese1_vhd_V of plg_oserdese1_vhd
-- Compiling entity RANK12D_OSERDESE1_VHD
-- Compiling architecture RANK12D_OSERDESE1_VHD_V of RANK12D_OSERDESE1_VHD
-- Compiling entity TRIF_OSERDESE1_VHD
-- Compiling architecture TRIF_OSERDESE1_VHD_V of TRIF_OSERDESE1_VHD
-- Compiling entity TXBUFFER_OSERDESE1_VHD
-- Compiling architecture TXBUFFER_OSERDESE1_VHD_V of TXBUFFER_OSERDESE1_VHD
-- Compiling entity FIFO_TDPIPE_OSERDESE1_VHD
-- Compiling architecture FIFO_TDPIPE_OSERDESE1_VHD_V of FIFO_TDPIPE_OSERDESE1_VHD
-- Compiling entity FIFO_RESET_OSERDESE1_VHD
-- Compiling architecture FIFO_RESET_OSERDESE1_VHD_V of FIFO_RESET_OSERDESE1_VHD
-- Compiling entity FIFO_ADDR_OSERDESE1_VHD
-- Compiling architecture FIFO_ADDR_OSERDESE1_VHD_V of FIFO_ADDR_OSERDESE1_VHD
-- Compiling entity IODLYCTRL_NPRE_OSERDESE1_VHD
-- Compiling architecture IODLYCTRL_NPRE_OSERDESE1_VHD_V of IODLYCTRL_NPRE_OSERDESE1_VHD
-- Compiling entity DOUT_OSERDESE1_VHD
-- Compiling architecture DOUT_OSERDESE1_VHD_V of DOUT_OSERDESE1_VHD
-- Compiling entity TOUT_OSERDESE1_VHD
-- Compiling architecture TOUT_OSERDESE1_VHD_V of TOUT_OSERDESE1_VHD
-- Compiling entity OSERDESE1
-- Compiling architecture OSERDESE1_V of OSERDESE1
-- Compiling entity PHASER_REF
-- Compiling architecture PHASER_REF_V of PHASER_REF
-- Compiling entity PLLE2_ADV
-- Compiling architecture PLLE2_ADV_V of PLLE2_ADV
-- Compiling entity PLLE2_BASE
-- Compiling architecture PLLE2_BASE_V of PLLE2_BASE
-- Compiling entity PLLE3_ADV
-- Compiling architecture PLLE3_ADV_V of PLLE3_ADV
-- Compiling entity PLLE3_BASE
-- Compiling architecture PLLE3_BASE_V of PLLE3_BASE
-- Compiling entity PS7
-- Compiling architecture PS7_V of PS7
-- Compiling entity PULLDOWN
-- Compiling architecture PULLDOWN_V of PULLDOWN
-- Compiling entity PULLUP
-- Compiling architecture PULLUP_V of PULLUP
-- Compiling entity RAM128X1D
-- Compiling architecture RAM128X1D_V of RAM128X1D
-- Compiling entity RAM128X1S
-- Compiling architecture RAM128X1S_V of RAM128X1S
-- Compiling entity RAM256X1D
-- Compiling architecture RAM256X1D_V of RAM256X1D
-- Compiling entity RAM256X1S
-- Compiling architecture RAM256X1S_V of RAM256X1S
-- Compiling entity RAM32M
-- Compiling architecture RAM32M_V of RAM32M
-- Compiling entity RAM32M16
-- Compiling architecture RAM32M16_V of RAM32M16
-- Compiling entity RAM32X1D
-- Compiling architecture RAM32X1D_V of RAM32X1D
-- Compiling entity RAM32X1S
-- Compiling architecture RAM32X1S_V of RAM32X1S
-- Compiling entity RAM512X1S
-- Compiling architecture RAM512X1S_V of RAM512X1S
-- Compiling entity RAM64M
-- Compiling architecture RAM64M_V of RAM64M
-- Compiling entity RAM64M8
-- Compiling architecture RAM64M8_V of RAM64M8
-- Compiling entity RAM64X1D
-- Compiling architecture RAM64X1D_V of RAM64X1D
-- Compiling entity RAM64X1S
-- Compiling architecture RAM64X1S_V of RAM64X1S
-- Compiling entity RAM64X8SW
-- Compiling architecture RAM64X8SW_V of RAM64X8SW
-- Compiling entity RB18_INTERNAL_VHDL
-- Compiling architecture RB18_INTERNAL_VHDL_V of RB18_INTERNAL_VHDL
-- Compiling entity RAMB18E1
-- Compiling architecture RAMB18E1_V of RAMB18E1
-- Compiling entity RAMB18E2
-- Compiling architecture RAMB18E2_V of RAMB18E2
-- Compiling entity RB36_INTERNAL_VHDL
-- Compiling architecture RB36_INTERNAL_VHDL_V of RB36_INTERNAL_VHDL
-- Compiling entity RAMB36E1
-- Compiling architecture RAMB36E1_V of RAMB36E1
-- Compiling entity RAMB36E2
-- Compiling architecture RAMB36E2_V of RAMB36E2
-- Compiling entity RAMD32
-- Compiling architecture RAMD32_V of RAMD32
-- Compiling entity RAMD64E
-- Compiling architecture RAMD64E_V of RAMD64E
-- Compiling entity RAMS32
-- Compiling architecture RAMS32_V of RAMS32
-- Compiling entity RAMS64E
-- Compiling architecture RAMS64E_V of RAMS64E
-- Compiling entity RAMS64E1
-- Compiling architecture RAMS64E1_V of RAMS64E1
-- Compiling entity RIU_OR
-- Compiling architecture RIU_OR_V of RIU_OR
-- Compiling entity SIM_CONFIGE2
-- Compiling architecture SIM_CONFIGE2_V of SIM_CONFIGE2
-- Compiling entity SIM_CONFIGE3
-- Compiling architecture SIM_CONFIGE3_V of SIM_CONFIGE3
-- Compiling entity SRL16E
-- Compiling architecture SRL16E_V of SRL16E
-- Compiling entity SRLC16E
-- Compiling architecture SRLC16E_V of SRLC16E
-- Compiling entity SRLC32E
-- Compiling architecture SRLC32E_V of SRLC32E
-- Compiling entity STARTUPE2
-- Compiling architecture STARTUPE2_V of STARTUPE2
-- Compiling entity STARTUPE3
-- Compiling architecture STARTUPE3_V of STARTUPE3
-- Compiling entity SYSMONE1
-- Compiling architecture SYSMONE1_V of SYSMONE1
-- Compiling entity USR_ACCESSE2
-- Compiling architecture USR_ACCESSE2_V of USR_ACCESSE2
-- Compiling entity VCC
-- Compiling architecture VCC_V of VCC
-- Compiling entity XADC
-- Compiling architecture XADC_V of XADC
-- Compiling entity XORCY
-- Compiling architecture XORCY_V of XORCY
-- Compiling entity ZHOLD_DELAY
-- Compiling architecture ZHOLD_DELAY_V of ZHOLD_DELAY
-- Compiling entity BUFG_PS
-- Compiling architecture BUFG_PS_V of BUFG_PS
-- Compiling entity FRAME_ECCE4
-- Compiling architecture FRAME_ECCE4_V of FRAME_ECCE4
-- Compiling entity IBUFDS_DPHY
-- Compiling architecture IBUFDS_DPHY_V of IBUFDS_DPHY
-- Compiling entity IBUFDS_GTE4
-- Compiling architecture IBUFDS_GTE4_V of IBUFDS_GTE4
-- Compiling entity OBUFDS_DPHY
-- Compiling architecture OBUFDS_DPHY_V of OBUFDS_DPHY
-- Compiling entity OBUFDS_GTE4
-- Compiling architecture OBUFDS_GTE4_V of OBUFDS_GTE4
-- Compiling entity OBUFDS_GTE4_ADV
-- Compiling architecture OBUFDS_GTE4_ADV_V of OBUFDS_GTE4_ADV
-- Compiling entity SYSMONE4
-- Compiling architecture SYSMONE4_V of SYSMONE4
-- Compiling entity URAM288
-- Compiling architecture URAM288_V of URAM288
-- Compiling entity URAM288_BASE
-- Compiling architecture URAM288_BASE_V of URAM288_BASE
-- Compiling entity MMCME4_ADV
-- Compiling architecture MMCME4_ADV_V of MMCME4_ADV
-- Compiling entity MMCME4_BASE
-- Compiling architecture MMCME4_BASE_V of MMCME4_BASE
-- Compiling entity PLLE4_ADV
-- Compiling architecture PLLE4_ADV_V of PLLE4_ADV
-- Compiling entity PLLE4_BASE
-- Compiling architecture PLLE4_BASE_V of PLLE4_BASE
-- Compiling entity VCU
-- Compiling architecture VCU_V of VCU
-- Compiling entity AND2
-- Compiling architecture AND2_V of AND2
-- Compiling entity AND2B1
-- Compiling architecture AND2B1_V of AND2B1
-- Compiling entity AND2B2
-- Compiling architecture AND2B2_V of AND2B2
-- Compiling entity AND3
-- Compiling architecture AND3_V of AND3
-- Compiling entity AND3B1
-- Compiling architecture AND3B1_V of AND3B1
-- Compiling entity AND3B2
-- Compiling architecture AND3B2_V of AND3B2
-- Compiling entity AND3B3
-- Compiling architecture AND3B3_V of AND3B3
-- Compiling entity AND4
-- Compiling architecture AND4_V of AND4
-- Compiling entity AND4B1
-- Compiling architecture AND4B1_V of AND4B1
-- Compiling entity AND4B2
-- Compiling architecture AND4B2_V of AND4B2
-- Compiling entity AND4B3
-- Compiling architecture AND4B3_V of AND4B3
-- Compiling entity AND4B4
-- Compiling architecture AND4B4_V of AND4B4
-- Compiling entity AND5
-- Compiling architecture AND5_V of AND5
-- Compiling entity AND5B1
-- Compiling architecture AND5B1_V of AND5B1
-- Compiling entity AND5B2
-- Compiling architecture AND5B2_V of AND5B2
-- Compiling entity AND5B3
-- Compiling architecture AND5B3_V of AND5B3
-- Compiling entity AND5B4
-- Compiling architecture AND5B4_V of AND5B4
-- Compiling entity AND5B5
-- Compiling architecture AND5B5_V of AND5B5
-- Compiling entity BSCAN_SPARTAN3
-- Compiling architecture BSCAN_SPARTAN3_V of BSCAN_SPARTAN3
-- Compiling entity BSCAN_SPARTAN3A
-- Compiling architecture BSCAN_SPARTAN3A_V of BSCAN_SPARTAN3A
-- Compiling entity BSCAN_SPARTAN6
-- Compiling architecture BSCAN_SPARTAN6_V of BSCAN_SPARTAN6
-- Compiling entity BSCAN_VIRTEX4
-- Compiling architecture BSCAN_VIRTEX4_V of BSCAN_VIRTEX4
-- Compiling entity BSCAN_VIRTEX5
-- Compiling architecture BSCAN_VIRTEX5_V of BSCAN_VIRTEX5
-- Compiling entity BSCAN_VIRTEX6
-- Compiling architecture BSCAN_VIRTEX6_V of BSCAN_VIRTEX6
-- Compiling entity BUFGCE_1
-- Compiling architecture BUFGCE_1_V of BUFGCE_1
-- Compiling entity BUFGMUX
-- Compiling architecture BUFGMUX_V of BUFGMUX
-- Compiling entity BUFGMUX_1
-- Compiling architecture BUFGMUX_1_V of BUFGMUX_1
-- Compiling entity BUFGMUX_CTRL
-- Compiling architecture BUFGMUX_CTRL_V of BUFGMUX_CTRL
-- Compiling entity BUFGMUX_VIRTEX4
-- Compiling architecture BUFGMUX_VIRTEX4_V of BUFGMUX_VIRTEX4
-- Compiling entity BUFIO2
-- Compiling architecture BUFIO2_V of BUFIO2
-- Compiling entity CAPTURE_SPARTAN3
-- Compiling architecture CAPTURE_SPARTAN3_V of CAPTURE_SPARTAN3
-- Compiling entity CAPTURE_SPARTAN3A
-- Compiling architecture CAPTURE_SPARTAN3A_V of CAPTURE_SPARTAN3A
-- Compiling entity CAPTURE_VIRTEX4
-- Compiling architecture CAPTURE_VIRTEX4_V of CAPTURE_VIRTEX4
-- Compiling entity CAPTURE_VIRTEX5
-- Compiling architecture CAPTURE_VIRTEX5_V of CAPTURE_VIRTEX5
-- Compiling entity CAPTURE_VIRTEX6
-- Compiling architecture CAPTURE_VIRTEX6_V of CAPTURE_VIRTEX6
-- Compiling entity DCM
-- Compiling architecture DCM_V of DCM
-- Compiling entity DCM_BASE
-- Compiling architecture DCM_BASE_V of DCM_BASE
-- Compiling entity DCM_PS
-- Compiling architecture DCM_PS_V of DCM_PS
-- Compiling entity DSP48
-- Compiling architecture DSP48_V of DSP48
-- Compiling entity DSP48A
-- Compiling architecture DSP48A_V of DSP48A
-- Compiling entity DSP48A1
-- Compiling architecture DSP48A1_V of DSP48A1
-- Compiling entity DSP48E
-- Compiling architecture DSP48E_V of DSP48E
-- Compiling entity FD
-- Compiling architecture FD_V of FD
-- Compiling entity FDC
-- Compiling architecture FDC_V of FDC
-- Compiling entity FDCE_1
-- Compiling architecture FDCE_1_V of FDCE_1
-- Compiling entity FDCP
-- Compiling architecture FDCP_V of FDCP
-- Compiling entity FDCPE
-- Compiling architecture FDCPE_V of FDCPE
-- Compiling entity FDCPE_1
-- Compiling architecture FDCPE_1_V of FDCPE_1
-- Compiling entity FDCP_1
-- Compiling architecture FDCP_1_V of FDCP_1
-- Compiling entity FDC_1
-- Compiling architecture FDC_1_V of FDC_1
-- Compiling entity FDE
-- Compiling architecture FDE_V of FDE
-- Compiling entity FDE_1
-- Compiling architecture FDE_1_V of FDE_1
-- Compiling entity FDP
-- Compiling architecture FDP_V of FDP
-- Compiling entity FDPE_1
-- Compiling architecture FDPE_1_V of FDPE_1
-- Compiling entity FDP_1
-- Compiling architecture FDP_1_V of FDP_1
-- Compiling entity FDR
-- Compiling architecture FDR_V of FDR
-- Compiling entity FDRE_1
-- Compiling architecture FDRE_1_V of FDRE_1
-- Compiling entity FDRS
-- Compiling architecture FDRS_V of FDRS
-- Compiling entity FDRSE
-- Compiling architecture FDRSE_V of FDRSE
-- Compiling entity FDRSE_1
-- Compiling architecture FDRSE_1_V of FDRSE_1
-- Compiling entity FDRS_1
-- Compiling architecture FDRS_1_V of FDRS_1
-- Compiling entity FDR_1
-- Compiling architecture FDR_1_V of FDR_1
-- Compiling entity FDS
-- Compiling architecture FDS_V of FDS
-- Compiling entity FDSE_1
-- Compiling architecture FDSE_1_V of FDSE_1
-- Compiling entity FDS_1
-- Compiling architecture FDS_1_V of FDS_1
-- Compiling entity FD_1
-- Compiling architecture FD_1_V of FD_1
-- Compiling entity FIFO16
-- Compiling architecture FIFO16_V of FIFO16
-- Compiling entity FIFO18
-- Compiling architecture FIFO18_V of FIFO18
-- Compiling entity FIFO18_36
-- Compiling architecture FIFO18_36_V of FIFO18_36
-- Compiling entity FIFO36
-- Compiling architecture FIFO36_V of FIFO36
-- Compiling entity FIFO36_72
-- Compiling architecture FIFO36_72_V of FIFO36_72
-- Compiling entity FRAME_ECC_VIRTEX6
-- Compiling architecture FRAME_ECC_VIRTEX6_V of FRAME_ECC_VIRTEX6
-- Compiling entity GTPA1_DUAL
-- Compiling architecture GTPA1_DUAL_V of GTPA1_DUAL
-- Compiling entity GTXE1
-- Compiling architecture GTXE1_V of GTXE1
-- Compiling entity IBUFDS_BLVDS_25
-- Compiling architecture IBUFDS_BLVDS_25_V of IBUFDS_BLVDS_25
-- Compiling entity IBUFDS_GTXE1
-- Compiling architecture IBUFDS_GTXE1_V of IBUFDS_GTXE1
-- Compiling entity IBUFDS_LDT_25
-- Compiling architecture IBUFDS_LDT_25_V of IBUFDS_LDT_25
-- Compiling entity IBUFDS_LVDSEXT_25
-- Compiling architecture IBUFDS_LVDSEXT_25_V of IBUFDS_LVDSEXT_25
-- Compiling entity IBUFDS_LVDSEXT_25_DCI
-- Compiling architecture IBUFDS_LVDSEXT_25_DCI_V of IBUFDS_LVDSEXT_25_DCI
-- Compiling entity IBUFDS_LVDSEXT_33
-- Compiling architecture IBUFDS_LVDSEXT_33_V of IBUFDS_LVDSEXT_33
-- Compiling entity IBUFDS_LVDSEXT_33_DCI
-- Compiling architecture IBUFDS_LVDSEXT_33_DCI_V of IBUFDS_LVDSEXT_33_DCI
-- Compiling entity IBUFDS_LVDS_25
-- Compiling architecture IBUFDS_LVDS_25_V of IBUFDS_LVDS_25
-- Compiling entity IBUFDS_LVDS_25_DCI
-- Compiling architecture IBUFDS_LVDS_25_DCI_V of IBUFDS_LVDS_25_DCI
-- Compiling entity IBUFDS_LVDS_33
-- Compiling architecture IBUFDS_LVDS_33_V of IBUFDS_LVDS_33
-- Compiling entity IBUFDS_LVDS_33_DCI
-- Compiling architecture IBUFDS_LVDS_33_DCI_V of IBUFDS_LVDS_33_DCI
-- Compiling entity IBUFDS_LVPECL_25
-- Compiling architecture IBUFDS_LVPECL_25_V of IBUFDS_LVPECL_25
-- Compiling entity IBUFDS_LVPECL_33
-- Compiling architecture IBUFDS_LVPECL_33_V of IBUFDS_LVPECL_33
-- Compiling entity IBUFDS_ULVDS_25
-- Compiling architecture IBUFDS_ULVDS_25_V of IBUFDS_ULVDS_25
-- Compiling entity IBUFG
-- Compiling architecture IBUFG_V of IBUFG
-- Compiling entity IBUFGDS
-- Compiling architecture IBUFGDS_V of IBUFGDS
-- Compiling entity IBUFGDS_BLVDS_25
-- Compiling architecture IBUFGDS_BLVDS_25_V of IBUFGDS_BLVDS_25
-- Compiling entity IBUFGDS_DIFF_OUT
-- Compiling architecture IBUFGDS_DIFF_OUT_V of IBUFGDS_DIFF_OUT
-- Compiling entity IBUFGDS_LDT_25
-- Compiling architecture IBUFGDS_LDT_25_V of IBUFGDS_LDT_25
-- Compiling entity IBUFGDS_LVDSEXT_25
-- Compiling architecture IBUFGDS_LVDSEXT_25_V of IBUFGDS_LVDSEXT_25
-- Compiling entity IBUFGDS_LVDSEXT_25_DCI
-- Compiling architecture IBUFGDS_LVDSEXT_25_DCI_V of IBUFGDS_LVDSEXT_25_DCI
-- Compiling entity IBUFGDS_LVDSEXT_33
-- Compiling architecture IBUFGDS_LVDSEXT_33_V of IBUFGDS_LVDSEXT_33
-- Compiling entity IBUFGDS_LVDSEXT_33_DCI
-- Compiling architecture IBUFGDS_LVDSEXT_33_DCI_V of IBUFGDS_LVDSEXT_33_DCI
-- Compiling entity IBUFGDS_LVDS_25
-- Compiling architecture IBUFGDS_LVDS_25_V of IBUFGDS_LVDS_25
-- Compiling entity IBUFGDS_LVDS_25_DCI
-- Compiling architecture IBUFGDS_LVDS_25_DCI_V of IBUFGDS_LVDS_25_DCI
-- Compiling entity IBUFGDS_LVDS_33
-- Compiling architecture IBUFGDS_LVDS_33_V of IBUFGDS_LVDS_33
-- Compiling entity IBUFGDS_LVDS_33_DCI
-- Compiling architecture IBUFGDS_LVDS_33_DCI_V of IBUFGDS_LVDS_33_DCI
-- Compiling entity IBUFGDS_LVPECL_25
-- Compiling architecture IBUFGDS_LVPECL_25_V of IBUFGDS_LVPECL_25
-- Compiling entity IBUFGDS_LVPECL_33
-- Compiling architecture IBUFGDS_LVPECL_33_V of IBUFGDS_LVPECL_33
-- Compiling entity IBUFGDS_ULVDS_25
-- Compiling architecture IBUFGDS_ULVDS_25_V of IBUFGDS_ULVDS_25
-- Compiling entity IBUFG_AGP
-- Compiling architecture IBUFG_AGP_V of IBUFG_AGP
-- Compiling entity IBUFG_CTT
-- Compiling architecture IBUFG_CTT_V of IBUFG_CTT
-- Compiling entity IBUFG_GTL
-- Compiling architecture IBUFG_GTL_V of IBUFG_GTL
-- Compiling entity IBUFG_GTLP
-- Compiling architecture IBUFG_GTLP_V of IBUFG_GTLP
-- Compiling entity IBUFG_GTLP_DCI
-- Compiling architecture IBUFG_GTLP_DCI_V of IBUFG_GTLP_DCI
-- Compiling entity IBUFG_GTL_DCI
-- Compiling architecture IBUFG_GTL_DCI_V of IBUFG_GTL_DCI
-- Compiling entity IBUFG_HSTL_I
-- Compiling architecture IBUFG_HSTL_I_V of IBUFG_HSTL_I
-- Compiling entity IBUFG_HSTL_II
-- Compiling architecture IBUFG_HSTL_II_V of IBUFG_HSTL_II
-- Compiling entity IBUFG_HSTL_III
-- Compiling architecture IBUFG_HSTL_III_V of IBUFG_HSTL_III
-- Compiling entity IBUFG_HSTL_III_18
-- Compiling architecture IBUFG_HSTL_III_18_V of IBUFG_HSTL_III_18
-- Compiling entity IBUFG_HSTL_III_DCI
-- Compiling architecture IBUFG_HSTL_III_DCI_V of IBUFG_HSTL_III_DCI
-- Compiling entity IBUFG_HSTL_III_DCI_18
-- Compiling architecture IBUFG_HSTL_III_DCI_18_V of IBUFG_HSTL_III_DCI_18
-- Compiling entity IBUFG_HSTL_II_18
-- Compiling architecture IBUFG_HSTL_II_18_V of IBUFG_HSTL_II_18
-- Compiling entity IBUFG_HSTL_II_DCI
-- Compiling architecture IBUFG_HSTL_II_DCI_V of IBUFG_HSTL_II_DCI
-- Compiling entity IBUFG_HSTL_II_DCI_18
-- Compiling architecture IBUFG_HSTL_II_DCI_18_V of IBUFG_HSTL_II_DCI_18
-- Compiling entity IBUFG_HSTL_IV
-- Compiling architecture IBUFG_HSTL_IV_V of IBUFG_HSTL_IV
-- Compiling entity IBUFG_HSTL_IV_18
-- Compiling architecture IBUFG_HSTL_IV_18_V of IBUFG_HSTL_IV_18
-- Compiling entity IBUFG_HSTL_IV_DCI
-- Compiling architecture IBUFG_HSTL_IV_DCI_V of IBUFG_HSTL_IV_DCI
-- Compiling entity IBUFG_HSTL_IV_DCI_18
-- Compiling architecture IBUFG_HSTL_IV_DCI_18_V of IBUFG_HSTL_IV_DCI_18
-- Compiling entity IBUFG_HSTL_I_18
-- Compiling architecture IBUFG_HSTL_I_18_V of IBUFG_HSTL_I_18
-- Compiling entity IBUFG_HSTL_I_DCI
-- Compiling architecture IBUFG_HSTL_I_DCI_V of IBUFG_HSTL_I_DCI
-- Compiling entity IBUFG_HSTL_I_DCI_18
-- Compiling architecture IBUFG_HSTL_I_DCI_18_V of IBUFG_HSTL_I_DCI_18
-- Compiling entity IBUFG_LVCMOS12
-- Compiling architecture IBUFG_LVCMOS12_V of IBUFG_LVCMOS12
-- Compiling entity IBUFG_LVCMOS15
-- Compiling architecture IBUFG_LVCMOS15_V of IBUFG_LVCMOS15
-- Compiling entity IBUFG_LVCMOS18
-- Compiling architecture IBUFG_LVCMOS18_V of IBUFG_LVCMOS18
-- Compiling entity IBUFG_LVCMOS2
-- Compiling architecture IBUFG_LVCMOS2_V of IBUFG_LVCMOS2
-- Compiling entity IBUFG_LVCMOS25
-- Compiling architecture IBUFG_LVCMOS25_V of IBUFG_LVCMOS25
-- Compiling entity IBUFG_LVCMOS33
-- Compiling architecture IBUFG_LVCMOS33_V of IBUFG_LVCMOS33
-- Compiling entity IBUFG_LVDCI_15
-- Compiling architecture IBUFG_LVDCI_15_V of IBUFG_LVDCI_15
-- Compiling entity IBUFG_LVDCI_18
-- Compiling architecture IBUFG_LVDCI_18_V of IBUFG_LVDCI_18
-- Compiling entity IBUFG_LVDCI_25
-- Compiling architecture IBUFG_LVDCI_25_V of IBUFG_LVDCI_25
-- Compiling entity IBUFG_LVDCI_33
-- Compiling architecture IBUFG_LVDCI_33_V of IBUFG_LVDCI_33
-- Compiling entity IBUFG_LVDCI_DV2_15
-- Compiling architecture IBUFG_LVDCI_DV2_15_V of IBUFG_LVDCI_DV2_15
-- Compiling entity IBUFG_LVDCI_DV2_18
-- Compiling architecture IBUFG_LVDCI_DV2_18_V of IBUFG_LVDCI_DV2_18
-- Compiling entity IBUFG_LVDCI_DV2_25
-- Compiling architecture IBUFG_LVDCI_DV2_25_V of IBUFG_LVDCI_DV2_25
-- Compiling entity IBUFG_LVDCI_DV2_33
-- Compiling architecture IBUFG_LVDCI_DV2_33_V of IBUFG_LVDCI_DV2_33
-- Compiling entity IBUFG_LVDS
-- Compiling architecture IBUFG_LVDS_V of IBUFG_LVDS
-- Compiling entity IBUFG_LVPECL
-- Compiling architecture IBUFG_LVPECL_V of IBUFG_LVPECL
-- Compiling entity IBUFG_LVTTL
-- Compiling architecture IBUFG_LVTTL_V of IBUFG_LVTTL
-- Compiling entity IBUFG_PCI33_3
-- Compiling architecture IBUFG_PCI33_3_V of IBUFG_PCI33_3
-- Compiling entity IBUFG_PCI33_5
-- Compiling architecture IBUFG_PCI33_5_V of IBUFG_PCI33_5
-- Compiling entity IBUFG_PCI66_3
-- Compiling architecture IBUFG_PCI66_3_V of IBUFG_PCI66_3
-- Compiling entity IBUFG_PCIX
-- Compiling architecture IBUFG_PCIX_V of IBUFG_PCIX
-- Compiling entity IBUFG_PCIX66_3
-- Compiling architecture IBUFG_PCIX66_3_V of IBUFG_PCIX66_3
-- Compiling entity IBUFG_SSTL18_I
-- Compiling architecture IBUFG_SSTL18_I_V of IBUFG_SSTL18_I
-- Compiling entity IBUFG_SSTL18_II
-- Compiling architecture IBUFG_SSTL18_II_V of IBUFG_SSTL18_II
-- Compiling entity IBUFG_SSTL18_II_DCI
-- Compiling architecture IBUFG_SSTL18_II_DCI_V of IBUFG_SSTL18_II_DCI
-- Compiling entity IBUFG_SSTL18_I_DCI
-- Compiling architecture IBUFG_SSTL18_I_DCI_V of IBUFG_SSTL18_I_DCI
-- Compiling entity IBUFG_SSTL2_I
-- Compiling architecture IBUFG_SSTL2_I_V of IBUFG_SSTL2_I
-- Compiling entity IBUFG_SSTL2_II
-- Compiling architecture IBUFG_SSTL2_II_V of IBUFG_SSTL2_II
-- Compiling entity IBUFG_SSTL2_II_DCI
-- Compiling architecture IBUFG_SSTL2_II_DCI_V of IBUFG_SSTL2_II_DCI
-- Compiling entity IBUFG_SSTL2_I_DCI
-- Compiling architecture IBUFG_SSTL2_I_DCI_V of IBUFG_SSTL2_I_DCI
-- Compiling entity IBUFG_SSTL3_I
-- Compiling architecture IBUFG_SSTL3_I_V of IBUFG_SSTL3_I
-- Compiling entity IBUFG_SSTL3_II
-- Compiling architecture IBUFG_SSTL3_II_V of IBUFG_SSTL3_II
-- Compiling entity IBUFG_SSTL3_II_DCI
-- Compiling architecture IBUFG_SSTL3_II_DCI_V of IBUFG_SSTL3_II_DCI
-- Compiling entity IBUFG_SSTL3_I_DCI
-- Compiling architecture IBUFG_SSTL3_I_DCI_V of IBUFG_SSTL3_I_DCI
-- Compiling entity IBUF_AGP
-- Compiling architecture IBUF_AGP_V of IBUF_AGP
-- Compiling entity IBUF_CTT
-- Compiling architecture IBUF_CTT_V of IBUF_CTT
-- Compiling entity IBUF_GTL
-- Compiling architecture IBUF_GTL_V of IBUF_GTL
-- Compiling entity IBUF_GTLP
-- Compiling architecture IBUF_GTLP_V of IBUF_GTLP
-- Compiling entity IBUF_GTLP_DCI
-- Compiling architecture IBUF_GTLP_DCI_V of IBUF_GTLP_DCI
-- Compiling entity IBUF_GTL_DCI
-- Compiling architecture IBUF_GTL_DCI_V of IBUF_GTL_DCI
-- Compiling entity IBUF_HSTL_I
-- Compiling architecture IBUF_HSTL_I_V of IBUF_HSTL_I
-- Compiling entity IBUF_HSTL_II
-- Compiling architecture IBUF_HSTL_II_V of IBUF_HSTL_II
-- Compiling entity IBUF_HSTL_III
-- Compiling architecture IBUF_HSTL_III_V of IBUF_HSTL_III
-- Compiling entity IBUF_HSTL_III_18
-- Compiling architecture IBUF_HSTL_III_18_V of IBUF_HSTL_III_18
-- Compiling entity IBUF_HSTL_III_DCI
-- Compiling architecture IBUF_HSTL_III_DCI_V of IBUF_HSTL_III_DCI
-- Compiling entity IBUF_HSTL_III_DCI_18
-- Compiling architecture IBUF_HSTL_III_DCI_18_V of IBUF_HSTL_III_DCI_18
-- Compiling entity IBUF_HSTL_II_18
-- Compiling architecture IBUF_HSTL_II_18_V of IBUF_HSTL_II_18
-- Compiling entity IBUF_HSTL_II_DCI
-- Compiling architecture IBUF_HSTL_II_DCI_V of IBUF_HSTL_II_DCI
-- Compiling entity IBUF_HSTL_II_DCI_18
-- Compiling architecture IBUF_HSTL_II_DCI_18_V of IBUF_HSTL_II_DCI_18
-- Compiling entity IBUF_HSTL_IV
-- Compiling architecture IBUF_HSTL_IV_V of IBUF_HSTL_IV
-- Compiling entity IBUF_HSTL_IV_18
-- Compiling architecture IBUF_HSTL_IV_18_V of IBUF_HSTL_IV_18
-- Compiling entity IBUF_HSTL_IV_DCI
-- Compiling architecture IBUF_HSTL_IV_DCI_V of IBUF_HSTL_IV_DCI
-- Compiling entity IBUF_HSTL_IV_DCI_18
-- Compiling architecture IBUF_HSTL_IV_DCI_18_V of IBUF_HSTL_IV_DCI_18
-- Compiling entity IBUF_HSTL_I_18
-- Compiling architecture IBUF_HSTL_I_18_V of IBUF_HSTL_I_18
-- Compiling entity IBUF_HSTL_I_DCI
-- Compiling architecture IBUF_HSTL_I_DCI_V of IBUF_HSTL_I_DCI
-- Compiling entity IBUF_HSTL_I_DCI_18
-- Compiling architecture IBUF_HSTL_I_DCI_18_V of IBUF_HSTL_I_DCI_18
-- Compiling entity IBUF_LVCMOS12
-- Compiling architecture IBUF_LVCMOS12_V of IBUF_LVCMOS12
-- Compiling entity IBUF_LVCMOS15
-- Compiling architecture IBUF_LVCMOS15_V of IBUF_LVCMOS15
-- Compiling entity IBUF_LVCMOS18
-- Compiling architecture IBUF_LVCMOS18_V of IBUF_LVCMOS18
-- Compiling entity IBUF_LVCMOS2
-- Compiling architecture IBUF_LVCMOS2_V of IBUF_LVCMOS2
-- Compiling entity IBUF_LVCMOS25
-- Compiling architecture IBUF_LVCMOS25_V of IBUF_LVCMOS25
-- Compiling entity IBUF_LVCMOS33
-- Compiling architecture IBUF_LVCMOS33_V of IBUF_LVCMOS33
-- Compiling entity IBUF_LVDCI_15
-- Compiling architecture IBUF_LVDCI_15_V of IBUF_LVDCI_15
-- Compiling entity IBUF_LVDCI_18
-- Compiling architecture IBUF_LVDCI_18_V of IBUF_LVDCI_18
-- Compiling entity IBUF_LVDCI_25
-- Compiling architecture IBUF_LVDCI_25_V of IBUF_LVDCI_25
-- Compiling entity IBUF_LVDCI_33
-- Compiling architecture IBUF_LVDCI_33_V of IBUF_LVDCI_33
-- Compiling entity IBUF_LVDCI_DV2_15
-- Compiling architecture IBUF_LVDCI_DV2_15_V of IBUF_LVDCI_DV2_15
-- Compiling entity IBUF_LVDCI_DV2_18
-- Compiling architecture IBUF_LVDCI_DV2_18_V of IBUF_LVDCI_DV2_18
-- Compiling entity IBUF_LVDCI_DV2_25
-- Compiling architecture IBUF_LVDCI_DV2_25_V of IBUF_LVDCI_DV2_25
-- Compiling entity IBUF_LVDCI_DV2_33
-- Compiling architecture IBUF_LVDCI_DV2_33_V of IBUF_LVDCI_DV2_33
-- Compiling entity IBUF_LVDS
-- Compiling architecture IBUF_LVDS_V of IBUF_LVDS
-- Compiling entity IBUF_LVPECL
-- Compiling architecture IBUF_LVPECL_V of IBUF_LVPECL
-- Compiling entity IBUF_LVTTL
-- Compiling architecture IBUF_LVTTL_V of IBUF_LVTTL
-- Compiling entity IBUF_PCI33_3
-- Compiling architecture IBUF_PCI33_3_V of IBUF_PCI33_3
-- Compiling entity IBUF_PCI33_5
-- Compiling architecture IBUF_PCI33_5_V of IBUF_PCI33_5
-- Compiling entity IBUF_PCI66_3
-- Compiling architecture IBUF_PCI66_3_V of IBUF_PCI66_3
-- Compiling entity IBUF_PCIX
-- Compiling architecture IBUF_PCIX_V of IBUF_PCIX
-- Compiling entity IBUF_PCIX66_3
-- Compiling architecture IBUF_PCIX66_3_V of IBUF_PCIX66_3
-- Compiling entity IBUF_SSTL18_I
-- Compiling architecture IBUF_SSTL18_I_V of IBUF_SSTL18_I
-- Compiling entity IBUF_SSTL18_II
-- Compiling architecture IBUF_SSTL18_II_V of IBUF_SSTL18_II
-- Compiling entity IBUF_SSTL18_II_DCI
-- Compiling architecture IBUF_SSTL18_II_DCI_V of IBUF_SSTL18_II_DCI
-- Compiling entity IBUF_SSTL18_I_DCI
-- Compiling architecture IBUF_SSTL18_I_DCI_V of IBUF_SSTL18_I_DCI
-- Compiling entity IBUF_SSTL2_I
-- Compiling architecture IBUF_SSTL2_I_V of IBUF_SSTL2_I
-- Compiling entity IBUF_SSTL2_II
-- Compiling architecture IBUF_SSTL2_II_V of IBUF_SSTL2_II
-- Compiling entity IBUF_SSTL2_II_DCI
-- Compiling architecture IBUF_SSTL2_II_DCI_V of IBUF_SSTL2_II_DCI
-- Compiling entity IBUF_SSTL2_I_DCI
-- Compiling architecture IBUF_SSTL2_I_DCI_V of IBUF_SSTL2_I_DCI
-- Compiling entity IBUF_SSTL3_I
-- Compiling architecture IBUF_SSTL3_I_V of IBUF_SSTL3_I
-- Compiling entity IBUF_SSTL3_II
-- Compiling architecture IBUF_SSTL3_II_V of IBUF_SSTL3_II
-- Compiling entity IBUF_SSTL3_II_DCI
-- Compiling architecture IBUF_SSTL3_II_DCI_V of IBUF_SSTL3_II_DCI
-- Compiling entity IBUF_SSTL3_I_DCI
-- Compiling architecture IBUF_SSTL3_I_DCI_V of IBUF_SSTL3_I_DCI
-- Compiling entity ICAP_SPARTAN3A
-- Compiling architecture ICAP_SPARTAN3A_V of ICAP_SPARTAN3A
-- Compiling entity ICAP_SPARTAN6
-- Compiling architecture ICAP_SPARTAN6_V of ICAP_SPARTAN6
-- Compiling entity ICAP_VIRTEX4
-- Compiling architecture ICAP_VIRTEX4_V of ICAP_VIRTEX4
-- Compiling entity ICAP_VIRTEX5
-- Compiling architecture ICAP_VIRTEX5_V of ICAP_VIRTEX5
-- Compiling entity ICAP_VIRTEX6
-- Compiling architecture ICAP_VIRTEX6_V of ICAP_VIRTEX6
-- Compiling entity IDDR2
-- Compiling architecture IDDR2_V of IDDR2
-- Compiling entity IDELAY
-- Compiling architecture IDELAY_V of IDELAY
-- Compiling entity IOBUFDS_BLVDS_25
-- Compiling architecture IOBUFDS_BLVDS_25_V of IOBUFDS_BLVDS_25
-- Compiling entity IOBUF_AGP
-- Compiling architecture IOBUF_AGP_V of IOBUF_AGP
-- Compiling entity IOBUF_CTT
-- Compiling architecture IOBUF_CTT_V of IOBUF_CTT
-- Compiling entity IOBUF_F_12
-- Compiling architecture IOBUF_F_12_V of IOBUF_F_12
-- Compiling entity IOBUF_F_16
-- Compiling architecture IOBUF_F_16_V of IOBUF_F_16
-- Compiling entity IOBUF_F_2
-- Compiling architecture IOBUF_F_2_V of IOBUF_F_2
-- Compiling entity IOBUF_F_24
-- Compiling architecture IOBUF_F_24_V of IOBUF_F_24
-- Compiling entity IOBUF_F_4
-- Compiling architecture IOBUF_F_4_V of IOBUF_F_4
-- Compiling entity IOBUF_F_6
-- Compiling architecture IOBUF_F_6_V of IOBUF_F_6
-- Compiling entity IOBUF_F_8
-- Compiling architecture IOBUF_F_8_V of IOBUF_F_8
-- Compiling entity IOBUF_GTL
-- Compiling architecture IOBUF_GTL_V of IOBUF_GTL
-- Compiling entity IOBUF_GTLP
-- Compiling architecture IOBUF_GTLP_V of IOBUF_GTLP
-- Compiling entity IOBUF_GTLP_DCI
-- Compiling architecture IOBUF_GTLP_DCI_V of IOBUF_GTLP_DCI
-- Compiling entity IOBUF_GTL_DCI
-- Compiling architecture IOBUF_GTL_DCI_V of IOBUF_GTL_DCI
-- Compiling entity IOBUF_HSTL_I
-- Compiling architecture IOBUF_HSTL_I_V of IOBUF_HSTL_I
-- Compiling entity IOBUF_HSTL_II
-- Compiling architecture IOBUF_HSTL_II_V of IOBUF_HSTL_II
-- Compiling entity IOBUF_HSTL_III
-- Compiling architecture IOBUF_HSTL_III_V of IOBUF_HSTL_III
-- Compiling entity IOBUF_HSTL_III_18
-- Compiling architecture IOBUF_HSTL_III_18_V of IOBUF_HSTL_III_18
-- Compiling entity IOBUF_HSTL_II_18
-- Compiling architecture IOBUF_HSTL_II_18_V of IOBUF_HSTL_II_18
-- Compiling entity IOBUF_HSTL_II_DCI
-- Compiling architecture IOBUF_HSTL_II_DCI_V of IOBUF_HSTL_II_DCI
-- Compiling entity IOBUF_HSTL_II_DCI_18
-- Compiling architecture IOBUF_HSTL_II_DCI_18_V of IOBUF_HSTL_II_DCI_18
-- Compiling entity IOBUF_HSTL_IV
-- Compiling architecture IOBUF_HSTL_IV_V of IOBUF_HSTL_IV
-- Compiling entity IOBUF_HSTL_IV_18
-- Compiling architecture IOBUF_HSTL_IV_18_V of IOBUF_HSTL_IV_18
-- Compiling entity IOBUF_HSTL_IV_DCI
-- Compiling architecture IOBUF_HSTL_IV_DCI_V of IOBUF_HSTL_IV_DCI
-- Compiling entity IOBUF_HSTL_IV_DCI_18
-- Compiling architecture IOBUF_HSTL_IV_DCI_18_V of IOBUF_HSTL_IV_DCI_18
-- Compiling entity IOBUF_HSTL_I_18
-- Compiling architecture IOBUF_HSTL_I_18_V of IOBUF_HSTL_I_18
-- Compiling entity IOBUF_LVCMOS12
-- Compiling architecture IOBUF_LVCMOS12_V of IOBUF_LVCMOS12
-- Compiling entity IOBUF_LVCMOS12_F_2
-- Compiling architecture IOBUF_LVCMOS12_F_2_V of IOBUF_LVCMOS12_F_2
-- Compiling entity IOBUF_LVCMOS12_F_4
-- Compiling architecture IOBUF_LVCMOS12_F_4_V of IOBUF_LVCMOS12_F_4
-- Compiling entity IOBUF_LVCMOS12_F_6
-- Compiling architecture IOBUF_LVCMOS12_F_6_V of IOBUF_LVCMOS12_F_6
-- Compiling entity IOBUF_LVCMOS12_F_8
-- Compiling architecture IOBUF_LVCMOS12_F_8_V of IOBUF_LVCMOS12_F_8
-- Compiling entity IOBUF_LVCMOS12_S_2
-- Compiling architecture IOBUF_LVCMOS12_S_2_V of IOBUF_LVCMOS12_S_2
-- Compiling entity IOBUF_LVCMOS12_S_4
-- Compiling architecture IOBUF_LVCMOS12_S_4_V of IOBUF_LVCMOS12_S_4
-- Compiling entity IOBUF_LVCMOS12_S_6
-- Compiling architecture IOBUF_LVCMOS12_S_6_V of IOBUF_LVCMOS12_S_6
-- Compiling entity IOBUF_LVCMOS12_S_8
-- Compiling architecture IOBUF_LVCMOS12_S_8_V of IOBUF_LVCMOS12_S_8
-- Compiling entity IOBUF_LVCMOS15
-- Compiling architecture IOBUF_LVCMOS15_V of IOBUF_LVCMOS15
-- Compiling entity IOBUF_LVCMOS15_F_12
-- Compiling architecture IOBUF_LVCMOS15_F_12_V of IOBUF_LVCMOS15_F_12
-- Compiling entity IOBUF_LVCMOS15_F_16
-- Compiling architecture IOBUF_LVCMOS15_F_16_V of IOBUF_LVCMOS15_F_16
-- Compiling entity IOBUF_LVCMOS15_F_2
-- Compiling architecture IOBUF_LVCMOS15_F_2_V of IOBUF_LVCMOS15_F_2
-- Compiling entity IOBUF_LVCMOS15_F_4
-- Compiling architecture IOBUF_LVCMOS15_F_4_V of IOBUF_LVCMOS15_F_4
-- Compiling entity IOBUF_LVCMOS15_F_6
-- Compiling architecture IOBUF_LVCMOS15_F_6_V of IOBUF_LVCMOS15_F_6
-- Compiling entity IOBUF_LVCMOS15_F_8
-- Compiling architecture IOBUF_LVCMOS15_F_8_V of IOBUF_LVCMOS15_F_8
-- Compiling entity IOBUF_LVCMOS15_S_12
-- Compiling architecture IOBUF_LVCMOS15_S_12_V of IOBUF_LVCMOS15_S_12
-- Compiling entity IOBUF_LVCMOS15_S_16
-- Compiling architecture IOBUF_LVCMOS15_S_16_V of IOBUF_LVCMOS15_S_16
-- Compiling entity IOBUF_LVCMOS15_S_2
-- Compiling architecture IOBUF_LVCMOS15_S_2_V of IOBUF_LVCMOS15_S_2
-- Compiling entity IOBUF_LVCMOS15_S_4
-- Compiling architecture IOBUF_LVCMOS15_S_4_V of IOBUF_LVCMOS15_S_4
-- Compiling entity IOBUF_LVCMOS15_S_6
-- Compiling architecture IOBUF_LVCMOS15_S_6_V of IOBUF_LVCMOS15_S_6
-- Compiling entity IOBUF_LVCMOS15_S_8
-- Compiling architecture IOBUF_LVCMOS15_S_8_V of IOBUF_LVCMOS15_S_8
-- Compiling entity IOBUF_LVCMOS18
-- Compiling architecture IOBUF_LVCMOS18_V of IOBUF_LVCMOS18
-- Compiling entity IOBUF_LVCMOS18_F_12
-- Compiling architecture IOBUF_LVCMOS18_F_12_V of IOBUF_LVCMOS18_F_12
-- Compiling entity IOBUF_LVCMOS18_F_16
-- Compiling architecture IOBUF_LVCMOS18_F_16_V of IOBUF_LVCMOS18_F_16
-- Compiling entity IOBUF_LVCMOS18_F_2
-- Compiling architecture IOBUF_LVCMOS18_F_2_V of IOBUF_LVCMOS18_F_2
-- Compiling entity IOBUF_LVCMOS18_F_4
-- Compiling architecture IOBUF_LVCMOS18_F_4_V of IOBUF_LVCMOS18_F_4
-- Compiling entity IOBUF_LVCMOS18_F_6
-- Compiling architecture IOBUF_LVCMOS18_F_6_V of IOBUF_LVCMOS18_F_6
-- Compiling entity IOBUF_LVCMOS18_F_8
-- Compiling architecture IOBUF_LVCMOS18_F_8_V of IOBUF_LVCMOS18_F_8
-- Compiling entity IOBUF_LVCMOS18_S_12
-- Compiling architecture IOBUF_LVCMOS18_S_12_V of IOBUF_LVCMOS18_S_12
-- Compiling entity IOBUF_LVCMOS18_S_16
-- Compiling architecture IOBUF_LVCMOS18_S_16_V of IOBUF_LVCMOS18_S_16
-- Compiling entity IOBUF_LVCMOS18_S_2
-- Compiling architecture IOBUF_LVCMOS18_S_2_V of IOBUF_LVCMOS18_S_2
-- Compiling entity IOBUF_LVCMOS18_S_4
-- Compiling architecture IOBUF_LVCMOS18_S_4_V of IOBUF_LVCMOS18_S_4
-- Compiling entity IOBUF_LVCMOS18_S_6
-- Compiling architecture IOBUF_LVCMOS18_S_6_V of IOBUF_LVCMOS18_S_6
-- Compiling entity IOBUF_LVCMOS18_S_8
-- Compiling architecture IOBUF_LVCMOS18_S_8_V of IOBUF_LVCMOS18_S_8
-- Compiling entity IOBUF_LVCMOS2
-- Compiling architecture IOBUF_LVCMOS2_V of IOBUF_LVCMOS2
-- Compiling entity IOBUF_LVCMOS25
-- Compiling architecture IOBUF_LVCMOS25_V of IOBUF_LVCMOS25
-- Compiling entity IOBUF_LVCMOS25_F_12
-- Compiling architecture IOBUF_LVCMOS25_F_12_V of IOBUF_LVCMOS25_F_12
-- Compiling entity IOBUF_LVCMOS25_F_16
-- Compiling architecture IOBUF_LVCMOS25_F_16_V of IOBUF_LVCMOS25_F_16
-- Compiling entity IOBUF_LVCMOS25_F_2
-- Compiling architecture IOBUF_LVCMOS25_F_2_V of IOBUF_LVCMOS25_F_2
-- Compiling entity IOBUF_LVCMOS25_F_24
-- Compiling architecture IOBUF_LVCMOS25_F_24_V of IOBUF_LVCMOS25_F_24
-- Compiling entity IOBUF_LVCMOS25_F_4
-- Compiling architecture IOBUF_LVCMOS25_F_4_V of IOBUF_LVCMOS25_F_4
-- Compiling entity IOBUF_LVCMOS25_F_6
-- Compiling architecture IOBUF_LVCMOS25_F_6_V of IOBUF_LVCMOS25_F_6
-- Compiling entity IOBUF_LVCMOS25_F_8
-- Compiling architecture IOBUF_LVCMOS25_F_8_V of IOBUF_LVCMOS25_F_8
-- Compiling entity IOBUF_LVCMOS25_S_12
-- Compiling architecture IOBUF_LVCMOS25_S_12_V of IOBUF_LVCMOS25_S_12
-- Compiling entity IOBUF_LVCMOS25_S_16
-- Compiling architecture IOBUF_LVCMOS25_S_16_V of IOBUF_LVCMOS25_S_16
-- Compiling entity IOBUF_LVCMOS25_S_2
-- Compiling architecture IOBUF_LVCMOS25_S_2_V of IOBUF_LVCMOS25_S_2
-- Compiling entity IOBUF_LVCMOS25_S_24
-- Compiling architecture IOBUF_LVCMOS25_S_24_V of IOBUF_LVCMOS25_S_24
-- Compiling entity IOBUF_LVCMOS25_S_4
-- Compiling architecture IOBUF_LVCMOS25_S_4_V of IOBUF_LVCMOS25_S_4
-- Compiling entity IOBUF_LVCMOS25_S_6
-- Compiling architecture IOBUF_LVCMOS25_S_6_V of IOBUF_LVCMOS25_S_6
-- Compiling entity IOBUF_LVCMOS25_S_8
-- Compiling architecture IOBUF_LVCMOS25_S_8_V of IOBUF_LVCMOS25_S_8
-- Compiling entity IOBUF_LVCMOS33
-- Compiling architecture IOBUF_LVCMOS33_V of IOBUF_LVCMOS33
-- Compiling entity IOBUF_LVCMOS33_F_12
-- Compiling architecture IOBUF_LVCMOS33_F_12_V of IOBUF_LVCMOS33_F_12
-- Compiling entity IOBUF_LVCMOS33_F_16
-- Compiling architecture IOBUF_LVCMOS33_F_16_V of IOBUF_LVCMOS33_F_16
-- Compiling entity IOBUF_LVCMOS33_F_2
-- Compiling architecture IOBUF_LVCMOS33_F_2_V of IOBUF_LVCMOS33_F_2
-- Compiling entity IOBUF_LVCMOS33_F_24
-- Compiling architecture IOBUF_LVCMOS33_F_24_V of IOBUF_LVCMOS33_F_24
-- Compiling entity IOBUF_LVCMOS33_F_4
-- Compiling architecture IOBUF_LVCMOS33_F_4_V of IOBUF_LVCMOS33_F_4
-- Compiling entity IOBUF_LVCMOS33_F_6
-- Compiling architecture IOBUF_LVCMOS33_F_6_V of IOBUF_LVCMOS33_F_6
-- Compiling entity IOBUF_LVCMOS33_F_8
-- Compiling architecture IOBUF_LVCMOS33_F_8_V of IOBUF_LVCMOS33_F_8
-- Compiling entity IOBUF_LVCMOS33_S_12
-- Compiling architecture IOBUF_LVCMOS33_S_12_V of IOBUF_LVCMOS33_S_12
-- Compiling entity IOBUF_LVCMOS33_S_16
-- Compiling architecture IOBUF_LVCMOS33_S_16_V of IOBUF_LVCMOS33_S_16
-- Compiling entity IOBUF_LVCMOS33_S_2
-- Compiling architecture IOBUF_LVCMOS33_S_2_V of IOBUF_LVCMOS33_S_2
-- Compiling entity IOBUF_LVCMOS33_S_24
-- Compiling architecture IOBUF_LVCMOS33_S_24_V of IOBUF_LVCMOS33_S_24
-- Compiling entity IOBUF_LVCMOS33_S_4
-- Compiling architecture IOBUF_LVCMOS33_S_4_V of IOBUF_LVCMOS33_S_4
-- Compiling entity IOBUF_LVCMOS33_S_6
-- Compiling architecture IOBUF_LVCMOS33_S_6_V of IOBUF_LVCMOS33_S_6
-- Compiling entity IOBUF_LVCMOS33_S_8
-- Compiling architecture IOBUF_LVCMOS33_S_8_V of IOBUF_LVCMOS33_S_8
-- Compiling entity IOBUF_LVDCI_15
-- Compiling architecture IOBUF_LVDCI_15_V of IOBUF_LVDCI_15
-- Compiling entity IOBUF_LVDCI_18
-- Compiling architecture IOBUF_LVDCI_18_V of IOBUF_LVDCI_18
-- Compiling entity IOBUF_LVDCI_25
-- Compiling architecture IOBUF_LVDCI_25_V of IOBUF_LVDCI_25
-- Compiling entity IOBUF_LVDCI_33
-- Compiling architecture IOBUF_LVDCI_33_V of IOBUF_LVDCI_33
-- Compiling entity IOBUF_LVDCI_DV2_15
-- Compiling architecture IOBUF_LVDCI_DV2_15_V of IOBUF_LVDCI_DV2_15
-- Compiling entity IOBUF_LVDCI_DV2_18
-- Compiling architecture IOBUF_LVDCI_DV2_18_V of IOBUF_LVDCI_DV2_18
-- Compiling entity IOBUF_LVDCI_DV2_25
-- Compiling architecture IOBUF_LVDCI_DV2_25_V of IOBUF_LVDCI_DV2_25
-- Compiling entity IOBUF_LVDCI_DV2_33
-- Compiling architecture IOBUF_LVDCI_DV2_33_V of IOBUF_LVDCI_DV2_33
-- Compiling entity IOBUF_LVDS
-- Compiling architecture IOBUF_LVDS_V of IOBUF_LVDS
-- Compiling entity IOBUF_LVPECL
-- Compiling architecture IOBUF_LVPECL_V of IOBUF_LVPECL
-- Compiling entity IOBUF_LVTTL
-- Compiling architecture IOBUF_LVTTL_V of IOBUF_LVTTL
-- Compiling entity IOBUF_LVTTL_F_12
-- Compiling architecture IOBUF_LVTTL_F_12_V of IOBUF_LVTTL_F_12
-- Compiling entity IOBUF_LVTTL_F_16
-- Compiling architecture IOBUF_LVTTL_F_16_V of IOBUF_LVTTL_F_16
-- Compiling entity IOBUF_LVTTL_F_2
-- Compiling architecture IOBUF_LVTTL_F_2_V of IOBUF_LVTTL_F_2
-- Compiling entity IOBUF_LVTTL_F_24
-- Compiling architecture IOBUF_LVTTL_F_24_V of IOBUF_LVTTL_F_24
-- Compiling entity IOBUF_LVTTL_F_4
-- Compiling architecture IOBUF_LVTTL_F_4_V of IOBUF_LVTTL_F_4
-- Compiling entity IOBUF_LVTTL_F_6
-- Compiling architecture IOBUF_LVTTL_F_6_V of IOBUF_LVTTL_F_6
-- Compiling entity IOBUF_LVTTL_F_8
-- Compiling architecture IOBUF_LVTTL_F_8_V of IOBUF_LVTTL_F_8
-- Compiling entity IOBUF_LVTTL_S_12
-- Compiling architecture IOBUF_LVTTL_S_12_V of IOBUF_LVTTL_S_12
-- Compiling entity IOBUF_LVTTL_S_16
-- Compiling architecture IOBUF_LVTTL_S_16_V of IOBUF_LVTTL_S_16
-- Compiling entity IOBUF_LVTTL_S_2
-- Compiling architecture IOBUF_LVTTL_S_2_V of IOBUF_LVTTL_S_2
-- Compiling entity IOBUF_LVTTL_S_24
-- Compiling architecture IOBUF_LVTTL_S_24_V of IOBUF_LVTTL_S_24
-- Compiling entity IOBUF_LVTTL_S_4
-- Compiling architecture IOBUF_LVTTL_S_4_V of IOBUF_LVTTL_S_4
-- Compiling entity IOBUF_LVTTL_S_6
-- Compiling architecture IOBUF_LVTTL_S_6_V of IOBUF_LVTTL_S_6
-- Compiling entity IOBUF_LVTTL_S_8
-- Compiling architecture IOBUF_LVTTL_S_8_V of IOBUF_LVTTL_S_8
-- Compiling entity IOBUF_PCI33_3
-- Compiling architecture IOBUF_PCI33_3_V of IOBUF_PCI33_3
-- Compiling entity IOBUF_PCI33_5
-- Compiling architecture IOBUF_PCI33_5_V of IOBUF_PCI33_5
-- Compiling entity IOBUF_PCI66_3
-- Compiling architecture IOBUF_PCI66_3_V of IOBUF_PCI66_3
-- Compiling entity IOBUF_PCIX
-- Compiling architecture IOBUF_PCIX_V of IOBUF_PCIX
-- Compiling entity IOBUF_PCIX66_3
-- Compiling architecture IOBUF_PCIX66_3_V of IOBUF_PCIX66_3
-- Compiling entity IOBUF_SSTL18_I
-- Compiling architecture IOBUF_SSTL18_I_V of IOBUF_SSTL18_I
-- Compiling entity IOBUF_SSTL18_II
-- Compiling architecture IOBUF_SSTL18_II_V of IOBUF_SSTL18_II
-- Compiling entity IOBUF_SSTL18_II_DCI
-- Compiling architecture IOBUF_SSTL18_II_DCI_V of IOBUF_SSTL18_II_DCI
-- Compiling entity IOBUF_SSTL2_I
-- Compiling architecture IOBUF_SSTL2_I_V of IOBUF_SSTL2_I
-- Compiling entity IOBUF_SSTL2_II
-- Compiling architecture IOBUF_SSTL2_II_V of IOBUF_SSTL2_II
-- Compiling entity IOBUF_SSTL2_II_DCI
-- Compiling architecture IOBUF_SSTL2_II_DCI_V of IOBUF_SSTL2_II_DCI
-- Compiling entity IOBUF_SSTL3_I
-- Compiling architecture IOBUF_SSTL3_I_V of IOBUF_SSTL3_I
-- Compiling entity IOBUF_SSTL3_II
-- Compiling architecture IOBUF_SSTL3_II_V of IOBUF_SSTL3_II
-- Compiling entity IOBUF_SSTL3_II_DCI
-- Compiling architecture IOBUF_SSTL3_II_DCI_V of IOBUF_SSTL3_II_DCI
-- Compiling entity IOBUF_S_12
-- Compiling architecture IOBUF_S_12_V of IOBUF_S_12
-- Compiling entity IOBUF_S_16
-- Compiling architecture IOBUF_S_16_V of IOBUF_S_16
-- Compiling entity IOBUF_S_2
-- Compiling architecture IOBUF_S_2_V of IOBUF_S_2
-- Compiling entity IOBUF_S_24
-- Compiling architecture IOBUF_S_24_V of IOBUF_S_24
-- Compiling entity IOBUF_S_4
-- Compiling architecture IOBUF_S_4_V of IOBUF_S_4
-- Compiling entity IOBUF_S_6
-- Compiling architecture IOBUF_S_6_V of IOBUF_S_6
-- Compiling entity IOBUF_S_8
-- Compiling architecture IOBUF_S_8_V of IOBUF_S_8
-- Compiling entity IODELAY
-- Compiling architecture IODELAY_V of IODELAY
-- Compiling entity IODELAY2
-- Compiling architecture IODELAY2_V of IODELAY2
-- Compiling entity IODELAYE1
-- Compiling architecture IODELAYE1_V of IODELAYE1
-- Compiling entity KEY_CLEAR
-- Compiling architecture KEY_CLEAR_V of KEY_CLEAR
-- Compiling entity LD
-- Compiling architecture LD_V of LD
-- Compiling entity LDC
-- Compiling architecture LDC_V of LDC
-- Compiling entity LDCE_1
-- Compiling architecture LDCE_1_V of LDCE_1
-- Compiling entity LDCP
-- Compiling architecture LDCP_V of LDCP
-- Compiling entity LDCPE
-- Compiling architecture LDCPE_V of LDCPE
-- Compiling entity LDCPE_1
-- Compiling architecture LDCPE_1_V of LDCPE_1
-- Compiling entity LDCP_1
-- Compiling architecture LDCP_1_V of LDCP_1
-- Compiling entity LDC_1
-- Compiling architecture LDC_1_V of LDC_1
-- Compiling entity LDE
-- Compiling architecture LDE_V of LDE
-- Compiling entity LDE_1
-- Compiling architecture LDE_1_V of LDE_1
-- Compiling entity LDP
-- Compiling architecture LDP_V of LDP
-- Compiling entity LDPE_1
-- Compiling architecture LDPE_1_V of LDPE_1
-- Compiling entity LDP_1
-- Compiling architecture LDP_1_V of LDP_1
-- Compiling entity LD_1
-- Compiling architecture LD_1_V of LD_1
-- Compiling entity LUT1_D
-- Compiling architecture LUT1_D_V of LUT1_D
-- Compiling entity LUT1_L
-- Compiling architecture LUT1_L_V of LUT1_L
-- Compiling entity LUT2_D
-- Compiling architecture LUT2_D_V of LUT2_D
-- Compiling entity LUT2_L
-- Compiling architecture LUT2_L_V of LUT2_L
-- Compiling entity LUT3_D
-- Compiling architecture LUT3_D_V of LUT3_D
-- Compiling entity LUT3_L
-- Compiling architecture LUT3_L_V of LUT3_L
-- Compiling entity LUT4_D
-- Compiling architecture LUT4_D_V of LUT4_D
-- Compiling entity LUT4_L
-- Compiling architecture LUT4_L_V of LUT4_L
-- Compiling entity LUT5_D
-- Compiling architecture LUT5_D_V of LUT5_D
-- Compiling entity LUT5_L
-- Compiling architecture LUT5_L_V of LUT5_L
-- Compiling entity LUT6_D
-- Compiling architecture LUT6_D_V of LUT6_D
-- Compiling entity LUT6_L
-- Compiling architecture LUT6_L_V of LUT6_L
-- Compiling entity MMCM_ADV
-- Compiling architecture MMCM_ADV_V of MMCM_ADV
-- Compiling entity MMCM_BASE
-- Compiling architecture MMCM_BASE_V of MMCM_BASE
-- Compiling entity MULT18X18
-- Compiling architecture MULT18X18_V of MULT18X18
-- Compiling entity MULT18X18S
-- Compiling architecture MULT18X18S_V of MULT18X18S
-- Compiling entity MULT18X18SIO
-- Compiling architecture MULT18X18SIO_V of MULT18X18SIO
-- Compiling entity MULT_AND
-- Compiling architecture MULT_AND_V of MULT_AND
-- Compiling entity MUXCY_D
-- Compiling architecture MUXCY_D_V of MUXCY_D
-- Compiling entity MUXCY_L
-- Compiling architecture MUXCY_L_V of MUXCY_L
-- Compiling entity MUXF5
-- Compiling architecture MUXF5_V of MUXF5
-- Compiling entity MUXF5_D
-- Compiling architecture MUXF5_D_V of MUXF5_D
-- Compiling entity MUXF5_L
-- Compiling architecture MUXF5_L_V of MUXF5_L
-- Compiling entity MUXF6
-- Compiling architecture MUXF6_V of MUXF6
-- Compiling entity MUXF6_D
-- Compiling architecture MUXF6_D_V of MUXF6_D
-- Compiling entity MUXF6_L
-- Compiling architecture MUXF6_L_V of MUXF6_L
-- Compiling entity MUXF7_D
-- Compiling architecture MUXF7_D_V of MUXF7_D
-- Compiling entity MUXF7_L
-- Compiling architecture MUXF7_L_V of MUXF7_L
-- Compiling entity MUXF8_D
-- Compiling architecture MUXF8_D_V of MUXF8_D
-- Compiling entity MUXF8_L
-- Compiling architecture MUXF8_L_V of MUXF8_L
-- Compiling entity NAND2
-- Compiling architecture NAND2_V of NAND2
-- Compiling entity NAND2B1
-- Compiling architecture NAND2B1_V of NAND2B1
-- Compiling entity NAND2B2
-- Compiling architecture NAND2B2_V of NAND2B2
-- Compiling entity NAND3
-- Compiling architecture NAND3_V of NAND3
-- Compiling entity NAND3B1
-- Compiling architecture NAND3B1_V of NAND3B1
-- Compiling entity NAND3B2
-- Compiling architecture NAND3B2_V of NAND3B2
-- Compiling entity NAND3B3
-- Compiling architecture NAND3B3_V of NAND3B3
-- Compiling entity NAND4
-- Compiling architecture NAND4_V of NAND4
-- Compiling entity NAND4B1
-- Compiling architecture NAND4B1_V of NAND4B1
-- Compiling entity NAND4B2
-- Compiling architecture NAND4B2_V of NAND4B2
-- Compiling entity NAND4B3
-- Compiling architecture NAND4B3_V of NAND4B3
-- Compiling entity NAND4B4
-- Compiling architecture NAND4B4_V of NAND4B4
-- Compiling entity NAND5
-- Compiling architecture NAND5_V of NAND5
-- Compiling entity NAND5B1
-- Compiling architecture NAND5B1_V of NAND5B1
-- Compiling entity NAND5B2
-- Compiling architecture NAND5B2_V of NAND5B2
-- Compiling entity NAND5B3
-- Compiling architecture NAND5B3_V of NAND5B3
-- Compiling entity NAND5B4
-- Compiling architecture NAND5B4_V of NAND5B4
-- Compiling entity NAND5B5
-- Compiling architecture NAND5B5_V of NAND5B5
-- Compiling entity NOR2
-- Compiling architecture NOR2_V of NOR2
-- Compiling entity NOR2B1
-- Compiling architecture NOR2B1_V of NOR2B1
-- Compiling entity NOR2B2
-- Compiling architecture NOR2B2_V of NOR2B2
-- Compiling entity NOR3
-- Compiling architecture NOR3_V of NOR3
-- Compiling entity NOR3B1
-- Compiling architecture NOR3B1_V of NOR3B1
-- Compiling entity NOR3B2
-- Compiling architecture NOR3B2_V of NOR3B2
-- Compiling entity NOR3B3
-- Compiling architecture NOR3B3_V of NOR3B3
-- Compiling entity NOR4
-- Compiling architecture NOR4_V of NOR4
-- Compiling entity NOR4B1
-- Compiling architecture NOR4B1_V of NOR4B1
-- Compiling entity NOR4B2
-- Compiling architecture NOR4B2_V of NOR4B2
-- Compiling entity NOR4B3
-- Compiling architecture NOR4B3_V of NOR4B3
-- Compiling entity NOR4B4
-- Compiling architecture NOR4B4_V of NOR4B4
-- Compiling entity NOR5
-- Compiling architecture NOR5_V of NOR5
-- Compiling entity NOR5B1
-- Compiling architecture NOR5B1_V of NOR5B1
-- Compiling entity NOR5B2
-- Compiling architecture NOR5B2_V of NOR5B2
-- Compiling entity NOR5B3
-- Compiling architecture NOR5B3_V of NOR5B3
-- Compiling entity NOR5B4
-- Compiling architecture NOR5B4_V of NOR5B4
-- Compiling entity NOR5B5
-- Compiling architecture NOR5B5_V of NOR5B5
-- Compiling entity OBUFDS_BLVDS_25
-- Compiling architecture OBUFDS_BLVDS_25_V of OBUFDS_BLVDS_25
-- Compiling entity OBUFDS_LDT_25
-- Compiling architecture OBUFDS_LDT_25_V of OBUFDS_LDT_25
-- Compiling entity OBUFDS_LVDSEXT_25
-- Compiling architecture OBUFDS_LVDSEXT_25_V of OBUFDS_LVDSEXT_25
-- Compiling entity OBUFDS_LVDSEXT_33
-- Compiling architecture OBUFDS_LVDSEXT_33_V of OBUFDS_LVDSEXT_33
-- Compiling entity OBUFDS_LVDS_25
-- Compiling architecture OBUFDS_LVDS_25_V of OBUFDS_LVDS_25
-- Compiling entity OBUFDS_LVDS_33
-- Compiling architecture OBUFDS_LVDS_33_V of OBUFDS_LVDS_33
-- Compiling entity OBUFDS_LVPECL_25
-- Compiling architecture OBUFDS_LVPECL_25_V of OBUFDS_LVPECL_25
-- Compiling entity OBUFDS_LVPECL_33
-- Compiling architecture OBUFDS_LVPECL_33_V of OBUFDS_LVPECL_33
-- Compiling entity OBUFDS_ULVDS_25
-- Compiling architecture OBUFDS_ULVDS_25_V of OBUFDS_ULVDS_25
-- Compiling entity OBUFTDS_BLVDS_25
-- Compiling architecture OBUFTDS_BLVDS_25_V of OBUFTDS_BLVDS_25
-- Compiling entity OBUFTDS_LDT_25
-- Compiling architecture OBUFTDS_LDT_25_V of OBUFTDS_LDT_25
-- Compiling entity OBUFTDS_LVDSEXT_25
-- Compiling architecture OBUFTDS_LVDSEXT_25_V of OBUFTDS_LVDSEXT_25
-- Compiling entity OBUFTDS_LVDSEXT_33
-- Compiling architecture OBUFTDS_LVDSEXT_33_V of OBUFTDS_LVDSEXT_33
-- Compiling entity OBUFTDS_LVDS_25
-- Compiling architecture OBUFTDS_LVDS_25_V of OBUFTDS_LVDS_25
-- Compiling entity OBUFTDS_LVDS_33
-- Compiling architecture OBUFTDS_LVDS_33_V of OBUFTDS_LVDS_33
-- Compiling entity OBUFTDS_LVPECL_25
-- Compiling architecture OBUFTDS_LVPECL_25_V of OBUFTDS_LVPECL_25
-- Compiling entity OBUFTDS_LVPECL_33
-- Compiling architecture OBUFTDS_LVPECL_33_V of OBUFTDS_LVPECL_33
-- Compiling entity OBUFTDS_ULVDS_25
-- Compiling architecture OBUFTDS_ULVDS_25_V of OBUFTDS_ULVDS_25
-- Compiling entity OBUFT_AGP
-- Compiling architecture OBUFT_AGP_V of OBUFT_AGP
-- Compiling entity OBUFT_CTT
-- Compiling architecture OBUFT_CTT_V of OBUFT_CTT
-- Compiling entity OBUFT_F_12
-- Compiling architecture OBUFT_F_12_V of OBUFT_F_12
-- Compiling entity OBUFT_F_16
-- Compiling architecture OBUFT_F_16_V of OBUFT_F_16
-- Compiling entity OBUFT_F_2
-- Compiling architecture OBUFT_F_2_V of OBUFT_F_2
-- Compiling entity OBUFT_F_24
-- Compiling architecture OBUFT_F_24_V of OBUFT_F_24
-- Compiling entity OBUFT_F_4
-- Compiling architecture OBUFT_F_4_V of OBUFT_F_4
-- Compiling entity OBUFT_F_6
-- Compiling architecture OBUFT_F_6_V of OBUFT_F_6
-- Compiling entity OBUFT_F_8
-- Compiling architecture OBUFT_F_8_V of OBUFT_F_8
-- Compiling entity OBUFT_GTL
-- Compiling architecture OBUFT_GTL_V of OBUFT_GTL
-- Compiling entity OBUFT_GTLP
-- Compiling architecture OBUFT_GTLP_V of OBUFT_GTLP
-- Compiling entity OBUFT_GTLP_DCI
-- Compiling architecture OBUFT_GTLP_DCI_V of OBUFT_GTLP_DCI
-- Compiling entity OBUFT_GTL_DCI
-- Compiling architecture OBUFT_GTL_DCI_V of OBUFT_GTL_DCI
-- Compiling entity OBUFT_HSTL_I
-- Compiling architecture OBUFT_HSTL_I_V of OBUFT_HSTL_I
-- Compiling entity OBUFT_HSTL_II
-- Compiling architecture OBUFT_HSTL_II_V of OBUFT_HSTL_II
-- Compiling entity OBUFT_HSTL_III
-- Compiling architecture OBUFT_HSTL_III_V of OBUFT_HSTL_III
-- Compiling entity OBUFT_HSTL_III_18
-- Compiling architecture OBUFT_HSTL_III_18_V of OBUFT_HSTL_III_18
-- Compiling entity OBUFT_HSTL_III_DCI
-- Compiling architecture OBUFT_HSTL_III_DCI_V of OBUFT_HSTL_III_DCI
-- Compiling entity OBUFT_HSTL_III_DCI_18
-- Compiling architecture OBUFT_HSTL_III_DCI_18_V of OBUFT_HSTL_III_DCI_18
-- Compiling entity OBUFT_HSTL_II_18
-- Compiling architecture OBUFT_HSTL_II_18_V of OBUFT_HSTL_II_18
-- Compiling entity OBUFT_HSTL_II_DCI
-- Compiling architecture OBUFT_HSTL_II_DCI_V of OBUFT_HSTL_II_DCI
-- Compiling entity OBUFT_HSTL_II_DCI_18
-- Compiling architecture OBUFT_HSTL_II_DCI_18_V of OBUFT_HSTL_II_DCI_18
-- Compiling entity OBUFT_HSTL_IV
-- Compiling architecture OBUFT_HSTL_IV_V of OBUFT_HSTL_IV
-- Compiling entity OBUFT_HSTL_IV_18
-- Compiling architecture OBUFT_HSTL_IV_18_V of OBUFT_HSTL_IV_18
-- Compiling entity OBUFT_HSTL_IV_DCI
-- Compiling architecture OBUFT_HSTL_IV_DCI_V of OBUFT_HSTL_IV_DCI
-- Compiling entity OBUFT_HSTL_IV_DCI_18
-- Compiling architecture OBUFT_HSTL_IV_DCI_18_V of OBUFT_HSTL_IV_DCI_18
-- Compiling entity OBUFT_HSTL_I_18
-- Compiling architecture OBUFT_HSTL_I_18_V of OBUFT_HSTL_I_18
-- Compiling entity OBUFT_HSTL_I_DCI
-- Compiling architecture OBUFT_HSTL_I_DCI_V of OBUFT_HSTL_I_DCI
-- Compiling entity OBUFT_HSTL_I_DCI_18
-- Compiling architecture OBUFT_HSTL_I_DCI_18_V of OBUFT_HSTL_I_DCI_18
-- Compiling entity OBUFT_LVCMOS12
-- Compiling architecture OBUFT_LVCMOS12_V of OBUFT_LVCMOS12
-- Compiling entity OBUFT_LVCMOS12_F_2
-- Compiling architecture OBUFT_LVCMOS12_F_2_V of OBUFT_LVCMOS12_F_2
-- Compiling entity OBUFT_LVCMOS12_F_4
-- Compiling architecture OBUFT_LVCMOS12_F_4_V of OBUFT_LVCMOS12_F_4
-- Compiling entity OBUFT_LVCMOS12_F_6
-- Compiling architecture OBUFT_LVCMOS12_F_6_V of OBUFT_LVCMOS12_F_6
-- Compiling entity OBUFT_LVCMOS12_F_8
-- Compiling architecture OBUFT_LVCMOS12_F_8_V of OBUFT_LVCMOS12_F_8
-- Compiling entity OBUFT_LVCMOS12_S_2
-- Compiling architecture OBUFT_LVCMOS12_S_2_V of OBUFT_LVCMOS12_S_2
-- Compiling entity OBUFT_LVCMOS12_S_4
-- Compiling architecture OBUFT_LVCMOS12_S_4_V of OBUFT_LVCMOS12_S_4
-- Compiling entity OBUFT_LVCMOS12_S_6
-- Compiling architecture OBUFT_LVCMOS12_S_6_V of OBUFT_LVCMOS12_S_6
-- Compiling entity OBUFT_LVCMOS12_S_8
-- Compiling architecture OBUFT_LVCMOS12_S_8_V of OBUFT_LVCMOS12_S_8
-- Compiling entity OBUFT_LVCMOS15
-- Compiling architecture OBUFT_LVCMOS15_V of OBUFT_LVCMOS15
-- Compiling entity OBUFT_LVCMOS15_F_12
-- Compiling architecture OBUFT_LVCMOS15_F_12_V of OBUFT_LVCMOS15_F_12
-- Compiling entity OBUFT_LVCMOS15_F_16
-- Compiling architecture OBUFT_LVCMOS15_F_16_V of OBUFT_LVCMOS15_F_16
-- Compiling entity OBUFT_LVCMOS15_F_2
-- Compiling architecture OBUFT_LVCMOS15_F_2_V of OBUFT_LVCMOS15_F_2
-- Compiling entity OBUFT_LVCMOS15_F_4
-- Compiling architecture OBUFT_LVCMOS15_F_4_V of OBUFT_LVCMOS15_F_4
-- Compiling entity OBUFT_LVCMOS15_F_6
-- Compiling architecture OBUFT_LVCMOS15_F_6_V of OBUFT_LVCMOS15_F_6
-- Compiling entity OBUFT_LVCMOS15_F_8
-- Compiling architecture OBUFT_LVCMOS15_F_8_V of OBUFT_LVCMOS15_F_8
-- Compiling entity OBUFT_LVCMOS15_S_12
-- Compiling architecture OBUFT_LVCMOS15_S_12_V of OBUFT_LVCMOS15_S_12
-- Compiling entity OBUFT_LVCMOS15_S_16
-- Compiling architecture OBUFT_LVCMOS15_S_16_V of OBUFT_LVCMOS15_S_16
-- Compiling entity OBUFT_LVCMOS15_S_2
-- Compiling architecture OBUFT_LVCMOS15_S_2_V of OBUFT_LVCMOS15_S_2
-- Compiling entity OBUFT_LVCMOS15_S_4
-- Compiling architecture OBUFT_LVCMOS15_S_4_V of OBUFT_LVCMOS15_S_4
-- Compiling entity OBUFT_LVCMOS15_S_6
-- Compiling architecture OBUFT_LVCMOS15_S_6_V of OBUFT_LVCMOS15_S_6
-- Compiling entity OBUFT_LVCMOS15_S_8
-- Compiling architecture OBUFT_LVCMOS15_S_8_V of OBUFT_LVCMOS15_S_8
-- Compiling entity OBUFT_LVCMOS18
-- Compiling architecture OBUFT_LVCMOS18_V of OBUFT_LVCMOS18
-- Compiling entity OBUFT_LVCMOS18_F_12
-- Compiling architecture OBUFT_LVCMOS18_F_12_V of OBUFT_LVCMOS18_F_12
-- Compiling entity OBUFT_LVCMOS18_F_16
-- Compiling architecture OBUFT_LVCMOS18_F_16_V of OBUFT_LVCMOS18_F_16
-- Compiling entity OBUFT_LVCMOS18_F_2
-- Compiling architecture OBUFT_LVCMOS18_F_2_V of OBUFT_LVCMOS18_F_2
-- Compiling entity OBUFT_LVCMOS18_F_4
-- Compiling architecture OBUFT_LVCMOS18_F_4_V of OBUFT_LVCMOS18_F_4
-- Compiling entity OBUFT_LVCMOS18_F_6
-- Compiling architecture OBUFT_LVCMOS18_F_6_V of OBUFT_LVCMOS18_F_6
-- Compiling entity OBUFT_LVCMOS18_F_8
-- Compiling architecture OBUFT_LVCMOS18_F_8_V of OBUFT_LVCMOS18_F_8
-- Compiling entity OBUFT_LVCMOS18_S_12
-- Compiling architecture OBUFT_LVCMOS18_S_12_V of OBUFT_LVCMOS18_S_12
-- Compiling entity OBUFT_LVCMOS18_S_16
-- Compiling architecture OBUFT_LVCMOS18_S_16_V of OBUFT_LVCMOS18_S_16
-- Compiling entity OBUFT_LVCMOS18_S_2
-- Compiling architecture OBUFT_LVCMOS18_S_2_V of OBUFT_LVCMOS18_S_2
-- Compiling entity OBUFT_LVCMOS18_S_4
-- Compiling architecture OBUFT_LVCMOS18_S_4_V of OBUFT_LVCMOS18_S_4
-- Compiling entity OBUFT_LVCMOS18_S_6
-- Compiling architecture OBUFT_LVCMOS18_S_6_V of OBUFT_LVCMOS18_S_6
-- Compiling entity OBUFT_LVCMOS18_S_8
-- Compiling architecture OBUFT_LVCMOS18_S_8_V of OBUFT_LVCMOS18_S_8
-- Compiling entity OBUFT_LVCMOS2
-- Compiling architecture OBUFT_LVCMOS2_V of OBUFT_LVCMOS2
-- Compiling entity OBUFT_LVCMOS25
-- Compiling architecture OBUFT_LVCMOS25_V of OBUFT_LVCMOS25
-- Compiling entity OBUFT_LVCMOS25_F_12
-- Compiling architecture OBUFT_LVCMOS25_F_12_V of OBUFT_LVCMOS25_F_12
-- Compiling entity OBUFT_LVCMOS25_F_16
-- Compiling architecture OBUFT_LVCMOS25_F_16_V of OBUFT_LVCMOS25_F_16
-- Compiling entity OBUFT_LVCMOS25_F_2
-- Compiling architecture OBUFT_LVCMOS25_F_2_V of OBUFT_LVCMOS25_F_2
-- Compiling entity OBUFT_LVCMOS25_F_24
-- Compiling architecture OBUFT_LVCMOS25_F_24_V of OBUFT_LVCMOS25_F_24
-- Compiling entity OBUFT_LVCMOS25_F_4
-- Compiling architecture OBUFT_LVCMOS25_F_4_V of OBUFT_LVCMOS25_F_4
-- Compiling entity OBUFT_LVCMOS25_F_6
-- Compiling architecture OBUFT_LVCMOS25_F_6_V of OBUFT_LVCMOS25_F_6
-- Compiling entity OBUFT_LVCMOS25_F_8
-- Compiling architecture OBUFT_LVCMOS25_F_8_V of OBUFT_LVCMOS25_F_8
-- Compiling entity OBUFT_LVCMOS25_S_12
-- Compiling architecture OBUFT_LVCMOS25_S_12_V of OBUFT_LVCMOS25_S_12
-- Compiling entity OBUFT_LVCMOS25_S_16
-- Compiling architecture OBUFT_LVCMOS25_S_16_V of OBUFT_LVCMOS25_S_16
-- Compiling entity OBUFT_LVCMOS25_S_2
-- Compiling architecture OBUFT_LVCMOS25_S_2_V of OBUFT_LVCMOS25_S_2
-- Compiling entity OBUFT_LVCMOS25_S_24
-- Compiling architecture OBUFT_LVCMOS25_S_24_V of OBUFT_LVCMOS25_S_24
-- Compiling entity OBUFT_LVCMOS25_S_4
-- Compiling architecture OBUFT_LVCMOS25_S_4_V of OBUFT_LVCMOS25_S_4
-- Compiling entity OBUFT_LVCMOS25_S_6
-- Compiling architecture OBUFT_LVCMOS25_S_6_V of OBUFT_LVCMOS25_S_6
-- Compiling entity OBUFT_LVCMOS25_S_8
-- Compiling architecture OBUFT_LVCMOS25_S_8_V of OBUFT_LVCMOS25_S_8
-- Compiling entity OBUFT_LVCMOS33
-- Compiling architecture OBUFT_LVCMOS33_V of OBUFT_LVCMOS33
-- Compiling entity OBUFT_LVCMOS33_F_12
-- Compiling architecture OBUFT_LVCMOS33_F_12_V of OBUFT_LVCMOS33_F_12
-- Compiling entity OBUFT_LVCMOS33_F_16
-- Compiling architecture OBUFT_LVCMOS33_F_16_V of OBUFT_LVCMOS33_F_16
-- Compiling entity OBUFT_LVCMOS33_F_2
-- Compiling architecture OBUFT_LVCMOS33_F_2_V of OBUFT_LVCMOS33_F_2
-- Compiling entity OBUFT_LVCMOS33_F_24
-- Compiling architecture OBUFT_LVCMOS33_F_24_V of OBUFT_LVCMOS33_F_24
-- Compiling entity OBUFT_LVCMOS33_F_4
-- Compiling architecture OBUFT_LVCMOS33_F_4_V of OBUFT_LVCMOS33_F_4
-- Compiling entity OBUFT_LVCMOS33_F_6
-- Compiling architecture OBUFT_LVCMOS33_F_6_V of OBUFT_LVCMOS33_F_6
-- Compiling entity OBUFT_LVCMOS33_F_8
-- Compiling architecture OBUFT_LVCMOS33_F_8_V of OBUFT_LVCMOS33_F_8
-- Compiling entity OBUFT_LVCMOS33_S_12
-- Compiling architecture OBUFT_LVCMOS33_S_12_V of OBUFT_LVCMOS33_S_12
-- Compiling entity OBUFT_LVCMOS33_S_16
-- Compiling architecture OBUFT_LVCMOS33_S_16_V of OBUFT_LVCMOS33_S_16
-- Compiling entity OBUFT_LVCMOS33_S_2
-- Compiling architecture OBUFT_LVCMOS33_S_2_V of OBUFT_LVCMOS33_S_2
-- Compiling entity OBUFT_LVCMOS33_S_24
-- Compiling architecture OBUFT_LVCMOS33_S_24_V of OBUFT_LVCMOS33_S_24
-- Compiling entity OBUFT_LVCMOS33_S_4
-- Compiling architecture OBUFT_LVCMOS33_S_4_V of OBUFT_LVCMOS33_S_4
-- Compiling entity OBUFT_LVCMOS33_S_6
-- Compiling architecture OBUFT_LVCMOS33_S_6_V of OBUFT_LVCMOS33_S_6
-- Compiling entity OBUFT_LVCMOS33_S_8
-- Compiling architecture OBUFT_LVCMOS33_S_8_V of OBUFT_LVCMOS33_S_8
-- Compiling entity OBUFT_LVDCI_15
-- Compiling architecture OBUFT_LVDCI_15_V of OBUFT_LVDCI_15
-- Compiling entity OBUFT_LVDCI_18
-- Compiling architecture OBUFT_LVDCI_18_V of OBUFT_LVDCI_18
-- Compiling entity OBUFT_LVDCI_25
-- Compiling architecture OBUFT_LVDCI_25_V of OBUFT_LVDCI_25
-- Compiling entity OBUFT_LVDCI_33
-- Compiling architecture OBUFT_LVDCI_33_V of OBUFT_LVDCI_33
-- Compiling entity OBUFT_LVDCI_DV2_15
-- Compiling architecture OBUFT_LVDCI_DV2_15_V of OBUFT_LVDCI_DV2_15
-- Compiling entity OBUFT_LVDCI_DV2_18
-- Compiling architecture OBUFT_LVDCI_DV2_18_V of OBUFT_LVDCI_DV2_18
-- Compiling entity OBUFT_LVDCI_DV2_25
-- Compiling architecture OBUFT_LVDCI_DV2_25_V of OBUFT_LVDCI_DV2_25
-- Compiling entity OBUFT_LVDCI_DV2_33
-- Compiling architecture OBUFT_LVDCI_DV2_33_V of OBUFT_LVDCI_DV2_33
-- Compiling entity OBUFT_LVDS
-- Compiling architecture OBUFT_LVDS_V of OBUFT_LVDS
-- Compiling entity OBUFT_LVPECL
-- Compiling architecture OBUFT_LVPECL_V of OBUFT_LVPECL
-- Compiling entity OBUFT_LVTTL
-- Compiling architecture OBUFT_LVTTL_V of OBUFT_LVTTL
-- Compiling entity OBUFT_LVTTL_F_12
-- Compiling architecture OBUFT_LVTTL_F_12_V of OBUFT_LVTTL_F_12
-- Compiling entity OBUFT_LVTTL_F_16
-- Compiling architecture OBUFT_LVTTL_F_16_V of OBUFT_LVTTL_F_16
-- Compiling entity OBUFT_LVTTL_F_2
-- Compiling architecture OBUFT_LVTTL_F_2_V of OBUFT_LVTTL_F_2
-- Compiling entity OBUFT_LVTTL_F_24
-- Compiling architecture OBUFT_LVTTL_F_24_V of OBUFT_LVTTL_F_24
-- Compiling entity OBUFT_LVTTL_F_4
-- Compiling architecture OBUFT_LVTTL_F_4_V of OBUFT_LVTTL_F_4
-- Compiling entity OBUFT_LVTTL_F_6
-- Compiling architecture OBUFT_LVTTL_F_6_V of OBUFT_LVTTL_F_6
-- Compiling entity OBUFT_LVTTL_F_8
-- Compiling architecture OBUFT_LVTTL_F_8_V of OBUFT_LVTTL_F_8
-- Compiling entity OBUFT_LVTTL_S_12
-- Compiling architecture OBUFT_LVTTL_S_12_V of OBUFT_LVTTL_S_12
-- Compiling entity OBUFT_LVTTL_S_16
-- Compiling architecture OBUFT_LVTTL_S_16_V of OBUFT_LVTTL_S_16
-- Compiling entity OBUFT_LVTTL_S_2
-- Compiling architecture OBUFT_LVTTL_S_2_V of OBUFT_LVTTL_S_2
-- Compiling entity OBUFT_LVTTL_S_24
-- Compiling architecture OBUFT_LVTTL_S_24_V of OBUFT_LVTTL_S_24
-- Compiling entity OBUFT_LVTTL_S_4
-- Compiling architecture OBUFT_LVTTL_S_4_V of OBUFT_LVTTL_S_4
-- Compiling entity OBUFT_LVTTL_S_6
-- Compiling architecture OBUFT_LVTTL_S_6_V of OBUFT_LVTTL_S_6
-- Compiling entity OBUFT_LVTTL_S_8
-- Compiling architecture OBUFT_LVTTL_S_8_V of OBUFT_LVTTL_S_8
-- Compiling entity OBUFT_PCI33_3
-- Compiling architecture OBUFT_PCI33_3_V of OBUFT_PCI33_3
-- Compiling entity OBUFT_PCI33_5
-- Compiling architecture OBUFT_PCI33_5_V of OBUFT_PCI33_5
-- Compiling entity OBUFT_PCI66_3
-- Compiling architecture OBUFT_PCI66_3_V of OBUFT_PCI66_3
-- Compiling entity OBUFT_PCIX
-- Compiling architecture OBUFT_PCIX_V of OBUFT_PCIX
-- Compiling entity OBUFT_PCIX66_3
-- Compiling architecture OBUFT_PCIX66_3_V of OBUFT_PCIX66_3
-- Compiling entity OBUFT_SSTL18_I
-- Compiling architecture OBUFT_SSTL18_I_V of OBUFT_SSTL18_I
-- Compiling entity OBUFT_SSTL18_II
-- Compiling architecture OBUFT_SSTL18_II_V of OBUFT_SSTL18_II
-- Compiling entity OBUFT_SSTL18_II_DCI
-- Compiling architecture OBUFT_SSTL18_II_DCI_V of OBUFT_SSTL18_II_DCI
-- Compiling entity OBUFT_SSTL18_I_DCI
-- Compiling architecture OBUFT_SSTL18_I_DCI_V of OBUFT_SSTL18_I_DCI
-- Compiling entity OBUFT_SSTL2_I
-- Compiling architecture OBUFT_SSTL2_I_V of OBUFT_SSTL2_I
-- Compiling entity OBUFT_SSTL2_II
-- Compiling architecture OBUFT_SSTL2_II_V of OBUFT_SSTL2_II
-- Compiling entity OBUFT_SSTL2_II_DCI
-- Compiling architecture OBUFT_SSTL2_II_DCI_V of OBUFT_SSTL2_II_DCI
-- Compiling entity OBUFT_SSTL2_I_DCI
-- Compiling architecture OBUFT_SSTL2_I_DCI_V of OBUFT_SSTL2_I_DCI
-- Compiling entity OBUFT_SSTL3_I
-- Compiling architecture OBUFT_SSTL3_I_V of OBUFT_SSTL3_I
-- Compiling entity OBUFT_SSTL3_II
-- Compiling architecture OBUFT_SSTL3_II_V of OBUFT_SSTL3_II
-- Compiling entity OBUFT_SSTL3_II_DCI
-- Compiling architecture OBUFT_SSTL3_II_DCI_V of OBUFT_SSTL3_II_DCI
-- Compiling entity OBUFT_SSTL3_I_DCI
-- Compiling architecture OBUFT_SSTL3_I_DCI_V of OBUFT_SSTL3_I_DCI
-- Compiling entity OBUFT_S_12
-- Compiling architecture OBUFT_S_12_V of OBUFT_S_12
-- Compiling entity OBUFT_S_16
-- Compiling architecture OBUFT_S_16_V of OBUFT_S_16
-- Compiling entity OBUFT_S_2
-- Compiling architecture OBUFT_S_2_V of OBUFT_S_2
-- Compiling entity OBUFT_S_24
-- Compiling architecture OBUFT_S_24_V of OBUFT_S_24
-- Compiling entity OBUFT_S_4
-- Compiling architecture OBUFT_S_4_V of OBUFT_S_4
-- Compiling entity OBUFT_S_6
-- Compiling architecture OBUFT_S_6_V of OBUFT_S_6
-- Compiling entity OBUFT_S_8
-- Compiling architecture OBUFT_S_8_V of OBUFT_S_8
-- Compiling entity OBUF_AGP
-- Compiling architecture OBUF_AGP_V of OBUF_AGP
-- Compiling entity OBUF_CTT
-- Compiling architecture OBUF_CTT_V of OBUF_CTT
-- Compiling entity OBUF_F_12
-- Compiling architecture OBUF_F_12_V of OBUF_F_12
-- Compiling entity OBUF_F_16
-- Compiling architecture OBUF_F_16_V of OBUF_F_16
-- Compiling entity OBUF_F_2
-- Compiling architecture OBUF_F_2_V of OBUF_F_2
-- Compiling entity OBUF_F_24
-- Compiling architecture OBUF_F_24_V of OBUF_F_24
-- Compiling entity OBUF_F_4
-- Compiling architecture OBUF_F_4_V of OBUF_F_4
-- Compiling entity OBUF_F_6
-- Compiling architecture OBUF_F_6_V of OBUF_F_6
-- Compiling entity OBUF_F_8
-- Compiling architecture OBUF_F_8_V of OBUF_F_8
-- Compiling entity OBUF_GTL
-- Compiling architecture OBUF_GTL_V of OBUF_GTL
-- Compiling entity OBUF_GTLP
-- Compiling architecture OBUF_GTLP_V of OBUF_GTLP
-- Compiling entity OBUF_GTLP_DCI
-- Compiling architecture OBUF_GTLP_DCI_V of OBUF_GTLP_DCI
-- Compiling entity OBUF_GTL_DCI
-- Compiling architecture OBUF_GTL_DCI_V of OBUF_GTL_DCI
-- Compiling entity OBUF_HSTL_I
-- Compiling architecture OBUF_HSTL_I_V of OBUF_HSTL_I
-- Compiling entity OBUF_HSTL_II
-- Compiling architecture OBUF_HSTL_II_V of OBUF_HSTL_II
-- Compiling entity OBUF_HSTL_III
-- Compiling architecture OBUF_HSTL_III_V of OBUF_HSTL_III
-- Compiling entity OBUF_HSTL_III_18
-- Compiling architecture OBUF_HSTL_III_18_V of OBUF_HSTL_III_18
-- Compiling entity OBUF_HSTL_III_DCI
-- Compiling architecture OBUF_HSTL_III_DCI_V of OBUF_HSTL_III_DCI
-- Compiling entity OBUF_HSTL_III_DCI_18
-- Compiling architecture OBUF_HSTL_III_DCI_18_V of OBUF_HSTL_III_DCI_18
-- Compiling entity OBUF_HSTL_II_18
-- Compiling architecture OBUF_HSTL_II_18_V of OBUF_HSTL_II_18
-- Compiling entity OBUF_HSTL_II_DCI
-- Compiling architecture OBUF_HSTL_II_DCI_V of OBUF_HSTL_II_DCI
-- Compiling entity OBUF_HSTL_II_DCI_18
-- Compiling architecture OBUF_HSTL_II_DCI_18_V of OBUF_HSTL_II_DCI_18
-- Compiling entity OBUF_HSTL_IV
-- Compiling architecture OBUF_HSTL_IV_V of OBUF_HSTL_IV
-- Compiling entity OBUF_HSTL_IV_18
-- Compiling architecture OBUF_HSTL_IV_18_V of OBUF_HSTL_IV_18
-- Compiling entity OBUF_HSTL_IV_DCI
-- Compiling architecture OBUF_HSTL_IV_DCI_V of OBUF_HSTL_IV_DCI
-- Compiling entity OBUF_HSTL_IV_DCI_18
-- Compiling architecture OBUF_HSTL_IV_DCI_18_V of OBUF_HSTL_IV_DCI_18
-- Compiling entity OBUF_HSTL_I_18
-- Compiling architecture OBUF_HSTL_I_18_V of OBUF_HSTL_I_18
-- Compiling entity OBUF_HSTL_I_DCI
-- Compiling architecture OBUF_HSTL_I_DCI_V of OBUF_HSTL_I_DCI
-- Compiling entity OBUF_HSTL_I_DCI_18
-- Compiling architecture OBUF_HSTL_I_DCI_18_V of OBUF_HSTL_I_DCI_18
-- Compiling entity OBUF_LVCMOS12
-- Compiling architecture OBUF_LVCMOS12_V of OBUF_LVCMOS12
-- Compiling entity OBUF_LVCMOS12_F_2
-- Compiling architecture OBUF_LVCMOS12_F_2_V of OBUF_LVCMOS12_F_2
-- Compiling entity OBUF_LVCMOS12_F_4
-- Compiling architecture OBUF_LVCMOS12_F_4_V of OBUF_LVCMOS12_F_4
-- Compiling entity OBUF_LVCMOS12_F_6
-- Compiling architecture OBUF_LVCMOS12_F_6_V of OBUF_LVCMOS12_F_6
-- Compiling entity OBUF_LVCMOS12_F_8
-- Compiling architecture OBUF_LVCMOS12_F_8_V of OBUF_LVCMOS12_F_8
-- Compiling entity OBUF_LVCMOS12_S_2
-- Compiling architecture OBUF_LVCMOS12_S_2_V of OBUF_LVCMOS12_S_2
-- Compiling entity OBUF_LVCMOS12_S_4
-- Compiling architecture OBUF_LVCMOS12_S_4_V of OBUF_LVCMOS12_S_4
-- Compiling entity OBUF_LVCMOS12_S_6
-- Compiling architecture OBUF_LVCMOS12_S_6_V of OBUF_LVCMOS12_S_6
-- Compiling entity OBUF_LVCMOS12_S_8
-- Compiling architecture OBUF_LVCMOS12_S_8_V of OBUF_LVCMOS12_S_8
-- Compiling entity OBUF_LVCMOS15
-- Compiling architecture OBUF_LVCMOS15_V of OBUF_LVCMOS15
-- Compiling entity OBUF_LVCMOS15_F_12
-- Compiling architecture OBUF_LVCMOS15_F_12_V of OBUF_LVCMOS15_F_12
-- Compiling entity OBUF_LVCMOS15_F_16
-- Compiling architecture OBUF_LVCMOS15_F_16_V of OBUF_LVCMOS15_F_16
-- Compiling entity OBUF_LVCMOS15_F_2
-- Compiling architecture OBUF_LVCMOS15_F_2_V of OBUF_LVCMOS15_F_2
-- Compiling entity OBUF_LVCMOS15_F_4
-- Compiling architecture OBUF_LVCMOS15_F_4_V of OBUF_LVCMOS15_F_4
-- Compiling entity OBUF_LVCMOS15_F_6
-- Compiling architecture OBUF_LVCMOS15_F_6_V of OBUF_LVCMOS15_F_6
-- Compiling entity OBUF_LVCMOS15_F_8
-- Compiling architecture OBUF_LVCMOS15_F_8_V of OBUF_LVCMOS15_F_8
-- Compiling entity OBUF_LVCMOS15_S_12
-- Compiling architecture OBUF_LVCMOS15_S_12_V of OBUF_LVCMOS15_S_12
-- Compiling entity OBUF_LVCMOS15_S_16
-- Compiling architecture OBUF_LVCMOS15_S_16_V of OBUF_LVCMOS15_S_16
-- Compiling entity OBUF_LVCMOS15_S_2
-- Compiling architecture OBUF_LVCMOS15_S_2_V of OBUF_LVCMOS15_S_2
-- Compiling entity OBUF_LVCMOS15_S_4
-- Compiling architecture OBUF_LVCMOS15_S_4_V of OBUF_LVCMOS15_S_4
-- Compiling entity OBUF_LVCMOS15_S_6
-- Compiling architecture OBUF_LVCMOS15_S_6_V of OBUF_LVCMOS15_S_6
-- Compiling entity OBUF_LVCMOS15_S_8
-- Compiling architecture OBUF_LVCMOS15_S_8_V of OBUF_LVCMOS15_S_8
-- Compiling entity OBUF_LVCMOS18
-- Compiling architecture OBUF_LVCMOS18_V of OBUF_LVCMOS18
-- Compiling entity OBUF_LVCMOS18_F_12
-- Compiling architecture OBUF_LVCMOS18_F_12_V of OBUF_LVCMOS18_F_12
-- Compiling entity OBUF_LVCMOS18_F_16
-- Compiling architecture OBUF_LVCMOS18_F_16_V of OBUF_LVCMOS18_F_16
-- Compiling entity OBUF_LVCMOS18_F_2
-- Compiling architecture OBUF_LVCMOS18_F_2_V of OBUF_LVCMOS18_F_2
-- Compiling entity OBUF_LVCMOS18_F_4
-- Compiling architecture OBUF_LVCMOS18_F_4_V of OBUF_LVCMOS18_F_4
-- Compiling entity OBUF_LVCMOS18_F_6
-- Compiling architecture OBUF_LVCMOS18_F_6_V of OBUF_LVCMOS18_F_6
-- Compiling entity OBUF_LVCMOS18_F_8
-- Compiling architecture OBUF_LVCMOS18_F_8_V of OBUF_LVCMOS18_F_8
-- Compiling entity OBUF_LVCMOS18_S_12
-- Compiling architecture OBUF_LVCMOS18_S_12_V of OBUF_LVCMOS18_S_12
-- Compiling entity OBUF_LVCMOS18_S_16
-- Compiling architecture OBUF_LVCMOS18_S_16_V of OBUF_LVCMOS18_S_16
-- Compiling entity OBUF_LVCMOS18_S_2
-- Compiling architecture OBUF_LVCMOS18_S_2_V of OBUF_LVCMOS18_S_2
-- Compiling entity OBUF_LVCMOS18_S_4
-- Compiling architecture OBUF_LVCMOS18_S_4_V of OBUF_LVCMOS18_S_4
-- Compiling entity OBUF_LVCMOS18_S_6
-- Compiling architecture OBUF_LVCMOS18_S_6_V of OBUF_LVCMOS18_S_6
-- Compiling entity OBUF_LVCMOS18_S_8
-- Compiling architecture OBUF_LVCMOS18_S_8_V of OBUF_LVCMOS18_S_8
-- Compiling entity OBUF_LVCMOS2
-- Compiling architecture OBUF_LVCMOS2_V of OBUF_LVCMOS2
-- Compiling entity OBUF_LVCMOS25
-- Compiling architecture OBUF_LVCMOS25_V of OBUF_LVCMOS25
-- Compiling entity OBUF_LVCMOS25_F_12
-- Compiling architecture OBUF_LVCMOS25_F_12_V of OBUF_LVCMOS25_F_12
-- Compiling entity OBUF_LVCMOS25_F_16
-- Compiling architecture OBUF_LVCMOS25_F_16_V of OBUF_LVCMOS25_F_16
-- Compiling entity OBUF_LVCMOS25_F_2
-- Compiling architecture OBUF_LVCMOS25_F_2_V of OBUF_LVCMOS25_F_2
-- Compiling entity OBUF_LVCMOS25_F_24
-- Compiling architecture OBUF_LVCMOS25_F_24_V of OBUF_LVCMOS25_F_24
-- Compiling entity OBUF_LVCMOS25_F_4
-- Compiling architecture OBUF_LVCMOS25_F_4_V of OBUF_LVCMOS25_F_4
-- Compiling entity OBUF_LVCMOS25_F_6
-- Compiling architecture OBUF_LVCMOS25_F_6_V of OBUF_LVCMOS25_F_6
-- Compiling entity OBUF_LVCMOS25_F_8
-- Compiling architecture OBUF_LVCMOS25_F_8_V of OBUF_LVCMOS25_F_8
-- Compiling entity OBUF_LVCMOS25_S_12
-- Compiling architecture OBUF_LVCMOS25_S_12_V of OBUF_LVCMOS25_S_12
-- Compiling entity OBUF_LVCMOS25_S_16
-- Compiling architecture OBUF_LVCMOS25_S_16_V of OBUF_LVCMOS25_S_16
-- Compiling entity OBUF_LVCMOS25_S_2
-- Compiling architecture OBUF_LVCMOS25_S_2_V of OBUF_LVCMOS25_S_2
-- Compiling entity OBUF_LVCMOS25_S_24
-- Compiling architecture OBUF_LVCMOS25_S_24_V of OBUF_LVCMOS25_S_24
-- Compiling entity OBUF_LVCMOS25_S_4
-- Compiling architecture OBUF_LVCMOS25_S_4_V of OBUF_LVCMOS25_S_4
-- Compiling entity OBUF_LVCMOS25_S_6
-- Compiling architecture OBUF_LVCMOS25_S_6_V of OBUF_LVCMOS25_S_6
-- Compiling entity OBUF_LVCMOS25_S_8
-- Compiling architecture OBUF_LVCMOS25_S_8_V of OBUF_LVCMOS25_S_8
-- Compiling entity OBUF_LVCMOS33
-- Compiling architecture OBUF_LVCMOS33_V of OBUF_LVCMOS33
-- Compiling entity OBUF_LVCMOS33_F_12
-- Compiling architecture OBUF_LVCMOS33_F_12_V of OBUF_LVCMOS33_F_12
-- Compiling entity OBUF_LVCMOS33_F_16
-- Compiling architecture OBUF_LVCMOS33_F_16_V of OBUF_LVCMOS33_F_16
-- Compiling entity OBUF_LVCMOS33_F_2
-- Compiling architecture OBUF_LVCMOS33_F_2_V of OBUF_LVCMOS33_F_2
-- Compiling entity OBUF_LVCMOS33_F_24
-- Compiling architecture OBUF_LVCMOS33_F_24_V of OBUF_LVCMOS33_F_24
-- Compiling entity OBUF_LVCMOS33_F_4
-- Compiling architecture OBUF_LVCMOS33_F_4_V of OBUF_LVCMOS33_F_4
-- Compiling entity OBUF_LVCMOS33_F_6
-- Compiling architecture OBUF_LVCMOS33_F_6_V of OBUF_LVCMOS33_F_6
-- Compiling entity OBUF_LVCMOS33_F_8
-- Compiling architecture OBUF_LVCMOS33_F_8_V of OBUF_LVCMOS33_F_8
-- Compiling entity OBUF_LVCMOS33_S_12
-- Compiling architecture OBUF_LVCMOS33_S_12_V of OBUF_LVCMOS33_S_12
-- Compiling entity OBUF_LVCMOS33_S_16
-- Compiling architecture OBUF_LVCMOS33_S_16_V of OBUF_LVCMOS33_S_16
-- Compiling entity OBUF_LVCMOS33_S_2
-- Compiling architecture OBUF_LVCMOS33_S_2_V of OBUF_LVCMOS33_S_2
-- Compiling entity OBUF_LVCMOS33_S_24
-- Compiling architecture OBUF_LVCMOS33_S_24_V of OBUF_LVCMOS33_S_24
-- Compiling entity OBUF_LVCMOS33_S_4
-- Compiling architecture OBUF_LVCMOS33_S_4_V of OBUF_LVCMOS33_S_4
-- Compiling entity OBUF_LVCMOS33_S_6
-- Compiling architecture OBUF_LVCMOS33_S_6_V of OBUF_LVCMOS33_S_6
-- Compiling entity OBUF_LVCMOS33_S_8
-- Compiling architecture OBUF_LVCMOS33_S_8_V of OBUF_LVCMOS33_S_8
-- Compiling entity OBUF_LVDCI_15
-- Compiling architecture OBUF_LVDCI_15_V of OBUF_LVDCI_15
-- Compiling entity OBUF_LVDCI_18
-- Compiling architecture OBUF_LVDCI_18_V of OBUF_LVDCI_18
-- Compiling entity OBUF_LVDCI_25
-- Compiling architecture OBUF_LVDCI_25_V of OBUF_LVDCI_25
-- Compiling entity OBUF_LVDCI_33
-- Compiling architecture OBUF_LVDCI_33_V of OBUF_LVDCI_33
-- Compiling entity OBUF_LVDCI_DV2_15
-- Compiling architecture OBUF_LVDCI_DV2_15_V of OBUF_LVDCI_DV2_15
-- Compiling entity OBUF_LVDCI_DV2_18
-- Compiling architecture OBUF_LVDCI_DV2_18_V of OBUF_LVDCI_DV2_18
-- Compiling entity OBUF_LVDCI_DV2_25
-- Compiling architecture OBUF_LVDCI_DV2_25_V of OBUF_LVDCI_DV2_25
-- Compiling entity OBUF_LVDCI_DV2_33
-- Compiling architecture OBUF_LVDCI_DV2_33_V of OBUF_LVDCI_DV2_33
-- Compiling entity OBUF_LVDS
-- Compiling architecture OBUF_LVDS_V of OBUF_LVDS
-- Compiling entity OBUF_LVPECL
-- Compiling architecture OBUF_LVPECL_V of OBUF_LVPECL
-- Compiling entity OBUF_LVTTL
-- Compiling architecture OBUF_LVTTL_V of OBUF_LVTTL
-- Compiling entity OBUF_LVTTL_F_12
-- Compiling architecture OBUF_LVTTL_F_12_V of OBUF_LVTTL_F_12
-- Compiling entity OBUF_LVTTL_F_16
-- Compiling architecture OBUF_LVTTL_F_16_V of OBUF_LVTTL_F_16
-- Compiling entity OBUF_LVTTL_F_2
-- Compiling architecture OBUF_LVTTL_F_2_V of OBUF_LVTTL_F_2
-- Compiling entity OBUF_LVTTL_F_24
-- Compiling architecture OBUF_LVTTL_F_24_V of OBUF_LVTTL_F_24
-- Compiling entity OBUF_LVTTL_F_4
-- Compiling architecture OBUF_LVTTL_F_4_V of OBUF_LVTTL_F_4
-- Compiling entity OBUF_LVTTL_F_6
-- Compiling architecture OBUF_LVTTL_F_6_V of OBUF_LVTTL_F_6
-- Compiling entity OBUF_LVTTL_F_8
-- Compiling architecture OBUF_LVTTL_F_8_V of OBUF_LVTTL_F_8
-- Compiling entity OBUF_LVTTL_S_12
-- Compiling architecture OBUF_LVTTL_S_12_V of OBUF_LVTTL_S_12
-- Compiling entity OBUF_LVTTL_S_16
-- Compiling architecture OBUF_LVTTL_S_16_V of OBUF_LVTTL_S_16
-- Compiling entity OBUF_LVTTL_S_2
-- Compiling architecture OBUF_LVTTL_S_2_V of OBUF_LVTTL_S_2
-- Compiling entity OBUF_LVTTL_S_24
-- Compiling architecture OBUF_LVTTL_S_24_V of OBUF_LVTTL_S_24
-- Compiling entity OBUF_LVTTL_S_4
-- Compiling architecture OBUF_LVTTL_S_4_V of OBUF_LVTTL_S_4
-- Compiling entity OBUF_LVTTL_S_6
-- Compiling architecture OBUF_LVTTL_S_6_V of OBUF_LVTTL_S_6
-- Compiling entity OBUF_LVTTL_S_8
-- Compiling architecture OBUF_LVTTL_S_8_V of OBUF_LVTTL_S_8
-- Compiling entity OBUF_PCI33_3
-- Compiling architecture OBUF_PCI33_3_V of OBUF_PCI33_3
-- Compiling entity OBUF_PCI33_5
-- Compiling architecture OBUF_PCI33_5_V of OBUF_PCI33_5
-- Compiling entity OBUF_PCI66_3
-- Compiling architecture OBUF_PCI66_3_V of OBUF_PCI66_3
-- Compiling entity OBUF_PCIX
-- Compiling architecture OBUF_PCIX_V of OBUF_PCIX
-- Compiling entity OBUF_PCIX66_3
-- Compiling architecture OBUF_PCIX66_3_V of OBUF_PCIX66_3
-- Compiling entity OBUF_SSTL18_I
-- Compiling architecture OBUF_SSTL18_I_V of OBUF_SSTL18_I
-- Compiling entity OBUF_SSTL18_II
-- Compiling architecture OBUF_SSTL18_II_V of OBUF_SSTL18_II
-- Compiling entity OBUF_SSTL18_II_DCI
-- Compiling architecture OBUF_SSTL18_II_DCI_V of OBUF_SSTL18_II_DCI
-- Compiling entity OBUF_SSTL18_I_DCI
-- Compiling architecture OBUF_SSTL18_I_DCI_V of OBUF_SSTL18_I_DCI
-- Compiling entity OBUF_SSTL2_I
-- Compiling architecture OBUF_SSTL2_I_V of OBUF_SSTL2_I
-- Compiling entity OBUF_SSTL2_II
-- Compiling architecture OBUF_SSTL2_II_V of OBUF_SSTL2_II
-- Compiling entity OBUF_SSTL2_II_DCI
-- Compiling architecture OBUF_SSTL2_II_DCI_V of OBUF_SSTL2_II_DCI
-- Compiling entity OBUF_SSTL2_I_DCI
-- Compiling architecture OBUF_SSTL2_I_DCI_V of OBUF_SSTL2_I_DCI
-- Compiling entity OBUF_SSTL3_I
-- Compiling architecture OBUF_SSTL3_I_V of OBUF_SSTL3_I
-- Compiling entity OBUF_SSTL3_II
-- Compiling architecture OBUF_SSTL3_II_V of OBUF_SSTL3_II
-- Compiling entity OBUF_SSTL3_II_DCI
-- Compiling architecture OBUF_SSTL3_II_DCI_V of OBUF_SSTL3_II_DCI
-- Compiling entity OBUF_SSTL3_I_DCI
-- Compiling architecture OBUF_SSTL3_I_DCI_V of OBUF_SSTL3_I_DCI
-- Compiling entity OBUF_S_12
-- Compiling architecture OBUF_S_12_V of OBUF_S_12
-- Compiling entity OBUF_S_16
-- Compiling architecture OBUF_S_16_V of OBUF_S_16
-- Compiling entity OBUF_S_2
-- Compiling architecture OBUF_S_2_V of OBUF_S_2
-- Compiling entity OBUF_S_24
-- Compiling architecture OBUF_S_24_V of OBUF_S_24
-- Compiling entity OBUF_S_4
-- Compiling architecture OBUF_S_4_V of OBUF_S_4
-- Compiling entity OBUF_S_6
-- Compiling architecture OBUF_S_6_V of OBUF_S_6
-- Compiling entity OBUF_S_8
-- Compiling architecture OBUF_S_8_V of OBUF_S_8
-- Compiling entity ODDR2
-- Compiling architecture ODDR2_V of ODDR2
-- Compiling entity OR2
-- Compiling architecture OR2_V of OR2
-- Compiling entity OR2B1
-- Compiling architecture OR2B1_V of OR2B1
-- Compiling entity OR2B2
-- Compiling architecture OR2B2_V of OR2B2
-- Compiling entity OR3
-- Compiling architecture OR3_V of OR3
-- Compiling entity OR3B1
-- Compiling architecture OR3B1_V of OR3B1
-- Compiling entity OR3B2
-- Compiling architecture OR3B2_V of OR3B2
-- Compiling entity OR3B3
-- Compiling architecture OR3B3_V of OR3B3
-- Compiling entity OR4
-- Compiling architecture OR4_V of OR4
-- Compiling entity OR4B1
-- Compiling architecture OR4B1_V of OR4B1
-- Compiling entity OR4B2
-- Compiling architecture OR4B2_V of OR4B2
-- Compiling entity OR4B3
-- Compiling architecture OR4B3_V of OR4B3
-- Compiling entity OR4B4
-- Compiling architecture OR4B4_V of OR4B4
-- Compiling entity OR5
-- Compiling architecture OR5_V of OR5
-- Compiling entity OR5B1
-- Compiling architecture OR5B1_V of OR5B1
-- Compiling entity OR5B2
-- Compiling architecture OR5B2_V of OR5B2
-- Compiling entity OR5B3
-- Compiling architecture OR5B3_V of OR5B3
-- Compiling entity OR5B4
-- Compiling architecture OR5B4_V of OR5B4
-- Compiling entity OR5B5
-- Compiling architecture OR5B5_V of OR5B5
-- Compiling entity PLL_ADV
-- Compiling architecture PLL_ADV_V of PLL_ADV
-- Compiling entity PLL_BASE
-- Compiling architecture PLL_BASE_V of PLL_BASE
-- Compiling entity RAM128X1S_1
-- Compiling architecture RAM128X1S_1_V of RAM128X1S_1
-- Compiling entity RAM16X1D
-- Compiling architecture RAM16X1D_V of RAM16X1D
-- Compiling entity RAM16X1D_1
-- Compiling architecture RAM16X1D_1_V of RAM16X1D_1
-- Compiling entity RAM16X1S
-- Compiling architecture RAM16X1S_V of RAM16X1S
-- Compiling entity RAM16X1S_1
-- Compiling architecture RAM16X1S_1_V of RAM16X1S_1
-- Compiling entity RAM16X2S
-- Compiling architecture RAM16X2S_V of RAM16X2S
-- Compiling entity RAM16X4S
-- Compiling architecture RAM16X4S_V of RAM16X4S
-- Compiling entity RAM16X8S
-- Compiling architecture RAM16X8S_V of RAM16X8S
-- Compiling entity RAM32X1D_1
-- Compiling architecture RAM32X1D_1_V of RAM32X1D_1
-- Compiling entity RAM32X1S_1
-- Compiling architecture RAM32X1S_1_V of RAM32X1S_1
-- Compiling entity RAM32X2S
-- Compiling architecture RAM32X2S_V of RAM32X2S
-- Compiling entity RAM32X4S
-- Compiling architecture RAM32X4S_V of RAM32X4S
-- Compiling entity RAM32X8S
-- Compiling architecture RAM32X8S_V of RAM32X8S
-- Compiling entity RAM64X1D_1
-- Compiling architecture RAM64X1D_1_V of RAM64X1D_1
-- Compiling entity RAM64X1S_1
-- Compiling architecture RAM64X1S_1_V of RAM64X1S_1
-- Compiling entity RAM64X2S
-- Compiling architecture RAM64X2S_V of RAM64X2S
-- Compiling entity RAMB16
-- Compiling architecture RAMB16_V of RAMB16
-- Compiling entity RAMB16BWE
-- Compiling architecture RAMB16BWE_V of RAMB16BWE
-- Compiling entity RAMB16BWER
-- Compiling architecture RAMB16BWER_V of RAMB16BWER
-- Compiling entity RAMB16BWE_S18
-- Compiling architecture RAMB16BWE_S18_V of RAMB16BWE_S18
-- Compiling entity RAMB16BWE_S18_S18
-- Compiling architecture RAMB16BWE_S18_S18_V of RAMB16BWE_S18_S18
-- Compiling entity RAMB16BWE_S18_S9
-- Compiling architecture RAMB16BWE_S18_S9_V of RAMB16BWE_S18_S9
-- Compiling entity RAMB16BWE_S36
-- Compiling architecture RAMB16BWE_S36_V of RAMB16BWE_S36
-- Compiling entity RAMB16BWE_S36_S18
-- Compiling architecture RAMB16BWE_S36_S18_V of RAMB16BWE_S36_S18
-- Compiling entity RAMB16BWE_S36_S36
-- Compiling architecture RAMB16BWE_S36_S36_V of RAMB16BWE_S36_S36
-- Compiling entity RAMB16BWE_S36_S9
-- Compiling architecture RAMB16BWE_S36_S9_V of RAMB16BWE_S36_S9
-- Compiling entity RAMB16_S1
-- Compiling architecture RAMB16_S1_V of RAMB16_S1
-- Compiling entity RAMB16_S18
-- Compiling architecture RAMB16_S18_V of RAMB16_S18
-- Compiling entity RAMB16_S18_S18
-- Compiling architecture RAMB16_S18_S18_V of RAMB16_S18_S18
-- Compiling entity RAMB16_S18_S36
-- Compiling architecture RAMB16_S18_S36_V of RAMB16_S18_S36
-- Compiling entity RAMB16_S1_S1
-- Compiling architecture RAMB16_S1_S1_V of RAMB16_S1_S1
-- Compiling entity RAMB16_S1_S18
-- Compiling architecture RAMB16_S1_S18_V of RAMB16_S1_S18
-- Compiling entity RAMB16_S1_S2
-- Compiling architecture RAMB16_S1_S2_V of RAMB16_S1_S2
-- Compiling entity RAMB16_S1_S36
-- Compiling architecture RAMB16_S1_S36_V of RAMB16_S1_S36
-- Compiling entity RAMB16_S1_S4
-- Compiling architecture RAMB16_S1_S4_V of RAMB16_S1_S4
-- Compiling entity RAMB16_S1_S9
-- Compiling architecture RAMB16_S1_S9_V of RAMB16_S1_S9
-- Compiling entity RAMB16_S2
-- Compiling architecture RAMB16_S2_V of RAMB16_S2
-- Compiling entity RAMB16_S2_S18
-- Compiling architecture RAMB16_S2_S18_V of RAMB16_S2_S18
-- Compiling entity RAMB16_S2_S2
-- Compiling architecture RAMB16_S2_S2_V of RAMB16_S2_S2
-- Compiling entity RAMB16_S2_S36
-- Compiling architecture RAMB16_S2_S36_V of RAMB16_S2_S36
-- Compiling entity RAMB16_S2_S4
-- Compiling architecture RAMB16_S2_S4_V of RAMB16_S2_S4
-- Compiling entity RAMB16_S2_S9
-- Compiling architecture RAMB16_S2_S9_V of RAMB16_S2_S9
-- Compiling entity RAMB16_S36
-- Compiling architecture RAMB16_S36_V of RAMB16_S36
-- Compiling entity RAMB16_S36_S36
-- Compiling architecture RAMB16_S36_S36_V of RAMB16_S36_S36
-- Compiling entity RAMB16_S4
-- Compiling architecture RAMB16_S4_V of RAMB16_S4
-- Compiling entity RAMB16_S4_S18
-- Compiling architecture RAMB16_S4_S18_V of RAMB16_S4_S18
-- Compiling entity RAMB16_S4_S36
-- Compiling architecture RAMB16_S4_S36_V of RAMB16_S4_S36
-- Compiling entity RAMB16_S4_S4
-- Compiling architecture RAMB16_S4_S4_V of RAMB16_S4_S4
-- Compiling entity RAMB16_S4_S9
-- Compiling architecture RAMB16_S4_S9_V of RAMB16_S4_S9
-- Compiling entity RAMB16_S9
-- Compiling architecture RAMB16_S9_V of RAMB16_S9
-- Compiling entity RAMB16_S9_S18
-- Compiling architecture RAMB16_S9_S18_V of RAMB16_S9_S18
-- Compiling entity RAMB16_S9_S36
-- Compiling architecture RAMB16_S9_S36_V of RAMB16_S9_S36
-- Compiling entity RAMB16_S9_S9
-- Compiling architecture RAMB16_S9_S9_V of RAMB16_S9_S9
-- Compiling entity RAMB18
-- Compiling architecture RAMB18_V of RAMB18
-- Compiling entity RAMB18SDP
-- Compiling architecture RAMB18SDP_V of RAMB18SDP
-- Compiling entity RAMB36
-- Compiling architecture RAMB36_V of RAMB36
-- Compiling entity RAMB36SDP
-- Compiling architecture RAMB36SDP_V of RAMB36SDP
-- Compiling entity RAMB8BWER
-- Compiling architecture RAMB8BWER_V of RAMB8BWER
-- Compiling entity ROM128X1
-- Compiling architecture ROM128X1_V of ROM128X1
-- Compiling entity ROM16X1
-- Compiling architecture ROM16X1_V of ROM16X1
-- Compiling entity ROM256X1
-- Compiling architecture ROM256X1_V of ROM256X1
-- Compiling entity ROM32X1
-- Compiling architecture ROM32X1_V of ROM32X1
-- Compiling entity ROM64X1
-- Compiling architecture ROM64X1_V of ROM64X1
-- Compiling entity SRL16
-- Compiling architecture SRL16_V of SRL16
-- Compiling entity SRL16E_1
-- Compiling architecture SRL16E_1_V of SRL16E_1
-- Compiling entity SRL16_1
-- Compiling architecture SRL16_1_V of SRL16_1
-- Compiling entity SRL32E
-- Compiling architecture SRL32E_V of SRL32E
-- Compiling entity SRLC16
-- Compiling architecture SRLC16_V of SRLC16
-- Compiling entity SRLC16E_1
-- Compiling architecture SRLC16E_1_V of SRLC16E_1
-- Compiling entity SRLC16_1
-- Compiling architecture SRLC16_1_V of SRLC16_1
-- Compiling entity STARTUP_SPARTAN3
-- Compiling architecture STARTUP_SPARTAN3_V of STARTUP_SPARTAN3
-- Compiling entity STARTUP_SPARTAN3A
-- Compiling architecture STARTUP_SPARTAN3A_V of STARTUP_SPARTAN3A
-- Compiling entity STARTUP_SPARTAN6
-- Compiling architecture STARTUP_SPARTAN6_V of STARTUP_SPARTAN6
-- Compiling entity STARTUP_VIRTEX4
-- Compiling architecture STARTUP_VIRTEX4_V of STARTUP_VIRTEX4
-- Compiling entity STARTUP_VIRTEX5
-- Compiling architecture STARTUP_VIRTEX5_V of STARTUP_VIRTEX5
-- Compiling entity STARTUP_VIRTEX6
-- Compiling architecture STARTUP_VIRTEX6_V of STARTUP_VIRTEX6
-- Compiling entity SYSMON
-- Compiling architecture SYSMON_V of SYSMON
-- Compiling entity TEMAC_SINGLE
-- Compiling architecture TEMAC_SINGLE_V of TEMAC_SINGLE
-- Compiling entity USR_ACCESS_VIRTEX4
-- Compiling architecture USR_ACCESS_VIRTEX4_V of USR_ACCESS_VIRTEX4
-- Compiling entity USR_ACCESS_VIRTEX5
-- Compiling architecture USR_ACCESS_VIRTEX5_V of USR_ACCESS_VIRTEX5
-- Compiling entity USR_ACCESS_VIRTEX6
-- Compiling architecture USR_ACCESS_VIRTEX6_V of USR_ACCESS_VIRTEX6
-- Compiling entity XNOR2
-- Compiling architecture XNOR2_V of XNOR2
-- Compiling entity XNOR3
-- Compiling architecture XNOR3_V of XNOR3
-- Compiling entity XNOR4
-- Compiling architecture XNOR4_V of XNOR4
-- Compiling entity XNOR5
-- Compiling architecture XNOR5_V of XNOR5
-- Compiling entity XOR2
-- Compiling architecture XOR2_V of XOR2
-- Compiling entity XOR3
-- Compiling architecture XOR3_V of XOR3
-- Compiling entity XOR4
-- Compiling architecture XOR4_V of XOR4
-- Compiling entity XOR5
-- Compiling architecture XOR5_V of XOR5
-- Compiling entity XORCY_D
-- Compiling architecture XORCY_D_V of XORCY_D
-- Compiling entity XORCY_L
-- Compiling architecture XORCY_L_V of XORCY_L
-- Compiling entity BITSLICE_CONTROL
-- Compiling architecture BITSLICE_CONTROL_V of BITSLICE_CONTROL
-- Compiling entity CMAC
-- Compiling architecture CMAC_V of CMAC
-- Compiling entity CMACE4
-- Compiling architecture CMACE4_V of CMACE4
-- Compiling entity FE
-- Compiling architecture FE_V of FE
-- Compiling entity GTHE2_CHANNEL
-- Compiling architecture GTHE2_CHANNEL_V of GTHE2_CHANNEL
-- Compiling entity GTHE2_COMMON
-- Compiling architecture GTHE2_COMMON_V of GTHE2_COMMON
-- Compiling entity GTHE3_CHANNEL
-- Compiling architecture GTHE3_CHANNEL_V of GTHE3_CHANNEL
-- Compiling entity GTHE3_COMMON
-- Compiling architecture GTHE3_COMMON_V of GTHE3_COMMON
-- Compiling entity GTHE4_CHANNEL
-- Compiling architecture GTHE4_CHANNEL_V of GTHE4_CHANNEL
-- Compiling entity GTHE4_COMMON
-- Compiling architecture GTHE4_COMMON_V of GTHE4_COMMON
-- Compiling entity GTPE2_CHANNEL
-- Compiling architecture GTPE2_CHANNEL_V of GTPE2_CHANNEL
-- Compiling entity GTPE2_COMMON
-- Compiling architecture GTPE2_COMMON_V of GTPE2_COMMON
-- Compiling entity GTXE2_CHANNEL
-- Compiling architecture GTXE2_CHANNEL_V of GTXE2_CHANNEL
-- Compiling entity GTXE2_COMMON
-- Compiling architecture GTXE2_COMMON_V of GTXE2_COMMON
-- Compiling entity GTYE3_CHANNEL
-- Compiling architecture GTYE3_CHANNEL_V of GTYE3_CHANNEL
-- Compiling entity GTYE3_COMMON
-- Compiling architecture GTYE3_COMMON_V of GTYE3_COMMON
-- Compiling entity GTYE4_CHANNEL
-- Compiling architecture GTYE4_CHANNEL_V of GTYE4_CHANNEL
-- Compiling entity GTYE4_COMMON
-- Compiling architecture GTYE4_COMMON_V of GTYE4_COMMON
-- Compiling entity HBM_ONE_STACK_INTF
-- Compiling architecture HBM_ONE_STACK_INTF_V of HBM_ONE_STACK_INTF
-- Compiling entity HBM_TWO_STACK_INTF
-- Compiling architecture HBM_TWO_STACK_INTF_V of HBM_TWO_STACK_INTF
-- Compiling entity HSADC
-- Compiling architecture HSADC_V of HSADC
-- Compiling entity HSDAC
-- Compiling architecture HSDAC_V of HSDAC
-- Compiling entity ILKN
-- Compiling architecture ILKN_V of ILKN
-- Compiling entity ILKNE4
-- Compiling architecture ILKNE4_V of ILKNE4
-- Compiling entity IN_FIFO
-- Compiling architecture IN_FIFO_V of IN_FIFO
-- Compiling entity ISERDESE2
-- Compiling architecture ISERDESE2_V of ISERDESE2
-- Compiling entity ISERDESE3
-- Compiling architecture ISERDESE3_V of ISERDESE3
-- Compiling entity OSERDESE2
-- Compiling architecture OSERDESE2_V of OSERDESE2
-- Compiling entity OSERDESE3
-- Compiling architecture OSERDESE3_V of OSERDESE3
-- Compiling entity OUT_FIFO
-- Compiling architecture OUT_FIFO_V of OUT_FIFO
-- Compiling entity PCIE40E4
-- Compiling architecture PCIE40E4_V of PCIE40E4
-- Compiling entity PCIE_2_1
-- Compiling architecture PCIE_2_1_V of PCIE_2_1
-- Compiling entity PCIE_3_0
-- Compiling architecture PCIE_3_0_V of PCIE_3_0
-- Compiling entity PCIE_3_1
-- Compiling architecture PCIE_3_1_V of PCIE_3_1
-- Compiling entity PHASER_IN
-- Compiling architecture PHASER_IN_V of PHASER_IN
-- Compiling entity PHASER_IN_PHY
-- Compiling architecture PHASER_IN_PHY_V of PHASER_IN_PHY
-- Compiling entity PHASER_OUT
-- Compiling architecture PHASER_OUT_V of PHASER_OUT
-- Compiling entity PHASER_OUT_PHY
-- Compiling architecture PHASER_OUT_PHY_V of PHASER_OUT_PHY
-- Compiling entity PHY_CONTROL
-- Compiling architecture PHY_CONTROL_V of PHY_CONTROL
-- Compiling entity RXTX_BITSLICE
-- Compiling architecture RXTX_BITSLICE_V of RXTX_BITSLICE
-- Compiling entity RX_BITSLICE
-- Compiling architecture RX_BITSLICE_V of RX_BITSLICE
-- Compiling entity TX_BITSLICE
-- Compiling architecture TX_BITSLICE_V of TX_BITSLICE
-- Compiling entity TX_BITSLICE_TRI
-- Compiling architecture TX_BITSLICE_TRI_V of TX_BITSLICE_TRI
End time: 13:44:52 on Nov 28,2019, Elapsed time: 0:00:13
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:unisim)
==============================================================================

 vhdl library 'unimacro'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:unimacro)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:44:54 on Nov 28,2019
vcom -source -93 -novopt -64 -work unimacro -f C:\Users\Administrator\Desktop\wjg/unimacro/.cxl.vhdl.unimacro.unimacro.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package VCOMPONENTS
-- Compiling package body VCOMPONENTS
-- Loading package VCOMPONENTS
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity ADDMACC_MACRO
-- Compiling architecture addmacc of ADDMACC_MACRO
-- Compiling entity ADDSUB_MACRO
-- Compiling architecture addsub of ADDSUB_MACRO
-- Compiling entity BRAM_SDP_MACRO
-- Compiling architecture bram_V of BRAM_SDP_MACRO
-- Compiling entity BRAM_SINGLE_MACRO
-- Compiling architecture bram_V of BRAM_SINGLE_MACRO
-- Compiling entity BRAM_TDP_MACRO
-- Compiling architecture bram_V of BRAM_TDP_MACRO
-- Compiling entity COUNTER_LOAD_MACRO
-- Compiling architecture counter of COUNTER_LOAD_MACRO
-- Compiling entity COUNTER_TC_MACRO
-- Compiling architecture count of COUNTER_TC_MACRO
-- Compiling entity EQ_COMPARE_MACRO
-- Compiling architecture compare of EQ_COMPARE_MACRO
-- Loading package VCOMPONENTS
-- Compiling entity FIFO_DUALCLOCK_MACRO
-- Compiling architecture fifo_V of FIFO_DUALCLOCK_MACRO
-- Compiling entity FIFO_SYNC_MACRO
-- Compiling architecture fifo_V of FIFO_SYNC_MACRO
-- Compiling entity MACC_MACRO
-- Compiling architecture macc of MACC_MACRO
-- Compiling entity MULT_MACRO
-- Compiling architecture mult of MULT_MACRO
End time: 13:44:55 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:unimacro)
==============================================================================

[0 error(s), 1 warning(s)] vhdl library 'unifast'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:unifast)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:44:57 on Nov 28,2019
vcom -source -93 -novopt -64 -work unifast -f C:\Users\Administrator\Desktop\wjg/unifast/.cxl.vhdl.unifast.unifast.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Compiling entity DSP48E1
-- Compiling architecture DSP48E1_V of DSP48E1
-- Loading package NUMERIC_STD
-- Compiling entity MMCME2_ADV
-- Compiling architecture MMCME2_ADV_V of MMCME2_ADV
-- Compiling entity PLLE2_ADV
-- Compiling architecture PLLE2_ADV_V of PLLE2_ADV
-- Compiling entity GTHE2_CHANNEL
-- Compiling architecture GTHE2_CHANNEL_FAST_V of GTHE2_CHANNEL
-- Compiling entity GTXE2_CHANNEL
-- Compiling architecture GTXE2_CHANNEL_FAST_V of GTXE2_CHANNEL
End time: 13:44:58 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:unifast)
==============================================================================

[0 error(s), 1 warning(s)]
compile_simlib: 0 error(s), 3 warning(s), 0.60 % complete

Compiling verilog library 'unisim'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:unisim)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:45:06 on Nov 28,2019
vlog -source -novopt -64 -sv -work unisims_ver -f C:\Users\Administrator\Desktop\wjg/unisims_ver/.cxl.systemverilog.unisim.unisims_ver.nt64.cmf 
-- Compiling module HSADC
-- Compiling module HSDAC

Top level modules:
	HSADC
	HSDAC
End time: 13:45:06 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:unisim)
==============================================================================

 verilog library 'unimacro'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:unimacro)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:45:09 on Nov 28,2019
vlog -source -novopt -64 -work unimacro_ver -f C:\Users\Administrator\Desktop\wjg/unimacro_ver/.cxl.verilog.unimacro.unimacro_ver.nt64.cmf 
-- Compiling module ADDMACC_MACRO
-- Compiling module ADDSUB_MACRO
-- Compiling module BRAM_SDP_MACRO
-- Compiling module BRAM_SINGLE_MACRO
-- Compiling module BRAM_TDP_MACRO
-- Compiling module COUNTER_LOAD_MACRO
-- Compiling module COUNTER_TC_MACRO
-- Compiling module EQ_COMPARE_MACRO
-- Compiling module FIFO_DUALCLOCK_MACRO
-- Compiling module FIFO_SYNC_MACRO
-- Compiling module MACC_MACRO
-- Compiling module MULT_MACRO

Top level modules:
	ADDMACC_MACRO
	ADDSUB_MACRO
	BRAM_SDP_MACRO
	BRAM_SINGLE_MACRO
	BRAM_TDP_MACRO
	COUNTER_LOAD_MACRO
	COUNTER_TC_MACRO
	EQ_COMPARE_MACRO
	FIFO_DUALCLOCK_MACRO
	FIFO_SYNC_MACRO
	MACC_MACRO
	MULT_MACRO
End time: 13:45:10 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:unimacro)
==============================================================================

[0 error(s), 1 warning(s)] verilog library 'unifast'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:unifast)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:45:12 on Nov 28,2019
vlog -source -novopt -64 -work unifast_ver -f C:\Users\Administrator\Desktop\wjg/unifast_ver/.cxl.verilog.unifast.unifast_ver.nt64.cmf 
-- Compiling module DSP48E1
-- Compiling module GTHE2_CHANNEL
-- Compiling module GTXE2_CHANNEL
-- Compiling module MMCME2_ADV
-- Compiling module PLLE2_ADV

Top level modules:
	DSP48E1
	GTHE2_CHANNEL
	GTXE2_CHANNEL
	MMCME2_ADV
	PLLE2_ADV
End time: 13:45:13 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:unifast)
==============================================================================

[0 error(s), 1 warning(s)]
compile_simlib: 0 error(s), 3 warning(s), 0.89 % complete

Compiling verilog library 'simprim'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:simprim)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:45:16 on Nov 28,2019
vlog -source -novopt "+define+XIL_TIMING" -64 -work simprims_ver -f C:\Users\Administrator\Desktop\wjg/simprims_ver/.cxl.verilog.simprim.simprims_ver.nt64.cmf 
-- Compiling module AND2B1L
-- Compiling module AUTOBUF
-- Compiling module BIBUF
-- Compiling module BITSLICE_CONTROL
-- Compiling module BSCANE2
-- Compiling module BUF
-- Compiling module BUFCE_LEAF
-- Compiling module BUFCE_ROW
-- Compiling module BUFG
-- Compiling module BUFGCE
-- Compiling module BUFGCE_DIV
-- Compiling module BUFGCTRL
-- Compiling module BUFGP
-- Compiling module BUFG_GT
-- Compiling module BUFG_GT_SYNC
-- Compiling module BUFG_PS
-- Compiling module BUFH
-- Compiling module BUFHCE
-- Compiling module BUFIO
-- Compiling module BUFMR
-- Compiling module BUFMRCE
-- Compiling module BUFR
-- Compiling module CAPTUREE2
-- Compiling module CARRY4
-- Compiling module CARRY8
-- Compiling module CFGLUT5
-- Compiling module CMAC
-- Compiling module CMACE4
-- Compiling module DCIRESET
-- Compiling module DCM_ADV
-- Compiling module dcm_adv_clock_divide_by_2
-- Compiling module dcm_adv_maximum_period_check
-- Compiling module dcm_adv_clock_lost
-- Compiling module DCM_SP
-- Compiling module dcm_sp_clock_divide_by_2
-- Compiling module dcm_sp_maximum_period_check
-- Compiling module dcm_sp_clock_lost
-- Compiling module DIFFINBUF
-- Compiling module DNA_PORT
-- Compiling module DNA_PORTE2
-- Compiling module DPHY_DIFFINBUF
-- Compiling module DSP48E1
-- Compiling module DSP48E2
-- Compiling module DSP_ALU
-- Compiling module DSP_A_B_DATA
-- Compiling module DSP_C_DATA
-- Compiling module DSP_MULTIPLIER
-- Compiling module DSP_M_DATA
-- Compiling module DSP_OUTPUT
-- Compiling module DSP_PREADD
-- Compiling module DSP_PREADD_DATA
-- Compiling module EFUSE_USR
-- Compiling module FDCE
-- Compiling module FDPE
-- Compiling module FDRE
-- Compiling module FDSE
-- Compiling module FE
-- Compiling module FIFO18E1
-- Compiling module FF18_INTERNAL_VLOG
-- Compiling module FIFO18E2
-- Compiling module FIFO36E1
-- Compiling module FF36_INTERNAL_VLOG
-- Compiling module FIFO36E2
-- Compiling module FRAME_ECCE2
-- Compiling module FRAME_ECCE3
-- Compiling module FRAME_ECCE4
-- Compiling module GND
-- Compiling module GTHE2_CHANNEL
-- Compiling module GTHE2_COMMON
-- Compiling module GTHE3_CHANNEL
-- Compiling module GTHE3_COMMON
-- Compiling module GTHE4_CHANNEL
-- Compiling module GTHE4_COMMON
-- Compiling module GTPE2_CHANNEL
-- Compiling module GTPE2_COMMON
-- Compiling module GTXE2_CHANNEL
-- Compiling module GTXE2_COMMON
-- Compiling module GTYE3_CHANNEL
-- Compiling module GTYE3_COMMON
-- Compiling module GTYE4_CHANNEL
-- Compiling module GTYE4_COMMON
-- Compiling module HARD_SYNC
-- Compiling module HBM_ONE_STACK_INTF
-- Compiling module HBM_REF_CLK
-- Compiling module HBM_SNGLBLI_INTF_APB
-- Compiling module HBM_SNGLBLI_INTF_AXI
-- Compiling module HBM_TWO_STACK_INTF
-- Compiling module HPIO_VREF
-- Compiling module HSADC
-- Compiling module HSDAC
-- Compiling module IBUF
-- Compiling module IBUFCTRL
-- Compiling module IBUFDS
-- Compiling module IBUFDSE3
-- Compiling module IBUFDS_DIFF_OUT
-- Compiling module IBUFDS_DIFF_OUT_IBUFDISABLE
-- Compiling module IBUFDS_DIFF_OUT_INTERMDISABLE
-- Compiling module IBUFDS_DPHY
-- Compiling module IBUFDS_GTE2
-- Compiling module IBUFDS_GTE3
-- Compiling module IBUFDS_GTE4
-- Compiling module IBUFDS_IBUFDISABLE
-- Compiling module IBUFDS_IBUFDISABLE_INT
-- Compiling module IBUFDS_INTERMDISABLE
-- Compiling module IBUFDS_INTERMDISABLE_INT
-- Compiling module IBUFE3
-- Compiling module IBUF_ANALOG
-- Compiling module IBUF_IBUFDISABLE
-- Compiling module IBUF_INTERMDISABLE
-- Compiling module ICAPE2
-- Compiling module ICAPE3
-- Compiling module IDDR
-- Compiling module IDDRE1
-- Compiling module IDDR_2CLK
-- Compiling module IDELAYCTRL
-- Compiling module IDELAYE2
-- Compiling module IDELAYE2_FINEDELAY
-- Compiling module IDELAYE3
-- Compiling module ILKN
-- Compiling module ILKNE4
-- Compiling module INBUF
-- Compiling module INV
-- Compiling module IN_FIFO
-- Compiling module IOBUF
-- Compiling module IOBUFDS
-- Compiling module IOBUFDSE3
-- Compiling module IOBUFDS_DCIEN
-- Compiling module IOBUFDS_DIFF_OUT
-- Compiling module IOBUFDS_DIFF_OUT_DCIEN
-- Compiling module IOBUFDS_DIFF_OUT_INTERMDISABLE
-- Compiling module IOBUFDS_INTERMDISABLE
-- Compiling module IOBUFE3
-- Compiling module IOBUF_ANALOG
-- Compiling module IOBUF_DCIEN
-- Compiling module IOBUF_INTERMDISABLE
-- Compiling module ISERDES
-- Compiling module ISERDESE1
-- Compiling module bscntrl_iserdese1_vlog
-- Compiling module ice_iserdese1_vlog
-- Compiling module ISERDESE2
-- Compiling module ISERDESE3
-- Compiling module ISERDES_NODELAY
-- Compiling module JTAG_SIME2
-- Compiling module KEEPER
-- Compiling module LDCE
-- Compiling UDP latchsre_ldce
-- Compiling module LDPE
-- Compiling UDP latchsre_ldpe
-- Compiling module LUT1
-- Compiling UDP x_lut1_mux2
-- Compiling module LUT2
-- Compiling UDP x_lut2_mux4
-- Compiling module LUT3
-- Compiling UDP x_lut3_mux8
-- Compiling module LUT4
-- Compiling module LUT5
-- Compiling module LUT6
-- Compiling module LUT6_2
-- Compiling module MASTER_JTAG
-- Compiling module MMCME2_ADV
-- Compiling module MMCME2_BASE
-- Compiling module MMCME3_ADV
-- Compiling module MMCME3_BASE
-- Compiling module MMCME4_ADV
-- Compiling module MMCME4_BASE
-- Compiling module MUXCY
-- Compiling module MUXF7
-- Compiling module MUXF8
-- Compiling module MUXF9
-- Compiling module OBUF
-- Compiling module OBUFDS
-- Compiling module OBUFDS_DPHY
-- Compiling module OBUFDS_GTE3
-- Compiling module OBUFDS_GTE3_ADV
-- Compiling module OBUFDS_GTE4
-- Compiling module OBUFDS_GTE4_ADV
-- Compiling module OBUFT
-- Compiling module OBUFTDS
-- Compiling module OBUFTDS_DCIEN
-- Compiling module OBUFT_DCIEN
-- Compiling module ODDR
-- Compiling module ODDRE1
-- Compiling module ODELAYE2
-- Compiling module ODELAYE2_FINEDELAY
-- Compiling module ODELAYE3
-- Compiling module OR2L
-- Compiling module OSERDES
-- Compiling module OSERDESE1
-- Compiling module selfheal_oserdese1_vlog
-- Compiling module plg_oserdese1_vlog
-- Compiling module rank12d_oserdese1_vlog
-- Compiling module trif_oserdese1_vlog
-- Compiling module txbuffer_oserdese1_vlog
-- Compiling module fifo_tdpipe_oserdese1_vlog
-- Compiling module fifo_reset_oserdese1_vlog
-- Compiling module fifo_addr_oserdese1_vlog
-- Compiling module iodlyctrl_npre_oserdese1_vlog
-- Compiling module dout_oserdese1_vlog
-- Compiling module tout_oserdese1_vlog
-- Compiling module OSERDESE2
-- Compiling module OSERDESE3
-- Compiling module OUT_FIFO
-- Compiling module PCIE40E4
-- Compiling module PCIE4CE4
-- Compiling module PCIE_2_1
-- Compiling module PCIE_3_0
-- Compiling module PCIE_3_1
-- Compiling module PHASER_IN
-- Compiling module PHASER_IN_PHY
-- Compiling module PHASER_OUT
-- Compiling module PHASER_OUT_PHY
-- Compiling module PHASER_REF
-- Compiling module PHY_CONTROL
-- Compiling module PLLE2_ADV
-- Compiling module PLLE2_BASE
-- Compiling module PLLE3_ADV
-- Compiling module PLLE3_BASE
-- Compiling module PLLE4_ADV
-- Compiling module PLLE4_BASE
-- Compiling module PS7
-- Compiling module PS8
-- Compiling module PULLDOWN
-- Compiling module PULLUP
-- Compiling module RAM128X1D
-- Compiling module RAM128X1S
-- Compiling module RAM256X1D
-- Compiling module RAM256X1S
-- Compiling module RAM32M
-- Compiling module RAM32M16
-- Compiling module RAM32X1D
-- Compiling module RAM32X1S
-- Compiling module RAM512X1S
-- Compiling module RAM64M
-- Compiling module RAM64M8
-- Compiling module RAM64X1D
-- Compiling module RAM64X1S
-- Compiling module RAM64X8SW
-- Compiling module RAMB18E1
-- Compiling module RB18_INTERNAL_VLOG
-- Compiling module RAMB18E2
-- Compiling module RAMB36E1
-- Compiling module RB36_INTERNAL_VLOG
-- Compiling module RAMB36E2
-- Compiling module RAMD32
-- Compiling module RAMD64E
-- Compiling module RAMS32
-- Compiling module RAMS64E
-- Compiling module RAMS64E1
-- Compiling module RIU_OR
-- Compiling module RXTX_BITSLICE
-- Compiling module RX_BITSLICE
-- Compiling module SIM_CONFIGE2
-- Compiling module SIM_CONFIGE3
-- Compiling module SRL16E
-- Compiling module SRLC16E
-- Compiling module SRLC32E
-- Compiling module STARTUPE2
-- Compiling module STARTUPE3
-- Compiling module SYSMONE1
-- Compiling module SYSMONE4
-- Compiling module TX_BITSLICE
-- Compiling module TX_BITSLICE_TRI
-- Compiling module URAM288
-- Compiling module URAM288_BASE
-- Compiling module USR_ACCESSE2
-- Compiling module VCC
-- Compiling module VCU
-- Compiling module XADC
-- Compiling module XORCY
-- Compiling module ZHOLD_DELAY

Top level modules:
	AND2B1L
	AUTOBUF
	BIBUF
	BITSLICE_CONTROL
	BSCANE2
	BUF
	BUFCE_LEAF
	BUFCE_ROW
	BUFG
	BUFGCE
	BUFGCE_DIV
	BUFGP
	BUFG_GT
	BUFG_GT_SYNC
	BUFG_PS
	BUFH
	BUFHCE
	BUFIO
	BUFMR
	BUFMRCE
	BUFR
	CAPTUREE2
	CARRY4
	CARRY8
	CFGLUT5
	CMAC
	CMACE4
	DCIRESET
	DCM_ADV
	DCM_SP
	DIFFINBUF
	DNA_PORT
	DNA_PORTE2
	DPHY_DIFFINBUF
	DSP48E1
	DSP48E2
	DSP_ALU
	DSP_A_B_DATA
	DSP_C_DATA
	DSP_MULTIPLIER
	DSP_M_DATA
	DSP_OUTPUT
	DSP_PREADD
	DSP_PREADD_DATA
	EFUSE_USR
	FDCE
	FDPE
	FDRE
	FDSE
	FE
	FIFO18E1
	FIFO18E2
	FIFO36E1
	FIFO36E2
	FRAME_ECCE2
	FRAME_ECCE3
	FRAME_ECCE4
	GND
	GTHE2_CHANNEL
	GTHE2_COMMON
	GTHE3_CHANNEL
	GTHE3_COMMON
	GTHE4_CHANNEL
	GTHE4_COMMON
	GTPE2_CHANNEL
	GTPE2_COMMON
	GTXE2_CHANNEL
	GTXE2_COMMON
	GTYE3_CHANNEL
	GTYE3_COMMON
	GTYE4_CHANNEL
	GTYE4_COMMON
	HARD_SYNC
	HBM_ONE_STACK_INTF
	HBM_REF_CLK
	HBM_SNGLBLI_INTF_APB
	HBM_SNGLBLI_INTF_AXI
	HBM_TWO_STACK_INTF
	HPIO_VREF
	HSADC
	HSDAC
	IBUF
	IBUFCTRL
	IBUFDS
	IBUFDSE3
	IBUFDS_DIFF_OUT
	IBUFDS_DIFF_OUT_IBUFDISABLE
	IBUFDS_DIFF_OUT_INTERMDISABLE
	IBUFDS_DPHY
	IBUFDS_GTE2
	IBUFDS_GTE3
	IBUFDS_GTE4
	IBUFDS_IBUFDISABLE
	IBUFDS_IBUFDISABLE_INT
	IBUFDS_INTERMDISABLE
	IBUFDS_INTERMDISABLE_INT
	IBUFE3
	IBUF_ANALOG
	IBUF_IBUFDISABLE
	IBUF_INTERMDISABLE
	ICAPE2
	ICAPE3
	IDDR
	IDDRE1
	IDDR_2CLK
	IDELAYCTRL
	IDELAYE2
	IDELAYE2_FINEDELAY
	IDELAYE3
	ILKN
	ILKNE4
	INBUF
	IN_FIFO
	IOBUF
	IOBUFDS
	IOBUFDSE3
	IOBUFDS_DCIEN
	IOBUFDS_DIFF_OUT
	IOBUFDS_DIFF_OUT_DCIEN
	IOBUFDS_DIFF_OUT_INTERMDISABLE
	IOBUFDS_INTERMDISABLE
	IOBUFE3
	IOBUF_ANALOG
	IOBUF_DCIEN
	IOBUF_INTERMDISABLE
	ISERDES
	ISERDESE1
	ISERDESE2
	ISERDESE3
	ISERDES_NODELAY
	JTAG_SIME2
	KEEPER
	LDCE
	LDPE
	LUT1
	LUT2
	LUT3
	LUT4
	LUT5
	LUT6
	LUT6_2
	MASTER_JTAG
	MMCME2_BASE
	MMCME3_BASE
	MMCME4_BASE
	MUXCY
	MUXF7
	MUXF8
	MUXF9
	OBUF
	OBUFDS
	OBUFDS_DPHY
	OBUFDS_GTE3
	OBUFDS_GTE3_ADV
	OBUFDS_GTE4
	OBUFDS_GTE4_ADV
	OBUFT
	OBUFTDS
	OBUFTDS_DCIEN
	OBUFT_DCIEN
	ODDR
	ODDRE1
	ODELAYE2
	ODELAYE2_FINEDELAY
	ODELAYE3
	OR2L
	OSERDES
	OSERDESE1
	OSERDESE2
	OSERDESE3
	OUT_FIFO
	PCIE40E4
	PCIE4CE4
	PCIE_2_1
	PCIE_3_0
	PCIE_3_1
	PHASER_IN
	PHASER_IN_PHY
	PHASER_OUT
	PHASER_OUT_PHY
	PHASER_REF
	PHY_CONTROL
	PLLE2_BASE
	PLLE3_BASE
	PLLE4_BASE
	PS7
	PS8
	PULLDOWN
	PULLUP
	RAM128X1D
	RAM128X1S
	RAM256X1D
	RAM256X1S
	RAM32M
	RAM32M16
	RAM32X1D
	RAM32X1S
	RAM512X1S
	RAM64M
	RAM64M8
	RAM64X1D
	RAM64X1S
	RAM64X8SW
	RAMB18E1
	RAMB18E2
	RAMB36E1
	RAMB36E2
	RAMD32
	RAMD64E
	RAMS32
	RAMS64E
	RAMS64E1
	RIU_OR
	RXTX_BITSLICE
	RX_BITSLICE
	SRL16E
	SRLC16E
	SRLC32E
	STARTUPE2
	STARTUPE3
	SYSMONE1
	SYSMONE4
	TX_BITSLICE
	TX_BITSLICE_TRI
	URAM288
	URAM288_BASE
	USR_ACCESSE2
	VCC
	VCU
	XADC
	XORCY
	ZHOLD_DELAY
End time: 13:45:50 on Nov 28,2019, Elapsed time: 0:00:34
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:simprim)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 1.19 % complete

Compiling vhdl library 'xpm'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xpm)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:45:52 on Nov 28,2019
vcom -64 -work xpm -f C:\Users\Administrator\Desktop\wjg/xpm/.cxl.vhdl.xpm.xpm.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package VCOMPONENTS
End time: 13:45:52 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xpm)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 1.49 % complete
** Warning: (vlib-34) Library already exists at "C:/Users/Administrator/Desktop/wjg/xpm".

Compiling verilog library 'xpm'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xpm)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:45:55 on Nov 28,2019
vlog -sv -64 -work xpm -f C:\Users\Administrator\Desktop\wjg/xpm/.cxl.verilog.xpm.xpm.nt64.cmf 
-- Compiling module xpm_cdc_single
-- Compiling module xpm_cdc_gray
-- Compiling module xpm_cdc_handshake
-- Compiling module xpm_cdc_pulse
-- Compiling module xpm_cdc_array_single
-- Compiling module xpm_cdc_sync_rst
-- Compiling module xpm_cdc_async_rst
-- Compiling module xpm_fifo_base
-- Compiling module xpm_fifo_rst
-- Compiling module xpm_counter_updn
-- Compiling module xpm_fifo_reg_vec
-- Compiling module xpm_fifo_reg_bit
-- Compiling module xpm_reg_pipe_bit
-- Compiling module xpm_fifo_sync
-- Compiling module xpm_fifo_async
-- Compiling module xpm_fifo_axis
-- Compiling module xpm_fifo_tb
-- Compiling module xpm_fifo_ex
-- Compiling module xpm_fifo_gen_dverif
-- Compiling module xpm_fifo_gen_rng
-- Compiling module xpm_fifo_gen_dgen
-- Compiling module xpm_fifo_gen_pctrl
-- Compiling module xpm_memory_base
-- Compiling module asym_bwe_bb
-- Compiling module xpm_memory_dpdistram
-- Compiling module xpm_memory_dprom
-- Compiling module xpm_memory_sdpram
-- Compiling module xpm_memory_spram
-- Compiling module xpm_memory_sprom
-- Compiling module xpm_memory_tdpram

Top level modules:
	xpm_cdc_handshake
	xpm_cdc_pulse
	xpm_cdc_array_single
	xpm_cdc_async_rst
	xpm_fifo_axis
	xpm_fifo_tb
	xpm_memory_dpdistram
	xpm_memory_dprom
	xpm_memory_sdpram
	xpm_memory_spram
	xpm_memory_sprom
	xpm_memory_tdpram
End time: 13:45:55 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:xpm)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 1.79 % complete

Compiling verilog library 'xilinx_vip'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xilinx_vip)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:45:58 on Nov 28,2019
vlog -sv -64 "+incdir+C:\Xilinx\Vivado\2017.4\data/xilinx_vip/include" -work xilinx_vip -f C:\Users\Administrator\Desktop\wjg/xilinx_vip/.cxl.systemverilog.xilinx_vip.xilinx_vip.nt64.cmf 
-- Compiling interface axi4stream_vip_axi4streampc
-- Compiling interface axi_vip_axi4pc
-- Compiling package xil_common_vip_pkg
-- Compiling package axi4stream_vip_pkg
-- Importing package xil_common_vip_pkg
-- Compiling package axi_vip_pkg
-- Compiling package axi4stream_vip_if_sv_unit
-- Importing package axi4stream_vip_pkg
-- Importing package xil_common_vip_pkg
-- Compiling interface axi4stream_vip_if
-- Compiling package axi_vip_if_sv_unit
-- Importing package axi_vip_pkg
-- Importing package xil_common_vip_pkg
-- Compiling interface axi_vip_if
-- Compiling interface clk_vip_if
-- Compiling interface rst_vip_if

Top level modules:
	--none--
End time: 13:45:58 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:xilinx_vip)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 2.08 % complete

Compiling vhdl library 'ahblite_axi_bridge_v3_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:ahblite_axi_bridge_v3_0_13)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:46:01 on Nov 28,2019
vcom -64 -93 -work ahblite_axi_bridge_v3_0_13 -f C:\Users\Administrator\Desktop\wjg/ahblite_axi_bridge_v3_0_13/.cxl.vhdl.ahblite_axi_bridge_v3_0_13.ahblite_axi_bridge_v3_0_13.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package ahblite_axi_bridge_pkg
-- Compiling package body ahblite_axi_bridge_pkg
-- Loading package ahblite_axi_bridge_pkg
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Compiling entity time_out
-- Compiling architecture RTL of time_out
-- Loading entity counter_f
-- Loading package ahblite_axi_bridge_pkg
-- Compiling entity axi_wchannel
-- Compiling architecture RTL of axi_wchannel
-- Compiling entity axi_rchannel
-- Compiling architecture RTL of axi_rchannel
-- Compiling entity ahb_if
-- Compiling architecture RTL of ahb_if
-- Compiling entity ahb_data_counter
-- Compiling architecture RTL of ahb_data_counter
-- Compiling entity ahblite_axi_control
-- Compiling architecture RTL of ahblite_axi_control
-- Compiling entity ahblite_axi_bridge
-- Compiling architecture RTL of ahblite_axi_bridge
-- Loading entity ahblite_axi_control
-- Loading entity ahb_if
-- Loading entity ahb_data_counter
-- Loading entity axi_wchannel
-- Loading entity axi_rchannel
-- Loading entity time_out
End time: 13:46:01 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:ahblite_axi_bridge_v3_0_13)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 2.38 % complete

Compiling verilog library 'av_pat_gen_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:av_pat_gen_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:46:04 on Nov 28,2019
vlog -64 -L av_pat_gen_v1_0_0 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -sv -work av_pat_gen_v1_0_0 -f C:\Users\Administrator\Desktop\wjg/av_pat_gen_v1_0_0/.cxl.systemverilog.av_pat_gen_v1_0_0.av_pat_gen_v1_0_0.nt64.cmf 
-- Compiling module av_pat_gen_v1_0_0_av_axi
-- Compiling module av_pat_gen_v1_0_0_timing
-- Compiling module av_pat_gen_v1_0_0_video_pattern
-- Compiling module av_pat_gen_v1_0_0_dport
-- Compiling module av_pat_gen_v1_0_0
-- Compiling module pulse_clkcross_aud

Top level modules:
	av_pat_gen_v1_0_0
End time: 13:46:04 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:av_pat_gen_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 2.68 % complete

Compiling verilog library 'axis_infrastructure_v1_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_infrastructure_v1_1_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:46:07 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work axis_infrastructure_v1_1_0 -f C:\Users\Administrator\Desktop\wjg/axis_infrastructure_v1_1_0/.cxl.verilog.axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0.nt64.cmf 
-- Compiling module axis_infrastructure_v1_1_0_mux_enc
-- Compiling module axis_infrastructure_v1_1_0_util_aclken_converter
-- Compiling module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper
-- Compiling module axis_infrastructure_v1_1_0_util_axis2vector
-- Compiling module axis_infrastructure_v1_1_0_util_vector2axis
-- Compiling module axis_infrastructure_v1_1_0_clock_synchronizer
-- Compiling module axis_infrastructure_v1_1_0_cdc_handshake

Top level modules:
	axis_infrastructure_v1_1_0_mux_enc
	axis_infrastructure_v1_1_0_util_aclken_converter_wrapper
	axis_infrastructure_v1_1_0_clock_synchronizer
	axis_infrastructure_v1_1_0_cdc_handshake
End time: 13:46:07 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axis_infrastructure_v1_1_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 2.98 % complete

Compiling verilog library 'axis_protocol_checker_v1_1_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_protocol_checker_v1_1_15)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:46:10 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work axis_protocol_checker_v1_1_15 -f C:\Users\Administrator\Desktop\wjg/axis_protocol_checker_v1_1_15/.cxl.verilog.axis_protocol_checker_v1_1_15.axis_protocol_checker_v1_1_15.nt64.cmf 
-- Compiling module axis_protocol_checker_v1_1_15_asr_inline
-- Compiling module axis_protocol_checker_v1_1_15_reporter
-- Compiling module axis_protocol_checker_v1_1_15_top

Top level modules:
	axis_protocol_checker_v1_1_15_top
End time: 13:46:10 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axis_protocol_checker_v1_1_15)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 3.27 % complete

Compiling verilog library 'axis_protocol_checker_v1_2_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_protocol_checker_v1_2_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:46:13 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work axis_protocol_checker_v1_2_1 -f C:\Users\Administrator\Desktop\wjg/axis_protocol_checker_v1_2_1/.cxl.verilog.axis_protocol_checker_v1_2_1.axis_protocol_checker_v1_2_1.nt64.cmf 
-- Compiling module axis_protocol_checker_v1_2_1_asr_inline
-- Compiling module axis_protocol_checker_v1_2_1_reporter
-- Compiling module axis_protocol_checker_v1_2_1_top

Top level modules:
	axis_protocol_checker_v1_2_1_top
End time: 13:46:13 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axis_protocol_checker_v1_2_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 3.57 % complete

Compiling vhdl library 'axi_ahblite_bridge_v3_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_ahblite_bridge_v3_0_13)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:46:16 on Nov 28,2019
vcom -64 -93 -work axi_ahblite_bridge_v3_0_13 -f C:\Users\Administrator\Desktop\wjg/axi_ahblite_bridge_v3_0_13/.cxl.vhdl.axi_ahblite_bridge_v3_0_13.axi_ahblite_bridge_v3_0_13.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity time_out
-- Compiling architecture RTL of time_out
-- Loading entity counter_f
-- Compiling entity ahb_skid_buf
-- Compiling architecture implementation of ahb_skid_buf
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "SYNOPSYS".
-- Loading package std_logic_misc
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "CLOSELY_RELATED_TCF" has not been declared.
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_ahblite_bridge_v3_0\hdl\axi_ahblite_bridge_v3_0_vh_rfs.vhd(1090): VHDL Compiler exiting
End time: 13:46:16 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 5, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_ahblite_bridge_v3_0_13)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 3.87 % complete

Compiling verilog library 'axi_amm_bridge_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_amm_bridge_v1_0_5)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:46:19 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work axi_amm_bridge_v1_0_5 -f C:\Users\Administrator\Desktop\wjg/axi_amm_bridge_v1_0_5/.cxl.verilog.axi_amm_bridge_v1_0_5.axi_amm_bridge_v1_0_5.nt64.cmf 
-- Compiling module axi_amm_bridge_v1_0_5_lite
-- Compiling module axi_amm_bridge_v1_0_5_fifo
-- Compiling module axi_amm_bridge_v1_0_5_full
-- Compiling module axi_amm_bridge_v1_0_5_top

Top level modules:
	axi_amm_bridge_v1_0_5_top
End time: 13:46:19 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_amm_bridge_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 4.17 % complete

Compiling verilog library 'axi_chip2chip_v5_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_chip2chip_v5_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:46:22 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work axi_chip2chip_v5_0_1 -f C:\Users\Administrator\Desktop\wjg/axi_chip2chip_v5_0_1/.cxl.verilog.axi_chip2chip_v5_0_1.axi_chip2chip_v5_0_1.nt64.cmf 

Top level modules:
End time: 13:46:26 on Nov 28,2019, Elapsed time: 0:00:04
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_chip2chip_v5_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 4.46 % complete

Compiling verilog library 'axi_infrastructure_v1_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_infrastructure_v1_1_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:46:28 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work axi_infrastructure_v1_1_0 -f C:\Users\Administrator\Desktop\wjg/axi_infrastructure_v1_1_0/.cxl.verilog.axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0.nt64.cmf 
-- Compiling module axi_infrastructure_v1_1_0_axi2vector
-- Compiling module axi_infrastructure_v1_1_0_axic_srl_fifo
-- Compiling module axi_infrastructure_v1_1_0_vector2axi

Top level modules:
	axi_infrastructure_v1_1_0_axi2vector
	axi_infrastructure_v1_1_0_axic_srl_fifo
	axi_infrastructure_v1_1_0_vector2axi
End time: 13:46:28 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_infrastructure_v1_1_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 4.76 % complete

Compiling verilog library 'axi_jtag_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_jtag_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:46:31 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work axi_jtag_v1_0_0 -f C:\Users\Administrator\Desktop\wjg/axi_jtag_v1_0_0/.cxl.verilog.axi_jtag_v1_0_0.axi_jtag_v1_0_0.nt64.cmf 

Top level modules:
End time: 13:46:31 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_jtag_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 5.06 % complete

Compiling vhdl library 'axi_lite_ipif_v3_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_lite_ipif_v3_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:46:34 on Nov 28,2019
vcom -64 -93 -work axi_lite_ipif_v3_0_4 -f C:\Users\Administrator\Desktop\wjg/axi_lite_ipif_v3_0_4/.cxl.vhdl.axi_lite_ipif_v3_0_4.axi_lite_ipif_v3_0_4.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package ipif_pkg
-- Compiling package body ipif_pkg
-- Loading package ipif_pkg
-- Compiling entity pselect_f
-- Compiling architecture imp of pselect_f
-- Loading package NUMERIC_STD
-- Loading package ipif_pkg
-- Compiling entity address_decoder
-- Compiling architecture IMP of address_decoder
-- Loading entity pselect_f
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "SYNOPSYS".
-- Loading package std_logic_misc
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "CLOSELY_RELATED_TCF" has not been declared.
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_lite_ipif_v3_0\hdl\axi_lite_ipif_v3_0_vh_rfs.vhd(2268): VHDL Compiler exiting
End time: 13:46:34 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 5, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_lite_ipif_v3_0_4)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 5.36 % complete

Compiling verilog library 'axi_pcie3_v3_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_pcie3_v3_0_5)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:46:37 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work axi_pcie3_v3_0_5 -f C:\Users\Administrator\Desktop\wjg/axi_pcie3_v3_0_5/.cxl.verilog.axi_pcie3_v3_0_5.axi_pcie3_v3_0_5.nt64.cmf 
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie3_v3_0\hdl\axi_pcie3_v3_0_vl_rfs.v(64): (vlog-2600) <protected>
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie3_v3_0\hdl\axi_pcie3_v3_0_vl_rfs.v(64): (vlog-2600) <protected>

Top level modules:
End time: 13:46:38 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 3

END_COMPILATION_MESSAGES(modelsim:verilog:axi_pcie3_v3_0_5)
==============================================================================


compile_simlib: 0 error(s), 3 warning(s), 5.65 % complete

Compiling verilog library 'axi_perf_mon_v5_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_perf_mon_v5_0_17)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:46:40 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work axi_perf_mon_v5_0_17 -f C:\Users\Administrator\Desktop\wjg/axi_perf_mon_v5_0_17/.cxl.verilog.axi_perf_mon_v5_0_17.axi_perf_mon_v5_0_17.nt64.cmf 
-- Compiling module axi_perf_mon_v5_0_17_dff_async_reset
-- Compiling module axi_perf_mon_v5_0_17_async_fifo
-- Compiling module axi_perf_mon_v5_0_17_sync_fifo
-- Compiling module axi_perf_mon_v5_0_17_acc_n_incr
-- Compiling module axi_perf_mon_v5_0_17_async_stream_fifo
-- Compiling module axi_perf_mon_v5_0_17_axi_interface
-- Compiling module axi_perf_mon_v5_0_17_counter
-- Compiling module axi_perf_mon_v5_0_17_counter_ovf
-- Compiling module axi_perf_mon_v5_0_17_cdc_sync
-- Compiling module axi_perf_mon_v5_0_17_flags_gen
-- Compiling module axi_perf_mon_v5_0_17_glbl_clk_cnt
-- Compiling module axi_perf_mon_v5_0_17_interrupt_module
-- Compiling module axi_perf_mon_v5_0_17_intr_sync
-- Compiling module axi_perf_mon_v5_0_17_metric_calc
-- Compiling module axi_perf_mon_v5_0_17_metric_counters
-- Compiling module axi_perf_mon_v5_0_17_metric_sel_n_cnt
-- Compiling module axi_perf_mon_v5_0_17_mon_fifo
-- Compiling module axi_perf_mon_v5_0_17_ext_calc
-- Compiling module axi_perf_mon_v5_0_17_register_module
-- Compiling module axi_perf_mon_v5_0_17_samp_intl_cnt
-- Compiling module axi_perf_mon_v5_0_17_samp_metrics_data
-- Compiling module axi_perf_mon_v5_0_17_strm_fifo_wr_logic
-- Compiling module axi_perf_mon_v5_0_17_throttle
-- Compiling module axi_perf_mon_v5_0_17_postTriggerMarker
-- Compiling module axi_perf_mon_v5_0_17_advanced
-- Compiling module axi_perf_mon_v5_0_17_profile
-- Compiling module axi_perf_mon_v5_0_17_acc_sample_profile
-- Compiling module axi_perf_mon_v5_0_17_register_module_profile
-- Compiling module axi_perf_mon_v5_0_17_metric_calc_profile
-- Compiling module axi_perf_mon_v5_0_17_metric_counters_profile
-- Compiling module axi_perf_mon_v5_0_17_flags_gen_trace
-- Compiling module axi_perf_mon_v5_0_17_top

Top level modules:
	axi_perf_mon_v5_0_17_top
End time: 13:46:40 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_perf_mon_v5_0_17)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 5.95 % complete

Compiling verilog library 'blk_mem_gen_v8_3_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:blk_mem_gen_v8_3_6)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:46:43 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work blk_mem_gen_v8_3_6 -f C:\Users\Administrator\Desktop\wjg/blk_mem_gen_v8_3_6/.cxl.verilog.blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6.nt64.cmf 
-- Compiling module STATE_LOGIC_v8_3
-- Compiling module beh_vlog_muxf7_v8_3
-- Compiling module beh_vlog_ff_clr_v8_3
-- Compiling module beh_vlog_ff_pre_v8_3
-- Compiling module beh_vlog_ff_ce_clr_v8_3
-- Compiling module write_netlist_v8_3
-- Compiling module read_netlist_v8_3
-- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
-- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
-- Compiling module blk_mem_axi_regs_fwd_v8_3
-- Compiling module blk_mem_gen_v8_3_6_output_stage
-- Compiling module blk_mem_gen_v8_3_6_softecc_output_reg_stage
-- Compiling module blk_mem_gen_v8_3_6_mem_module
-- Compiling module blk_mem_gen_v8_3_6

Top level modules:
	blk_mem_gen_v8_3_6
End time: 13:46:43 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:blk_mem_gen_v8_3_6)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 6.25 % complete

Compiling verilog library 'blk_mem_gen_v8_4_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:blk_mem_gen_v8_4_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:46:46 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work blk_mem_gen_v8_4_1 -f C:\Users\Administrator\Desktop\wjg/blk_mem_gen_v8_4_1/.cxl.verilog.blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1.nt64.cmf 
-- Compiling module STATE_LOGIC_v8_4
-- Compiling module beh_vlog_muxf7_v8_4
-- Compiling module beh_vlog_ff_clr_v8_4
-- Compiling module beh_vlog_ff_pre_v8_4
-- Compiling module beh_vlog_ff_ce_clr_v8_4
-- Compiling module write_netlist_v8_4
-- Compiling module read_netlist_v8_4
-- Compiling module blk_mem_axi_write_wrapper_beh_v8_4
-- Compiling module blk_mem_axi_read_wrapper_beh_v8_4
-- Compiling module blk_mem_axi_regs_fwd_v8_4
-- Compiling module blk_mem_gen_v8_4_1_output_stage
-- Compiling module blk_mem_gen_v8_4_1_softecc_output_reg_stage
-- Compiling module blk_mem_gen_v8_4_1_mem_module
-- Compiling module blk_mem_gen_v8_4_1

Top level modules:
	blk_mem_gen_v8_4_1
End time: 13:46:46 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:blk_mem_gen_v8_4_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 6.55 % complete

Compiling vhdl library 'bsip_v1_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:bsip_v1_1_0)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:46:49 on Nov 28,2019
vcom -64 -93 -work bsip_v1_1_0 -f C:\Users\Administrator\Desktop\wjg/bsip_v1_1_0/.cxl.vhdl.bsip_v1_1_0.bsip_v1_1_0.nt64.cmf 
-- Loading package STANDARD
End time: 13:46:50 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:bsip_v1_1_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 6.85 % complete
** Warning: (vlib-34) Library already exists at "C:/Users/Administrator/Desktop/wjg/bsip_v1_1_0".

Compiling verilog library 'bsip_v1_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:bsip_v1_1_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:46:52 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work bsip_v1_1_0 -f C:\Users\Administrator\Desktop\wjg/bsip_v1_1_0/.cxl.verilog.bsip_v1_1_0.bsip_v1_1_0.nt64.cmf 

Top level modules:
End time: 13:46:53 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:bsip_v1_1_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 7.14 % complete

Compiling verilog library 'bs_mux_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:bs_mux_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:46:55 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work bs_mux_v1_0_0 -f C:\Users\Administrator\Desktop\wjg/bs_mux_v1_0_0/.cxl.verilog.bs_mux_v1_0_0.bs_mux_v1_0_0.nt64.cmf 

Top level modules:
End time: 13:46:56 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:bs_mux_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 7.44 % complete

Compiling verilog library 'bs_switch_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:bs_switch_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:46:58 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work bs_switch_v1_0_0 -f C:\Users\Administrator\Desktop\wjg/bs_switch_v1_0_0/.cxl.verilog.bs_switch_v1_0_0.bs_switch_v1_0_0.nt64.cmf 

Top level modules:
End time: 13:46:59 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:bs_switch_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 7.74 % complete

Compiling verilog library 'clk_vip_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:clk_vip_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:47:01 on Nov 28,2019
vlog -64 -L clk_vip_v1_0_0 -L xilinx_vip "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -sv -work clk_vip_v1_0_0 -f C:\Users\Administrator\Desktop\wjg/clk_vip_v1_0_0/.cxl.systemverilog.clk_vip_v1_0_0.clk_vip_v1_0_0.nt64.cmf 
-- Compiling module clk_vip_v1_0_0_top

Top level modules:
	clk_vip_v1_0_0_top
End time: 13:47:01 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:clk_vip_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 8.04 % complete

Compiling verilog library 'cmac_usplus_v2_3_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:cmac_usplus_v2_3_2)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:47:04 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work cmac_usplus_v2_3_2 -f C:\Users\Administrator\Desktop\wjg/cmac_usplus_v2_3_2/.cxl.verilog.cmac_usplus_v2_3_2.cmac_usplus_v2_3_2.nt64.cmf 

Top level modules:
End time: 13:47:06 on Nov 28,2019, Elapsed time: 0:00:02
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:cmac_usplus_v2_3_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 8.33 % complete

Compiling verilog library 'cmac_usplus_v2_4_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:cmac_usplus_v2_4_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:47:08 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work cmac_usplus_v2_4_1 -f C:\Users\Administrator\Desktop\wjg/cmac_usplus_v2_4_1/.cxl.verilog.cmac_usplus_v2_4_1.cmac_usplus_v2_4_1.nt64.cmf 

Top level modules:
End time: 13:47:10 on Nov 28,2019, Elapsed time: 0:00:02
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:cmac_usplus_v2_4_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 8.63 % complete

Compiling verilog library 'cmac_v2_3_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:cmac_v2_3_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:47:12 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work cmac_v2_3_1 -f C:\Users\Administrator\Desktop\wjg/cmac_v2_3_1/.cxl.verilog.cmac_v2_3_1.cmac_v2_3_1.nt64.cmf 

Top level modules:
End time: 13:47:12 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:cmac_v2_3_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 8.93 % complete

Compiling vhdl library 'compact_gt_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:compact_gt_v1_0_1)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:47:15 on Nov 28,2019
vcom -64 -93 -work compact_gt_v1_0_1 -f C:\Users\Administrator\Desktop\wjg/compact_gt_v1_0_1/.cxl.vhdl.compact_gt_v1_0_1.compact_gt_v1_0_1.nt64.cmf 
-- Loading package STANDARD
End time: 13:47:16 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:compact_gt_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 9.23 % complete

Compiling verilog library 'dist_mem_gen_v8_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:dist_mem_gen_v8_0_12)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:47:18 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work dist_mem_gen_v8_0_12 -f C:\Users\Administrator\Desktop\wjg/dist_mem_gen_v8_0_12/.cxl.verilog.dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12.nt64.cmf 
-- Compiling module dist_mem_gen_v8_0_12

Top level modules:
	dist_mem_gen_v8_0_12
End time: 13:47:18 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:dist_mem_gen_v8_0_12)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 9.52 % complete

Compiling verilog library 'ecc_v2_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ecc_v2_0_12)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:47:21 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work ecc_v2_0_12 -f C:\Users\Administrator\Desktop\wjg/ecc_v2_0_12/.cxl.verilog.ecc_v2_0_12.ecc_v2_0_12.nt64.cmf 

Top level modules:
End time: 13:47:22 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:ecc_v2_0_12)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 9.82 % complete

Compiling vhdl library 'emc_common_v3_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:emc_common_v3_0_5)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:47:24 on Nov 28,2019
vcom -64 -93 -work emc_common_v3_0_5 -f C:\Users\Administrator\Desktop\wjg/emc_common_v3_0_5/.cxl.vhdl.emc_common_v3_0_5.emc_common_v3_0_5.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ld_arith_reg
-- Loading package NUMERIC_STD
-- Compiling architecture imp of ld_arith_reg
-- Loading package std_logic_arith
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "SYNOPSYS".
-- Loading package std_logic_misc
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "CLOSELY_RELATED_TCF" has not been declared.
-- Loading package STD_LOGIC_UNSIGNED
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\emc_common_v3_0\hdl\emc_common_v3_0_vh_rfs.vhd(522): VHDL Compiler exiting
End time: 13:47:25 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 5, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:emc_common_v3_0_5)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 10.12 % complete

Compiling vhdl library 'ethernet_1_10_25g_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:ethernet_1_10_25g_v1_0_1)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:47:27 on Nov 28,2019
vcom -64 -93 -work ethernet_1_10_25g_v1_0_1 -f C:\Users\Administrator\Desktop\wjg/ethernet_1_10_25g_v1_0_1/.cxl.vhdl.ethernet_1_10_25g_v1_0_1.ethernet_1_10_25g_v1_0_1.nt64.cmf 
-- Loading package STANDARD
End time: 13:47:28 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:ethernet_1_10_25g_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 10.42 % complete
** Warning: (vlib-34) Library already exists at "C:/Users/Administrator/Desktop/wjg/ethernet_1_10_25g_v1_0_1".

Compiling verilog library 'ethernet_1_10_25g_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ethernet_1_10_25g_v1_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:47:30 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work ethernet_1_10_25g_v1_0_1 -f C:\Users\Administrator\Desktop\wjg/ethernet_1_10_25g_v1_0_1/.cxl.verilog.ethernet_1_10_25g_v1_0_1.ethernet_1_10_25g_v1_0_1.nt64.cmf 

Top level modules:
End time: 13:47:31 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:ethernet_1_10_25g_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 10.71 % complete

Compiling vhdl library 'fifo_generator_v13_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:fifo_generator_v13_0_6)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:47:33 on Nov 28,2019
vcom -64 -93 -work fifo_generator_v13_0_6 -f C:\Users\Administrator\Desktop\wjg/fifo_generator_v13_0_6/.cxl.vhdl.fifo_generator_v13_0_6.fifo_generator_v13_0_6.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity fifo_generator_v13_0_6_bhv_as
-- Compiling architecture behavioral of fifo_generator_v13_0_6_bhv_as
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "SYNOPSYS".
-- Loading package std_logic_misc
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "CLOSELY_RELATED_TCF" has not been declared.
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fifo_generator_v13_0\simulation\fifo_generator_vhdl_beh.vhd(1999): VHDL Compiler exiting
End time: 13:47:33 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 5, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:fifo_generator_v13_0_6)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 11.01 % complete

Compiling vhdl library 'fifo_generator_v13_1_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:fifo_generator_v13_1_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:47:36 on Nov 28,2019
vcom -64 -93 -work fifo_generator_v13_1_4 -f C:\Users\Administrator\Desktop\wjg/fifo_generator_v13_1_4/.cxl.vhdl.fifo_generator_v13_1_4.fifo_generator_v13_1_4.nt64.cmf 
-- Loading package STANDARD
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "<protected>".
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "<protected>" has not been declared.
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fifo_generator_v13_1\hdl\fifo_generator_v13_1_rfs.vhd(134): VHDL Compiler exiting
End time: 13:47:37 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 6, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:fifo_generator_v13_1_4)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 11.31 % complete
** Warning: (vlib-34) Library already exists at "C:/Users/Administrator/Desktop/wjg/fifo_generator_v13_1_4".

Compiling verilog library 'fifo_generator_v13_1_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:fifo_generator_v13_1_4)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:47:40 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work fifo_generator_v13_1_4 -f C:\Users\Administrator\Desktop\wjg/fifo_generator_v13_1_4/.cxl.verilog.fifo_generator_v13_1_4.fifo_generator_v13_1_4.nt64.cmf 
-- Compiling module fifo_generator_vlog_beh
-- Compiling module fifo_generator_v13_1_4_CONV_VER
-- Compiling module fifo_generator_v13_1_4_sync_stage
-- Compiling module fifo_generator_v13_1_4_bhv_ver_as
-- Compiling module fifo_generator_v13_1_4_beh_ver_ll_afifo
-- Compiling module fifo_generator_v13_1_4_bhv_ver_ss
-- Compiling module fifo_generator_v13_1_4_bhv_ver_preload0
-- Compiling module fifo_generator_v13_1_4_axic_reg_slice

Top level modules:
End time: 13:47:40 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:fifo_generator_v13_1_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 11.61 % complete

Compiling vhdl library 'fifo_generator_v13_2_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:fifo_generator_v13_2_1)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:47:43 on Nov 28,2019
vcom -64 -93 -work fifo_generator_v13_2_1 -f C:\Users\Administrator\Desktop\wjg/fifo_generator_v13_2_1/.cxl.vhdl.fifo_generator_v13_2_1.fifo_generator_v13_2_1.nt64.cmf 
-- Loading package STANDARD
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "<protected>".
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "<protected>" has not been declared.
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fifo_generator_v13_2\hdl\fifo_generator_v13_2_rfs.vhd(134): VHDL Compiler exiting
End time: 13:47:43 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 6, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:fifo_generator_v13_2_1)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 11.90 % complete
** Warning: (vlib-34) Library already exists at "C:/Users/Administrator/Desktop/wjg/fifo_generator_v13_2_1".

Compiling verilog library 'fifo_generator_v13_2_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:fifo_generator_v13_2_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:47:46 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work fifo_generator_v13_2_1 -f C:\Users\Administrator\Desktop\wjg/fifo_generator_v13_2_1/.cxl.verilog.fifo_generator_v13_2_1.fifo_generator_v13_2_1.nt64.cmf 
-- Compiling module fifo_generator_vlog_beh
-- Compiling module fifo_generator_v13_2_1_CONV_VER
-- Compiling module fifo_generator_v13_2_1_sync_stage
-- Compiling module fifo_generator_v13_2_1_bhv_ver_as
-- Compiling module fifo_generator_v13_2_1_beh_ver_ll_afifo
-- Compiling module fifo_generator_v13_2_1_bhv_ver_ss
-- Compiling module fifo_generator_v13_2_1_bhv_ver_preload0
-- Compiling module fifo_generator_v13_2_1_axic_reg_slice

Top level modules:
End time: 13:47:46 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:fifo_generator_v13_2_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 12.20 % complete

Compiling vhdl library 'fit_timer_v2_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:fit_timer_v2_0_8)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:47:49 on Nov 28,2019
vcom -64 -93 -work fit_timer_v2_0_8 -f C:\Users\Administrator\Desktop\wjg/fit_timer_v2_0_8/.cxl.vhdl.fit_timer_v2_0_8.fit_timer_v2_0_8.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Divide_part
-- Loading package NUMERIC_STD
-- Compiling architecture VHDL_RTL of Divide_part
-- Compiling entity FIT_timer
-- Loading entity Divide_part
-- Compiling architecture VHDL_RTL of FIT_timer
End time: 13:47:49 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:fit_timer_v2_0_8)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 12.50 % complete

Compiling verilog library 'generic_baseblocks_v2_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:generic_baseblocks_v2_1_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:47:52 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work generic_baseblocks_v2_1_0 -f C:\Users\Administrator\Desktop\wjg/generic_baseblocks_v2_1_0/.cxl.verilog.generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0.nt64.cmf 
-- Compiling module generic_baseblocks_v2_1_0_carry_and
-- Compiling module generic_baseblocks_v2_1_0_carry_latch_and
-- Compiling module generic_baseblocks_v2_1_0_carry_latch_or
-- Compiling module generic_baseblocks_v2_1_0_carry_or
-- Compiling module generic_baseblocks_v2_1_0_carry
-- Compiling module generic_baseblocks_v2_1_0_command_fifo
-- Compiling module generic_baseblocks_v2_1_0_comparator_mask_static
-- Compiling module generic_baseblocks_v2_1_0_comparator_mask
-- Compiling module generic_baseblocks_v2_1_0_comparator_sel_mask_static
-- Compiling module generic_baseblocks_v2_1_0_comparator_sel_mask
-- Compiling module generic_baseblocks_v2_1_0_comparator_sel_static
-- Compiling module generic_baseblocks_v2_1_0_comparator_sel
-- Compiling module generic_baseblocks_v2_1_0_comparator_static
-- Compiling module generic_baseblocks_v2_1_0_comparator
-- Compiling module generic_baseblocks_v2_1_0_mux_enc
-- Compiling module generic_baseblocks_v2_1_0_mux
-- Compiling module generic_baseblocks_v2_1_0_nto1_mux

Top level modules:
	generic_baseblocks_v2_1_0_carry_latch_and
	generic_baseblocks_v2_1_0_carry_or
	generic_baseblocks_v2_1_0_carry
	generic_baseblocks_v2_1_0_command_fifo
	generic_baseblocks_v2_1_0_comparator_mask_static
	generic_baseblocks_v2_1_0_comparator_mask
	generic_baseblocks_v2_1_0_comparator_sel_mask_static
	generic_baseblocks_v2_1_0_comparator_sel_mask
	generic_baseblocks_v2_1_0_comparator_sel_static
	generic_baseblocks_v2_1_0_comparator_sel
	generic_baseblocks_v2_1_0_comparator_static
	generic_baseblocks_v2_1_0_comparator
	generic_baseblocks_v2_1_0_mux_enc
	generic_baseblocks_v2_1_0_nto1_mux
End time: 13:47:52 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:generic_baseblocks_v2_1_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 12.80 % complete

Compiling verilog library 'gigantic_mux'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:gigantic_mux)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:47:55 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work gigantic_mux -f C:\Users\Administrator\Desktop\wjg/gigantic_mux/.cxl.verilog.gigantic_mux.gigantic_mux.nt64.cmf 

Top level modules:
End time: 13:47:55 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:gigantic_mux)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 13.10 % complete

Compiling vhdl library 'gig_ethernet_pcs_pma_v16_1_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:gig_ethernet_pcs_pma_v16_1_2)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:47:58 on Nov 28,2019
vcom -64 -93 -work gig_ethernet_pcs_pma_v16_1_2 -f C:\Users\Administrator\Desktop\wjg/gig_ethernet_pcs_pma_v16_1_2/.cxl.vhdl.gig_ethernet_pcs_pma_v16_1_2.gig_ethernet_pcs_pma_v16_1_2.nt64.cmf 
-- Loading package STANDARD
End time: 13:47:59 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:gig_ethernet_pcs_pma_v16_1_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 13.39 % complete
** Warning: (vlib-34) Library already exists at "C:/Users/Administrator/Desktop/wjg/gig_ethernet_pcs_pma_v16_1_2".

Compiling verilog library 'gig_ethernet_pcs_pma_v16_1_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:gig_ethernet_pcs_pma_v16_1_2)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:48:01 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work gig_ethernet_pcs_pma_v16_1_2 -f C:\Users\Administrator\Desktop\wjg/gig_ethernet_pcs_pma_v16_1_2/.cxl.verilog.gig_ethernet_pcs_pma_v16_1_2.gig_ethernet_pcs_pma_v16_1_2.nt64.cmf 

Top level modules:
End time: 13:48:01 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:gig_ethernet_pcs_pma_v16_1_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 13.69 % complete

Compiling vhdl library 'gmii_to_rgmii_v4_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:gmii_to_rgmii_v4_0_5)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:48:04 on Nov 28,2019
vcom -64 -93 -work gmii_to_rgmii_v4_0_5 -f C:\Users\Administrator\Desktop\wjg/gmii_to_rgmii_v4_0_5/.cxl.vhdl.gmii_to_rgmii_v4_0_5.gmii_to_rgmii_v4_0_5.nt64.cmf 
-- Loading package STANDARD
End time: 13:48:05 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:gmii_to_rgmii_v4_0_5)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 13.99 % complete

Compiling verilog library 'gtwizard_ultrascale_v1_5_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:gtwizard_ultrascale_v1_5_4)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:48:07 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work gtwizard_ultrascale_v1_5_4 -f C:\Users\Administrator\Desktop\wjg/gtwizard_ultrascale_v1_5_4/.cxl.verilog.gtwizard_ultrascale_v1_5_4.gtwizard_ultrascale_v1_5_4.nt64.cmf 
-- Compiling module gtwizard_ultrascale_v1_5_4_bit_synchronizer
-- Compiling module gtwizard_ultrascale_v1_5_4_gthe3_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_5_4_gthe3_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_rx
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_tx
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_reset
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_userclk_rx
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_userclk_tx
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_userdata_rx
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_userdata_tx
-- Compiling module gtwizard_ultrascale_v1_5_4_reset_synchronizer

Top level modules:
	gtwizard_ultrascale_v1_5_4_gthe3_cpll_cal
	gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_rx
	gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_tx
	gtwizard_ultrascale_v1_5_4_gtwiz_reset
	gtwizard_ultrascale_v1_5_4_gtwiz_userclk_rx
	gtwizard_ultrascale_v1_5_4_gtwiz_userclk_tx
	gtwizard_ultrascale_v1_5_4_gtwiz_userdata_rx
	gtwizard_ultrascale_v1_5_4_gtwiz_userdata_tx
End time: 13:48:07 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:gtwizard_ultrascale_v1_5_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 14.29 % complete

Compiling verilog library 'gtwizard_ultrascale_v1_6_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:gtwizard_ultrascale_v1_6_8)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:48:10 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work gtwizard_ultrascale_v1_6_8 -f C:\Users\Administrator\Desktop\wjg/gtwizard_ultrascale_v1_6_8/.cxl.verilog.gtwizard_ultrascale_v1_6_8.gtwizard_ultrascale_v1_6_8.nt64.cmf 
-- Compiling module gtwizard_ultrascale_v1_6_8_bit_synchronizer
-- Compiling module gtwizard_ultrascale_v1_6_8_gte4_drp_arb
-- Compiling module gtwizard_ultrascale_v1_6_8_gthe4_delay_powergood
-- Compiling module gtwizard_ultrascale_v1_6_8_gtye4_delay_powergood
-- Compiling module gtwizard_ultrascale_v1_6_8_gthe3_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_6_8_gthe3_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_6_8_gthe4_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_6_8_gthe4_cpll_cal_rx
-- Compiling module gtwizard_ultrascale_v1_6_8_gthe4_cpll_cal_tx
-- Compiling module gtwizard_ultrascale_v1_6_8_gthe4_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_6_8_gtye4_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_6_8_gtye4_cpll_cal_rx
-- Compiling module gtwizard_ultrascale_v1_6_8_gtye4_cpll_cal_tx
-- Compiling module gtwizard_ultrascale_v1_6_8_gtye4_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_6_8_gtwiz_buffbypass_rx
-- Compiling module gtwizard_ultrascale_v1_6_8_gtwiz_buffbypass_tx
-- Compiling module gtwizard_ultrascale_v1_6_8_gtwiz_reset
-- Compiling module gtwizard_ultrascale_v1_6_8_gtwiz_userclk_rx
-- Compiling module gtwizard_ultrascale_v1_6_8_gtwiz_userclk_tx
-- Compiling module gtwizard_ultrascale_v1_6_8_gtwiz_userdata_rx
-- Compiling module gtwizard_ultrascale_v1_6_8_gtwiz_userdata_tx
-- Compiling module gtwizard_ultrascale_v1_6_8_reset_synchronizer
-- Compiling module gtwizard_ultrascale_v1_6_8_reset_inv_synchronizer

Top level modules:
	gtwizard_ultrascale_v1_6_8_gthe4_delay_powergood
	gtwizard_ultrascale_v1_6_8_gtye4_delay_powergood
	gtwizard_ultrascale_v1_6_8_gthe3_cpll_cal
	gtwizard_ultrascale_v1_6_8_gthe4_cpll_cal
	gtwizard_ultrascale_v1_6_8_gtye4_cpll_cal
	gtwizard_ultrascale_v1_6_8_gtwiz_buffbypass_rx
	gtwizard_ultrascale_v1_6_8_gtwiz_buffbypass_tx
	gtwizard_ultrascale_v1_6_8_gtwiz_reset
	gtwizard_ultrascale_v1_6_8_gtwiz_userclk_rx
	gtwizard_ultrascale_v1_6_8_gtwiz_userclk_tx
	gtwizard_ultrascale_v1_6_8_gtwiz_userdata_rx
	gtwizard_ultrascale_v1_6_8_gtwiz_userdata_tx
End time: 13:48:10 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:gtwizard_ultrascale_v1_6_8)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 14.58 % complete

Compiling verilog library 'gtwizard_ultrascale_v1_7_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:gtwizard_ultrascale_v1_7_2)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:48:13 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work gtwizard_ultrascale_v1_7_2 -f C:\Users\Administrator\Desktop\wjg/gtwizard_ultrascale_v1_7_2/.cxl.verilog.gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2.nt64.cmf 
-- Compiling module gtwizard_ultrascale_v1_7_2_bit_synchronizer
-- Compiling module gtwizard_ultrascale_v1_7_2_gte4_drp_arb
-- Compiling module gtwizard_ultrascale_v1_7_2_gthe4_delay_powergood
-- Compiling module gtwizard_ultrascale_v1_7_2_gtye4_delay_powergood
-- Compiling module gtwizard_ultrascale_v1_7_2_gthe3_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_7_2_gthe3_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_7_2_gthe4_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_7_2_gthe4_cpll_cal_rx
-- Compiling module gtwizard_ultrascale_v1_7_2_gthe4_cpll_cal_tx
-- Compiling module gtwizard_ultrascale_v1_7_2_gthe4_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_7_2_gtye4_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_7_2_gtye4_cpll_cal_rx
-- Compiling module gtwizard_ultrascale_v1_7_2_gtye4_cpll_cal_tx
-- Compiling module gtwizard_ultrascale_v1_7_2_gtye4_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_7_2_gtwiz_buffbypass_rx
-- Compiling module gtwizard_ultrascale_v1_7_2_gtwiz_buffbypass_tx
-- Compiling module gtwizard_ultrascale_v1_7_2_gtwiz_reset
-- Compiling module gtwizard_ultrascale_v1_7_2_gtwiz_userclk_rx
-- Compiling module gtwizard_ultrascale_v1_7_2_gtwiz_userclk_tx
-- Compiling module gtwizard_ultrascale_v1_7_2_gtwiz_userdata_rx
-- Compiling module gtwizard_ultrascale_v1_7_2_gtwiz_userdata_tx
-- Compiling module gtwizard_ultrascale_v1_7_2_reset_synchronizer
-- Compiling module gtwizard_ultrascale_v1_7_2_reset_inv_synchronizer

Top level modules:
	gtwizard_ultrascale_v1_7_2_gthe4_delay_powergood
	gtwizard_ultrascale_v1_7_2_gtye4_delay_powergood
	gtwizard_ultrascale_v1_7_2_gthe3_cpll_cal
	gtwizard_ultrascale_v1_7_2_gthe4_cpll_cal
	gtwizard_ultrascale_v1_7_2_gtye4_cpll_cal
	gtwizard_ultrascale_v1_7_2_gtwiz_buffbypass_rx
	gtwizard_ultrascale_v1_7_2_gtwiz_buffbypass_tx
	gtwizard_ultrascale_v1_7_2_gtwiz_reset
	gtwizard_ultrascale_v1_7_2_gtwiz_userclk_rx
	gtwizard_ultrascale_v1_7_2_gtwiz_userclk_tx
	gtwizard_ultrascale_v1_7_2_gtwiz_userdata_rx
	gtwizard_ultrascale_v1_7_2_gtwiz_userdata_tx
End time: 13:48:13 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:gtwizard_ultrascale_v1_7_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 14.88 % complete

Compiling verilog library 'hbm_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:hbm_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:48:16 on Nov 28,2019
vlog -64 -L hbm_v1_0_0 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -sv -work hbm_v1_0_0 -f C:\Users\Administrator\Desktop\wjg/hbm_v1_0_0/.cxl.systemverilog.hbm_v1_0_0.hbm_v1_0_0.nt64.cmf 
-- Compiling module hbm_v1_0_0
-- Compiling module hbm_apb_mst
-- Compiling module hbm_data_fetch
-- Compiling module HBM

Top level modules:
	hbm_v1_0_0
	HBM
End time: 13:48:17 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:hbm_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 15.18 % complete

Compiling verilog library 'hdcp22_cipher_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:hdcp22_cipher_v1_0_2)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:48:19 on Nov 28,2019
vlog -64 -L hdcp22_cipher_v1_0_2 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -sv -work hdcp22_cipher_v1_0_2 -f C:\Users\Administrator\Desktop\wjg/hdcp22_cipher_v1_0_2/.cxl.systemverilog.hdcp22_cipher_v1_0_2.hdcp22_cipher_v1_0_2.nt64.cmf 

Top level modules:
End time: 13:48:20 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:hdcp22_cipher_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 15.48 % complete

Compiling verilog library 'hdcp22_rng_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:hdcp22_rng_v1_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:48:22 on Nov 28,2019
vlog -64 -L hdcp22_rng_v1_0_1 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -sv -work hdcp22_rng_v1_0_1 -f C:\Users\Administrator\Desktop\wjg/hdcp22_rng_v1_0_1/.cxl.systemverilog.hdcp22_rng_v1_0_1.hdcp22_rng_v1_0_1.nt64.cmf 

Top level modules:
End time: 13:48:23 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:hdcp22_rng_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 15.77 % complete

Compiling verilog library 'hdcp_keymngmt_blk_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:hdcp_keymngmt_blk_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:48:25 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work hdcp_keymngmt_blk_v1_0_0 -f C:\Users\Administrator\Desktop\wjg/hdcp_keymngmt_blk_v1_0_0/.cxl.verilog.hdcp_keymngmt_blk_v1_0_0.hdcp_keymngmt_blk_v1_0_0.nt64.cmf 
-- Compiling module hdcp_keymngmt_blk_v1_0_0_sync_ff
-- Compiling module hdcp_keymngmt_blk_v1_0_0_dpram_2clk
-- Compiling module hdcp_keymngmt_blk_v1_0_0_keystore
-- Compiling module hdcp_keymngmt_blk_v1_0_0

Top level modules:
	hdcp_keymngmt_blk_v1_0_0
End time: 13:48:25 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:hdcp_keymngmt_blk_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 16.07 % complete

Compiling verilog library 'hdcp_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:hdcp_v1_0_3)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:48:28 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work hdcp_v1_0_3 -f C:\Users\Administrator\Desktop\wjg/hdcp_v1_0_3/.cxl.verilog.hdcp_v1_0_3.hdcp_v1_0_3.nt64.cmf 

Top level modules:
End time: 13:48:29 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:hdcp_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 16.37 % complete

Compiling verilog library 'high_speed_selectio_wiz_v3_2_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:high_speed_selectio_wiz_v3_2_3)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:48:32 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work high_speed_selectio_wiz_v3_2_3 -f C:\Users\Administrator\Desktop\wjg/high_speed_selectio_wiz_v3_2_3/.cxl.verilog.high_speed_selectio_wiz_v3_2_3.high_speed_selectio_wiz_v3_2_3.nt64.cmf 
-- Compiling module high_speed_selectio_wiz_v3_2_3_sync_cell
-- Compiling module high_speed_selectio_wiz_v3_2_3_rst_scheme
-- Compiling module high_speed_selectio_wiz_v3_2_3_clk_scheme
-- Compiling module high_speed_selectio_wiz_v3_2_3_clk_rst_top
-- Compiling module high_speed_selectio_wiz_v3_2_3_bs_ctrl_top
-- Compiling module high_speed_selectio_wiz_v3_2_3_iobuf_top
-- Compiling module high_speed_selectio_wiz_v3_2_3_C2BCEtc
-- Compiling module high_speed_selectio_wiz_v3_2_3_C2BCEtc_dwnld
-- Compiling module high_speed_selectio_wiz_v3_2_3_C3BCEtc
-- Compiling module high_speed_selectio_wiz_v3_2_3_C3BCEtc_dwnld
-- Compiling module high_speed_selectio_wiz_v3_2_3_Fdcr
-- Compiling module high_speed_selectio_wiz_v3_2_3_GenPulse
-- Compiling module high_speed_selectio_wiz_v3_2_3_BitSlipInLogic_4b
-- Compiling module high_speed_selectio_wiz_v3_2_3_BitSlipInLogic_8b
-- Compiling module high_speed_selectio_wiz_v3_2_3_BitSlipInLogic_FstCmp_4b
-- Compiling module high_speed_selectio_wiz_v3_2_3_BitSlipInLogic_FstCmp_8b
-- Compiling module high_speed_selectio_wiz_v3_2_3_BitSlipInLogic_Toplevel
-- Compiling module high_speed_selectio_wiz_v3_2_3_rxtx_bs
-- Compiling module high_speed_selectio_wiz_v3_2_3_tx_bs_tri
-- Compiling module high_speed_selectio_wiz_v3_2_3_rx_bs
-- Compiling module high_speed_selectio_wiz_v3_2_3_tx_bs
-- Compiling module high_speed_selectio_wiz_v3_2_3_bs_top

Top level modules:
	high_speed_selectio_wiz_v3_2_3_clk_rst_top
	high_speed_selectio_wiz_v3_2_3_bs_ctrl_top
	high_speed_selectio_wiz_v3_2_3_iobuf_top
	high_speed_selectio_wiz_v3_2_3_bs_top
End time: 13:48:32 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:high_speed_selectio_wiz_v3_2_3)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 16.67 % complete

Compiling verilog library 'ibert_lib_v1_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ibert_lib_v1_0_4)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:48:35 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work ibert_lib_v1_0_4 -f C:\Users\Administrator\Desktop\wjg/ibert_lib_v1_0_4/.cxl.verilog.ibert_lib_v1_0_4.ibert_lib_v1_0_4.nt64.cmf 
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ibert_lib_v1_0\hdl\ibert_lib_v1_0_rfs.v(64): (vlog-2697) <protected> of part-select into '<protected>' is out of bounds.
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ibert_lib_v1_0\hdl\ibert_lib_v1_0_rfs.v(64): (vlog-2697) <protected> of part-select into '<protected>' is out of bounds.
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ibert_lib_v1_0\hdl\ibert_lib_v1_0_rfs.v(64): (vlog-2697) <protected> of part-select into '<protected>' is out of bounds.
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ibert_lib_v1_0\hdl\ibert_lib_v1_0_rfs.v(64): (vlog-2697) <protected> of part-select into '<protected>' is out of bounds.
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ibert_lib_v1_0\hdl\ibert_lib_v1_0_rfs.v(64): (vlog-2697) <protected> of part-select into '<protected>' is out of bounds.
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ibert_lib_v1_0\hdl\ibert_lib_v1_0_rfs.v(64): (vlog-2697) <protected> of part-select into '<protected>' is out of bounds.
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ibert_lib_v1_0\hdl\ibert_lib_v1_0_rfs.v(64): (vlog-2697) <protected> of part-select into '<protected>' is out of bounds.
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ibert_lib_v1_0\hdl\ibert_lib_v1_0_rfs.v(64): (vlog-2697) <protected> of part-select into '<protected>' is out of bounds.
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ibert_lib_v1_0\hdl\ibert_lib_v1_0_rfs.v(64): (vlog-2697) <protected> of part-select into '<protected>' is out of bounds.
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ibert_lib_v1_0\hdl\ibert_lib_v1_0_rfs.v(64): (vlog-2697) <protected> of part-select into '<protected>' is out of bounds.
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ibert_lib_v1_0\hdl\ibert_lib_v1_0_rfs.v(64): (vlog-2697) <protected> of part-select into '<protected>' is out of bounds.
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ibert_lib_v1_0\hdl\ibert_lib_v1_0_rfs.v(64): (vlog-2697) <protected> of part-select into '<protected>' is out of bounds.
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ibert_lib_v1_0\hdl\ibert_lib_v1_0_rfs.v(64): (vlog-2697) <protected> of part-select into '<protected>' is out of bounds.
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ibert_lib_v1_0\hdl\ibert_lib_v1_0_rfs.v(64): (vlog-2697) <protected> of part-select into '<protected>' is out of bounds.
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ibert_lib_v1_0\hdl\ibert_lib_v1_0_rfs.v(64): (vlog-2697) <protected> of part-select into '<protected>' is out of bounds.
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ibert_lib_v1_0\hdl\ibert_lib_v1_0_rfs.v(64): (vlog-2697) <protected> of part-select into '<protected>' is out of bounds.

Top level modules:
End time: 13:48:35 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 17

END_COMPILATION_MESSAGES(modelsim:verilog:ibert_lib_v1_0_4)
==============================================================================


compile_simlib: 0 error(s), 17 warning(s), 16.96 % complete

Compiling verilog library 'interlaken_v2_3_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:interlaken_v2_3_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:48:38 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work interlaken_v2_3_1 -f C:\Users\Administrator\Desktop\wjg/interlaken_v2_3_1/.cxl.verilog.interlaken_v2_3_1.interlaken_v2_3_1.nt64.cmf 

Top level modules:
End time: 13:48:38 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:interlaken_v2_3_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 17.26 % complete

Compiling verilog library 'in_system_ibert_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:in_system_ibert_v1_0_5)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:48:41 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work in_system_ibert_v1_0_5 -f C:\Users\Administrator\Desktop\wjg/in_system_ibert_v1_0_5/.cxl.verilog.in_system_ibert_v1_0_5.in_system_ibert_v1_0_5.nt64.cmf 

Top level modules:
End time: 13:48:41 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:in_system_ibert_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 17.56 % complete

Compiling vhdl library 'iomodule_v3_1_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:iomodule_v3_1_3)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:48:44 on Nov 28,2019
vcom -64 -93 -work iomodule_v3_1_3 -f C:\Users\Administrator\Desktop\wjg/iomodule_v3_1_3/.cxl.vhdl.iomodule_v3_1_3.iomodule_v3_1_3.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package IOModule_Vote_Pkg
-- Compiling package body IOModule_Vote_Pkg
-- Loading package IOModule_Vote_Pkg
-- Compiling package iomodule_funcs
-- Loading package NUMERIC_STD
-- Compiling package body iomodule_funcs
-- Loading package iomodule_funcs
-- Loading package iomodule_funcs
-- Compiling entity XIL_SRL16E
-- Compiling architecture IMP of XIL_SRL16E
-- Compiling entity XIL_SRLC16E
-- Compiling architecture IMP of XIL_SRLC16E
-- Compiling entity MB_MUXCY
-- Compiling architecture IMP of MB_MUXCY
-- Compiling entity MB_XORCY
-- Compiling architecture IMP of MB_XORCY
-- Compiling entity MB_MUXCY_XORCY
-- Compiling architecture IMP of MB_MUXCY_XORCY
-- Compiling entity MB_FDR
-- Compiling architecture IMP of MB_FDR
-- Compiling entity MB_FDRE
-- Compiling architecture IMP of MB_FDRE
-- Compiling entity MB_FDSE
-- Compiling architecture IMP of MB_FDSE
-- Compiling entity MB_MULT_AND
-- Compiling architecture IMP of MB_MULT_AND
-- Compiling entity MB_LUT3
-- Compiling architecture IMP of MB_LUT3
-- Compiling entity MB_MUXF5
-- Compiling architecture IMP of MB_MUXF5
-- Compiling entity MB_MUXF6
-- Compiling architecture IMP of MB_MUXF6
-- Compiling entity mb_sync_bit
-- Compiling architecture IMP of mb_sync_bit
-- Loading entity mb_sync_bit
-- Compiling entity mb_sync_vec
-- Compiling architecture IMP of mb_sync_vec
-- Compiling entity mb_sync_reset
-- Compiling architecture IMP of mb_sync_reset
-- Compiling entity Divide_part
-- Compiling architecture VHDL_RTL of Divide_part
-- Compiling entity FIT_Module
-- Loading package IOModule_Vote_Pkg
-- Compiling architecture VHDL_RTL of FIT_Module
-- Compiling entity GPI_Module
-- Compiling architecture IMP of GPI_Module
-- Compiling entity GPO_Module
-- Compiling architecture IMP of GPO_Module
-- Compiling entity intr_ctrl
-- Compiling architecture IMP of intr_ctrl
-- Compiling entity PIT_Module
-- Compiling architecture IMP of PIT_Module
-- Compiling entity Uart_Control_Status
-- Compiling architecture IMP of Uart_Control_Status
-- Compiling entity UART_Receive
-- Compiling architecture IMP of UART_Receive
-- Compiling entity UART_Transmit
-- Compiling architecture IMP of UART_Transmit
-- Compiling entity Iomodule_core
-- Compiling architecture IMP of iomodule_core
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect_mask
-- Compiling architecture imp of pselect_mask
-- Loading entity Iomodule_core
-- Loading entity pselect_mask
-- Compiling entity iomodule
-- Compiling architecture IMP of iomodule
End time: 13:48:44 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:iomodule_v3_1_3)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 17.86 % complete

Compiling verilog library 'jesd204c_v2_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:jesd204c_v2_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:48:47 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work jesd204c_v2_0_1 -f C:\Users\Administrator\Desktop\wjg/jesd204c_v2_0_1/.cxl.verilog.jesd204c_v2_0_1.jesd204c_v2_0_1.nt64.cmf 

Top level modules:
End time: 13:48:47 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:jesd204c_v2_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 18.15 % complete

Compiling verilog library 'jesd204_v7_2_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:jesd204_v7_2_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:48:50 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work jesd204_v7_2_1 -f C:\Users\Administrator\Desktop\wjg/jesd204_v7_2_1/.cxl.verilog.jesd204_v7_2_1.jesd204_v7_2_1.nt64.cmf 

Top level modules:
End time: 13:48:50 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:jesd204_v7_2_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 18.45 % complete

Compiling verilog library 'jtag_axi'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:jtag_axi)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:48:53 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work jtag_axi -f C:\Users\Administrator\Desktop\wjg/jtag_axi/.cxl.verilog.jtag_axi.jtag_axi.nt64.cmf 

Top level modules:
End time: 13:48:53 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:jtag_axi)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 18.75 % complete

Compiling vhdl library 'lib_cdc_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lib_cdc_v1_0_2)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:48:56 on Nov 28,2019
vcom -64 -93 -work lib_cdc_v1_0_2 -f C:\Users\Administrator\Desktop\wjg/lib_cdc_v1_0_2/.cxl.vhdl.lib_cdc_v1_0_2.lib_cdc_v1_0_2.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "SYNOPSYS".
-- Loading package std_logic_misc
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "CLOSELY_RELATED_TCF" has not been declared.
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lib_cdc_v1_0\hdl\lib_cdc_v1_0_rfs.vhd(64): VHDL Compiler exiting
End time: 13:48:56 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 5, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:lib_cdc_v1_0_2)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 19.05 % complete

Compiling vhdl library 'lib_pkg_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lib_pkg_v1_0_2)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:48:59 on Nov 28,2019
vcom -64 -93 -work lib_pkg_v1_0_2 -f C:\Users\Administrator\Desktop\wjg/lib_pkg_v1_0_2/.cxl.vhdl.lib_pkg_v1_0_2.lib_pkg_v1_0_2.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package lib_pkg
-- Compiling package body lib_pkg
-- Loading package lib_pkg
End time: 13:48:59 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:lib_pkg_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 19.35 % complete

Compiling vhdl library 'lmb_bram_if_cntlr_v4_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lmb_bram_if_cntlr_v4_0_14)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:49:02 on Nov 28,2019
vcom -64 -93 -work lmb_bram_if_cntlr_v4_0_14 -f C:\Users\Administrator\Desktop\wjg/lmb_bram_if_cntlr_v4_0_14/.cxl.vhdl.lmb_bram_if_cntlr_v4_0_14.lmb_bram_if_cntlr_v4_0_14.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package lmb_bram_if_funcs
-- Loading package NUMERIC_STD
-- Compiling package body lmb_bram_if_funcs
-- Loading package lmb_bram_if_funcs
-- Loading package lmb_bram_if_funcs
-- Compiling entity MB_LUT6
-- Compiling architecture IMP of MB_LUT6
-- Compiling entity MB_MUXCY
-- Compiling architecture IMP of MB_MUXCY
-- Compiling entity MB_XORCY
-- Compiling architecture IMP of MB_XORCY
-- Compiling entity MB_MUXF7
-- Compiling architecture IMP of MB_MUXF7
-- Compiling entity MB_MUXF8
-- Compiling architecture IMP of MB_MUXF8
-- Compiling entity MB_FDRE
-- Compiling architecture IMP of MB_FDRE
-- Compiling entity XOR18
-- Compiling architecture IMP of XOR18
-- Compiling entity Parity
-- Compiling architecture IMP of Parity
-- Compiling entity ParityEnable
-- Compiling architecture IMP of ParityEnable
-- Compiling entity checkbit_handler
-- Compiling architecture IMP of checkbit_handler
-- Compiling entity Correct_One_Bit
-- Compiling architecture IMP of Correct_One_Bit
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect_mask
-- Compiling architecture imp of pselect_mask
-- Compiling entity axi_interface
-- Compiling architecture IMP of axi_interface
-- Compiling entity lmb_mux
-- Compiling architecture imp of lmb_mux
-- Compiling entity lmb_bram_if_cntlr
-- Compiling architecture imp of lmb_bram_if_cntlr
End time: 13:49:02 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:lmb_bram_if_cntlr_v4_0_14)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 19.64 % complete

Compiling vhdl library 'lmb_v10_v3_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lmb_v10_v3_0_9)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:49:05 on Nov 28,2019
vcom -64 -93 -work lmb_v10_v3_0_9 -f C:\Users\Administrator\Desktop\wjg/lmb_v10_v3_0_9/.cxl.vhdl.lmb_v10_v3_0_9.lmb_v10_v3_0_9.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity lmb_v10
-- Compiling architecture IMP of lmb_v10
End time: 13:49:05 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:lmb_v10_v3_0_9)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 19.94 % complete

Compiling verilog library 'ltlib_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ltlib_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:49:08 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work ltlib_v1_0_0 -f C:\Users\Administrator\Desktop\wjg/ltlib_v1_0_0/.cxl.verilog.ltlib_v1_0_0.ltlib_v1_0_0.nt64.cmf 

Top level modules:
End time: 13:49:08 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:ltlib_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 20.24 % complete

Compiling verilog library 'lut_buffer_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:lut_buffer_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:49:11 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work lut_buffer_v1_0_0 -f C:\Users\Administrator\Desktop\wjg/lut_buffer_v1_0_0/.cxl.verilog.lut_buffer_v1_0_0.lut_buffer_v1_0_0.nt64.cmf 

Top level modules:
End time: 13:49:11 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:lut_buffer_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 20.54 % complete

Compiling verilog library 'lut_buffer_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:lut_buffer_v2_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:49:14 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work lut_buffer_v2_0_0 -f C:\Users\Administrator\Desktop\wjg/lut_buffer_v2_0_0/.cxl.verilog.lut_buffer_v2_0_0.lut_buffer_v2_0_0.nt64.cmf 

Top level modules:
End time: 13:49:14 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:lut_buffer_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 20.83 % complete

Compiling verilog library 'l_ethernet_v2_3_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:l_ethernet_v2_3_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:49:17 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work l_ethernet_v2_3_1 -f C:\Users\Administrator\Desktop\wjg/l_ethernet_v2_3_1/.cxl.verilog.l_ethernet_v2_3_1.l_ethernet_v2_3_1.nt64.cmf 

Top level modules:
End time: 13:49:25 on Nov 28,2019, Elapsed time: 0:00:08
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:l_ethernet_v2_3_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 21.13 % complete

Compiling vhdl library 'microblaze_v10_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:microblaze_v10_0_5)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:49:28 on Nov 28,2019
vcom -64 -93 -work microblaze_v10_0_5 -f C:\Users\Administrator\Desktop\wjg/microblaze_v10_0_5/.cxl.vhdl.microblaze_v10_0_5.microblaze_v10_0_5.nt64.cmf 
-- Loading package STANDARD
End time: 13:49:30 on Nov 28,2019, Elapsed time: 0:00:02
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:microblaze_v10_0_5)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 21.43 % complete

Compiling vhdl library 'microblaze_v9_5_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:microblaze_v9_5_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:49:32 on Nov 28,2019
vcom -64 -93 -work microblaze_v9_5_4 -f C:\Users\Administrator\Desktop\wjg/microblaze_v9_5_4/.cxl.vhdl.microblaze_v9_5_4.microblaze_v9_5_4.nt64.cmf 
-- Loading package STANDARD
End time: 13:49:34 on Nov 28,2019, Elapsed time: 0:00:02
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:microblaze_v9_5_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 21.73 % complete

Compiling vhdl library 'mii_to_rmii_v2_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:mii_to_rmii_v2_0_17)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:49:36 on Nov 28,2019
vcom -64 -93 -work mii_to_rmii_v2_0_17 -f C:\Users\Administrator\Desktop\wjg/mii_to_rmii_v2_0_17/.cxl.vhdl.mii_to_rmii_v2_0_17.mii_to_rmii_v2_0_17.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity rx_fifo_loader
-- Compiling architecture simulation of rx_fifo_loader
-- Compiling entity rx_fifo_disposer
-- Compiling architecture simulation of rx_fifo_disposer
-- Compiling entity rx_fifo
-- Compiling architecture simulation of rx_fifo
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Compiling entity rmii_tx_fixed
-- Compiling architecture simulation of rmii_tx_fixed
-- Compiling entity rmii_tx_agile
-- Compiling architecture simulation of rmii_tx_agile
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity rmii_rx_fixed
-- Compiling architecture simulation of rmii_rx_fixed
-- Loading entity SRL_FIFO
-- Compiling entity rmii_rx_agile
-- Compiling architecture simulation of rmii_rx_agile
-- Compiling entity mii_to_rmii
-- Compiling architecture simulation of mii_to_rmii
-- Loading entity rmii_tx_agile
-- Loading entity rmii_rx_agile
-- Loading entity rmii_tx_fixed
-- Loading entity rmii_rx_fixed
End time: 13:49:37 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:mii_to_rmii_v2_0_17)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 22.02 % complete

Compiling verilog library 'mipi_csi2_rx_ctrl_v1_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:mipi_csi2_rx_ctrl_v1_0_7)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:49:39 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work mipi_csi2_rx_ctrl_v1_0_7 -f C:\Users\Administrator\Desktop\wjg/mipi_csi2_rx_ctrl_v1_0_7/.cxl.verilog.mipi_csi2_rx_ctrl_v1_0_7.mipi_csi2_rx_ctrl_v1_0_7.nt64.cmf 

Top level modules:
End time: 13:49:41 on Nov 28,2019, Elapsed time: 0:00:02
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:mipi_csi2_rx_ctrl_v1_0_7)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 22.32 % complete

Compiling verilog library 'mipi_csi2_tx_ctrl_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:mipi_csi2_tx_ctrl_v1_0_3)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:49:43 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work mipi_csi2_tx_ctrl_v1_0_3 -f C:\Users\Administrator\Desktop\wjg/mipi_csi2_tx_ctrl_v1_0_3/.cxl.verilog.mipi_csi2_tx_ctrl_v1_0_3.mipi_csi2_tx_ctrl_v1_0_3.nt64.cmf 

Top level modules:
End time: 13:49:45 on Nov 28,2019, Elapsed time: 0:00:02
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:mipi_csi2_tx_ctrl_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 22.62 % complete

Compiling verilog library 'mipi_dphy_v4_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:mipi_dphy_v4_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:49:47 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work mipi_dphy_v4_0_1 -f C:\Users\Administrator\Desktop\wjg/mipi_dphy_v4_0_1/.cxl.verilog.mipi_dphy_v4_0_1.mipi_dphy_v4_0_1.nt64.cmf 

Top level modules:
End time: 13:49:48 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:mipi_dphy_v4_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 22.92 % complete

Compiling verilog library 'mipi_dsi_tx_ctrl_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:mipi_dsi_tx_ctrl_v1_0_5)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:49:50 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work mipi_dsi_tx_ctrl_v1_0_5 -f C:\Users\Administrator\Desktop\wjg/mipi_dsi_tx_ctrl_v1_0_5/.cxl.verilog.mipi_dsi_tx_ctrl_v1_0_5.mipi_dsi_tx_ctrl_v1_0_5.nt64.cmf 

Top level modules:
End time: 13:49:51 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:mipi_dsi_tx_ctrl_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 23.21 % complete

Compiling vhdl library 'mutex_v2_1_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:mutex_v2_1_8)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:49:53 on Nov 28,2019
vcom -64 -93 -work mutex_v2_1_8 -f C:\Users\Administrator\Desktop\wjg/mutex_v2_1_8/.cxl.vhdl.mutex_v2_1_8.mutex_v2_1_8.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect
-- Compiling architecture imp of pselect
-- Compiling entity Gen_DRAM
-- Compiling architecture syn of Gen_DRAM
-- Loading package NUMERIC_STD
-- Loading entity Gen_DRAM
-- Compiling entity multi_channel_register
-- Compiling architecture IMP of multi_channel_register
-- Loading entity multi_channel_register
-- Compiling entity multi_channel_mutex
-- Compiling architecture IMP of multi_channel_mutex
-- Compiling entity mutex_core
-- Compiling architecture IMP of mutex_core
-- Compiling entity axi_decode
-- Compiling architecture IMP of axi_decode
-- Compiling entity mutex
-- Compiling architecture IMP of mutex
End time: 13:49:54 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:mutex_v2_1_8)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 23.51 % complete

Compiling verilog library 'oddr_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:oddr_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:49:56 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work oddr_v1_0_0 -f C:\Users\Administrator\Desktop\wjg/oddr_v1_0_0/.cxl.verilog.oddr_v1_0_0.oddr_v1_0_0.nt64.cmf 
-- Compiling module oddr_v1_0_0_oddr

Top level modules:
	oddr_v1_0_0_oddr
End time: 13:49:56 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:oddr_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 23.81 % complete

Compiling vhdl library 'pci32_v5_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:pci32_v5_0_9)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:49:59 on Nov 28,2019
vcom -64 -93 -work pci32_v5_0_9 -f C:\Users\Administrator\Desktop\wjg/pci32_v5_0_9/.cxl.vhdl.pci32_v5_0_9.pci32_v5_0_9.nt64.cmf 
-- Loading package STANDARD
End time: 13:50:00 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:pci32_v5_0_9)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 24.11 % complete
** Warning: (vlib-34) Library already exists at "C:/Users/Administrator/Desktop/wjg/pci32_v5_0_9".

Compiling verilog library 'pci32_v5_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:pci32_v5_0_9)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:50:02 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work pci32_v5_0_9 -f C:\Users\Administrator\Desktop\wjg/pci32_v5_0_9/.cxl.verilog.pci32_v5_0_9.pci32_v5_0_9.nt64.cmf 

Top level modules:
End time: 13:50:03 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:pci32_v5_0_9)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 24.40 % complete

Compiling vhdl library 'pci64_v5_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:pci64_v5_0_9)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:50:06 on Nov 28,2019
vcom -64 -93 -work pci64_v5_0_9 -f C:\Users\Administrator\Desktop\wjg/pci64_v5_0_9/.cxl.vhdl.pci64_v5_0_9.pci64_v5_0_9.nt64.cmf 
-- Loading package STANDARD
End time: 13:50:06 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:pci64_v5_0_9)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 24.70 % complete
** Warning: (vlib-34) Library already exists at "C:/Users/Administrator/Desktop/wjg/pci64_v5_0_9".

Compiling verilog library 'pci64_v5_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:pci64_v5_0_9)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:50:09 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work pci64_v5_0_9 -f C:\Users\Administrator\Desktop\wjg/pci64_v5_0_9/.cxl.verilog.pci64_v5_0_9.pci64_v5_0_9.nt64.cmf 

Top level modules:
End time: 13:50:09 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:pci64_v5_0_9)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 25.00 % complete

Compiling verilog library 'pcie_jtag_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:pcie_jtag_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:50:12 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work pcie_jtag_v1_0_0 -f C:\Users\Administrator\Desktop\wjg/pcie_jtag_v1_0_0/.cxl.verilog.pcie_jtag_v1_0_0.pcie_jtag_v1_0_0.nt64.cmf 

Top level modules:
End time: 13:50:12 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:pcie_jtag_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 25.30 % complete

Compiling vhdl library 'pc_cfr_v6_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:pc_cfr_v6_0_6)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:50:15 on Nov 28,2019
vcom -64 -93 -work pc_cfr_v6_0_6 -f C:\Users\Administrator\Desktop\wjg/pc_cfr_v6_0_6/.cxl.vhdl.pc_cfr_v6_0_6.pc_cfr_v6_0_6.nt64.cmf 
-- Loading package STANDARD
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "<protected>".
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "<protected>" has not been declared.
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\pc_cfr_v6_0\hdl\pc_cfr_v6_0_vh_rfs.vhd(30628): VHDL Compiler exiting
End time: 13:50:16 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 6, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:pc_cfr_v6_0_6)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 25.60 % complete

Compiling vhdl library 'pc_cfr_v6_1_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:pc_cfr_v6_1_2)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:50:18 on Nov 28,2019
vcom -64 -93 -work pc_cfr_v6_1_2 -f C:\Users\Administrator\Desktop\wjg/pc_cfr_v6_1_2/.cxl.vhdl.pc_cfr_v6_1_2.pc_cfr_v6_1_2.nt64.cmf 
-- Loading package STANDARD
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "<protected>".
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "<protected>" has not been declared.
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\pc_cfr_v6_1\hdl\pc_cfr_v6_1_vh_rfs.vhd(32427): VHDL Compiler exiting
End time: 13:50:19 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 6, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:pc_cfr_v6_1_2)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 25.89 % complete

Compiling vhdl library 'pl4_v13_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:pl4_v13_0_11)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:50:21 on Nov 28,2019
vcom -64 -93 -work pl4_v13_0_11 -f C:\Users\Administrator\Desktop\wjg/pl4_v13_0_11/.cxl.vhdl.pl4_v13_0_11.pl4_v13_0_11.nt64.cmf 
-- Loading package STANDARD
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "<protected>".
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "<protected>" has not been declared.
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\pl4_v13_0\hdl\pl4_v13_0_vh_rfs.vhd(175): VHDL Compiler exiting
End time: 13:50:21 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 6, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:pl4_v13_0_11)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 26.19 % complete

Compiling verilog library 'rst_vip_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:rst_vip_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:50:24 on Nov 28,2019
vlog -64 -L rst_vip_v1_0_0 -L xilinx_vip "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -sv -work rst_vip_v1_0_0 -f C:\Users\Administrator\Desktop\wjg/rst_vip_v1_0_0/.cxl.systemverilog.rst_vip_v1_0_0.rst_vip_v1_0_0.nt64.cmf 
-- Compiling module rst_vip_v1_0_0_top

Top level modules:
	rst_vip_v1_0_0_top
End time: 13:50:24 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:rst_vip_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 26.49 % complete

Compiling verilog library 'smartconnect_v1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:smartconnect_v1_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:50:27 on Nov 28,2019
vlog -64 -L smartconnect_v1_0 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -sv -work smartconnect_v1_0 -f C:\Users\Administrator\Desktop\wjg/smartconnect_v1_0/.cxl.systemverilog.smartconnect_v1_0.smartconnect_v1_0.nt64.cmf 
-- Compiling package sc_util_v1_0_vl_rfs_sv_unit
-- Compiling package sc_axi2sc_v1_0_vl_rfs_sv_unit
-- Compiling package sc_exit_v1_0_vl_rfs_sv_unit
-- Compiling package sc_mmu_v1_0_vl_rfs_sv_unit
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
-- Compiling package sc_node_v1_0_vl_rfs_sv_unit
-- Compiling package sc_sc2axi_v1_0_vl_rfs_sv_unit
-- Compiling package sc_si_converter_v1_0_vl_rfs_sv_unit
-- Compiling package sc_splitter_v1_0_vl_rfs_sv_unit
-- Compiling package sc_switchboard_v1_0_vl_rfs_sv_unit
-- Compiling package sc_transaction_regulator_v1_0_vl_rfs_sv_unit

Top level modules:
End time: 13:50:29 on Nov 28,2019, Elapsed time: 0:00:02
Errors: 0, Warnings: 17

END_COMPILATION_MESSAGES(modelsim:verilog:smartconnect_v1_0)
==============================================================================


compile_simlib: 0 error(s), 17 warning(s), 26.79 % complete

Compiling verilog library 'sem_ultra_v3_1_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:sem_ultra_v3_1_6)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:50:31 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work sem_ultra_v3_1_6 -f C:\Users\Administrator\Desktop\wjg/sem_ultra_v3_1_6/.cxl.verilog.sem_ultra_v3_1_6.sem_ultra_v3_1_6.nt64.cmf 

Top level modules:
End time: 13:50:31 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:sem_ultra_v3_1_6)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 27.08 % complete

Compiling verilog library 'sem_v4_1_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:sem_v4_1_10)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:50:34 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work sem_v4_1_10 -f C:\Users\Administrator\Desktop\wjg/sem_v4_1_10/.cxl.verilog.sem_v4_1_10.sem_v4_1_10.nt64.cmf 

Top level modules:
End time: 13:50:34 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:sem_v4_1_10)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 27.38 % complete

Compiling vhdl library 'system_cache_v4_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:system_cache_v4_0_3)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:50:37 on Nov 28,2019
vcom -64 -93 -work system_cache_v4_0_3 -f C:\Users\Administrator\Desktop\wjg/system_cache_v4_0_3/.cxl.vhdl.system_cache_v4_0_3.system_cache_v4_0_3.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package system_cache_pkg
-- Compiling package body system_cache_pkg
-- Loading package system_cache_pkg
-- Loading package system_cache_pkg
-- Compiling package system_cache_queue_pkg
-- Compiling package body system_cache_queue_pkg
-- Loading package system_cache_queue_pkg
-- Compiling entity carry_and_di
-- Compiling architecture IMP of carry_and_di
-- Compiling entity carry_and
-- Compiling architecture IMP of carry_and
-- Compiling entity carry_and_n
-- Compiling architecture IMP of carry_and_n
-- Compiling entity carry_or
-- Compiling architecture IMP of carry_or
-- Compiling entity carry_or_n
-- Compiling architecture IMP of carry_or_n
-- Compiling entity carry_vec_or
-- Compiling architecture IMP of carry_vec_or
-- Compiling entity carry_vec_and_n
-- Compiling architecture IMP of carry_vec_and_n
-- Compiling entity carry_latch_and
-- Compiling architecture IMP of carry_latch_and
-- Compiling entity carry_latch_and_n
-- Compiling architecture IMP of carry_latch_and_n
-- Compiling entity carry_latch_or
-- Compiling architecture IMP of carry_latch_or
-- Compiling entity carry_latch_or_n
-- Compiling architecture IMP of carry_latch_or_n
-- Compiling entity carry_piperun_step
-- Compiling architecture IMP of carry_piperun_step
-- Compiling entity carry_compare
-- Compiling architecture IMP of carry_compare
-- Compiling entity carry_prio_mux
-- Compiling architecture IMP of carry_prio_mux
-- Compiling entity carry_prio_mux_enable
-- Compiling architecture IMP of carry_prio_mux_enable
-- Compiling entity carry_select_and
-- Compiling architecture IMP of carry_select_and
-- Compiling entity carry_select_and_n
-- Compiling architecture IMP of carry_select_and_n
-- Compiling entity carry_select_or
-- Compiling architecture IMP of carry_select_or
-- Compiling entity carry_select_or_n
-- Compiling architecture IMP of carry_select_or_n
-- Compiling entity carry_compare_const
-- Compiling architecture IMP of carry_compare_const
-- Compiling entity carry_compare_mask
-- Compiling architecture IMP of carry_compare_mask
-- Compiling entity carry_compare_mask_const
-- Compiling architecture IMP of carry_compare_mask_const
-- Compiling entity comparator
-- Compiling architecture IMP of comparator
-- Compiling entity reg_ce
-- Compiling architecture IMP of reg_ce
-- Compiling entity reg_ce_kill
-- Compiling architecture IMP of reg_ce_kill
-- Compiling entity bit_reg_ce
-- Compiling architecture IMP of bit_reg_ce
-- Compiling entity bit_reg_ce_kill
-- Compiling architecture IMP of bit_reg_ce_kill
-- Compiling entity sc_statistics_counters
-- Compiling architecture IMP of sc_statistics_counters
-- Compiling entity sc_stat_latency
-- Loading package system_cache_queue_pkg
-- Compiling architecture IMP of sc_stat_latency
-- Compiling entity sc_srl_fifo_counter
-- Compiling architecture IMP of sc_srl_fifo_counter
-- Compiling entity sc_stat_counter
-- Compiling architecture IMP of sc_stat_counter
-- Compiling entity sc_stat_event
-- Compiling architecture IMP of sc_stat_event
-- Compiling entity sc_m_axi_interface
-- Compiling architecture IMP of sc_m_axi_interface
-- Compiling entity sc_m_ace_interface
-- Compiling architecture IMP of sc_m_ace_interface
-- Compiling entity sc_transaction_ordering
-- Compiling architecture IMP of sc_transaction_ordering
-- Compiling entity sc_crossbar
-- Compiling architecture IMP of sc_crossbar
-- Compiling entity sc_back_end
-- Compiling architecture IMP of sc_back_end
-- Compiling entity sc_ram_module
-- Compiling architecture IMP of sc_ram_module
-- Compiling entity sc_lru_calculate
-- Compiling architecture RTL of sc_lru_calculate
-- Compiling entity sc_lru_module
-- Compiling architecture IMP of sc_lru_module
-- Compiling entity sc_update
-- Compiling architecture IMP of sc_update
-- Compiling entity sc_lookup
-- Compiling architecture IMP of sc_lookup
-- Compiling entity sc_cache_core
-- Compiling architecture IMP of sc_cache_core
-- Compiling entity sc_s_axi_length_generation
-- Compiling architecture IMP of sc_s_axi_length_generation
-- Compiling entity sc_s_axi_a_channel
-- Compiling architecture IMP of sc_s_axi_a_channel
-- Compiling entity sc_s_axi_w_channel
-- Compiling architecture IMP of sc_s_axi_w_channel
-- Compiling entity sc_s_axi_b_channel
-- Compiling architecture IMP of sc_s_axi_b_channel
-- Compiling entity sc_s_axi_r_channel
-- Compiling architecture IMP of sc_s_axi_r_channel
-- Compiling entity sc_s_axi_opt_interface
-- Compiling architecture IMP of sc_s_axi_opt_interface
-- Compiling entity sc_s_axi_gen_interface
-- Compiling architecture IMP of sc_s_axi_gen_interface
-- Compiling entity sc_s_axi_ctrl_interface
-- Compiling architecture IMP of sc_s_axi_ctrl_interface
-- Compiling entity sc_access
-- Compiling architecture IMP of sc_access
-- Compiling entity sc_arbiter
-- Compiling architecture IMP of sc_arbiter
-- Compiling entity sc_front_end
-- Compiling architecture IMP of sc_front_end
-- Compiling entity system_cache
-- Compiling architecture IMP of system_cache
End time: 13:50:38 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:system_cache_v4_0_3)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 27.68 % complete

Compiling vhdl library 'tcc_decoder_3gpplte_v3_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tcc_decoder_3gpplte_v3_0_6)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:50:40 on Nov 28,2019
vcom -64 -93 -work tcc_decoder_3gpplte_v3_0_6 -f C:\Users\Administrator\Desktop\wjg/tcc_decoder_3gpplte_v3_0_6/.cxl.vhdl.tcc_decoder_3gpplte_v3_0_6.tcc_decoder_3gpplte_v3_0_6.nt64.cmf 
-- Loading package STANDARD
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(16055): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(18035): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(19598): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(20601): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(21722): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(21941): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(22236): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(33491): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(33888): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(33907): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(33908): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(35606): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(39909): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(40726): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(40868): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(41532): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(43234): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
End time: 13:50:42 on Nov 28,2019, Elapsed time: 0:00:02
Errors: 0, Warnings: 18

END_COMPILATION_MESSAGES(modelsim:vhdl:tcc_decoder_3gpplte_v3_0_6)
==============================================================================


compile_simlib: 0 error(s), 18 warning(s), 27.98 % complete

Compiling verilog library 'ten_gig_eth_mac_v15_1_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ten_gig_eth_mac_v15_1_4)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:50:44 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work ten_gig_eth_mac_v15_1_4 -f C:\Users\Administrator\Desktop\wjg/ten_gig_eth_mac_v15_1_4/.cxl.verilog.ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4.nt64.cmf 

Top level modules:
End time: 13:50:44 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:ten_gig_eth_mac_v15_1_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 28.27 % complete

Compiling verilog library 'ten_gig_eth_pcs_pma_v6_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ten_gig_eth_pcs_pma_v6_0_11)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:50:47 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work ten_gig_eth_pcs_pma_v6_0_11 -f C:\Users\Administrator\Desktop\wjg/ten_gig_eth_pcs_pma_v6_0_11/.cxl.verilog.ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11.nt64.cmf 

Top level modules:
End time: 13:50:47 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:ten_gig_eth_pcs_pma_v6_0_11)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 28.57 % complete

Compiling vhdl library 'timer_sync_1588_v1_2_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:timer_sync_1588_v1_2_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:50:50 on Nov 28,2019
vcom -64 -93 -work timer_sync_1588_v1_2_4 -f C:\Users\Administrator\Desktop\wjg/timer_sync_1588_v1_2_4/.cxl.vhdl.timer_sync_1588_v1_2_4.timer_sync_1588_v1_2_4.nt64.cmf 
-- Loading package STANDARD
End time: 13:50:50 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:timer_sync_1588_v1_2_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 28.87 % complete
** Warning: (vlib-34) Library already exists at "C:/Users/Administrator/Desktop/wjg/timer_sync_1588_v1_2_4".

Compiling verilog library 'timer_sync_1588_v1_2_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:timer_sync_1588_v1_2_4)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:50:53 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work timer_sync_1588_v1_2_4 -f C:\Users\Administrator\Desktop\wjg/timer_sync_1588_v1_2_4/.cxl.verilog.timer_sync_1588_v1_2_4.timer_sync_1588_v1_2_4.nt64.cmf 

Top level modules:
End time: 13:50:53 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:timer_sync_1588_v1_2_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 29.17 % complete

Compiling vhdl library 'tmr_inject_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tmr_inject_v1_0_1)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:50:56 on Nov 28,2019
vcom -64 -93 -work tmr_inject_v1_0_1 -f C:\Users\Administrator\Desktop\wjg/tmr_inject_v1_0_1/.cxl.vhdl.tmr_inject_v1_0_1.tmr_inject_v1_0_1.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect_mask
-- Compiling architecture imp of pselect_mask
-- Loading package NUMERIC_STD
-- Compiling entity tmr_inject
-- Compiling architecture imp of tmr_inject
-- Loading entity pselect_mask
End time: 13:50:56 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:tmr_inject_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 29.46 % complete

Compiling vhdl library 'tmr_manager_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tmr_manager_v1_0_2)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:50:59 on Nov 28,2019
vcom -64 -93 -work tmr_manager_v1_0_2 -f C:\Users\Administrator\Desktop\wjg/tmr_manager_v1_0_2/.cxl.vhdl.tmr_manager_v1_0_2.tmr_manager_v1_0_2.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mb_sync_bit
-- Compiling architecture IMP of mb_sync_bit
-- Loading entity mb_sync_bit
-- Compiling entity mb_sync_vec
-- Compiling architecture IMP of mb_sync_vec
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect_mask
-- Compiling architecture imp of pselect_mask
-- Loading package NUMERIC_STD
-- Compiling entity tmr_manager
-- Compiling architecture imp of tmr_manager
-- Loading entity pselect_mask
-- Loading entity mb_sync_vec
End time: 13:50:59 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:tmr_manager_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 29.76 % complete

Compiling vhdl library 'tmr_voter_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tmr_voter_v1_0_1)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:51:02 on Nov 28,2019
vcom -64 -93 -work tmr_voter_v1_0_1 -f C:\Users\Administrator\Desktop\wjg/tmr_voter_v1_0_1/.cxl.vhdl.tmr_voter_v1_0_1.tmr_voter_v1_0_1.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Voter
-- Compiling architecture IMP of Voter
-- Loading entity Voter
-- Compiling entity lmb_voter
-- Compiling architecture imp of lmb_voter
-- Compiling entity s_lmb_voter
-- Compiling architecture imp of s_lmb_voter
-- Compiling entity bram_voter
-- Compiling architecture imp of bram_voter
-- Compiling entity m_bram_voter
-- Compiling architecture imp of m_bram_voter
-- Compiling entity axi_voter
-- Compiling architecture imp of axi_voter
-- Compiling entity s_axi_voter
-- Compiling architecture imp of s_axi_voter
-- Compiling entity s_axis_voter
-- Compiling architecture imp of s_axis_voter
-- Compiling entity m_axis_voter
-- Compiling architecture imp of m_axis_voter
-- Compiling entity trace_voter
-- Compiling architecture imp of trace_voter
-- Compiling entity interrupt_voter
-- Compiling architecture imp of interrupt_voter
-- Compiling entity Comparator
-- Compiling architecture IMP of Comparator
-- Compiling entity lmb_comparator
-- Compiling architecture imp of lmb_comparator
-- Loading entity Comparator
-- Compiling entity s_lmb_comparator
-- Compiling architecture imp of s_lmb_comparator
-- Compiling entity bram_comparator
-- Compiling architecture imp of bram_comparator
-- Compiling entity axi_comparator
-- Compiling architecture imp of axi_comparator
-- Compiling entity s_axi_comparator
-- Compiling architecture imp of s_axi_comparator
-- Compiling entity s_axis_comparator
-- Compiling architecture imp of s_axis_comparator
-- Compiling entity m_axis_comparator
-- Compiling architecture imp of m_axis_comparator
-- Compiling entity trace_comparator
-- Compiling architecture imp of trace_comparator
-- Compiling entity interrupt_comparator
-- Compiling architecture imp of interrupt_comparator
-- Compiling entity tmr_test
-- Compiling architecture imp of tmr_test
-- Compiling entity tmr_comparator
-- Compiling architecture imp of tmr_comparator
-- Loading entity lmb_comparator
-- Loading entity lmb_voter
-- Loading entity s_lmb_comparator
-- Loading entity s_lmb_voter
-- Loading entity bram_comparator
-- Loading entity bram_voter
-- Loading entity axi_comparator
-- Loading entity axi_voter
-- Loading entity s_axi_comparator
-- Loading entity s_axi_voter
-- Loading entity m_axis_comparator
-- Loading entity m_axis_voter
-- Loading entity s_axis_comparator
-- Loading entity s_axis_voter
-- Loading entity trace_comparator
-- Loading entity trace_voter
-- Loading entity interrupt_comparator
-- Loading entity interrupt_voter
-- Loading entity tmr_test
-- Compiling entity tmr_voter
-- Compiling architecture imp of tmr_voter
-- Loading entity m_bram_voter
-- Loading entity tmr_comparator
End time: 13:51:02 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:tmr_voter_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 30.06 % complete

Compiling vhdl library 'tsn_endpoint_ethernet_mac_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tsn_endpoint_ethernet_mac_v1_0_1)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:51:05 on Nov 28,2019
vcom -64 -93 -work tsn_endpoint_ethernet_mac_v1_0_1 -f C:\Users\Administrator\Desktop\wjg/tsn_endpoint_ethernet_mac_v1_0_1/.cxl.vhdl.tsn_endpoint_ethernet_mac_v1_0_1.tsn_endpoint_ethernet_mac_v1_0_1.nt64.cmf 
-- Loading package STANDARD
End time: 13:51:05 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:tsn_endpoint_ethernet_mac_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 30.36 % complete
** Warning: (vlib-34) Library already exists at "C:/Users/Administrator/Desktop/wjg/tsn_endpoint_ethernet_mac_v1_0_1".

Compiling verilog library 'tsn_endpoint_ethernet_mac_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:tsn_endpoint_ethernet_mac_v1_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:51:08 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work tsn_endpoint_ethernet_mac_v1_0_1 -f C:\Users\Administrator\Desktop\wjg/tsn_endpoint_ethernet_mac_v1_0_1/.cxl.verilog.tsn_endpoint_ethernet_mac_v1_0_1.tsn_endpoint_ethernet_mac_v1_0_1.nt64.cmf 

Top level modules:
End time: 13:51:08 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:tsn_endpoint_ethernet_mac_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 30.65 % complete

Compiling vhdl library 'uhdsdi_gt_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:uhdsdi_gt_v1_0_0)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:51:11 on Nov 28,2019
vcom -64 -93 -work uhdsdi_gt_v1_0_0 -f C:\Users\Administrator\Desktop\wjg/uhdsdi_gt_v1_0_0/.cxl.vhdl.uhdsdi_gt_v1_0_0.uhdsdi_gt_v1_0_0.nt64.cmf 
-- Loading package STANDARD
End time: 13:51:12 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:uhdsdi_gt_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 30.95 % complete
** Warning: (vlib-34) Library already exists at "C:/Users/Administrator/Desktop/wjg/uhdsdi_gt_v1_0_0".

Compiling verilog library 'uhdsdi_gt_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:uhdsdi_gt_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:51:14 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work uhdsdi_gt_v1_0_0 -f C:\Users\Administrator\Desktop\wjg/uhdsdi_gt_v1_0_0/.cxl.verilog.uhdsdi_gt_v1_0_0.uhdsdi_gt_v1_0_0.nt64.cmf 
-- Compiling module uhdsdi_drp_control
-- Compiling module uhdsdi_rate_detect
-- Compiling module uhdsdi_control
-- Compiling module uhdsdi_rx_control
-- Compiling module uhdsdi_tx_control
-- Compiling module uhdsdi_gt_sync_block
-- Compiling module uhdsdi_drp_control_fsm
-- Compiling module gtwizard_ultrascale_v1_7_2_1_bit_synchronizer
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gte4_drp_arb
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gthe3_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gthe3_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gthe4_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gthe4_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gthe4_cpll_cal_rx
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gthe4_cpll_cal_tx
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gthe4_delay_powergood
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gtwiz_buffbypass_rx
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gtwiz_buffbypass_tx
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gtwiz_reset
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gtwiz_userclk_rx
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gtwiz_userclk_tx
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gtwiz_userdata_rx
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gtwiz_userdata_tx
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gtye4_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gtye4_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gtye4_cpll_cal_rx
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gtye4_cpll_cal_tx
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gtye4_delay_powergood
-- Compiling module gtwizard_ultrascale_v1_7_2_1_reset_inv_synchronizer
-- Compiling module gtwizard_ultrascale_v1_7_2_1_reset_synchronizer
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gthe4_channel
-- Compiling module uhdsdi_gtwiz
-- Compiling module uhdsdi_gtwiz_gthe4_channel_wrapper
-- Compiling module uhdsdi_gtwiz_gtwizard_gthe4
-- Compiling module uhdsdi_gtwiz_gtwizard_top
-- Compiling module uhdsdi_gthe4_common
-- Compiling module uhdsdi_gthe4_common_wrapper
-- Compiling module uhdsdi_multigt_wrapper

Top level modules:
	uhdsdi_control
	gtwizard_ultrascale_v1_7_2_1_gtye4_delay_powergood
	uhdsdi_multigt_wrapper
End time: 13:51:14 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:uhdsdi_gt_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 31.25 % complete

Compiling verilog library 'usxgmii_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:usxgmii_v1_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:51:17 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work usxgmii_v1_0_1 -f C:\Users\Administrator\Desktop\wjg/usxgmii_v1_0_1/.cxl.verilog.usxgmii_v1_0_1.usxgmii_v1_0_1.nt64.cmf 

Top level modules:
End time: 13:51:18 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:usxgmii_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 31.55 % complete

Compiling verilog library 'util_idelay_ctrl_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:util_idelay_ctrl_v1_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:51:20 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work util_idelay_ctrl_v1_0_1 -f C:\Users\Administrator\Desktop\wjg/util_idelay_ctrl_v1_0_1/.cxl.verilog.util_idelay_ctrl_v1_0_1.util_idelay_ctrl_v1_0_1.nt64.cmf 
-- Compiling module util_idelay_ctrl_v1_0_1_util_idelay_ctrl

Top level modules:
	util_idelay_ctrl_v1_0_1_util_idelay_ctrl
End time: 13:51:20 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:util_idelay_ctrl_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 31.85 % complete

Compiling verilog library 'util_reduced_logic_v2_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:util_reduced_logic_v2_0_3)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:51:23 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work util_reduced_logic_v2_0_3 -f C:\Users\Administrator\Desktop\wjg/util_reduced_logic_v2_0_3/.cxl.verilog.util_reduced_logic_v2_0_3.util_reduced_logic_v2_0_3.nt64.cmf 
-- Compiling module util_reduced_logic_v2_0_3_util_reduced_logic

Top level modules:
	util_reduced_logic_v2_0_3_util_reduced_logic
End time: 13:51:23 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:util_reduced_logic_v2_0_3)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 32.14 % complete

Compiling verilog library 'util_vector_logic_v2_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:util_vector_logic_v2_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:51:26 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work util_vector_logic_v2_0_1 -f C:\Users\Administrator\Desktop\wjg/util_vector_logic_v2_0_1/.cxl.verilog.util_vector_logic_v2_0_1.util_vector_logic_v2_0_1.nt64.cmf 
-- Compiling module util_vector_logic_v2_0_1_util_vector_logic

Top level modules:
	util_vector_logic_v2_0_1_util_vector_logic
End time: 13:51:26 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:util_vector_logic_v2_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 32.44 % complete

Compiling verilog library 'vfb_v1_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:vfb_v1_0_9)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:51:29 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work vfb_v1_0_9 -f C:\Users\Administrator\Desktop\wjg/vfb_v1_0_9/.cxl.verilog.vfb_v1_0_9.vfb_v1_0_9.nt64.cmf 
-- Compiling module vfb_v1_0_9_arst_ff
-- Compiling module vfb_v1_0_9_reorder
-- Compiling module vfb_v1_0_9_op_inf

Top level modules:
	vfb_v1_0_9_arst_ff
	vfb_v1_0_9_reorder
	vfb_v1_0_9_op_inf
End time: 13:51:29 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:vfb_v1_0_9)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 32.74 % complete

Compiling verilog library 'video_frame_crc_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:video_frame_crc_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:51:32 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work video_frame_crc_v1_0_0 -f C:\Users\Administrator\Desktop\wjg/video_frame_crc_v1_0_0/.cxl.verilog.video_frame_crc_v1_0_0.video_frame_crc_v1_0_0.nt64.cmf 
-- Compiling module video_frame_crc_v1_0_0_S_AXI
-- Compiling module video_frame_crc_v1_0_0
-- Compiling module crc_16_comp

Top level modules:
	video_frame_crc_v1_0_0
End time: 13:51:32 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:video_frame_crc_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 33.04 % complete

Compiling vhdl library 'vid_edid_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:vid_edid_v1_0_0)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:51:35 on Nov 28,2019
vcom -64 -93 -work vid_edid_v1_0_0 -f C:\Users\Administrator\Desktop\wjg/vid_edid_v1_0_0/.cxl.vhdl.vid_edid_v1_0_0.vid_edid_v1_0_0.nt64.cmf 
-- Loading package STANDARD
-- Compiling package vid_edid_v1_0_0_family_support
-- Compiling package body vid_edid_v1_0_0_family_support
-- Loading package vid_edid_v1_0_0_family_support
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package vid_edid_v1_0_0_family_support
-- Compiling entity vid_edid_v1_0_0_pselect_f
-- Compiling architecture imp of vid_edid_v1_0_0_pselect_f
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package vid_edid_v1_0_0_proc_common_pkg
-- Compiling package body vid_edid_v1_0_0_proc_common_pkg
-- Loading package vid_edid_v1_0_0_proc_common_pkg
-- Loading package NUMERIC_STD
-- Compiling entity vid_edid_v1_0_0_counter_f
-- Compiling architecture imp of vid_edid_v1_0_0_counter_f
-- Compiling package vid_edid_v1_0_0_common_pkg
-- Compiling package body vid_edid_v1_0_0_common_pkg
-- Loading package vid_edid_v1_0_0_common_pkg
-- Compiling entity vid_edid_v1_0_0_multiplexor
-- Compiling architecture RTL of vid_edid_v1_0_0_multiplexor
-- Loading package vid_edid_v1_0_0_proc_common_pkg
-- Compiling entity vid_edid_v1_0_0_axilite_sif
-- Compiling architecture RTL of vid_edid_v1_0_0_axilite_sif
-- Compiling entity vid_edid_v1_0_0_apb_mif
-- Compiling architecture RTL of vid_edid_v1_0_0_apb_mif
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "SYNOPSYS".
-- Loading package std_logic_misc
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "CLOSELY_RELATED_TCF" has not been declared.
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\vid_edid_v1_0\hdl\vid_edid_v1_0_rfs.vhd(10575): VHDL Compiler exiting
End time: 13:51:35 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 5, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:vid_edid_v1_0_0)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 33.33 % complete
** Warning: (vlib-34) Library already exists at "C:/Users/Administrator/Desktop/wjg/vid_edid_v1_0_0".

Compiling verilog library 'vid_edid_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:vid_edid_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:51:38 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work vid_edid_v1_0_0 -f C:\Users\Administrator\Desktop\wjg/vid_edid_v1_0_0/.cxl.verilog.vid_edid_v1_0_0.vid_edid_v1_0_0.nt64.cmf 
-- Compiling module vid_edid_v1_0_0
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\vid_edid_v1_0\hdl\vid_edid_v1_0_rfs.v(37): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\vid_edid_v1_0\hdl\vid_edid_v1_0_rfs.v(48): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	vid_edid_v1_0_0
End time: 13:51:38 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 3

END_COMPILATION_MESSAGES(modelsim:verilog:vid_edid_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 3 warning(s), 33.63 % complete

Compiling vhdl library 'vid_phy_controller_v2_1_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:vid_phy_controller_v2_1_1)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:51:41 on Nov 28,2019
vcom -64 -93 -work vid_phy_controller_v2_1_1 -f C:\Users\Administrator\Desktop\wjg/vid_phy_controller_v2_1_1/.cxl.vhdl.vid_phy_controller_v2_1_1.vid_phy_controller_v2_1_1.nt64.cmf 
-- Loading package STANDARD
-- Compiling entity bs_flex
-- Compiling architecture behavior of bs_flex
-- Compiling entity control
-- Compiling architecture behavior of control
-- Compiling entity rotwdt
-- Compiling architecture behavior of rotwdt
-- Compiling entity nidru_20_wrapper
-- Compiling architecture Behavioral of nidru_20_wrapper
End time: 13:51:42 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:vid_phy_controller_v2_1_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 33.93 % complete
** Warning: (vlib-34) Library already exists at "C:/Users/Administrator/Desktop/wjg/vid_phy_controller_v2_1_1".

Compiling verilog library 'vid_phy_controller_v2_1_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:vid_phy_controller_v2_1_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:51:45 on Nov 28,2019
vlog -64 -L vid_phy_controller_v2_1_1 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -sv -work vid_phy_controller_v2_1_1 -f C:\Users\Administrator\Desktop\wjg/vid_phy_controller_v2_1_1/.cxl.systemverilog.vid_phy_controller_v2_1_1.vid_phy_controller_v2_1_1.nt64.cmf 
-- Compiling module vid_phy_controller_v2_1_1_lib_rst_v1_0
-- Compiling module vid_phy_controller_v2_1_1_lib_sync_v1_0
-- Compiling module vid_phy_controller_v2_1_1_lib_cap_v1_0
-- Compiling module vid_phy_controller_v2_1_1_lib_edge_v1_0
-- Compiling module vid_phy_controller_v2_1_1_lib_cda_gray_v1_0
-- Compiling module vid_phy_controller_v2_1_1_lib_fifo_sc_v1_0
-- Compiling module vid_phy_controller_v2_1_1_lib_fifo_dc_v1_0
-- Compiling module vid_phy_controller_v2_1_1_lib_div_v1_0
-- Compiling module vid_phy_controller_v2_1_1_datawidth_conv
-- Compiling module vid_phy_controller_v2_1_1_dru

Top level modules:
	vid_phy_controller_v2_1_1_lib_sync_v1_0
	vid_phy_controller_v2_1_1_lib_cap_v1_0
	vid_phy_controller_v2_1_1_lib_edge_v1_0
	vid_phy_controller_v2_1_1_lib_fifo_sc_v1_0
	vid_phy_controller_v2_1_1_lib_div_v1_0
	vid_phy_controller_v2_1_1_datawidth_conv
	vid_phy_controller_v2_1_1_dru
End time: 13:51:46 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:vid_phy_controller_v2_1_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 34.23 % complete

Compiling verilog library 'v_csc_v1_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_csc_v1_0_9)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:51:49 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work v_csc_v1_0_9 -f C:\Users\Administrator\Desktop\wjg/v_csc_v1_0_9/.cxl.verilog.v_csc_v1_0_9.v_csc_v1_0_9.nt64.cmf 
End time: 13:51:49 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_csc_v1_0_9)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 34.52 % complete

Compiling vhdl library 'v_deinterlacer_v4_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:v_deinterlacer_v4_0_12)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:51:52 on Nov 28,2019
vcom -64 -93 -work v_deinterlacer_v4_0_12 -f C:\Users\Administrator\Desktop\wjg/v_deinterlacer_v4_0_12/.cxl.vhdl.v_deinterlacer_v4_0_12.v_deinterlacer_v4_0_12.nt64.cmf 
-- Loading package STANDARD
End time: 13:51:53 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:v_deinterlacer_v4_0_12)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 34.82 % complete

Compiling verilog library 'v_deinterlacer_v5_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_deinterlacer_v5_0_9)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:51:55 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work v_deinterlacer_v5_0_9 -f C:\Users\Administrator\Desktop\wjg/v_deinterlacer_v5_0_9/.cxl.verilog.v_deinterlacer_v5_0_9.v_deinterlacer_v5_0_9.nt64.cmf 
End time: 13:51:55 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_deinterlacer_v5_0_9)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 35.12 % complete

Compiling verilog library 'v_demosaic_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_demosaic_v1_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:51:58 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work v_demosaic_v1_0_1 -f C:\Users\Administrator\Desktop\wjg/v_demosaic_v1_0_1/.cxl.verilog.v_demosaic_v1_0_1.v_demosaic_v1_0_1.nt64.cmf 
End time: 13:51:58 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_demosaic_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 35.42 % complete

Compiling verilog library 'v_frmbuf_rd_v2_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_frmbuf_rd_v2_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:52:01 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work v_frmbuf_rd_v2_0_1 -f C:\Users\Administrator\Desktop\wjg/v_frmbuf_rd_v2_0_1/.cxl.verilog.v_frmbuf_rd_v2_0_1.v_frmbuf_rd_v2_0_1.nt64.cmf 
End time: 13:52:01 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_frmbuf_rd_v2_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 35.71 % complete

Compiling verilog library 'v_frmbuf_wr_v2_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_frmbuf_wr_v2_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:52:04 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work v_frmbuf_wr_v2_0_1 -f C:\Users\Administrator\Desktop\wjg/v_frmbuf_wr_v2_0_1/.cxl.verilog.v_frmbuf_wr_v2_0_1.v_frmbuf_wr_v2_0_1.nt64.cmf 
End time: 13:52:04 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_frmbuf_wr_v2_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 36.01 % complete

Compiling verilog library 'v_gamma_lut_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_gamma_lut_v1_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:52:07 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work v_gamma_lut_v1_0_1 -f C:\Users\Administrator\Desktop\wjg/v_gamma_lut_v1_0_1/.cxl.verilog.v_gamma_lut_v1_0_1.v_gamma_lut_v1_0_1.nt64.cmf 
End time: 13:52:07 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_gamma_lut_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 36.31 % complete

Compiling verilog library 'v_hcresampler_v1_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_hcresampler_v1_0_9)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:52:10 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work v_hcresampler_v1_0_9 -f C:\Users\Administrator\Desktop\wjg/v_hcresampler_v1_0_9/.cxl.verilog.v_hcresampler_v1_0_9.v_hcresampler_v1_0_9.nt64.cmf 
End time: 13:52:10 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_hcresampler_v1_0_9)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 36.61 % complete

Compiling verilog library 'v_hdmi_rx_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_hdmi_rx_v2_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:52:13 on Nov 28,2019
vlog -64 -L v_hdmi_rx_v2_0_0 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -sv -work v_hdmi_rx_v2_0_0 -f C:\Users\Administrator\Desktop\wjg/v_hdmi_rx_v2_0_0/.cxl.systemverilog.v_hdmi_rx_v2_0_0.v_hdmi_rx_v2_0_0.nt64.cmf 
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.

Top level modules:
End time: 13:52:13 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 51

END_COMPILATION_MESSAGES(modelsim:verilog:v_hdmi_rx_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 51 warning(s), 36.90 % complete

Compiling verilog library 'v_hdmi_rx_v3_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_hdmi_rx_v3_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:52:16 on Nov 28,2019
vlog -64 -L v_hdmi_rx_v3_0_0 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -sv -work v_hdmi_rx_v3_0_0 -f C:\Users\Administrator\Desktop\wjg/v_hdmi_rx_v3_0_0/.cxl.systemverilog.v_hdmi_rx_v3_0_0.v_hdmi_rx_v3_0_0.nt64.cmf 
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(12572): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.

Top level modules:
End time: 13:52:16 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 428

END_COMPILATION_MESSAGES(modelsim:verilog:v_hdmi_rx_v3_0_0)
==============================================================================


compile_simlib: 0 error(s), 428 warning(s), 37.20 % complete

Compiling verilog library 'v_hdmi_tx_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_hdmi_tx_v2_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:52:19 on Nov 28,2019
vlog -64 -L v_hdmi_tx_v2_0_0 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -sv -work v_hdmi_tx_v2_0_0 -f C:\Users\Administrator\Desktop\wjg/v_hdmi_tx_v2_0_0/.cxl.systemverilog.v_hdmi_tx_v2_0_0.v_hdmi_tx_v2_0_0.nt64.cmf 
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v2_0/hdl/v_hdmi_tx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v2_0/hdl/v_hdmi_tx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.

Top level modules:
End time: 13:52:19 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 3

END_COMPILATION_MESSAGES(modelsim:verilog:v_hdmi_tx_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 3 warning(s), 37.50 % complete

Compiling verilog library 'v_hdmi_tx_v3_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_hdmi_tx_v3_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:52:22 on Nov 28,2019
vlog -64 -L v_hdmi_tx_v3_0_0 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -sv -work v_hdmi_tx_v3_0_0 -f C:\Users\Administrator\Desktop\wjg/v_hdmi_tx_v3_0_0/.cxl.systemverilog.v_hdmi_tx_v3_0_0.v_hdmi_tx_v3_0_0.nt64.cmf 
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.

Top level modules:
End time: 13:52:22 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 117

END_COMPILATION_MESSAGES(modelsim:verilog:v_hdmi_tx_v3_0_0)
==============================================================================


compile_simlib: 0 error(s), 117 warning(s), 37.80 % complete

Compiling verilog library 'v_hscaler_v1_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_hscaler_v1_0_9)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:52:25 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work v_hscaler_v1_0_9 -f C:\Users\Administrator\Desktop\wjg/v_hscaler_v1_0_9/.cxl.verilog.v_hscaler_v1_0_9.v_hscaler_v1_0_9.nt64.cmf 
End time: 13:52:25 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_hscaler_v1_0_9)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 38.10 % complete

Compiling verilog library 'v_letterbox_v1_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_letterbox_v1_0_9)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:52:28 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work v_letterbox_v1_0_9 -f C:\Users\Administrator\Desktop\wjg/v_letterbox_v1_0_9/.cxl.verilog.v_letterbox_v1_0_9.v_letterbox_v1_0_9.nt64.cmf 
End time: 13:52:28 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_letterbox_v1_0_9)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 38.39 % complete

Compiling verilog library 'v_mix_v2_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_mix_v2_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:52:31 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work v_mix_v2_0_1 -f C:\Users\Administrator\Desktop\wjg/v_mix_v2_0_1/.cxl.verilog.v_mix_v2_0_1.v_mix_v2_0_1.nt64.cmf 
End time: 13:52:31 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_mix_v2_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 38.69 % complete

Compiling verilog library 'v_sdi_rx_vid_bridge_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_sdi_rx_vid_bridge_v2_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:52:34 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work v_sdi_rx_vid_bridge_v2_0_0 -f C:\Users\Administrator\Desktop\wjg/v_sdi_rx_vid_bridge_v2_0_0/.cxl.verilog.v_sdi_rx_vid_bridge_v2_0_0.v_sdi_rx_vid_bridge_v2_0_0.nt64.cmf 
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_lib_sync_fifo
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_lib_sync_bus
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_12g_ce_gen
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_12g_converter
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_12g_fifo
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_12g_formatter
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_12g_trs_decode
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_12g
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_3g_ce_gen
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_3g_converter
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_3g_fifo
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_3g_formatter
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_3g_sync_extract
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_3g_trs_decode
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_3g
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0

Top level modules:
	v_sdi_rx_vid_bridge_v2_0_0_lib_sync_fifo
	v_sdi_rx_vid_bridge_v2_0_0_lib_sync_bus
	v_sdi_rx_vid_bridge_v2_0_0
End time: 13:52:34 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_sdi_rx_vid_bridge_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 38.99 % complete

Compiling verilog library 'v_smpte_sdi_v3_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_smpte_sdi_v3_0_8)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:52:37 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work v_smpte_sdi_v3_0_8 -f C:\Users\Administrator\Desktop\wjg/v_smpte_sdi_v3_0_8/.cxl.verilog.v_smpte_sdi_v3_0_8.v_smpte_sdi_v3_0_8.nt64.cmf 
-- Compiling module v_smpte_sdi_v3_0_8_anc_rx
-- Compiling module v_smpte_sdi_v3_0_8_autodetect
-- Compiling module v_smpte_sdi_v3_0_8_edh_crc
-- Compiling module v_smpte_sdi_v3_0_8_edh_crc16
-- Compiling module v_smpte_sdi_v3_0_8_edh_errcnt
-- Compiling module v_smpte_sdi_v3_0_8_edh_flags
-- Compiling module v_smpte_sdi_v3_0_8_edh_loc
-- Compiling module v_smpte_sdi_v3_0_8_edh_processor
-- Compiling module v_smpte_sdi_v3_0_8_edh_rx
-- Compiling module v_smpte_sdi_v3_0_8_edh_tx
-- Compiling module v_smpte_sdi_v3_0_8_fly_field
-- Compiling module v_smpte_sdi_v3_0_8_fly_fsm
-- Compiling module v_smpte_sdi_v3_0_8_fly_horz
-- Compiling module v_smpte_sdi_v3_0_8_fly_vert
-- Compiling module v_smpte_sdi_v3_0_8_flywheel
-- Compiling module v_smpte_sdi_v3_0_8_hdsdi_crc2
-- Compiling module v_smpte_sdi_v3_0_8_hdsdi_insert_crc
-- Compiling module v_smpte_sdi_v3_0_8_hdsdi_insert_ln
-- Compiling module v_smpte_sdi_v3_0_8_hdsdi_rx_crc
-- Compiling module v_smpte_sdi_v3_0_8_multi_sdi_decoder
-- Compiling module v_smpte_sdi_v3_0_8_multi_sdi_encoder
-- Compiling module v_smpte_sdi_v3_0_8_multi_sdi_framer
-- Compiling module v_smpte_sdi_v3_0_8_mux12_wide
-- Compiling module v_smpte_sdi_v3_0_8_sdi_bitrep_20b
-- Compiling module v_smpte_sdi_v3_0_8_SMPTE352_vpid_capture
-- Compiling module v_smpte_sdi_v3_0_8_SMPTE352_vpid_insert
-- Compiling module v_smpte_sdi_v3_0_8_SMPTE425_B_demux2
-- Compiling module v_smpte_sdi_v3_0_8_smpte_encoder
-- Compiling module v_smpte_sdi_v3_0_8_triple_sdi_reset
-- Compiling module v_smpte_sdi_v3_0_8_triple_sdi_rx
-- Compiling module v_smpte_sdi_v3_0_8_triple_sdi_rx_autorate
-- Compiling module v_smpte_sdi_v3_0_8_triple_sdi_transport_detect
-- Compiling module v_smpte_sdi_v3_0_8_triple_sdi_tx_output
-- Compiling module v_smpte_sdi_v3_0_8_triple_sdi_vpid_insert
-- Compiling module v_smpte_sdi_v3_0_8_trs_detect
-- Compiling module v_smpte_sdi_v3_0_8_trsgen
-- Compiling module v_smpte_sdi_v3_0_8_video_decode
-- Compiling module v_smpte_sdi_v3_0_8

Top level modules:
	v_smpte_sdi_v3_0_8
End time: 13:52:37 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_smpte_sdi_v3_0_8)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 39.29 % complete

Compiling vhdl library 'v_smpte_uhdsdi_rx_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:v_smpte_uhdsdi_rx_v1_0_0)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:52:40 on Nov 28,2019
vcom -64 -93 -work v_smpte_uhdsdi_rx_v1_0_0 -f C:\Users\Administrator\Desktop\wjg/v_smpte_uhdsdi_rx_v1_0_0/.cxl.vhdl.v_smpte_uhdsdi_rx_v1_0_0.v_smpte_uhdsdi_rx_v1_0_0.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
-- Compiling entity cross_clk_reg
-- Compiling architecture rtl of cross_clk_reg
-- Compiling entity cross_clk_bus
-- Compiling architecture rtl of cross_clk_bus
-- Compiling entity map_pulse
-- Compiling architecture struct of map_pulse
End time: 13:52:40 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:v_smpte_uhdsdi_rx_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 39.58 % complete
** Warning: (vlib-34) Library already exists at "C:/Users/Administrator/Desktop/wjg/v_smpte_uhdsdi_rx_v1_0_0".

Compiling verilog library 'v_smpte_uhdsdi_rx_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_smpte_uhdsdi_rx_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:52:43 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work v_smpte_uhdsdi_rx_v1_0_0 -f C:\Users\Administrator\Desktop\wjg/v_smpte_uhdsdi_rx_v1_0_0/.cxl.verilog.v_smpte_uhdsdi_rx_v1_0_0.v_smpte_uhdsdi_rx_v1_0_0.nt64.cmf 
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_fly_horz
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_decoder
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_framer
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_errcnt
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_st352_pid_capture
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_crc
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_autodetect
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_demux_4
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_flags
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_trs_restore
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_video_decode
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_processor
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_rx
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_tx
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_autorate
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_loc
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_fly_fsm
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_fly_field
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_crc16
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_transport_detect
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_anc_rx
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_flywheel
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_fly_vert
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_to_demux
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_crc
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_crc2
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_trs_detect
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_s00_axi
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_rx
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0

Top level modules:
	v_smpte_uhdsdi_rx_v1_0_0
End time: 13:52:43 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_smpte_uhdsdi_rx_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 39.88 % complete

Compiling vhdl library 'v_smpte_uhdsdi_tx_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:v_smpte_uhdsdi_tx_v1_0_0)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:52:46 on Nov 28,2019
vcom -64 -93 -work v_smpte_uhdsdi_tx_v1_0_0 -f C:\Users\Administrator\Desktop\wjg/v_smpte_uhdsdi_tx_v1_0_0/.cxl.vhdl.v_smpte_uhdsdi_tx_v1_0_0.v_smpte_uhdsdi_tx_v1_0_0.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
-- Compiling entity cross_clk_reg
-- Compiling architecture rtl of cross_clk_reg
-- Compiling entity cross_clk_bus
-- Compiling architecture rtl of cross_clk_bus
-- Compiling entity map_pulse
-- Compiling architecture struct of map_pulse
End time: 13:52:46 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:v_smpte_uhdsdi_tx_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 40.18 % complete
** Warning: (vlib-34) Library already exists at "C:/Users/Administrator/Desktop/wjg/v_smpte_uhdsdi_tx_v1_0_0".

Compiling verilog library 'v_smpte_uhdsdi_tx_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_smpte_uhdsdi_tx_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:52:49 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work v_smpte_uhdsdi_tx_v1_0_0 -f C:\Users\Administrator\Desktop\wjg/v_smpte_uhdsdi_tx_v1_0_0/.cxl.verilog.v_smpte_uhdsdi_tx_v1_0_0.v_smpte_uhdsdi_tx_v1_0_0.nt64.cmf 
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_anc_rx
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_flags
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_loc
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_processor
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_mux
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_bitrep_20b
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_video_decode
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_autodetect
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_tx
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_rx
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_channel
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_output
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_syncbit_insert
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_trsgen
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_crc2
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_insert_crc
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_scrambler
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_crc16
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_st352_pid_insert
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_trs_detect
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_fly_horz
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_insert_ln
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_fly_fsm
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_s00_axi
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_errcnt
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_crc
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_flywheel
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_encoder
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_fly_vert
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_fly_field
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_tx
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0

Top level modules:
	v_smpte_uhdsdi_tx_v1_0_0
End time: 13:52:49 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_smpte_uhdsdi_tx_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 40.48 % complete

Compiling verilog library 'v_smpte_uhdsdi_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_smpte_uhdsdi_v1_0_5)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:52:52 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work v_smpte_uhdsdi_v1_0_5 -f C:\Users\Administrator\Desktop\wjg/v_smpte_uhdsdi_v1_0_5/.cxl.verilog.v_smpte_uhdsdi_v1_0_5.v_smpte_uhdsdi_v1_0_5.nt64.cmf 
-- Compiling module v_smpte_uhdsdi_v1_0_5_crc2
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_anc_rx
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_autodetect
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_crc16
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_crc
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_errcnt
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_flags
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_fly_field
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_fly_fsm
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_fly_horz
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_fly_vert
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_flywheel
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_loc
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_processor
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_rx
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_trs_detect
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_tx
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_video_decode
-- Compiling module v_smpte_uhdsdi_v1_0_5_rx_autorate
-- Compiling module v_smpte_uhdsdi_v1_0_5_rx_crc
-- Compiling module v_smpte_uhdsdi_v1_0_5_rx_decoder
-- Compiling module v_smpte_uhdsdi_v1_0_5_rx_demux_4
-- Compiling module v_smpte_uhdsdi_v1_0_5_rx_framer
-- Compiling module v_smpte_uhdsdi_v1_0_5_rx_st352_pid_capture
-- Compiling module v_smpte_uhdsdi_v1_0_5_rx_to_demux
** Warning: (vlog-2083) C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_smpte_uhdsdi_v1_0\hdl\v_smpte_uhdsdi_v1_0_vl_rfs.v(8293): Carriage return (0x0D) is not followed by a newline (0x0A).
-- Compiling module v_smpte_uhdsdi_v1_0_5_rx_transport_detect
-- Compiling module v_smpte_uhdsdi_v1_0_5_rx_trs_restore
-- Compiling module v_smpte_uhdsdi_v1_0_5_rx
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx_bitrep_20b
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx_channel
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx_encoder
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx_insert_crc
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx_insert_ln
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx_mux
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx_output
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx_scrambler
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx_st352_pid_insert
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx_syncbit_insert
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx_trsgen
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx
-- Compiling module v_smpte_uhdsdi_v1_0_5

Top level modules:
	v_smpte_uhdsdi_v1_0_5
End time: 13:52:52 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 2

END_COMPILATION_MESSAGES(modelsim:verilog:v_smpte_uhdsdi_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 40.77 % complete

Compiling verilog library 'v_tpg_v7_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_tpg_v7_0_9)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:52:55 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work v_tpg_v7_0_9 -f C:\Users\Administrator\Desktop\wjg/v_tpg_v7_0_9/.cxl.verilog.v_tpg_v7_0_9.v_tpg_v7_0_9.nt64.cmf 
End time: 13:52:56 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_tpg_v7_0_9)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 41.07 % complete

Compiling verilog library 'v_vcresampler_v1_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_vcresampler_v1_0_9)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:52:58 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work v_vcresampler_v1_0_9 -f C:\Users\Administrator\Desktop\wjg/v_vcresampler_v1_0_9/.cxl.verilog.v_vcresampler_v1_0_9.v_vcresampler_v1_0_9.nt64.cmf 
End time: 13:52:59 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_vcresampler_v1_0_9)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 41.37 % complete

Compiling verilog library 'v_vid_in_axi4s_v4_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_vid_in_axi4s_v4_0_7)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:53:01 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work v_vid_in_axi4s_v4_0_7 -f C:\Users\Administrator\Desktop\wjg/v_vid_in_axi4s_v4_0_7/.cxl.verilog.v_vid_in_axi4s_v4_0_7.v_vid_in_axi4s_v4_0_7.nt64.cmf 
-- Compiling module v_vid_in_axi4s_v4_0_7_fifo_async
-- Compiling module v_vid_in_axi4s_v4_0_7_fifo_sync
-- Compiling module v_vid_in_axi4s_v4_0_7_cdc_single
-- Compiling module v_vid_in_axi4s_v4_0_7_coupler
-- Compiling module v_vid_in_axi4s_v4_0_7_formatter
-- Compiling module v_vid_in_axi4s_v4_0_7_drop
-- Compiling module v_vid_in_axi4s_v4_0_7_remap
-- Compiling module v_vid_in_axi4s_v4_0_7

Top level modules:
	v_vid_in_axi4s_v4_0_7
End time: 13:53:01 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_vid_in_axi4s_v4_0_7)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 41.67 % complete

Compiling verilog library 'v_vscaler_v1_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_vscaler_v1_0_9)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:53:04 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work v_vscaler_v1_0_9 -f C:\Users\Administrator\Desktop\wjg/v_vscaler_v1_0_9/.cxl.verilog.v_vscaler_v1_0_9.v_vscaler_v1_0_9.nt64.cmf 
End time: 13:53:05 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_vscaler_v1_0_9)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 41.96 % complete

Compiling vhdl library 'xaui_v12_3_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xaui_v12_3_2)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:53:08 on Nov 28,2019
vcom -64 -93 -work xaui_v12_3_2 -f C:\Users\Administrator\Desktop\wjg/xaui_v12_3_2/.cxl.vhdl.xaui_v12_3_2.xaui_v12_3_2.nt64.cmf 
-- Loading package STANDARD
End time: 13:53:08 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xaui_v12_3_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 42.26 % complete

Compiling vhdl library 'xbip_dsp48_wrapper_v3_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_wrapper_v3_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:53:11 on Nov 28,2019
vcom -64 -93 -work xbip_dsp48_wrapper_v3_0_4 -f C:\Users\Administrator\Desktop\wjg/xbip_dsp48_wrapper_v3_0_4/.cxl.vhdl.xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4.nt64.cmf 
-- Loading package STANDARD
End time: 13:53:11 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_wrapper_v3_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 42.56 % complete

Compiling vhdl library 'xbip_utils_v3_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_utils_v3_0_8)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:53:14 on Nov 28,2019
vcom -64 -93 -work xbip_utils_v3_0_8 -f C:\Users\Administrator\Desktop\wjg/xbip_utils_v3_0_8/.cxl.vhdl.xbip_utils_v3_0_8.xbip_utils_v3_0_8.nt64.cmf 
-- Loading package STANDARD
End time: 13:53:14 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_utils_v3_0_8)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 42.86 % complete

Compiling verilog library 'xdma_v4_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xdma_v4_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:53:17 on Nov 28,2019
vlog -64 -L xdma_v4_0_1 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -sv -work xdma_v4_0_1 -f C:\Users\Administrator\Desktop\wjg/xdma_v4_0_1/.cxl.systemverilog.xdma_v4_0_1.xdma_v4_0_1.nt64.cmf 
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2600) <protected>
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2600) <protected>
-- Compiling package xdma_v4_0_vl_rfs_sv_unit
** Error: (vlog-13069) C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/xdma_axi4mm_axi_bridge.vh(204): syntax error, unexpected "SystemVerilog keyword 'endpackage'", expecting class.
-- Compiling interface dma_pcie_axis_cc_if
-- Compiling interface dma_pcie_axis_cq_if
-- Compiling interface dma_pcie_axis_rc_if
-- Compiling interface dma_pcie_axis_rq_if
-- Compiling interface dma_pcie_c2h_crdt_if
-- Compiling interface dma_pcie_dsc_in_if
** Error: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/dma_pcie_dsc_in_if.svh(6): 'dma_dsc_in_crd_t' is an unknown type.
Or did you omit the '()' for an instantiation?
** Error: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/dma_pcie_dsc_in_if.svh(7): 'dma_dsc_block_t' is an unknown type.
Or did you omit the '()' for an instantiation?
-- Compiling interface dma_pcie_dsc_out_if
** Error: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/dma_pcie_dsc_out_if.svh(6): 'dma_dsc_out_crd_t' is an unknown type.
Or did you omit the '()' for an instantiation?
** Error: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/dma_pcie_dsc_out_if.svh(7): 'dma_dsc_block_t' is an unknown type.
Or did you omit the '()' for an instantiation?
-- Compiling interface dma_pcie_fabric_input_if
-- Compiling interface dma_pcie_fabric_output_if
-- Compiling interface dma_pcie_gic_if
-- Compiling interface dma_pcie_h2c_crdt_if
-- Compiling interface dma_pcie_mi_16Bx2048_4Bwe_ram_if
-- Compiling interface dma_pcie_mi_2Bx2048_ram_if
-- Compiling interface dma_pcie_mi_4Bx2048_4Bwe_ram_if
-- Compiling interface dma_pcie_mi_64Bx128_32Bwe_ram_if
-- Compiling interface dma_pcie_mi_64Bx256_32Bwe_ram_if
-- Compiling interface dma_pcie_mi_64Bx512_32Bwe_ram_if
-- Compiling interface dma_pcie_mi_8Bx2048_4Bwe_ram_if
-- Compiling interface dma_pcie_mi_dsc_cpld_if
-- Compiling interface dma_pcie_mi_dsc_cpli_if
-- Compiling interface dma_pcie_misc_input_if
-- Compiling interface dma_pcie_misc_output_if
** Error: (vlog-13069) C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/dma_pcie_misc_output_if.svh(157): syntax error in protected region.

** Error: (vlog-13069) C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/dma_pcie_misc_output_if.svh(157): syntax error in protected region.

** Error: (vlog-13069) C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/dma_pcie_misc_output_if.svh(157): syntax error in protected region.

** Error: (vlog-13069) C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/dma_pcie_misc_output_if.svh(157): syntax error in protected region.

** Error: (vlog-13069) C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/dma_pcie_misc_output_if.svh(157): syntax error in protected region.

** Error: (vlog-13069) C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/dma_pcie_misc_output_if.svh(157): syntax error in protected region.

** Error: (vlog-13069) C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/dma_pcie_misc_output_if.svh(157): syntax error in protected region.

** Error: (vlog-13069) C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/dma_pcie_misc_output_if.svh(157): syntax error in protected region.

** Error: (vlog-13069) C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/dma_pcie_misc_output_if.svh(157): syntax error in protected region.

** Error: (vlog-13069) C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/dma_pcie_misc_output_if.svh(157): syntax error in protected region.

** Error: (vlog-13069) C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/dma_pcie_misc_output_if.svh(157): syntax error in protected region.

-- Compiling module xdma_v4_0_1_BufferMem
-- Compiling module xdma_v4_0_1_GenericFIFO1R2W
-- Compiling module xdma_v4_0_1_GenericFIFO
-- Compiling module xdma_v4_0_1_GenericFIFOAsyncNoHead
-- Compiling module xdma_v4_0_1_GenericFIFOAsync
-- Compiling module xdma_v4_0_1_GenericFIFOHead
-- Compiling module xdma_v4_0_1_GenericFIFOHead2
** Error: (vlog-13069) C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): syntax error in protected region.

** Error: (vlog-13069) C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): syntax error in protected region.

** Error: (vlog-13069) C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): syntax error in protected region.

** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Error: (vlog-13069) C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): syntax error in protected region.

** Error: (vlog-13069) C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): syntax error in protected region.

** Error: (vlog-13069) C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): syntax error in protected region.

** Error: (vlog-13069) C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): syntax error in protected region.

** Error: (vlog-13069) C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): syntax error in protected region.

** Error: (vlog-13069) C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): syntax error in protected region.

** Error: (vlog-13069) C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): syntax error in protected region.

** Error: (vlog-13069) C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): syntax error in protected region.

** Error: (vlog-13069) C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): syntax error in protected region.

** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2600) <protected>
** Warning: C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): (vlog-2600) <protected>
** Error: (vlog-13069) C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl/axidma_fifo.vh(1123): syntax error in protected region.

End time: 13:53:18 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 54, Warnings: 62

END_COMPILATION_MESSAGES(modelsim:verilog:xdma_v4_0_1)
==============================================================================


compile_simlib: 1 error(s), 62 warning(s), 43.15 % complete

Compiling verilog library 'xhmc_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xhmc_v1_0_5)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:53:20 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work xhmc_v1_0_5 -f C:\Users\Administrator\Desktop\wjg/xhmc_v1_0_5/.cxl.verilog.xhmc_v1_0_5.xhmc_v1_0_5.nt64.cmf 

Top level modules:
End time: 13:53:24 on Nov 28,2019, Elapsed time: 0:00:04
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:xhmc_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 43.45 % complete

Compiling verilog library 'xil_common_vip_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xil_common_vip_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:53:26 on Nov 28,2019
vlog -64 -L xil_common_vip_v1_0_0 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -sv -work xil_common_vip_v1_0_0 -f C:\Users\Administrator\Desktop\wjg/xil_common_vip_v1_0_0/.cxl.systemverilog.xil_common_vip_v1_0_0.xil_common_vip_v1_0_0.nt64.cmf 
-- Compiling package xil_common_vip_v1_0_0_pkg

Top level modules:
	--none--
End time: 13:53:26 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:xil_common_vip_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 43.75 % complete

Compiling verilog library 'xlconcat_v2_1_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xlconcat_v2_1_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:53:29 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work xlconcat_v2_1_1 -f C:\Users\Administrator\Desktop\wjg/xlconcat_v2_1_1/.cxl.verilog.xlconcat_v2_1_1.xlconcat_v2_1_1.nt64.cmf 
-- Compiling module xlconcat_v2_1_1_xlconcat

Top level modules:
	xlconcat_v2_1_1_xlconcat
End time: 13:53:29 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:xlconcat_v2_1_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 44.05 % complete

Compiling verilog library 'xlconstant_v1_1_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xlconstant_v1_1_3)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:53:32 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work xlconstant_v1_1_3 -f C:\Users\Administrator\Desktop\wjg/xlconstant_v1_1_3/.cxl.verilog.xlconstant_v1_1_3.xlconstant_v1_1_3.nt64.cmf 
-- Compiling module xlconstant_v1_1_3_xlconstant

Top level modules:
	xlconstant_v1_1_3_xlconstant
End time: 13:53:32 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:xlconstant_v1_1_3)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 44.35 % complete

Compiling verilog library 'xlslice_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xlslice_v1_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:53:35 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work xlslice_v1_0_1 -f C:\Users\Administrator\Desktop\wjg/xlslice_v1_0_1/.cxl.verilog.xlslice_v1_0_1.xlslice_v1_0_1.nt64.cmf 
-- Compiling module xlslice_v1_0_1_xlslice

Top level modules:
	xlslice_v1_0_1_xlslice
End time: 13:53:35 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:xlslice_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 44.64 % complete

Compiling verilog library 'xsdbm_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xsdbm_v2_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:53:38 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work xsdbm_v2_0_0 -f C:\Users\Administrator\Desktop\wjg/xsdbm_v2_0_0/.cxl.verilog.xsdbm_v2_0_0.xsdbm_v2_0_0.nt64.cmf 

Top level modules:
End time: 13:53:39 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:xsdbm_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 44.94 % complete

Compiling verilog library 'xsdbm_v3_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xsdbm_v3_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:53:41 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work xsdbm_v3_0_0 -f C:\Users\Administrator\Desktop\wjg/xsdbm_v3_0_0/.cxl.verilog.xsdbm_v3_0_0.xsdbm_v3_0_0.nt64.cmf 

Top level modules:
End time: 13:53:42 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:xsdbm_v3_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 45.24 % complete

Compiling verilog library 'xxv_ethernet_v2_3_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xxv_ethernet_v2_3_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:53:44 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work xxv_ethernet_v2_3_1 -f C:\Users\Administrator\Desktop\wjg/xxv_ethernet_v2_3_1/.cxl.verilog.xxv_ethernet_v2_3_1.xxv_ethernet_v2_3_1.nt64.cmf 

Top level modules:
End time: 13:53:48 on Nov 28,2019, Elapsed time: 0:00:04
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:xxv_ethernet_v2_3_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 45.54 % complete

Compiling vhdl library 'lib_srl_fifo_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lib_srl_fifo_v1_0_2)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:53:50 on Nov 28,2019
vcom -64 -93 -work lib_srl_fifo_v1_0_2 -f C:\Users\Administrator\Desktop\wjg/lib_srl_fifo_v1_0_2/.cxl.vhdl.lib_srl_fifo_v1_0_2.lib_srl_fifo_v1_0_2.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity cntr_incr_decr_addn_f
-- Loading package NUMERIC_STD
-- Compiling architecture imp of cntr_incr_decr_addn_f
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling entity dynshreg_f
-- Compiling architecture behavioral of dynshreg_f
-- Compiling entity srl_fifo_rbu_f
-- Compiling architecture imp of srl_fifo_rbu_f
-- Loading entity cntr_incr_decr_addn_f
-- Loading entity dynshreg_f
-- Compiling entity srl_fifo_f
-- Compiling architecture imp of srl_fifo_f
-- Loading entity srl_fifo_rbu_f
End time: 13:53:50 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:lib_srl_fifo_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 45.83 % complete

Compiling vhdl library 'lib_fifo_v1_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lib_fifo_v1_0_10)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:53:53 on Nov 28,2019
vcom -64 -93 -work lib_fifo_v1_0_10 -f C:\Users\Administrator\Desktop\wjg/lib_fifo_v1_0_10/.cxl.vhdl.lib_fifo_v1_0_10.lib_fifo_v1_0_10.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "SYNOPSYS".
-- Loading package std_logic_misc
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "CLOSELY_RELATED_TCF" has not been declared.
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package VCOMPONENTS
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lib_fifo_v1_0\hdl\lib_fifo_v1_0_rfs.vhd(203): VHDL Compiler exiting
End time: 13:53:53 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 5, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:lib_fifo_v1_0_10)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 46.13 % complete

Compiling vhdl library 'axi_datamover_v5_1_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_datamover_v5_1_17)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:53:56 on Nov 28,2019
vcom -64 -93 -work axi_datamover_v5_1_17 -f C:\Users\Administrator\Desktop\wjg/axi_datamover_v5_1_17/.cxl.vhdl.axi_datamover_v5_1_17.axi_datamover_v5_1_17.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity axi_datamover_reset
-- Compiling architecture implementation of axi_datamover_reset
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_datamover_v5_1\hdl\axi_datamover_v5_1_vh_rfs.vhd(354): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_datamover_v5_1\hdl\axi_datamover_v5_1_vh_rfs.vhd(354): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_datamover_v5_1\hdl\axi_datamover_v5_1_vh_rfs.vhd(434): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_datamover_v5_1\hdl\axi_datamover_v5_1_vh_rfs.vhd(434): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_datamover_v5_1\hdl\axi_datamover_v5_1_vh_rfs.vhd(516): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_datamover_v5_1\hdl\axi_datamover_v5_1_vh_rfs.vhd(516): Unknown expanded name.
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_datamover_v5_1\hdl\axi_datamover_v5_1_vh_rfs.vhd(744): VHDL Compiler exiting
End time: 13:53:56 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 10, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_datamover_v5_1_17)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 46.43 % complete

Compiling verilog library 'amm_axi_bridge_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:amm_axi_bridge_v1_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:53:59 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work amm_axi_bridge_v1_0_1 -f C:\Users\Administrator\Desktop\wjg/amm_axi_bridge_v1_0_1/.cxl.verilog.amm_axi_bridge_v1_0_1.amm_axi_bridge_v1_0_1.nt64.cmf 
-- Compiling module amm_axi_bridge_v1_0_1_read_top
-- Compiling module amm_axi_bridge_v1_0_1_read_multi
-- Compiling module amm_axi_bridge_v1_0_1_read_demux
-- Compiling module amm_axi_bridge_v1_0_1_write_top
-- Compiling module amm_axi_bridge_v1_0_1_write_multi
-- Compiling module amm_axi_bridge_v1_0_1_write_mux
-- Compiling module amm_axi_bridge_v1_0_1_top
-- Compiling module amm_axi_bridge_v1_0_1_fifo
-- Compiling module amm_axi_bridge_v1_0_1_arbitration

Top level modules:
	amm_axi_bridge_v1_0_1_top
End time: 13:53:59 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:amm_axi_bridge_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 46.73 % complete

Compiling verilog library 'axi4stream_vip_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi4stream_vip_v1_0_3)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:54:02 on Nov 28,2019
vlog -64 -L xil_common_vip_v1_0_0 -L axi4stream_vip_v1_0_3 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -sv -work axi4stream_vip_v1_0_3 -f C:\Users\Administrator\Desktop\wjg/axi4stream_vip_v1_0_3/.cxl.systemverilog.axi4stream_vip_v1_0_3.axi4stream_vip_v1_0_3.nt64.cmf 
-- Compiling package axi4stream_vip_v1_0_3_pkg
-- Importing package xil_common_vip_v1_0_0.xil_common_vip_v1_0_0_pkg
-- Compiling interface axi4stream_vip_v1_0_3_axi4streampc
-- Compiling package axi4stream_vip_v1_0_vl_rfs_sv_unit
-- Importing package axi4stream_vip_v1_0_3_pkg
-- Importing package xil_common_vip_v1_0_0.xil_common_vip_v1_0_0_pkg
-- Compiling interface axi4stream_vip_v1_0_3_if
-- Compiling module axi4stream_vip_v1_0_3_top

Top level modules:
	axi4stream_vip_v1_0_3_top
End time: 13:54:02 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi4stream_vip_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 47.02 % complete

Compiling verilog library 'axi4stream_vip_v1_1_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi4stream_vip_v1_1_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:54:05 on Nov 28,2019
vlog -64 -L axi4stream_vip_v1_1_1 -L xilinx_vip "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -sv -work axi4stream_vip_v1_1_1 -f C:\Users\Administrator\Desktop\wjg/axi4stream_vip_v1_1_1/.cxl.systemverilog.axi4stream_vip_v1_1_1.axi4stream_vip_v1_1_1.nt64.cmf 
-- Compiling module axi4stream_vip_v1_1_1_top

Top level modules:
	axi4stream_vip_v1_1_1_top
End time: 13:54:05 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi4stream_vip_v1_1_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 47.32 % complete

Compiling vhdl library 'v_tc_v6_1_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:v_tc_v6_1_12)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:54:08 on Nov 28,2019
vcom -64 -93 -work v_tc_v6_1_12 -f C:\Users\Administrator\Desktop\wjg/v_tc_v6_1_12/.cxl.vhdl.v_tc_v6_1_12.v_tc_v6_1_12.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find axi_lite_ipif_v3_0_4.axi_lite_ipif.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_tc_v6_1\hdl\v_tc_v6_1_vh_rfs.vhd(4418): (vcom-1195) Cannot find expanded name "<protected>.<protected>".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_tc_v6_1\hdl\v_tc_v6_1_vh_rfs.vhd(4434): VHDL Compiler exiting
End time: 13:54:09 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 4, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:v_tc_v6_1_12)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 47.62 % complete

Compiling verilog library 'v_axi4s_vid_out_v4_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_axi4s_vid_out_v4_0_8)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:54:11 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work v_axi4s_vid_out_v4_0_8 -f C:\Users\Administrator\Desktop\wjg/v_axi4s_vid_out_v4_0_8/.cxl.verilog.v_axi4s_vid_out_v4_0_8.v_axi4s_vid_out_v4_0_8.nt64.cmf 
-- Compiling module v_axi4s_vid_out_v4_0_8_fifo_async
-- Compiling module v_axi4s_vid_out_v4_0_8_fifo_sync
-- Compiling module v_axi4s_vid_out_v4_0_8_cdc_single
-- Compiling module v_axi4s_vid_out_v4_0_8_coupler
-- Compiling module v_axi4s_vid_out_v4_0_8_sync
-- Compiling module v_axi4s_vid_out_v4_0_8_formatter
-- Compiling module v_axi4s_vid_out_v4_0_8_repeat
-- Compiling module v_axi4s_vid_out_v4_0_8_remap
-- Compiling module v_axi4s_vid_out_v4_0_8

Top level modules:
	v_axi4s_vid_out_v4_0_8
End time: 13:54:11 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_axi4s_vid_out_v4_0_8)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 47.92 % complete

Compiling verilog library 'axi4svideo_bridge_v1_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi4svideo_bridge_v1_0_8)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:54:14 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work axi4svideo_bridge_v1_0_8 -f C:\Users\Administrator\Desktop\wjg/axi4svideo_bridge_v1_0_8/.cxl.verilog.axi4svideo_bridge_v1_0_8.axi4svideo_bridge_v1_0_8.nt64.cmf 
-- Compiling module axi4svideo_bridge_v1_0_8_sync_cell
-- Compiling module axi4svideo_bridge_v1_0_8

Top level modules:
	axi4svideo_bridge_v1_0_8
End time: 13:54:14 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi4svideo_bridge_v1_0_8)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 48.21 % complete

Compiling vhdl library 'axis_accelerator_adapter_v2_1_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axis_accelerator_adapter_v2_1_12)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:54:17 on Nov 28,2019
vcom -64 -93 -work axis_accelerator_adapter_v2_1_12 -f C:\Users\Administrator\Desktop\wjg/axis_accelerator_adapter_v2_1_12/.cxl.vhdl.axis_accelerator_adapter_v2_1_12.axis_accelerator_adapter_v2_1_12.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "SYNOPSYS".
-- Loading package std_logic_misc
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "CLOSELY_RELATED_TCF" has not been declared.
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(79): VHDL Compiler exiting
End time: 13:54:17 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 5, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axis_accelerator_adapter_v2_1_12)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 48.51 % complete

Compiling verilog library 'axis_broadcaster_v1_1_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_broadcaster_v1_1_15)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:54:20 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work axis_broadcaster_v1_1_15 -f C:\Users\Administrator\Desktop\wjg/axis_broadcaster_v1_1_15/.cxl.verilog.axis_broadcaster_v1_1_15.axis_broadcaster_v1_1_15.nt64.cmf 
-- Compiling module axis_broadcaster_v1_1_15_core

Top level modules:
	axis_broadcaster_v1_1_15_core
End time: 13:54:20 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axis_broadcaster_v1_1_15)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 48.81 % complete

Compiling verilog library 'axis_data_fifo_v1_1_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_data_fifo_v1_1_16)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:54:23 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work axis_data_fifo_v1_1_16 -f C:\Users\Administrator\Desktop\wjg/axis_data_fifo_v1_1_16/.cxl.verilog.axis_data_fifo_v1_1_16.axis_data_fifo_v1_1_16.nt64.cmf 
-- Compiling module axis_data_fifo_v1_1_16_axis_data_fifo

Top level modules:
	axis_data_fifo_v1_1_16_axis_data_fifo
End time: 13:54:23 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axis_data_fifo_v1_1_16)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 49.11 % complete

Compiling verilog library 'axis_clock_converter_v1_1_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_clock_converter_v1_1_16)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:54:26 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work axis_clock_converter_v1_1_16 -f C:\Users\Administrator\Desktop\wjg/axis_clock_converter_v1_1_16/.cxl.verilog.axis_clock_converter_v1_1_16.axis_clock_converter_v1_1_16.nt64.cmf 
-- Compiling module axis_clock_converter_v1_1_16_axisc_sync_clock_converter
-- Compiling module axis_clock_converter_v1_1_16_axisc_sample_cycle_ratio
-- Compiling module axis_clock_converter_v1_1_16_axis_clock_converter

Top level modules:
	axis_clock_converter_v1_1_16_axis_clock_converter
End time: 13:54:26 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axis_clock_converter_v1_1_16)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 49.40 % complete

Compiling verilog library 'axis_combiner_v1_1_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_combiner_v1_1_14)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:54:29 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work axis_combiner_v1_1_14 -f C:\Users\Administrator\Desktop\wjg/axis_combiner_v1_1_14/.cxl.verilog.axis_combiner_v1_1_14.axis_combiner_v1_1_14.nt64.cmf 
-- Compiling module axis_combiner_v1_1_14_top

Top level modules:
	axis_combiner_v1_1_14_top
End time: 13:54:29 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axis_combiner_v1_1_14)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 49.70 % complete

Compiling verilog library 'axis_register_slice_v1_1_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_register_slice_v1_1_15)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:54:32 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work axis_register_slice_v1_1_15 -f C:\Users\Administrator\Desktop\wjg/axis_register_slice_v1_1_15/.cxl.verilog.axis_register_slice_v1_1_15.axis_register_slice_v1_1_15.nt64.cmf 
-- Compiling module axis_register_slice_v1_1_15_tdm_sample
-- Compiling module axis_register_slice_v1_1_15_source_region_slr
-- Compiling module axis_register_slice_v1_1_15_dest_region_slr
-- Compiling module axis_register_slice_v1_1_15_axisc_register_slice
-- Compiling module axis_register_slice_v1_1_15_axis_register_slice

Top level modules:
	axis_register_slice_v1_1_15_axis_register_slice
End time: 13:54:32 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axis_register_slice_v1_1_15)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 50.00 % complete

Compiling verilog library 'axis_dwidth_converter_v1_1_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_dwidth_converter_v1_1_14)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:54:35 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work axis_dwidth_converter_v1_1_14 -f C:\Users\Administrator\Desktop\wjg/axis_dwidth_converter_v1_1_14/.cxl.verilog.axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14.nt64.cmf 
-- Compiling module axis_dwidth_converter_v1_1_14_axisc_downsizer
-- Compiling module axis_dwidth_converter_v1_1_14_axisc_upsizer
-- Compiling module axis_dwidth_converter_v1_1_14_axis_dwidth_converter

Top level modules:
	axis_dwidth_converter_v1_1_14_axis_dwidth_converter
End time: 13:54:35 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axis_dwidth_converter_v1_1_14)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 50.30 % complete

Compiling verilog library 'axis_interconnect_v1_1_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_interconnect_v1_1_14)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:54:38 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work axis_interconnect_v1_1_14 -f C:\Users\Administrator\Desktop\wjg/axis_interconnect_v1_1_14/.cxl.verilog.axis_interconnect_v1_1_14.axis_interconnect_v1_1_14.nt64.cmf 
-- Compiling module axis_interconnect_v1_1_14_axisc_sync_clock_converter
-- Compiling module axis_interconnect_v1_1_14_axisc_sample_cycle_ratio
-- Compiling module axis_interconnect_v1_1_14_axis_clock_converter
-- Compiling module axis_interconnect_v1_1_14_axis_data_fifo
-- Compiling module axis_interconnect_v1_1_14_arb_rr
-- Compiling module axis_interconnect_v1_1_14_axisc_decoder
-- Compiling module axis_interconnect_v1_1_14_axisc_transfer_mux
-- Compiling module axis_interconnect_v1_1_14_axisc_arb_responder
-- Compiling module axis_interconnect_v1_1_14_axis_switch_arbiter
-- Compiling module axis_interconnect_v1_1_14_dynamic_priority_encoder
-- Compiling module axis_interconnect_v1_1_14_axis_switch
-- Compiling module axis_interconnect_v1_1_14_axis_subset_converter
-- Compiling module axis_interconnect_v1_1_14_mux_enc
-- Compiling module axis_interconnect_v1_1_14_util_aclken_converter
-- Compiling module axis_interconnect_v1_1_14_util_aclken_converter_wrapper
-- Compiling module axis_interconnect_v1_1_14_util_axis2vector
-- Compiling module axis_interconnect_v1_1_14_util_vector2axis
-- Compiling module axis_interconnect_v1_1_14_axisc_register_slice
-- Compiling module axis_interconnect_v1_1_14_axis_register_slice
-- Compiling module axis_interconnect_v1_1_14_axisc_downsizer
-- Compiling module axis_interconnect_v1_1_14_axisc_upsizer
-- Compiling module axis_interconnect_v1_1_14_axis_dwidth_converter
-- Compiling module axis_interconnect_v1_1_14_dynamic_datapath
-- Compiling module axis_interconnect_v1_1_14_axis_interconnect
-- Compiling module axis_interconnect_v1_1_14_axis_interconnect_16x16_top

Top level modules:
	axis_interconnect_v1_1_14_axis_interconnect_16x16_top
End time: 13:54:38 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axis_interconnect_v1_1_14)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 50.60 % complete

Compiling verilog library 'axis_subset_converter_v1_1_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_subset_converter_v1_1_15)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:54:41 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work axis_subset_converter_v1_1_15 -f C:\Users\Administrator\Desktop\wjg/axis_subset_converter_v1_1_15/.cxl.verilog.axis_subset_converter_v1_1_15.axis_subset_converter_v1_1_15.nt64.cmf 
-- Compiling module axis_subset_converter_v1_1_15_core

Top level modules:
	axis_subset_converter_v1_1_15_core
End time: 13:54:41 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axis_subset_converter_v1_1_15)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 50.89 % complete

Compiling verilog library 'axis_switch_v1_1_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_switch_v1_1_15)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:54:44 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work axis_switch_v1_1_15 -f C:\Users\Administrator\Desktop\wjg/axis_switch_v1_1_15/.cxl.verilog.axis_switch_v1_1_15.axis_switch_v1_1_15.nt64.cmf 
-- Compiling module axis_switch_v1_1_15_arb_rr
-- Compiling module axis_switch_v1_1_15_arb_trr
-- Compiling module axis_switch_v1_1_15_axisc_decoder
-- Compiling module axis_switch_v1_1_15_axisc_transfer_mux
-- Compiling module axis_switch_v1_1_15_axisc_arb_responder
-- Compiling module axis_switch_v1_1_15_axis_switch_arbiter
-- Compiling module axis_switch_v1_1_15_dynamic_priority_encoder
-- Compiling module axis_switch_v1_1_15_axi_ctrl_read
-- Compiling module axis_switch_v1_1_15_axi_ctrl_write
-- Compiling module axis_switch_v1_1_15_axi_ctrl_top
-- Compiling module axis_switch_v1_1_15_static_router_config_dp
-- Compiling module axis_switch_v1_1_15_static_router_config
-- Compiling module axis_switch_v1_1_15_static_router
-- Compiling module axis_switch_v1_1_15_reg_bank_16x32
-- Compiling module axis_switch_v1_1_15_axis_switch

Top level modules:
	axis_switch_v1_1_15_axis_switch
End time: 13:54:44 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axis_switch_v1_1_15)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 51.19 % complete

Compiling vhdl library 'axi_apb_bridge_v3_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_apb_bridge_v3_0_13)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:54:47 on Nov 28,2019
vcom -64 -93 -work axi_apb_bridge_v3_0_13 -f C:\Users\Administrator\Desktop\wjg/axi_apb_bridge_v3_0_13/.cxl.vhdl.axi_apb_bridge_v3_0_13.axi_apb_bridge_v3_0_13.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity pselect_f
-- Compiling architecture imp of pselect_f
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "SYNOPSYS".
-- Loading package std_logic_misc
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "CLOSELY_RELATED_TCF" has not been declared.
-- Loading entity pselect_f
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_apb_bridge_v3_0\hdl\axi_apb_bridge_v3_0_vh_rfs.vhd(496): VHDL Compiler exiting
End time: 13:54:48 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 5, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_apb_bridge_v3_0_13)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 51.49 % complete

Compiling vhdl library 'axi_bram_ctrl_v4_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_bram_ctrl_v4_0_13)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:54:51 on Nov 28,2019
vcom -64 -93 -work axi_bram_ctrl_v4_0_13 -f C:\Users\Administrator\Desktop\wjg/axi_bram_ctrl_v4_0_13/.cxl.vhdl.axi_bram_ctrl_v4_0_13.axi_bram_ctrl_v4_0_13.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Compiling package axi_bram_ctrl_funcs
-- Loading package NUMERIC_STD
-- Compiling package body axi_bram_ctrl_funcs
-- Loading package axi_bram_ctrl_funcs
-- Compiling package coregen_comp_defs
-- Compiling entity axi_lite_if
-- Compiling architecture IMP of axi_lite_if
-- Compiling entity checkbit_handler_64
-- Compiling architecture IMP of checkbit_handler_64
-- Compiling entity checkbit_handler
-- Compiling architecture IMP of checkbit_handler
-- Compiling entity Correct_One_Bit_64
-- Compiling architecture IMP of Correct_One_Bit_64
-- Compiling entity Correct_One_Bit
-- Compiling architecture IMP of Correct_One_Bit
-- Compiling entity XOR18
-- Compiling architecture IMP of XOR18
-- Compiling entity Parity
-- Compiling architecture IMP of Parity
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity ecc_gen
-- Compiling architecture trans of ecc_gen
-- Loading entity axi_lite_if
-- Loading package axi_bram_ctrl_funcs
-- Compiling entity lite_ecc_reg
-- Compiling architecture implementation of lite_ecc_reg
-- Loading entity lite_ecc_reg
-- Loading entity Parity
-- Loading entity checkbit_handler
-- Loading entity Correct_One_Bit
-- Loading entity ecc_gen
-- Compiling entity axi_lite
-- Compiling architecture implementation of axi_lite
-- Compiling entity sng_port_arb
-- Compiling architecture implementation of sng_port_arb
-- Compiling entity ua_narrow
-- Compiling architecture implementation of ua_narrow
-- Compiling entity wrap_brst
-- Compiling architecture implementation of wrap_brst
-- Loading entity wrap_brst
-- Loading entity ua_narrow
-- Loading entity checkbit_handler_64
-- Loading entity Correct_One_Bit_64
-- Compiling entity rd_chnl
-- Compiling architecture implementation of rd_chnl
-- Loading entity SRL_FIFO
-- Compiling entity wr_chnl
-- Compiling architecture implementation of wr_chnl
-- Loading entity sng_port_arb
-- Loading entity wr_chnl
-- Loading entity rd_chnl
-- Compiling entity full_axi
-- Compiling architecture implementation of full_axi
-- Loading entity axi_lite
-- Loading entity full_axi
-- Compiling entity axi_bram_ctrl_top
-- Compiling architecture implementation of axi_bram_ctrl_top
-- Loading package VCOMPONENTS
-- Loading entity axi_bram_ctrl_top
-- Compiling entity axi_bram_ctrl
-- Compiling architecture implementation of axi_bram_ctrl
-- Loading package vl_types
-- Loading entity blk_mem_gen_v8_3_6
End time: 13:54:51 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_bram_ctrl_v4_0_13)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 51.79 % complete

Compiling vhdl library 'axi_sg_v4_1_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_sg_v4_1_8)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:54:54 on Nov 28,2019
vcom -64 -93 -work axi_sg_v4_1_8 -f C:\Users\Administrator\Desktop\wjg/axi_sg_v4_1_8/.cxl.vhdl.axi_sg_v4_1_8.axi_sg_v4_1_8.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package axi_sg_pkg
-- Compiling package body axi_sg_pkg
-- Loading package axi_sg_pkg
-- Compiling entity axi_sg_reset
-- Compiling architecture implementation of axi_sg_reset
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
** Error: (vcom-11) Could not find lib_fifo_v1_0_10.sync_fifo_fg.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_sg_v4_1\hdl\axi_sg_v4_1_rfs.vhd(895): (vcom-1195) Cannot find expanded name "lib_fifo_v1_0_10.sync_fifo_fg".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_sg_v4_1\hdl\axi_sg_v4_1_rfs.vhd(900): VHDL Compiler exiting
End time: 13:54:54 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_sg_v4_1_8)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 52.08 % complete

Compiling vhdl library 'axi_cdma_v4_1_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_cdma_v4_1_15)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:54:57 on Nov 28,2019
vcom -64 -93 -work axi_cdma_v4_1_15 -f C:\Users\Administrator\Desktop\wjg/axi_cdma_v4_1_15/.cxl.vhdl.axi_cdma_v4_1_15.axi_cdma_v4_1_15.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling package axi_cdma_pkg
-- Compiling package body axi_cdma_pkg
-- Loading package axi_cdma_pkg
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "SYNOPSYS".
-- Loading package std_logic_misc
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "CLOSELY_RELATED_TCF" has not been declared.
-- Loading package axi_cdma_pkg
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_cdma_v4_1\hdl\axi_cdma_v4_1_vh_rfs.vhd(374): VHDL Compiler exiting
End time: 13:54:57 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 5, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_cdma_v4_1_15)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 52.38 % complete

Compiling verilog library 'axi_clock_converter_v2_1_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_clock_converter_v2_1_14)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:55:00 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work axi_clock_converter_v2_1_14 -f C:\Users\Administrator\Desktop\wjg/axi_clock_converter_v2_1_14/.cxl.verilog.axi_clock_converter_v2_1_14.axi_clock_converter_v2_1_14.nt64.cmf 
-- Compiling module axi_clock_converter_v2_1_14_axic_sync_clock_converter
-- Compiling module axi_clock_converter_v2_1_14_axic_sample_cycle_ratio
-- Compiling module axi_clock_converter_v2_1_14_lite_async
-- Compiling module axi_clock_converter_v2_1_14_axi_clock_converter

Top level modules:
	axi_clock_converter_v2_1_14_axi_clock_converter
End time: 13:55:00 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_clock_converter_v2_1_14)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 52.68 % complete

Compiling verilog library 'axi_data_fifo_v2_1_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_data_fifo_v2_1_14)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:55:03 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work axi_data_fifo_v2_1_14 -f C:\Users\Administrator\Desktop\wjg/axi_data_fifo_v2_1_14/.cxl.verilog.axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14.nt64.cmf 
-- Compiling module axi_data_fifo_v2_1_14_axic_fifo
-- Compiling module axi_data_fifo_v2_1_14_fifo_gen
-- Compiling module axi_data_fifo_v2_1_14_axic_srl_fifo
-- Compiling module axi_data_fifo_v2_1_14_axic_reg_srl_fifo
-- Compiling module axi_data_fifo_v2_1_14_ndeep_srl
-- Compiling module axi_data_fifo_v2_1_14_axi_data_fifo

Top level modules:
	axi_data_fifo_v2_1_14_axic_fifo
	axi_data_fifo_v2_1_14_axic_srl_fifo
	axi_data_fifo_v2_1_14_axic_reg_srl_fifo
	axi_data_fifo_v2_1_14_axi_data_fifo
End time: 13:55:03 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_data_fifo_v2_1_14)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 52.98 % complete

Compiling verilog library 'axi_register_slice_v2_1_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_register_slice_v2_1_15)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:55:06 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work axi_register_slice_v2_1_15 -f C:\Users\Administrator\Desktop\wjg/axi_register_slice_v2_1_15/.cxl.verilog.axi_register_slice_v2_1_15.axi_register_slice_v2_1_15.nt64.cmf 
-- Compiling module axi_register_slice_v2_1_15_tdm_sample
-- Compiling module axi_register_slice_v2_1_15_srl_rtl
-- Compiling module axi_register_slice_v2_1_15_axic_register_slice
-- Compiling module axi_register_slice_v2_1_15_multi_slr
-- Compiling module axi_register_slice_v2_1_15_middle_region_slr
-- Compiling module axi_register_slice_v2_1_15_source_region_slr
-- Compiling module axi_register_slice_v2_1_15_dest_region_slr
-- Compiling module axi_register_slice_v2_1_15_single_slr
-- Compiling module axi_register_slice_v2_1_15_axic_reg_srl_fifo
-- Compiling module axi_register_slice_v2_1_15_axi_register_slice

Top level modules:
	axi_register_slice_v2_1_15_axi_register_slice
End time: 13:55:06 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_register_slice_v2_1_15)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 53.27 % complete

Compiling verilog library 'axi_crossbar_v2_1_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_crossbar_v2_1_16)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:55:09 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work axi_crossbar_v2_1_16 -f C:\Users\Administrator\Desktop\wjg/axi_crossbar_v2_1_16/.cxl.verilog.axi_crossbar_v2_1_16.axi_crossbar_v2_1_16.nt64.cmf 
-- Compiling module axi_crossbar_v2_1_16_addr_arbiter_sasd
-- Compiling module axi_crossbar_v2_1_16_addr_arbiter
-- Compiling module axi_crossbar_v2_1_16_addr_decoder
-- Compiling module axi_crossbar_v2_1_16_arbiter_resp
-- Compiling module axi_crossbar_v2_1_16_crossbar_sasd
-- Compiling module axi_crossbar_v2_1_16_crossbar
-- Compiling module axi_crossbar_v2_1_16_decerr_slave
-- Compiling module axi_crossbar_v2_1_16_si_transactor
-- Compiling module axi_crossbar_v2_1_16_splitter
-- Compiling module axi_crossbar_v2_1_16_wdata_mux
-- Compiling module axi_crossbar_v2_1_16_wdata_router
-- Compiling module axi_crossbar_v2_1_16_axi_crossbar

Top level modules:
	axi_crossbar_v2_1_16_axi_crossbar
End time: 13:55:09 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_crossbar_v2_1_16)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 53.57 % complete

Compiling vhdl library 'axi_dma_v7_1_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_dma_v7_1_16)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:55:12 on Nov 28,2019
vcom -64 -93 -work axi_dma_v7_1_16 -f C:\Users\Administrator\Desktop\wjg/axi_dma_v7_1_16/.cxl.vhdl.axi_dma_v7_1_16.axi_dma_v7_1_16.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling package axi_dma_pkg
-- Compiling package body axi_dma_pkg
-- Loading package axi_dma_pkg
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "SYNOPSYS".
-- Loading package std_logic_misc
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "CLOSELY_RELATED_TCF" has not been declared.
-- Loading package axi_dma_pkg
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_dma_v7_1\hdl\axi_dma_v7_1_vh_rfs.vhd(521): VHDL Compiler exiting
End time: 13:55:12 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 5, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_dma_v7_1_16)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 53.87 % complete

Compiling verilog library 'axi_protocol_converter_v2_1_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_protocol_converter_v2_1_15)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:55:15 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work axi_protocol_converter_v2_1_15 -f C:\Users\Administrator\Desktop\wjg/axi_protocol_converter_v2_1_15/.cxl.verilog.axi_protocol_converter_v2_1_15.axi_protocol_converter_v2_1_15.nt64.cmf 
-- Compiling module axi_protocol_converter_v2_1_15_a_axi3_conv
-- Compiling module axi_protocol_converter_v2_1_15_axi3_conv
-- Compiling module axi_protocol_converter_v2_1_15_axilite_conv
-- Compiling module axi_protocol_converter_v2_1_15_r_axi3_conv
-- Compiling module axi_protocol_converter_v2_1_15_w_axi3_conv
-- Compiling module axi_protocol_converter_v2_1_15_b_downsizer
-- Compiling module axi_protocol_converter_v2_1_15_decerr_slave
-- Compiling module axi_protocol_converter_v2_1_15_b2s_simple_fifo
-- Compiling module axi_protocol_converter_v2_1_15_b2s_wrap_cmd
-- Compiling module axi_protocol_converter_v2_1_15_b2s_incr_cmd
-- Compiling module axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm
-- Compiling module axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm
-- Compiling module axi_protocol_converter_v2_1_15_b2s_cmd_translator
-- Compiling module axi_protocol_converter_v2_1_15_b2s_b_channel
-- Compiling module axi_protocol_converter_v2_1_15_b2s_r_channel
-- Compiling module axi_protocol_converter_v2_1_15_b2s_aw_channel
-- Compiling module axi_protocol_converter_v2_1_15_b2s_ar_channel
-- Compiling module axi_protocol_converter_v2_1_15_b2s
-- Compiling module axi_protocol_converter_v2_1_15_axi_protocol_converter

Top level modules:
	axi_protocol_converter_v2_1_15_axi_protocol_converter
End time: 13:55:15 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_protocol_converter_v2_1_15)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 54.17 % complete

Compiling verilog library 'axi_dwidth_converter_v2_1_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_dwidth_converter_v2_1_15)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:55:18 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work axi_dwidth_converter_v2_1_15 -f C:\Users\Administrator\Desktop\wjg/axi_dwidth_converter_v2_1_15/.cxl.verilog.axi_dwidth_converter_v2_1_15.axi_dwidth_converter_v2_1_15.nt64.cmf 
-- Compiling module axi_dwidth_converter_v2_1_15_a_downsizer
-- Compiling module axi_dwidth_converter_v2_1_15_b_downsizer
-- Compiling module axi_dwidth_converter_v2_1_15_r_downsizer
-- Compiling module axi_dwidth_converter_v2_1_15_w_downsizer
-- Compiling module axi_dwidth_converter_v2_1_15_axi_downsizer
-- Compiling module axi_dwidth_converter_v2_1_15_axi4lite_downsizer
-- Compiling module axi_dwidth_converter_v2_1_15_axi4lite_upsizer
-- Compiling module axi_dwidth_converter_v2_1_15_a_upsizer
-- Compiling module axi_dwidth_converter_v2_1_15_r_upsizer
-- Compiling module axi_dwidth_converter_v2_1_15_w_upsizer
-- Compiling module axi_dwidth_converter_v2_1_15_w_upsizer_pktfifo
-- Compiling module axi_dwidth_converter_v2_1_15_r_upsizer_pktfifo
-- Compiling module axi_dwidth_converter_v2_1_15_axi_upsizer
-- Compiling module axi_dwidth_converter_v2_1_15_top

Top level modules:
	axi_dwidth_converter_v2_1_15_top
End time: 13:55:18 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_dwidth_converter_v2_1_15)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 54.46 % complete

Compiling vhdl library 'axi_emc_v3_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_emc_v3_0_15)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:55:21 on Nov 28,2019
vcom -64 -93 -work axi_emc_v3_0_15 -f C:\Users\Administrator\Desktop\wjg/axi_emc_v3_0_15/.cxl.vhdl.axi_emc_v3_0_15.axi_emc_v3_0_15.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package emc_pkg
-- Compiling package body emc_pkg
-- Loading package emc_pkg
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Compiling entity pselect_f
-- Compiling architecture imp of pselect_f
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "SYNOPSYS".
-- Loading package std_logic_misc
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "CLOSELY_RELATED_TCF" has not been declared.
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_emc_v3_0\hdl\axi_emc_v3_0_vh_rfs.vhd(586): VHDL Compiler exiting
End time: 13:55:21 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 5, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_emc_v3_0_15)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 54.76 % complete

Compiling vhdl library 'axi_epc_v2_0_18'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_epc_v2_0_18)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:55:24 on Nov 28,2019
vcom -64 -93 -work axi_epc_v2_0_18 -f C:\Users\Administrator\Desktop\wjg/axi_epc_v2_0_18/.cxl.vhdl.axi_epc_v2_0_18.axi_epc_v2_0_18.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ld_arith_reg
-- Loading package NUMERIC_STD
-- Compiling architecture imp of ld_arith_reg
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling entity async_statemachine
-- Compiling architecture imp of async_statemachine
-- Loading entity ld_arith_reg
-- Compiling entity async_counters
-- Compiling architecture imp of async_counters
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "SYNOPSYS".
-- Loading package std_logic_misc
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "CLOSELY_RELATED_TCF" has not been declared.
-- Loading package ipif_pkg
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_epc_v2_0\hdl\axi_epc_v2_0_vh_rfs.vhd(2101): VHDL Compiler exiting
End time: 13:55:24 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 5, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_epc_v2_0_18)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 55.06 % complete

Compiling vhdl library 'lib_bmg_v1_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lib_bmg_v1_0_10)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:55:27 on Nov 28,2019
vcom -64 -93 -work lib_bmg_v1_0_10 -f C:\Users\Administrator\Desktop\wjg/lib_bmg_v1_0_10/.cxl.vhdl.lib_bmg_v1_0_10.lib_bmg_v1_0_10.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package VCOMPONENTS
-- Compiling entity blk_mem_gen_wrapper
-- Compiling architecture implementation of blk_mem_gen_wrapper
-- Loading package vl_types
-- Loading entity blk_mem_gen_v8_4_1
End time: 13:55:27 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:lib_bmg_v1_0_10)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 55.36 % complete

Compiling vhdl library 'axi_ethernetlite_v3_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_ethernetlite_v3_0_13)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:55:30 on Nov 28,2019
vcom -64 -93 -work axi_ethernetlite_v3_0_13 -f C:\Users\Administrator\Desktop\wjg/axi_ethernetlite_v3_0_13/.cxl.vhdl.axi_ethernetlite_v3_0_13.axi_ethernetlite_v3_0_13.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ld_arith_reg
-- Loading package NUMERIC_STD
-- Compiling architecture imp of ld_arith_reg
-- Compiling entity mux_onehot_f
-- Compiling architecture imp of mux_onehot_f
-- Compiling package mac_pkg
-- Compiling package body mac_pkg
-- Loading package mac_pkg
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package mac_pkg
-- Compiling entity lfsr16
-- Compiling architecture imp of lfsr16
-- Compiling entity defer_state
-- Compiling architecture implementation of defer_state
-- Compiling entity crcnibshiftreg
-- Compiling architecture implementation of crcnibshiftreg
-- Compiling entity cntr5bit
-- Compiling architecture implementation of cntr5bit
-- Compiling entity tx_statemachine
-- Compiling architecture implementation of tx_statemachine
-- Loading entity cntr5bit
-- Compiling entity tx_intrfce
-- Compiling architecture implementation of tx_intrfce
** Error: (vcom-11) Could not find lib_fifo_v1_0_10.async_fifo_fg.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_ethernetlite_v3_0\hdl\axi_ethernetlite_v3_0_vh_rfs.vhd(3983): (vcom-1195) Cannot find expanded name "lib_fifo_v1_0_10.async_fifo_fg".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_ethernetlite_v3_0\hdl\axi_ethernetlite_v3_0_vh_rfs.vhd(3983): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_ethernetlite_v3_0\hdl\axi_ethernetlite_v3_0_vh_rfs.vhd(4053): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_ethernetlite_v3_0\hdl\axi_ethernetlite_v3_0_vh_rfs.vhd(4053): Unknown expanded name.
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_ethernetlite_v3_0\hdl\axi_ethernetlite_v3_0_vh_rfs.vhd(4076): VHDL Compiler exiting
End time: 13:55:30 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 7, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_ethernetlite_v3_0_13)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 55.65 % complete

Compiling vhdl library 'axi_ethernet_buffer_v2_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_ethernet_buffer_v2_0_17)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:55:33 on Nov 28,2019
vcom -64 -93 -work axi_ethernet_buffer_v2_0_17 -f C:\Users\Administrator\Desktop\wjg/axi_ethernet_buffer_v2_0_17/.cxl.vhdl.axi_ethernet_buffer_v2_0_17.axi_ethernet_buffer_v2_0_17.nt64.cmf 
-- Loading package STANDARD
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_ethernet_buffer_v2_0\hdl\axi_ethernet_buffer_v2_0_rfs.vhd(3216): Nonresolved signal 'initial_index' may have multiple sources.
  Drivers:
    C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_ethernet_buffer_v2_0\hdl\axi_ethernet_buffer_v2_0_rfs.vhd(3234):Conditional signal assignment line__3234
    C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_ethernet_buffer_v2_0\hdl\axi_ethernet_buffer_v2_0_rfs.vhd(3239):Conditional signal assignment line__3239
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_ethernet_buffer_v2_0\hdl\axi_ethernet_buffer_v2_0_rfs.vhd(5436): Nonresolved signal 'initial_index' may have multiple sources.
  Drivers:
    C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_ethernet_buffer_v2_0\hdl\axi_ethernet_buffer_v2_0_rfs.vhd(5456):Conditional signal assignment line__5456
    C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_ethernet_buffer_v2_0\hdl\axi_ethernet_buffer_v2_0_rfs.vhd(5461):Conditional signal assignment line__5461
** Error: (vcom-11) Could not find axi_lite_ipif_v3_0_4.axi_lite_ipif.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_ethernet_buffer_v2_0\hdl\axi_ethernet_buffer_v2_0_rfs.vhd(32630): (vcom-1195) Cannot find expanded name "axi_lite_ipif_v3_0_4.axi_lite_ipif".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_ethernet_buffer_v2_0\hdl\axi_ethernet_buffer_v2_0_rfs.vhd(32630): Unknown expanded name.
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_ethernet_buffer_v2_0\hdl\axi_ethernet_buffer_v2_0_rfs.vhd(33291): VHDL Compiler exiting
End time: 13:55:34 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 5, Warnings: 3

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_ethernet_buffer_v2_0_17)
==============================================================================


compile_simlib: 1 error(s), 3 warning(s), 55.95 % complete

Compiling vhdl library 'axi_fifo_mm_s_v4_1_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_fifo_mm_s_v4_1_12)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:55:36 on Nov 28,2019
vcom -64 -93 -work axi_fifo_mm_s_v4_1_12 -f C:\Users\Administrator\Desktop\wjg/axi_fifo_mm_s_v4_1_12/.cxl.vhdl.axi_fifo_mm_s_v4_1_12.axi_fifo_mm_s_v4_1_12.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package axi_fifo_mm_s_pkg
-- Compiling package body axi_fifo_mm_s_pkg
-- Loading package axi_fifo_mm_s_pkg
-- Loading package axi_fifo_mm_s_pkg
-- Compiling entity axi_write_fsm
-- Compiling architecture axi_write_fsm_arch of axi_write_fsm
-- Compiling entity axi_write_wrapper
-- Compiling architecture axi_write_wrap_arch of axi_write_wrapper
-- Loading entity axi_write_fsm
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "SYNOPSYS".
-- Loading package std_logic_misc
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "CLOSELY_RELATED_TCF" has not been declared.
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_fifo_mm_s_v4_1\hdl\axi_fifo_mm_s_v4_1_rfs.vhd(1277): VHDL Compiler exiting
End time: 13:55:37 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 5, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_fifo_mm_s_v4_1_12)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 56.25 % complete

Compiling verilog library 'axi_firewall_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_firewall_v1_0_3)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:55:40 on Nov 28,2019
vlog -64 -L smartconnect_v1_0 -L axi_firewall_v1_0_3 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -sv -work axi_firewall_v1_0_3 -f C:\Users\Administrator\Desktop\wjg/axi_firewall_v1_0_3/.cxl.systemverilog.axi_firewall_v1_0_3.axi_firewall_v1_0_3.nt64.cmf 
-- Compiling module axi_firewall_v1_0_3_checks
-- Compiling package axi_firewall_v1_0_vl_rfs_sv_unit
-- Compiling module axi_firewall_v1_0_3_threadcam
-- Compiling module axi_firewall_v1_0_3_top

Top level modules:
	axi_firewall_v1_0_3_top
End time: 13:55:40 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_firewall_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 56.55 % complete

Compiling vhdl library 'interrupt_control_v3_1_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:interrupt_control_v3_1_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:55:43 on Nov 28,2019
vcom -64 -93 -work interrupt_control_v3_1_4 -f C:\Users\Administrator\Desktop\wjg/interrupt_control_v3_1_4/.cxl.vhdl.interrupt_control_v3_1_4.interrupt_control_v3_1_4.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "SYNOPSYS".
-- Loading package std_logic_misc
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "CLOSELY_RELATED_TCF" has not been declared.
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ipif_pkg
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\interrupt_control_v3_1\hdl\interrupt_control_v3_1_vh_rfs.vhd(189): VHDL Compiler exiting
End time: 13:55:43 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 5, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:interrupt_control_v3_1_4)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 56.85 % complete

Compiling vhdl library 'axi_gpio_v2_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_gpio_v2_0_17)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:55:46 on Nov 28,2019
vcom -64 -93 -work axi_gpio_v2_0_17 -f C:\Users\Administrator\Desktop\wjg/axi_gpio_v2_0_17/.cxl.vhdl.axi_gpio_v2_0_17.axi_gpio_v2_0_17.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity GPIO_Core
-- Compiling architecture IMP of GPIO_Core
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_gpio_v2_0\hdl\axi_gpio_v2_0_vh_rfs.vhd(454): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_gpio_v2_0\hdl\axi_gpio_v2_0_vh_rfs.vhd(454): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_gpio_v2_0\hdl\axi_gpio_v2_0_vh_rfs.vhd(853): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_gpio_v2_0\hdl\axi_gpio_v2_0_vh_rfs.vhd(853): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_gpio_v2_0\hdl\axi_gpio_v2_0_vh_rfs.vhd(887): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_gpio_v2_0\hdl\axi_gpio_v2_0_vh_rfs.vhd(887): Unknown expanded name.
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_gpio_v2_0\hdl\axi_gpio_v2_0_vh_rfs.vhd(1074): VHDL Compiler exiting
End time: 13:55:46 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 10, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_gpio_v2_0_17)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 57.14 % complete

Compiling vhdl library 'axi_hwicap_v3_0_19'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_hwicap_v3_0_19)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:55:49 on Nov 28,2019
vcom -64 -93 -work axi_hwicap_v3_0_19 -f C:\Users\Administrator\Desktop\wjg/axi_hwicap_v3_0_19/.cxl.vhdl.axi_hwicap_v3_0_19.axi_hwicap_v3_0_19.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
** Error: (vcom-11) Could not find lib_fifo_v1_0_10.async_fifo_fg.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_hwicap_v3_0\hdl\axi_hwicap_v3_0_vh_rfs.vhd(87): (vcom-1195) Cannot find expanded name "lib_fifo_v1_0_10.async_fifo_fg".
-- Loading package lib_pkg
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_hwicap_v3_0\hdl\axi_hwicap_v3_0_vh_rfs.vhd(143): VHDL Compiler exiting
End time: 13:55:49 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_hwicap_v3_0_19)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 57.44 % complete

Compiling vhdl library 'axi_iic_v2_0_18'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_iic_v2_0_18)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:55:52 on Nov 28,2019
vcom -64 -93 -work axi_iic_v2_0_18 -f C:\Users\Administrator\Desktop\wjg/axi_iic_v2_0_18/.cxl.vhdl.axi_iic_v2_0_18.axi_iic_v2_0_18.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity soft_reset
-- Compiling architecture implementation of soft_reset
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Loading package std_logic_arith
-- Compiling entity upcnt_n
-- Compiling architecture RTL of upcnt_n
-- Compiling entity shift8
-- Compiling architecture RTL of shift8
-- Compiling package iic_pkg
-- Compiling package body iic_pkg
-- Loading package iic_pkg
-- Compiling entity debounce
-- Compiling architecture RTL of debounce
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_iic_v2_0\hdl\axi_iic_v2_0_vh_rfs.vhd(1332): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_iic_v2_0\hdl\axi_iic_v2_0_vh_rfs.vhd(1332): Unknown expanded name.
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_iic_v2_0\hdl\axi_iic_v2_0_vh_rfs.vhd(1406): VHDL Compiler exiting
End time: 13:55:52 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 4, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_iic_v2_0_18)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 57.74 % complete

Compiling vhdl library 'axi_intc_v4_1_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_intc_v4_1_10)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:55:55 on Nov 28,2019
vcom -64 -93 -work axi_intc_v4_1_10 -f C:\Users\Administrator\Desktop\wjg/axi_intc_v4_1_10/.cxl.vhdl.axi_intc_v4_1_10.axi_intc_v4_1_10.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity double_synchronizer
-- Compiling architecture RTL of double_synchronizer
-- Loading package NUMERIC_STD
-- Compiling entity shared_ram_ivar
-- Compiling architecture byte_data_ram_a of shared_ram_ivar
-- Compiling entity pulse_synchronizer
-- Compiling architecture RTL of pulse_synchronizer
-- Loading entity double_synchronizer
-- Loading package MATH_REAL
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "SYNOPSYS".
-- Loading package std_logic_misc
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "CLOSELY_RELATED_TCF" has not been declared.
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_intc_v4_1\hdl\axi_intc_v4_1_vh_rfs.vhd(715): VHDL Compiler exiting
End time: 13:55:55 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 5, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_intc_v4_1_10)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 58.04 % complete

Compiling verilog library 'axi_interconnect_v1_7_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_interconnect_v1_7_13)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:55:58 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work axi_interconnect_v1_7_13 -f C:\Users\Administrator\Desktop\wjg/axi_interconnect_v1_7_13/.cxl.verilog.axi_interconnect_v1_7_13.axi_interconnect_v1_7_13.nt64.cmf 
-- Compiling module axi_interconnect_v1_7_13_a_axi3_conv
-- Compiling module axi_interconnect_v1_7_13_addr_arbiter_sasd
-- Compiling module axi_interconnect_v1_7_13_addr_arbiter
-- Compiling module axi_interconnect_v1_7_13_addr_decoder
-- Compiling module axi_interconnect_v1_7_13_a_downsizer
-- Compiling module axi_interconnect_v1_7_13_arbiter_resp
-- Compiling module axi_interconnect_v1_7_13_a_upsizer
-- Compiling module axi_interconnect_v1_7_13_axi3_conv
-- Compiling module axi_interconnect_v1_7_13_axic_fifo
-- Compiling module axi_interconnect_v1_7_13_axi_clock_converter
-- Compiling module axi_interconnect_v1_7_13_axic_register_slice
-- Compiling module axi_interconnect_v1_7_13_axic_reg_srl_fifo
-- Compiling module axi_interconnect_v1_7_13_axi_crossbar
-- Compiling module axi_interconnect_v1_7_13_axic_srl_fifo
-- Compiling module axi_interconnect_v1_7_13_axi_data_fifo
-- Compiling module axi_interconnect_v1_7_13_axi_downsizer
-- Compiling module axi_interconnect_v1_7_13_axilite_conv
-- Compiling module axi_interconnect_v1_7_13_axi_protocol_converter
-- Compiling module axi_interconnect_v1_7_13_axi_register_slice
-- Compiling module axi_interconnect_v1_7_13_axi_upsizer
-- Compiling module axi_interconnect_v1_7_13_b_downsizer
-- Compiling module axi_interconnect_v1_7_13_carry_and
-- Compiling module axi_interconnect_v1_7_13_carry_latch_and
-- Compiling module axi_interconnect_v1_7_13_carry_latch_or
-- Compiling module axi_interconnect_v1_7_13_carry_or
-- Compiling module axi_interconnect_v1_7_13_carry
-- Compiling module axi_interconnect_v1_7_13_command_fifo
-- Compiling module axi_interconnect_v1_7_13_comparator_mask_static
-- Compiling module axi_interconnect_v1_7_13_comparator_mask
-- Compiling module axi_interconnect_v1_7_13_comparator_sel_mask_static
-- Compiling module axi_interconnect_v1_7_13_comparator_sel_mask
-- Compiling module axi_interconnect_v1_7_13_comparator_sel_static
-- Compiling module axi_interconnect_v1_7_13_comparator_sel
-- Compiling module axi_interconnect_v1_7_13_comparator_static
-- Compiling module axi_interconnect_v1_7_13_comparator
-- Compiling module axi_interconnect_v1_7_13_converter_bank
-- Compiling module axi_interconnect_v1_7_13_crossbar_sasd
-- Compiling module axi_interconnect_v1_7_13_crossbar
-- Compiling module axi_interconnect_v1_7_13_data_fifo_bank
-- Compiling module axi_interconnect_v1_7_13_decerr_slave
-- Compiling module axi_interconnect_v1_7_13_fifo_gen
-- Compiling module axi_interconnect_v1_7_13_mux_enc
-- Compiling module axi_interconnect_v1_7_13_mux
-- Compiling module axi_interconnect_v1_7_13_ndeep_srl
-- Compiling module axi_interconnect_v1_7_13_nto1_mux
-- Compiling module axi_interconnect_v1_7_13_protocol_conv_bank
-- Compiling module axi_interconnect_v1_7_13_r_axi3_conv
-- Compiling module axi_interconnect_v1_7_13_r_downsizer
-- Compiling module axi_interconnect_v1_7_13_register_slice_bank
-- Compiling module axi_interconnect_v1_7_13_r_upsizer
-- Compiling module axi_interconnect_v1_7_13_si_transactor
-- Compiling module axi_interconnect_v1_7_13_splitter
-- Compiling module axi_interconnect_v1_7_13_w_axi3_conv
-- Compiling module axi_interconnect_v1_7_13_wdata_mux
-- Compiling module axi_interconnect_v1_7_13_wdata_router
-- Compiling module axi_interconnect_v1_7_13_w_downsizer
-- Compiling module axi_interconnect_v1_7_13_w_upsizer
-- Compiling module axi_interconnect_v1_7_13_axic_sample_cycle_ratio
-- Compiling module axi_interconnect_v1_7_13_axic_sync_clock_converter
-- Compiling module axi_interconnect_v1_7_13_axi_interconnect
-- Compiling module axi_interconnect_v1_7_13_top

Top level modules:
	axi_interconnect_v1_7_13_carry
	axi_interconnect_v1_7_13_comparator_mask_static
	axi_interconnect_v1_7_13_comparator_mask
	axi_interconnect_v1_7_13_comparator_sel_mask_static
	axi_interconnect_v1_7_13_comparator_sel_mask
	axi_interconnect_v1_7_13_top
End time: 13:55:58 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_interconnect_v1_7_13)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 58.33 % complete

Compiling vhdl library 'axi_master_burst_v2_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_master_burst_v2_0_7)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:56:01 on Nov 28,2019
vcom -64 -93 -work axi_master_burst_v2_0_7 -f C:\Users\Administrator\Desktop\wjg/axi_master_burst_v2_0_7/.cxl.vhdl.axi_master_burst_v2_0_7.axi_master_burst_v2_0_7.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity axi_master_burst_wr_demux
-- Compiling architecture implementation of axi_master_burst_wr_demux
-- Compiling entity axi_master_burst_strb_gen
-- Compiling architecture implementation of axi_master_burst_strb_gen
-- Compiling entity axi_master_burst_rdmux
-- Compiling architecture implementation of axi_master_burst_rdmux
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Loading entity srl_fifo_f
-- Compiling entity axi_master_burst_fifo
-- Compiling architecture imp of axi_master_burst_fifo
-- Loading entity axi_master_burst_fifo
-- Compiling entity axi_master_burst_wr_status_cntl
-- Compiling architecture implementation of axi_master_burst_wr_status_cntl
-- Loading entity axi_master_burst_strb_gen
-- Compiling entity axi_master_burst_wrdata_cntl
-- Compiling architecture implementation of axi_master_burst_wrdata_cntl
-- Compiling entity axi_master_burst_stbs_set
-- Compiling architecture implementation of axi_master_burst_stbs_set
-- Compiling entity axi_master_burst_skid_buf
-- Compiling architecture implementation of axi_master_burst_skid_buf
-- Loading entity axi_master_burst_wr_demux
-- Compiling entity axi_master_burst_skid2mm_buf
-- Compiling architecture implementation of axi_master_burst_skid2mm_buf
-- Compiling entity axi_master_burst_rd_status_cntl
-- Compiling architecture implementation of axi_master_burst_rd_status_cntl
-- Loading entity axi_master_burst_rdmux
-- Compiling entity axi_master_burst_rddata_cntl
-- Compiling architecture implementation of axi_master_burst_rddata_cntl
-- Compiling entity axi_master_burst_pcc
-- Compiling architecture implementation of axi_master_burst_pcc
-- Compiling entity axi_master_burst_first_stb_offset
-- Compiling architecture implementation of axi_master_burst_first_stb_offset
-- Compiling entity axi_master_burst_addr_cntl
-- Compiling architecture implementation of axi_master_burst_addr_cntl
-- Compiling entity axi_master_burst_wr_llink
-- Compiling architecture implementation of axi_master_burst_wr_llink
-- Compiling entity axi_master_burst_reset
-- Compiling architecture implementation of axi_master_burst_reset
-- Loading entity axi_master_burst_pcc
-- Loading entity axi_master_burst_addr_cntl
-- Loading entity axi_master_burst_rddata_cntl
-- Loading entity axi_master_burst_wrdata_cntl
-- Loading entity axi_master_burst_rd_status_cntl
-- Loading entity axi_master_burst_wr_status_cntl
-- Loading entity axi_master_burst_skid_buf
-- Loading entity axi_master_burst_skid2mm_buf
-- Compiling entity axi_master_burst_rd_wr_cntlr
-- Compiling architecture implementation of axi_master_burst_rd_wr_cntlr
-- Compiling entity axi_master_burst_rd_llink
-- Compiling architecture implementation of axi_master_burst_rd_llink
-- Loading entity axi_master_burst_stbs_set
-- Loading entity axi_master_burst_first_stb_offset
-- Compiling entity axi_master_burst_cmd_status
-- Compiling architecture implementation of axi_master_burst_cmd_status
-- Loading entity axi_master_burst_reset
-- Loading entity axi_master_burst_cmd_status
-- Loading entity axi_master_burst_rd_wr_cntlr
-- Loading entity axi_master_burst_rd_llink
-- Loading entity axi_master_burst_wr_llink
-- Compiling entity axi_master_burst
-- Compiling architecture implementation of axi_master_burst
End time: 13:56:01 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_master_burst_v2_0_7)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 58.63 % complete

Compiling vhdl library 'axi_msg_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_msg_v1_0_1)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:56:04 on Nov 28,2019
vcom -64 -93 -work axi_msg_v1_0_1 -f C:\Users\Administrator\Desktop\wjg/axi_msg_v1_0_1/.cxl.vhdl.axi_msg_v1_0_1.axi_msg_v1_0_1.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package axi_msg_pkg
-- Compiling package body axi_msg_pkg
-- Loading package axi_msg_pkg
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "SYNOPSYS".
-- Loading package std_logic_misc
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "CLOSELY_RELATED_TCF" has not been declared.
-- Loading package axi_msg_pkg
** Error: (vcom-11) Could not find lib_fifo_v1_0_10.sync_fifo_fg.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_msg_v1_0\hdl\axi_msg_v1_0_rfs.vhd(223): (vcom-1195) Cannot find expanded name "lib_fifo_v1_0_10.sync_fifo_fg".
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_msg_v1_0\hdl\axi_msg_v1_0_rfs.vhd(228): VHDL Compiler exiting
End time: 13:56:04 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 7, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_msg_v1_0_1)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 58.93 % complete

Compiling vhdl library 'axi_mcdma_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_mcdma_v1_0_1)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:56:07 on Nov 28,2019
vcom -64 -93 -work axi_mcdma_v1_0_1 -f C:\Users\Administrator\Desktop\wjg/axi_mcdma_v1_0_1/.cxl.vhdl.axi_mcdma_v1_0_1.axi_mcdma_v1_0_1.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling package axi_mcdma_pkg
-- Compiling package body axi_mcdma_pkg
-- Loading package axi_mcdma_pkg
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "SYNOPSYS".
-- Loading package std_logic_misc
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "CLOSELY_RELATED_TCF" has not been declared.
-- Loading package axi_mcdma_pkg
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_mcdma_v1_0\hdl\axi_mcdma_v1_0_vh_rfs.vhd(551): VHDL Compiler exiting
End time: 13:56:07 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 5, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_mcdma_v1_0_1)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 59.23 % complete

Compiling verilog library 'axi_mm2s_mapper_v1_1_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_mm2s_mapper_v1_1_14)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:56:10 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work axi_mm2s_mapper_v1_1_14 -f C:\Users\Administrator\Desktop\wjg/axi_mm2s_mapper_v1_1_14/.cxl.verilog.axi_mm2s_mapper_v1_1_14.axi_mm2s_mapper_v1_1_14.nt64.cmf 
-- Compiling module axi_mm2s_mapper_v1_1_14_stream_expander
-- Compiling module axi_mm2s_mapper_v1_1_14_stream_encapsulator
-- Compiling module axi_mm2s_mapper_v1_1_14_transaction_counter
-- Compiling module axi_mm2s_mapper_v1_1_14_top

Top level modules:
	axi_mm2s_mapper_v1_1_14_top
End time: 13:56:10 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_mm2s_mapper_v1_1_14)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 59.52 % complete

Compiling verilog library 'axi_mmu_v2_1_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_mmu_v2_1_13)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:56:13 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work axi_mmu_v2_1_13 -f C:\Users\Administrator\Desktop\wjg/axi_mmu_v2_1_13/.cxl.verilog.axi_mmu_v2_1_13.axi_mmu_v2_1_13.nt64.cmf 
-- Compiling module axi_mmu_v2_1_13_addr_decoder
-- Compiling module axi_mmu_v2_1_13_decerr_slave
-- Compiling module axi_mmu_v2_1_13_top

Top level modules:
	axi_mmu_v2_1_13_top
End time: 13:56:13 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_mmu_v2_1_13)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 59.82 % complete

Compiling vhdl library 'axi_pcie_v2_8_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_pcie_v2_8_7)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:56:16 on Nov 28,2019
vcom -64 -93 -work axi_pcie_v2_8_7 -f C:\Users\Administrator\Desktop\wjg/axi_pcie_v2_8_7/.cxl.vhdl.axi_pcie_v2_8_7.axi_pcie_v2_8_7.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "SYNOPSYS".
-- Loading package std_logic_misc
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "CLOSELY_RELATED_TCF" has not been declared.
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(77): VHDL Compiler exiting
End time: 13:56:16 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 5, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_pcie_v2_8_7)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 60.12 % complete
** Warning: (vlib-34) Library already exists at "C:/Users/Administrator/Desktop/wjg/axi_pcie_v2_8_7".

Compiling verilog library 'axi_pcie_v2_8_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_pcie_v2_8_7)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:56:19 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work axi_pcie_v2_8_7 -f C:\Users\Administrator\Desktop\wjg/axi_pcie_v2_8_7/.cxl.verilog.axi_pcie_v2_8_7.axi_pcie_v2_8_7.nt64.cmf 
-- Compiling module axi_pcie_v2_8_7_a_upsizer
-- Compiling module axi_pcie_v2_8_7_address_decoder
-- Compiling module axi_pcie_v2_8_7_axi_enhanced_cfg
-- Compiling module axi_pcie_v2_8_7_axi_enhanced_cfg_block_bridge
-- Compiling module axi_pcie_v2_8_7_axi_enhanced_cfg_event_handler
-- Compiling module axi_pcie_v2_8_7_axi_enhanced_cfg_gen_sink
-- Compiling module axi_pcie_v2_8_7_axi_enhanced_cfg_slave
-- Compiling module axi_pcie_v2_8_7_axi_enhanced_rx
-- Compiling module axi_pcie_v2_8_7_axi_enhanced_rx_demux
-- Compiling module axi_pcie_v2_8_7_axi_enhanced_rx_destraddler
-- Compiling module axi_pcie_v2_8_7_axi_enhanced_rx_null_gen
-- Compiling module axi_pcie_v2_8_7_axi_enhanced_rx_pipeline
-- Compiling module axi_pcie_v2_8_7_axi_enhanced_top
-- Compiling module axi_pcie_v2_8_7_axi_enhanced_tx
-- Compiling module axi_pcie_v2_8_7_axi_enhanced_tx_arbiter
-- Compiling module axi_pcie_v2_8_7_axi_enhanced_tx_pipeline
-- Compiling module axi_pcie_v2_8_7_axi_enhanced_tx_port_mux
-- Compiling module axi_pcie_v2_8_7_axi_lite_ipif
-- Compiling module axi_pcie_v2_8_7_axi_pcie_enhanced_core_top
-- Compiling module axi_pcie_v2_8_7_axi_register_slice
-- Compiling module axi_pcie_v2_8_7_axi_upsizer
-- Compiling module axi_pcie_v2_8_7_axic_register_slice
-- Compiling module axi_pcie_v2_8_7_carry_and
-- Compiling module axi_pcie_v2_8_7_carry_latch_and
-- Compiling module axi_pcie_v2_8_7_carry_latch_or
-- Compiling module axi_pcie_v2_8_7_carry_or
-- Compiling module axi_pcie_v2_8_7_command_fifo
-- Compiling module axi_pcie_v2_8_7_comparator
-- Compiling module axi_pcie_v2_8_7_comparator_sel
-- Compiling module axi_pcie_v2_8_7_comparator_sel_static
-- Compiling module axi_pcie_v2_8_7_enhanced_core_top_wrap
-- Compiling module axi_pcie_v2_8_7_fifo
-- Compiling module axi_pcie_v2_8_7_GTPA1_DUAL_WRAPPER
-- Compiling module axi_pcie_v2_8_7_GTPA1_DUAL_WRAPPER_TILE
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_gt_rx_valid_filter_7x
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_gt_top
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v1_6_gt_top_ies
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_gt_wrapper
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_gtx_cpllpd_ovrd
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v1_6_gt_wrapper_ies
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_gtp_pipe_rate
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_gtp_pipe_drp
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_gtp_pipe_reset
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_pcie_7x
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_pcie_bram_7x
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_pcie_bram_top_7x
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_pcie_brams_7x
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_pcie_pipe_lane
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_pcie_pipe_misc
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_pcie_pipe_pipeline
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_pcie_top
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v1_6_pipe_clock_ies
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_pipe_drp
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_pipe_eq
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v1_6_pipe_eq_ies
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_pipe_rate
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v1_6_pipe_rate_ies
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_pipe_reset
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_pipe_sync
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v1_6_pipe_sync_ies
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_pipe_user
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v1_6_pipe_user_ies
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_pipe_wrapper
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v1_6_pipe_wrapper_ies
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v1_6_qpll_drp_ies
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_qpll_reset
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v1_6_qpll_wrapper_ies
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_rxeq_scan
-- Compiling module axi_pcie_v2_8_7_pselect_f
-- Compiling module axi_pcie_v2_8_7_r_upsizer
-- Compiling module axi_pcie_v2_8_7_slave_attachment
-- Compiling module axi_pcie_v2_8_7_w_upsizer
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_sys_clk_gen_ps

Top level modules:
	axi_pcie_v2_8_7_axi_upsizer
	axi_pcie_v2_8_7_enhanced_core_top_wrap
	axi_pcie_v2_8_7_fifo
	axi_pcie_v2_8_7_GTPA1_DUAL_WRAPPER
	axi_pcie_v2_8_7_pcie_7x_v2_0_2_gt_top
	axi_pcie_v2_8_7_pcie_7x_v1_6_gt_top_ies
	axi_pcie_v2_8_7_pcie_7x_v2_0_2_pcie_top
	axi_pcie_v2_8_7_pcie_7x_v2_0_2_sys_clk_gen_ps
End time: 13:56:19 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_pcie_v2_8_7)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 60.42 % complete

Compiling verilog library 'axi_protocol_checker_v1_1_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_protocol_checker_v1_1_16)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:56:22 on Nov 28,2019
vlog -64 -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_16 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -sv -work axi_protocol_checker_v1_1_16 -f C:\Users\Administrator\Desktop\wjg/axi_protocol_checker_v1_1_16/.cxl.systemverilog.axi_protocol_checker_v1_1_16.axi_protocol_checker_v1_1_16.nt64.cmf 
-- Compiling module axi_protocol_checker_v1_1_16_axi4litepc_asr_inline
-- Compiling module axi_protocol_checker_v1_1_16_axi4pc_asr_inline
-- Compiling module axi_protocol_checker_v1_1_16_core
-- Compiling module axi_protocol_checker_v1_1_16_syn_fifo
-- Compiling module axi_protocol_checker_v1_1_16_reporter
-- Compiling package axi_protocol_checker_v1_1_vl_rfs_sv_unit
-- Compiling module axi_protocol_checker_v1_1_16_threadcam
-- Compiling module axi_protocol_checker_v1_1_16_top

Top level modules:
	axi_protocol_checker_v1_1_16_top
End time: 13:56:22 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_protocol_checker_v1_1_16)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 60.71 % complete

Compiling verilog library 'axi_protocol_checker_v2_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_protocol_checker_v2_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:56:25 on Nov 28,2019
vlog -64 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -sv -work axi_protocol_checker_v2_0_1 -f C:\Users\Administrator\Desktop\wjg/axi_protocol_checker_v2_0_1/.cxl.systemverilog.axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1.nt64.cmf 
-- Compiling module axi_protocol_checker_v2_0_1_axi4litepc_asr_inline
-- Compiling module axi_protocol_checker_v2_0_1_axi4pc_asr_inline
-- Compiling module axi_protocol_checker_v2_0_1_core
-- Compiling module axi_protocol_checker_v2_0_1_syn_fifo
-- Compiling module axi_protocol_checker_v2_0_1_reporter
-- Compiling package axi_protocol_checker_v2_0_vl_rfs_sv_unit
-- Compiling module axi_protocol_checker_v2_0_1_threadcam
-- Compiling module axi_protocol_checker_v2_0_1_top

Top level modules:
	axi_protocol_checker_v2_0_1_top
End time: 13:56:25 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_protocol_checker_v2_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 61.01 % complete

Compiling vhdl library 'axi_quad_spi_v3_2_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_quad_spi_v3_2_14)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:56:28 on Nov 28,2019
vcom -64 -93 -work axi_quad_spi_v3_2_14 -f C:\Users\Administrator\Desktop\wjg/axi_quad_spi_v3_2_14/.cxl.vhdl.axi_quad_spi_v3_2_14.axi_quad_spi_v3_2_14.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package comp_defs
-- Compiling entity pselect_f
-- Compiling architecture imp of pselect_f
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Compiling entity soft_reset
-- Compiling architecture implementation of soft_reset
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "SYNOPSYS".
-- Loading package std_logic_misc
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "CLOSELY_RELATED_TCF" has not been declared.
-- Loading package STD_LOGIC_UNSIGNED
** Error: (vcom-11) Could not find axi_lite_ipif_v3_0_4.axi_lite_ipif.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(1148): (vcom-1195) Cannot find expanded name "axi_lite_ipif_v3_0_4.axi_lite_ipif".
-- Loading package ipif_pkg
** Error: (vcom-11) Could not find lib_fifo_v1_0_10.async_fifo_fg.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(1151): (vcom-1195) Cannot find expanded name "lib_fifo_v1_0_10.async_fifo_fg".
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(1153): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(1161): VHDL Compiler exiting
End time: 13:56:29 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 11, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_quad_spi_v3_2_14)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 61.31 % complete

Compiling vhdl library 'axi_tft_v2_0_19'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_tft_v2_0_19)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:56:31 on Nov 28,2019
vcom -64 -93 -work axi_tft_v2_0_19 -f C:\Users\Administrator\Desktop\wjg/axi_tft_v2_0_19/.cxl.vhdl.axi_tft_v2_0_19.axi_tft_v2_0_19.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ipif_pkg
** Error: (vcom-11) Could not find axi_lite_ipif_v3_0_4.axi_lite_ipif.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_tft_v2_0\hdl\axi_tft_v2_0_rfs.vhd(112): (vcom-1195) Cannot find expanded name "axi_lite_ipif_v3_0_4.axi_lite_ipif".
-- Loading package NUMERIC_STD
-- Loading entity axi_master_burst_reset
-- Loading entity axi_master_burst_stbs_set
-- Loading entity axi_master_burst_first_stb_offset
-- Loading entity axi_master_burst_cmd_status
-- Loading entity axi_master_burst_strb_gen
-- Loading entity axi_master_burst_pcc
-- Loading package lib_pkg
-- Loading entity srl_fifo_f
-- Loading entity axi_master_burst_fifo
-- Loading entity axi_master_burst_addr_cntl
-- Loading entity axi_master_burst_rdmux
-- Loading entity axi_master_burst_rddata_cntl
-- Loading entity axi_master_burst_wrdata_cntl
-- Loading entity axi_master_burst_rd_status_cntl
-- Loading entity axi_master_burst_wr_status_cntl
-- Loading entity axi_master_burst_skid_buf
-- Loading entity axi_master_burst_wr_demux
-- Loading entity axi_master_burst_skid2mm_buf
-- Loading entity axi_master_burst_rd_wr_cntlr
-- Loading entity axi_master_burst_rd_llink
-- Loading entity axi_master_burst_wr_llink
-- Loading entity axi_master_burst
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_tft_v2_0\hdl\axi_tft_v2_0_rfs.vhd(256): VHDL Compiler exiting
End time: 13:56:31 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_tft_v2_0_19)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 61.61 % complete
** Warning: (vlib-34) Library already exists at "C:/Users/Administrator/Desktop/wjg/axi_tft_v2_0_19".

Compiling verilog library 'axi_tft_v2_0_19'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_tft_v2_0_19)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:56:34 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work axi_tft_v2_0_19 -f C:\Users\Administrator\Desktop\wjg/axi_tft_v2_0_19/.cxl.verilog.axi_tft_v2_0_19.axi_tft_v2_0_19.nt64.cmf 
-- Compiling module axi_tft_v2_0_19_iic_init
-- Compiling module axi_tft_v2_0_19_v_sync
-- Compiling module axi_tft_v2_0_19_tft_interface
-- Compiling module axi_tft_v2_0_19_slave_register
-- Compiling module axi_tft_v2_0_19_line_buffer
-- Compiling module axi_tft_v2_0_19_h_sync
-- Compiling module axi_tft_v2_0_19_tft_controller

Top level modules:
	axi_tft_v2_0_19_tft_controller
End time: 13:56:34 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_tft_v2_0_19)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 61.90 % complete

Compiling vhdl library 'axi_timebase_wdt_v3_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_timebase_wdt_v3_0_7)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:56:37 on Nov 28,2019
vcom -64 -93 -work axi_timebase_wdt_v3_0_7 -f C:\Users\Administrator\Desktop\wjg/axi_timebase_wdt_v3_0_7/.cxl.vhdl.axi_timebase_wdt_v3_0_7.axi_timebase_wdt_v3_0_7.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity window_wdt_counter
-- Compiling architecture wc_imp of window_wdt_counter
-- Compiling entity window_wdt_fail_cnt
-- Compiling architecture fc_imp of window_wdt_fail_cnt
-- Compiling entity timebase_wdt_core
-- Compiling architecture imp of timebase_wdt_core
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_timebase_wdt_v3_0\hdl\axi_timebase_wdt_v3_0_vh_rfs.vhd(796): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_timebase_wdt_v3_0\hdl\axi_timebase_wdt_v3_0_vh_rfs.vhd(796): Unknown expanded name.
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_timebase_wdt_v3_0\hdl\axi_timebase_wdt_v3_0_vh_rfs.vhd(1090): VHDL Compiler exiting
End time: 13:56:37 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 4, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_timebase_wdt_v3_0_7)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 62.20 % complete

Compiling vhdl library 'axi_timer_v2_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_timer_v2_0_17)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:56:40 on Nov 28,2019
vcom -64 -93 -work axi_timer_v2_0_17 -f C:\Users\Administrator\Desktop\wjg/axi_timer_v2_0_17/.cxl.vhdl.axi_timer_v2_0_17.axi_timer_v2_0_17.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Compiling entity mux_onehot_f
-- Compiling architecture imp of mux_onehot_f
-- Compiling package TC_Types
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ipif_pkg
-- Loading package lib_pkg
-- Loading package TC_Types
-- Compiling entity timer_control
-- Compiling architecture imp of timer_control
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_timer_v2_0\hdl\axi_timer_v2_0_vh_rfs.vhd(1090): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_timer_v2_0\hdl\axi_timer_v2_0_vh_rfs.vhd(1090): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_timer_v2_0\hdl\axi_timer_v2_0_vh_rfs.vhd(1163): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_timer_v2_0\hdl\axi_timer_v2_0_vh_rfs.vhd(1163): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_timer_v2_0\hdl\axi_timer_v2_0_vh_rfs.vhd(1184): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_timer_v2_0\hdl\axi_timer_v2_0_vh_rfs.vhd(1184): Unknown expanded name.
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_timer_v2_0\hdl\axi_timer_v2_0_vh_rfs.vhd(1285): VHDL Compiler exiting
End time: 13:56:41 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 10, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_timer_v2_0_17)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 62.50 % complete

Compiling vhdl library 'axi_traffic_gen_v2_0_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_traffic_gen_v2_0_16)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:56:43 on Nov 28,2019
vcom -64 -93 -work axi_traffic_gen_v2_0_16 -f C:\Users\Administrator\Desktop\wjg/axi_traffic_gen_v2_0_16/.cxl.vhdl.axi_traffic_gen_v2_0_16.axi_traffic_gen_v2_0_16.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity axi_traffic_gen_v2_0_16_bmg_wrap
-- Compiling architecture implementation of axi_traffic_gen_v2_0_16_bmg_wrap
-- Loading package VCOMPONENTS
-- Loading entity blk_mem_gen_wrapper
End time: 13:56:43 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_traffic_gen_v2_0_16)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 62.80 % complete
** Warning: (vlib-34) Library already exists at "C:/Users/Administrator/Desktop/wjg/axi_traffic_gen_v2_0_16".

Compiling verilog library 'axi_traffic_gen_v2_0_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_traffic_gen_v2_0_16)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:56:46 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work axi_traffic_gen_v2_0_16 -f C:\Users\Administrator\Desktop\wjg/axi_traffic_gen_v2_0_16/.cxl.verilog.axi_traffic_gen_v2_0_16.axi_traffic_gen_v2_0_16.nt64.cmf 
-- Compiling module axi_traffic_gen_v2_0_16_asynch_rst_ff
-- Compiling module axi_traffic_gen_v2_0_16_slvram_v7
-- Compiling module axi_traffic_gen_v2_0_16_regslice
-- Compiling module axi_traffic_gen_v2_0_16_inferram
-- Compiling module axi_traffic_gen_v2_0_16_randgen
-- Compiling module axi_traffic_gen_v2_0_16_id_track
-- Compiling module axi_traffic_gen_v2_0_16_ex_fifo
-- Compiling module axi_traffic_gen_v2_0_16_cmdram
-- Compiling module axi_traffic_gen_v2_0_16_addrgen
-- Compiling module axi_traffic_gen_v2_0_16_s_w_channel
-- Compiling module axi_traffic_gen_v2_0_16_s_r_channel
-- Compiling module axi_traffic_gen_v2_0_16_sharedram_wrap
-- Compiling module axi_traffic_gen_v2_0_16_registers
-- Compiling module axi_traffic_gen_v2_0_16_paramram_wrap
-- Compiling module axi_traffic_gen_v2_0_16_paramram_64_wrap
-- Compiling module axi_traffic_gen_v2_0_16_addrram_wrap
-- Compiling module axi_traffic_gen_v2_0_16_m_w_channel
-- Compiling module axi_traffic_gen_v2_0_16_m_r_channel
-- Compiling module axi_traffic_gen_v2_0_16_cmdram_wrap
-- Compiling module axi_traffic_gen_v2_0_16_static_regblk
-- Compiling module axi_traffic_gen_v2_0_16_static_cmdgen
-- Compiling module axi_traffic_gen_v2_0_16_static_mrdwr
-- Compiling module axi_traffic_gen_v2_0_16_static_top
-- Compiling module axi_traffic_gen_v2_0_16_slave_only_top
-- Compiling module axi_traffic_gen_v2_0_16_basic_n_full_top
-- Compiling module axi_traffic_gen_v2_0_16_axis_fifo
-- Compiling module axi_traffic_gen_v2_0_16_streaming_top
-- Compiling module axi_traffic_gen_v2_0_16_systeminit_dmg
-- Compiling module axi_traffic_gen_v2_0_16_systeminit_mrdwr
-- Compiling module axi_traffic_gen_v2_0_16_systeminit_top
-- Compiling module axi_traffic_gen_v2_0_16_top

Top level modules:
	axi_traffic_gen_v2_0_16_top
End time: 13:56:47 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_traffic_gen_v2_0_16)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 63.10 % complete

Compiling vhdl library 'axi_traffic_gen_v3_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_traffic_gen_v3_0_1)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:56:49 on Nov 28,2019
vcom -64 -93 -work axi_traffic_gen_v3_0_1 -f C:\Users\Administrator\Desktop\wjg/axi_traffic_gen_v3_0_1/.cxl.vhdl.axi_traffic_gen_v3_0_1.axi_traffic_gen_v3_0_1.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity axi_traffic_gen_v3_0_1_bmg_wrap
-- Compiling architecture implementation of axi_traffic_gen_v3_0_1_bmg_wrap
-- Loading package VCOMPONENTS
-- Loading entity blk_mem_gen_wrapper
End time: 13:56:50 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_traffic_gen_v3_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 63.39 % complete
** Warning: (vlib-34) Library already exists at "C:/Users/Administrator/Desktop/wjg/axi_traffic_gen_v3_0_1".

Compiling verilog library 'axi_traffic_gen_v3_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_traffic_gen_v3_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:56:53 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work axi_traffic_gen_v3_0_1 -f C:\Users\Administrator\Desktop\wjg/axi_traffic_gen_v3_0_1/.cxl.verilog.axi_traffic_gen_v3_0_1.axi_traffic_gen_v3_0_1.nt64.cmf 
-- Compiling module axi_traffic_gen_v3_0_1_asynch_rst_ff
-- Compiling module axi_traffic_gen_v3_0_1_slvram_v7
-- Compiling module axi_traffic_gen_v3_0_1_regslice
-- Compiling module axi_traffic_gen_v3_0_1_inferram
-- Compiling module axi_traffic_gen_v3_0_1_randgen
-- Compiling module axi_traffic_gen_v3_0_1_id_track
-- Compiling module axi_traffic_gen_v3_0_1_ex_fifo
-- Compiling module axi_traffic_gen_v3_0_1_cmdram
-- Compiling module axi_traffic_gen_v3_0_1_addrgen
-- Compiling module axi_traffic_gen_v3_0_1_s_w_channel
-- Compiling module axi_traffic_gen_v3_0_1_s_r_channel
-- Compiling module axi_traffic_gen_v3_0_1_sharedram_wrap
-- Compiling module axi_traffic_gen_v3_0_1_registers
-- Compiling module axi_traffic_gen_v3_0_1_paramram_wrap
-- Compiling module axi_traffic_gen_v3_0_1_paramram_64_wrap
-- Compiling module axi_traffic_gen_v3_0_1_addrram_wrap
-- Compiling module axi_traffic_gen_v3_0_1_m_w_channel
-- Compiling module axi_traffic_gen_v3_0_1_m_r_channel
-- Compiling module axi_traffic_gen_v3_0_1_cmdram_wrap
-- Compiling module axi_traffic_gen_v3_0_1_static_regblk
-- Compiling module axi_traffic_gen_v3_0_1_static_cmdgen
-- Compiling module axi_traffic_gen_v3_0_1_static_mrdwr
-- Compiling module axi_traffic_gen_v3_0_1_static_top
-- Compiling module axi_traffic_gen_v3_0_1_slave_only_top
-- Compiling module axi_traffic_gen_v3_0_1_basic_n_full_top
-- Compiling module axi_traffic_gen_v3_0_1_axis_fifo
-- Compiling module axi_traffic_gen_v3_0_1_streaming_top
-- Compiling module axi_traffic_gen_v3_0_1_systeminit_dmg
-- Compiling module axi_traffic_gen_v3_0_1_systeminit_mrdwr
-- Compiling module axi_traffic_gen_v3_0_1_systeminit_top
-- Compiling module axi_traffic_gen_v3_0_1_top

Top level modules:
	axi_traffic_gen_v3_0_1_top
End time: 13:56:53 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_traffic_gen_v3_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 63.69 % complete

Compiling vhdl library 'axi_uart16550_v2_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_uart16550_v2_0_17)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:56:56 on Nov 28,2019
vcom -64 -93 -work axi_uart16550_v2_0_17 -f C:\Users\Administrator\Desktop\wjg/axi_uart16550_v2_0_17/.cxl.vhdl.axi_uart16550_v2_0_17.axi_uart16550_v2_0_17.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity rx_fifo_control
-- Compiling architecture implementation of rx_fifo_control
-- Compiling entity xuart_tx_load_sm
-- Compiling architecture implementation of xuart_tx_load_sm
-- Loading package NUMERIC_STD
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Compiling entity tx_fifo_block
-- Compiling architecture implementation of tx_fifo_block
-- Compiling entity tx16550
-- Compiling architecture implementation of tx16550
-- Compiling entity rx_fifo_block
-- Compiling architecture implementation of rx_fifo_block
-- Loading entity rx_fifo_control
-- Compiling entity rx16550
-- Compiling architecture implementation of rx16550
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Compiling entity uart16550
-- Compiling architecture implementation of uart16550
-- Compiling entity ipic_if
-- Compiling architecture imp of ipic_if
-- Loading entity uart16550
-- Loading entity ipic_if
-- Compiling entity xuart
-- Compiling architecture imp of xuart
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_uart16550_v2_0\hdl\axi_uart16550_v2_0_vh_rfs.vhd(4326): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_uart16550_v2_0\hdl\axi_uart16550_v2_0_vh_rfs.vhd(4326): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_uart16550_v2_0\hdl\axi_uart16550_v2_0_vh_rfs.vhd(4384): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_uart16550_v2_0\hdl\axi_uart16550_v2_0_vh_rfs.vhd(4384): Unknown expanded name.
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_uart16550_v2_0\hdl\axi_uart16550_v2_0_vh_rfs.vhd(4425): VHDL Compiler exiting
End time: 13:56:56 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 7, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_uart16550_v2_0_17)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 63.99 % complete

Compiling vhdl library 'axi_uartlite_v2_0_19'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_uartlite_v2_0_19)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:56:59 on Nov 28,2019
vcom -64 -93 -work axi_uartlite_v2_0_19 -f C:\Users\Administrator\Desktop\wjg/axi_uartlite_v2_0_19/.cxl.vhdl.axi_uartlite_v2_0_19.axi_uartlite_v2_0_19.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling entity dynshreg_i_f
-- Compiling architecture behavioral of dynshreg_i_f
-- Loading entity srl_fifo_f
-- Compiling entity uartlite_tx
-- Compiling architecture RTL of uartlite_tx
-- Loading entity dynshreg_i_f
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_uartlite_v2_0\hdl\axi_uartlite_v2_0_vh_rfs.vhd(832): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_uartlite_v2_0\hdl\axi_uartlite_v2_0_vh_rfs.vhd(881): VHDL Compiler exiting
End time: 13:56:59 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_uartlite_v2_0_19)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 64.29 % complete

Compiling vhdl library 'axi_usb2_device_v5_0_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_usb2_device_v5_0_16)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:57:02 on Nov 28,2019
vcom -64 -93 -work axi_usb2_device_v5_0_16 -f C:\Users\Administrator\Desktop\wjg/axi_usb2_device_v5_0_16/.cxl.vhdl.axi_usb2_device_v5_0_16.axi_usb2_device_v5_0_16.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(3763): (vcom-1195) Cannot find expanded name "<protected>.<protected>".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(3763): in protected region
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(3784): (vcom-1195) Cannot find expanded name "<protected>.<protected>".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(3784): in protected region
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(3805): (vcom-1195) Cannot find expanded name "<protected>.<protected>".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(3805): in protected region
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(3826): (vcom-1195) Cannot find expanded name "<protected>.<protected>".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(3826): in protected region
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(3847): (vcom-1195) Cannot find expanded name "<protected>.<protected>".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(3847): in protected region
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(4041): (vcom-1195) Cannot find expanded name "<protected>.<protected>".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(4041): in protected region
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(4072): (vcom-1195) Cannot find expanded name "<protected>.<protected>".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(4072): in protected region
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(4094): (vcom-1195) Cannot find expanded name "<protected>.<protected>".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(4094): in protected region
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(4216): (vcom-1195) Cannot find expanded name "<protected>.<protected>".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(4216): in protected region
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(4237): (vcom-1195) Cannot find expanded name "<protected>.<protected>".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(4237): in protected region
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(4258): (vcom-1195) Cannot find expanded name "<protected>.<protected>".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(4258): in protected region
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(4279): (vcom-1195) Cannot find expanded name "<protected>.<protected>".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(4279): in protected region
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(4323): (vcom-1195) Cannot find expanded name "<protected>.<protected>".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(4323): in protected region
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(4380): (vcom-1195) Cannot find expanded name "<protected>.<protected>".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(4380): in protected region
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(4514): VHDL Compiler exiting
End time: 13:57:02 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 57, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_usb2_device_v5_0_16)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 64.58 % complete
** Warning: (vlib-34) Library already exists at "C:/Users/Administrator/Desktop/wjg/axi_usb2_device_v5_0_16".

Compiling verilog library 'axi_usb2_device_v5_0_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_usb2_device_v5_0_16)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:57:05 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work axi_usb2_device_v5_0_16 -f C:\Users\Administrator\Desktop\wjg/axi_usb2_device_v5_0_16/.cxl.verilog.axi_usb2_device_v5_0_16.axi_usb2_device_v5_0_16.nt64.cmf 

Top level modules:
End time: 13:57:05 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_usb2_device_v5_0_16)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 64.88 % complete

Compiling vhdl library 'axi_utils_v2_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_utils_v2_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:57:08 on Nov 28,2019
vcom -64 -93 -work axi_utils_v2_0_4 -f C:\Users\Administrator\Desktop\wjg/axi_utils_v2_0_4/.cxl.vhdl.axi_utils_v2_0_4.axi_utils_v2_0_4.nt64.cmf 
-- Loading package STANDARD
End time: 13:57:08 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_utils_v2_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 65.18 % complete

Compiling vhdl library 'axi_vdma_v6_3_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_vdma_v6_3_3)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:57:11 on Nov 28,2019
vcom -64 -93 -work axi_vdma_v6_3_3 -f C:\Users\Administrator\Desktop\wjg/axi_vdma_v6_3_3/.cxl.vhdl.axi_vdma_v6_3_3.axi_vdma_v6_3_3.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package axi_sg_pkg
-- Compiling package body axi_sg_pkg
-- Loading package axi_sg_pkg
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "SYNOPSYS".
-- Loading package std_logic_misc
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "CLOSELY_RELATED_TCF" has not been declared.
-- Loading package axi_sg_pkg
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_vdma_v6_3\hdl\axi_vdma_v6_3_rfs.vhd(332): VHDL Compiler exiting
End time: 13:57:11 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 5, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_vdma_v6_3_3)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 65.48 % complete
** Warning: (vlib-34) Library already exists at "C:/Users/Administrator/Desktop/wjg/axi_vdma_v6_3_3".

Compiling verilog library 'axi_vdma_v6_3_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_vdma_v6_3_3)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:57:14 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work axi_vdma_v6_3_3 -f C:\Users\Administrator\Desktop\wjg/axi_vdma_v6_3_3/.cxl.verilog.axi_vdma_v6_3_3.axi_vdma_v6_3_3.nt64.cmf 
-- Compiling module axi_vdma_v6_3_3_axis_infrastructure_v1_0_util_axis2vector
-- Compiling module axi_vdma_v6_3_3_axis_infrastructure_v1_0_util_vector2axis
-- Compiling module axi_vdma_v6_3_3_axis_register_slice_v1_0_axisc_register_slice
-- Compiling module axi_vdma_v6_3_3_axis_register_slice_v1_0_axis_register_slice
-- Compiling module axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axisc_upsizer
-- Compiling module axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axisc_downsizer
-- Compiling module axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axis_dwidth_converter

Top level modules:
	axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axis_dwidth_converter
End time: 13:57:14 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_vdma_v6_3_3)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 65.77 % complete

Compiling vhdl library 'xbip_pipe_v3_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_pipe_v3_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:57:17 on Nov 28,2019
vcom -64 -93 -work xbip_pipe_v3_0_4 -f C:\Users\Administrator\Desktop\wjg/xbip_pipe_v3_0_4/.cxl.vhdl.xbip_pipe_v3_0_4.xbip_pipe_v3_0_4.nt64.cmf 
-- Loading package STANDARD
End time: 13:57:17 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_pipe_v3_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 66.07 % complete

Compiling vhdl library 'xbip_dsp48_addsub_v3_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_addsub_v3_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:57:20 on Nov 28,2019
vcom -64 -93 -work xbip_dsp48_addsub_v3_0_4 -f C:\Users\Administrator\Desktop\wjg/xbip_dsp48_addsub_v3_0_4/.cxl.vhdl.xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_v3_0_4.nt64.cmf 
-- Loading package STANDARD
End time: 13:57:20 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_addsub_v3_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 66.37 % complete

Compiling vhdl library 'xbip_addsub_v3_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_addsub_v3_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:57:23 on Nov 28,2019
vcom -64 -93 -work xbip_addsub_v3_0_4 -f C:\Users\Administrator\Desktop\wjg/xbip_addsub_v3_0_4/.cxl.vhdl.xbip_addsub_v3_0_4.xbip_addsub_v3_0_4.nt64.cmf 
-- Loading package STANDARD
End time: 13:57:23 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_addsub_v3_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 66.67 % complete

Compiling vhdl library 'c_reg_fd_v12_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:c_reg_fd_v12_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:57:26 on Nov 28,2019
vcom -64 -93 -work c_reg_fd_v12_0_4 -f C:\Users\Administrator\Desktop\wjg/c_reg_fd_v12_0_4/.cxl.vhdl.c_reg_fd_v12_0_4.c_reg_fd_v12_0_4.nt64.cmf 
-- Loading package STANDARD
End time: 13:57:26 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:c_reg_fd_v12_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 66.96 % complete

Compiling vhdl library 'c_addsub_v12_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:c_addsub_v12_0_11)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:57:29 on Nov 28,2019
vcom -64 -93 -work c_addsub_v12_0_11 -f C:\Users\Administrator\Desktop\wjg/c_addsub_v12_0_11/.cxl.vhdl.c_addsub_v12_0_11.c_addsub_v12_0_11.nt64.cmf 
-- Loading package STANDARD
End time: 13:57:30 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:c_addsub_v12_0_11)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 67.26 % complete

Compiling vhdl library 'axi_vfifo_ctrl_v2_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_vfifo_ctrl_v2_0_17)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:57:32 on Nov 28,2019
vcom -64 -93 -work axi_vfifo_ctrl_v2_0_17 -f C:\Users\Administrator\Desktop\wjg/axi_vfifo_ctrl_v2_0_17/.cxl.vhdl.axi_vfifo_ctrl_v2_0_17.axi_vfifo_ctrl_v2_0_17.nt64.cmf 
-- Loading package STANDARD
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "<protected>".
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "<protected>" has not been declared.
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_vfifo_ctrl_v2_0\hdl\axi_vfifo_ctrl_v2_0_rfs.vhd(134): VHDL Compiler exiting
End time: 13:57:32 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 6, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_vfifo_ctrl_v2_0_17)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 67.56 % complete

Compiling verilog library 'axi_vip_v1_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_vip_v1_0_4)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:57:35 on Nov 28,2019
vlog -64 -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_16 -L xil_common_vip_v1_0_0 -L axi_vip_v1_0_4 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -sv -work axi_vip_v1_0_4 -f C:\Users\Administrator\Desktop\wjg/axi_vip_v1_0_4/.cxl.systemverilog.axi_vip_v1_0_4.axi_vip_v1_0_4.nt64.cmf 
-- Compiling package axi_vip_v1_0_4_pkg
-- Importing package xil_common_vip_v1_0_0.xil_common_vip_v1_0_0_pkg
-- Compiling package axi_vip_v1_0_vl_rfs_sv_unit
-- Importing package axi_vip_v1_0_4_pkg
-- Importing package xil_common_vip_v1_0_0.xil_common_vip_v1_0_0_pkg
-- Compiling interface axi_vip_v1_0_4_axi4pc
-- Compiling interface axi_vip_v1_0_4_if
-- Compiling module axi_vip_v1_0_4_top

Top level modules:
	axi_vip_v1_0_4_top
End time: 13:57:35 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_vip_v1_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 67.86 % complete

Compiling verilog library 'axi_vip_v1_1_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_vip_v1_1_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:57:38 on Nov 28,2019
vlog -64 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L xilinx_vip "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -sv -work axi_vip_v1_1_1 -f C:\Users\Administrator\Desktop\wjg/axi_vip_v1_1_1/.cxl.systemverilog.axi_vip_v1_1_1.axi_vip_v1_1_1.nt64.cmf 
-- Compiling module axi_vip_v1_1_1_top

Top level modules:
	axi_vip_v1_1_1_top
End time: 13:57:38 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_vip_v1_1_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 68.15 % complete

Compiling verilog library 'canfd_v1_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:canfd_v1_0_8)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:57:41 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work canfd_v1_0_8 -f C:\Users\Administrator\Desktop\wjg/canfd_v1_0_8/.cxl.verilog.canfd_v1_0_8.canfd_v1_0_8.nt64.cmf 

Top level modules:
End time: 13:57:42 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:canfd_v1_0_8)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 68.45 % complete

Compiling vhdl library 'can_v5_0_18'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:can_v5_0_18)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:57:44 on Nov 28,2019
vcom -64 -93 -work can_v5_0_18 -f C:\Users\Administrator\Desktop\wjg/can_v5_0_18/.cxl.vhdl.can_v5_0_18.can_v5_0_18.nt64.cmf 
-- Loading package STANDARD
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "<protected>".
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "<protected>" has not been declared.
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\can_v5_0\hdl\can_v5_0_rfs.vhd(2711): VHDL Compiler exiting
End time: 13:57:45 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 6, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:can_v5_0_18)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 68.75 % complete

Compiling vhdl library 'cic_compiler_v4_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:cic_compiler_v4_0_12)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:57:47 on Nov 28,2019
vcom -64 -93 -work cic_compiler_v4_0_12 -f C:\Users\Administrator\Desktop\wjg/cic_compiler_v4_0_12/.cxl.vhdl.cic_compiler_v4_0_12.cic_compiler_v4_0_12.nt64.cmf 
-- Loading package STANDARD
End time: 13:57:48 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:cic_compiler_v4_0_12)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 69.05 % complete

Compiling vhdl library 'xbip_bram18k_v3_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_bram18k_v3_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:57:50 on Nov 28,2019
vcom -64 -93 -work xbip_bram18k_v3_0_4 -f C:\Users\Administrator\Desktop\wjg/xbip_bram18k_v3_0_4/.cxl.vhdl.xbip_bram18k_v3_0_4.xbip_bram18k_v3_0_4.nt64.cmf 
-- Loading package STANDARD
End time: 13:57:51 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_bram18k_v3_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 69.35 % complete

Compiling vhdl library 'mult_gen_v12_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:mult_gen_v12_0_13)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:57:53 on Nov 28,2019
vcom -64 -93 -work mult_gen_v12_0_13 -f C:\Users\Administrator\Desktop\wjg/mult_gen_v12_0_13/.cxl.vhdl.mult_gen_v12_0_13.mult_gen_v12_0_13.nt64.cmf 
-- Loading package STANDARD
End time: 13:57:54 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:mult_gen_v12_0_13)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 69.64 % complete

Compiling vhdl library 'cmpy_v6_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:cmpy_v6_0_14)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:57:56 on Nov 28,2019
vcom -64 -93 -work cmpy_v6_0_14 -f C:\Users\Administrator\Desktop\wjg/cmpy_v6_0_14/.cxl.vhdl.cmpy_v6_0_14.cmpy_v6_0_14.nt64.cmf 
-- Loading package STANDARD
End time: 13:57:57 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:cmpy_v6_0_14)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 69.94 % complete

Compiling vhdl library 'c_mux_bit_v12_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:c_mux_bit_v12_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:57:59 on Nov 28,2019
vcom -64 -93 -work c_mux_bit_v12_0_4 -f C:\Users\Administrator\Desktop\wjg/c_mux_bit_v12_0_4/.cxl.vhdl.c_mux_bit_v12_0_4.c_mux_bit_v12_0_4.nt64.cmf 
-- Loading package STANDARD
End time: 13:58:00 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:c_mux_bit_v12_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 70.24 % complete

Compiling vhdl library 'c_shift_ram_v12_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:c_shift_ram_v12_0_11)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:58:02 on Nov 28,2019
vcom -64 -93 -work c_shift_ram_v12_0_11 -f C:\Users\Administrator\Desktop\wjg/c_shift_ram_v12_0_11/.cxl.vhdl.c_shift_ram_v12_0_11.c_shift_ram_v12_0_11.nt64.cmf 
-- Loading package STANDARD
End time: 13:58:03 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:c_shift_ram_v12_0_11)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 70.54 % complete

Compiling vhdl library 'c_mux_bus_v12_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:c_mux_bus_v12_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:58:05 on Nov 28,2019
vcom -64 -93 -work c_mux_bus_v12_0_4 -f C:\Users\Administrator\Desktop\wjg/c_mux_bus_v12_0_4/.cxl.vhdl.c_mux_bus_v12_0_4.c_mux_bus_v12_0_4.nt64.cmf 
-- Loading package STANDARD
End time: 13:58:06 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:c_mux_bus_v12_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 70.83 % complete

Compiling vhdl library 'c_gate_bit_v12_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:c_gate_bit_v12_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:58:08 on Nov 28,2019
vcom -64 -93 -work c_gate_bit_v12_0_4 -f C:\Users\Administrator\Desktop\wjg/c_gate_bit_v12_0_4/.cxl.vhdl.c_gate_bit_v12_0_4.c_gate_bit_v12_0_4.nt64.cmf 
-- Loading package STANDARD
End time: 13:58:09 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:c_gate_bit_v12_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 71.13 % complete

Compiling vhdl library 'xbip_counter_v3_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_counter_v3_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:58:12 on Nov 28,2019
vcom -64 -93 -work xbip_counter_v3_0_4 -f C:\Users\Administrator\Desktop\wjg/xbip_counter_v3_0_4/.cxl.vhdl.xbip_counter_v3_0_4.xbip_counter_v3_0_4.nt64.cmf 
-- Loading package STANDARD
End time: 13:58:12 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_counter_v3_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 71.43 % complete

Compiling vhdl library 'c_counter_binary_v12_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:c_counter_binary_v12_0_11)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:58:15 on Nov 28,2019
vcom -64 -93 -work c_counter_binary_v12_0_11 -f C:\Users\Administrator\Desktop\wjg/c_counter_binary_v12_0_11/.cxl.vhdl.c_counter_binary_v12_0_11.c_counter_binary_v12_0_11.nt64.cmf 
-- Loading package STANDARD
End time: 13:58:15 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:c_counter_binary_v12_0_11)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 71.73 % complete

Compiling vhdl library 'c_compare_v12_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:c_compare_v12_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:58:18 on Nov 28,2019
vcom -64 -93 -work c_compare_v12_0_4 -f C:\Users\Administrator\Desktop\wjg/c_compare_v12_0_4/.cxl.vhdl.c_compare_v12_0_4.c_compare_v12_0_4.nt64.cmf 
-- Loading package STANDARD
End time: 13:58:18 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:c_compare_v12_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 72.02 % complete

Compiling vhdl library 'convolution_v9_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:convolution_v9_0_12)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:58:21 on Nov 28,2019
vcom -64 -93 -work convolution_v9_0_12 -f C:\Users\Administrator\Desktop\wjg/convolution_v9_0_12/.cxl.vhdl.convolution_v9_0_12.convolution_v9_0_12.nt64.cmf 
-- Loading package STANDARD
End time: 13:58:21 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:convolution_v9_0_12)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 72.32 % complete

Compiling vhdl library 'cordic_v6_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:cordic_v6_0_13)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:58:24 on Nov 28,2019
vcom -64 -93 -work cordic_v6_0_13 -f C:\Users\Administrator\Desktop\wjg/cordic_v6_0_13/.cxl.vhdl.cordic_v6_0_13.cordic_v6_0_13.nt64.cmf 
-- Loading package STANDARD
End time: 13:58:25 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:cordic_v6_0_13)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 72.62 % complete

Compiling vhdl library 'cpri_v8_8_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:cpri_v8_8_1)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:58:27 on Nov 28,2019
vcom -64 -93 -work cpri_v8_8_1 -f C:\Users\Administrator\Desktop\wjg/cpri_v8_8_1/.cxl.vhdl.cpri_v8_8_1.cpri_v8_8_1.nt64.cmf 
-- Loading package STANDARD
End time: 13:58:28 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:cpri_v8_8_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 72.92 % complete
** Warning: (vlib-34) Library already exists at "C:/Users/Administrator/Desktop/wjg/cpri_v8_8_1".

Compiling verilog library 'cpri_v8_8_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:cpri_v8_8_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:58:30 on Nov 28,2019
vlog -64 -L cpri_v8_8_1 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -sv -work cpri_v8_8_1 -f C:\Users\Administrator\Desktop\wjg/cpri_v8_8_1/.cxl.systemverilog.cpri_v8_8_1.cpri_v8_8_1.nt64.cmf 
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/cpri_v8_8/hdl/cpri_v8_8_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/cpri_v8_8/hdl/cpri_v8_8_rfs.sv(64): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.

Top level modules:
End time: 13:58:30 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 3

END_COMPILATION_MESSAGES(modelsim:verilog:cpri_v8_8_1)
==============================================================================


compile_simlib: 0 error(s), 3 warning(s), 73.21 % complete

Compiling vhdl library 'xbip_dsp48_acc_v3_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_acc_v3_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:58:33 on Nov 28,2019
vcom -64 -93 -work xbip_dsp48_acc_v3_0_4 -f C:\Users\Administrator\Desktop\wjg/xbip_dsp48_acc_v3_0_4/.cxl.vhdl.xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4.nt64.cmf 
-- Loading package STANDARD
End time: 13:58:33 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_acc_v3_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 73.51 % complete

Compiling vhdl library 'xbip_accum_v3_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_accum_v3_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:58:36 on Nov 28,2019
vcom -64 -93 -work xbip_accum_v3_0_4 -f C:\Users\Administrator\Desktop\wjg/xbip_accum_v3_0_4/.cxl.vhdl.xbip_accum_v3_0_4.xbip_accum_v3_0_4.nt64.cmf 
-- Loading package STANDARD
End time: 13:58:36 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_accum_v3_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 73.81 % complete

Compiling vhdl library 'c_accum_v12_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:c_accum_v12_0_11)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:58:39 on Nov 28,2019
vcom -64 -93 -work c_accum_v12_0_11 -f C:\Users\Administrator\Desktop\wjg/c_accum_v12_0_11/.cxl.vhdl.c_accum_v12_0_11.c_accum_v12_0_11.nt64.cmf 
-- Loading package STANDARD
End time: 13:58:39 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:c_accum_v12_0_11)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 74.11 % complete

Compiling vhdl library 'xbip_dsp48_multadd_v3_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_multadd_v3_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:58:42 on Nov 28,2019
vcom -64 -93 -work xbip_dsp48_multadd_v3_0_4 -f C:\Users\Administrator\Desktop\wjg/xbip_dsp48_multadd_v3_0_4/.cxl.vhdl.xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4.nt64.cmf 
-- Loading package STANDARD
End time: 13:58:43 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_multadd_v3_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 74.40 % complete

Compiling vhdl library 'dds_compiler_v6_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:dds_compiler_v6_0_15)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:58:45 on Nov 28,2019
vcom -64 -93 -work dds_compiler_v6_0_15 -f C:\Users\Administrator\Desktop\wjg/dds_compiler_v6_0_15/.cxl.vhdl.dds_compiler_v6_0_15.dds_compiler_v6_0_15.nt64.cmf 
-- Loading package STANDARD
End time: 13:58:46 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:dds_compiler_v6_0_15)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 74.70 % complete

Compiling vhdl library 'dft_v4_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:dft_v4_0_14)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:58:48 on Nov 28,2019
vcom -64 -93 -work dft_v4_0_14 -f C:\Users\Administrator\Desktop\wjg/dft_v4_0_14/.cxl.vhdl.dft_v4_0_14.dft_v4_0_14.nt64.cmf 
-- Loading package STANDARD
End time: 13:58:49 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:dft_v4_0_14)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 75.00 % complete

Compiling vhdl library 'displayport_v7_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:displayport_v7_0_7)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:58:51 on Nov 28,2019
vcom -64 -93 -work displayport_v7_0_7 -f C:\Users\Administrator\Desktop\wjg/displayport_v7_0_7/.cxl.vhdl.displayport_v7_0_7.displayport_v7_0_7.nt64.cmf 
-- Loading package STANDARD
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "<protected>".
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "<protected>" has not been declared.
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\displayport_v7_0\hdl\displayport_v7_0_rfs.vhd(10053): VHDL Compiler exiting
End time: 13:58:52 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 6, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:displayport_v7_0_7)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 75.30 % complete
** Warning: (vlib-34) Library already exists at "C:/Users/Administrator/Desktop/wjg/displayport_v7_0_7".

Compiling verilog library 'displayport_v7_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:displayport_v7_0_7)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:58:55 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work displayport_v7_0_7 -f C:\Users\Administrator\Desktop\wjg/displayport_v7_0_7/.cxl.verilog.displayport_v7_0_7.displayport_v7_0_7.nt64.cmf 

Top level modules:
End time: 13:59:03 on Nov 28,2019, Elapsed time: 0:00:08
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:displayport_v7_0_7)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 75.60 % complete

Compiling vhdl library 'xbip_dsp48_mult_v3_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_mult_v3_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:59:05 on Nov 28,2019
vcom -64 -93 -work xbip_dsp48_mult_v3_0_4 -f C:\Users\Administrator\Desktop\wjg/xbip_dsp48_mult_v3_0_4/.cxl.vhdl.xbip_dsp48_mult_v3_0_4.xbip_dsp48_mult_v3_0_4.nt64.cmf 
-- Loading package STANDARD
End time: 13:59:05 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_mult_v3_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 75.89 % complete

Compiling vhdl library 'floating_point_v7_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:floating_point_v7_0_14)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:59:08 on Nov 28,2019
vcom -64 -93 -work floating_point_v7_0_14 -f C:\Users\Administrator\Desktop\wjg/floating_point_v7_0_14/.cxl.vhdl.floating_point_v7_0_14.floating_point_v7_0_14.nt64.cmf 
-- Loading package STANDARD
End time: 13:59:10 on Nov 28,2019, Elapsed time: 0:00:02
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:floating_point_v7_0_14)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 76.19 % complete

Compiling vhdl library 'div_gen_v5_1_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:div_gen_v5_1_12)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:59:12 on Nov 28,2019
vcom -64 -93 -work div_gen_v5_1_12 -f C:\Users\Administrator\Desktop\wjg/div_gen_v5_1_12/.cxl.vhdl.div_gen_v5_1_12.div_gen_v5_1_12.nt64.cmf 
-- Loading package STANDARD
End time: 13:59:13 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:div_gen_v5_1_12)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 76.49 % complete

Compiling vhdl library 'fir_compiler_v5_2_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:fir_compiler_v5_2_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:59:15 on Nov 28,2019
vcom -64 -93 -work fir_compiler_v5_2_4 -f C:\Users\Administrator\Desktop\wjg/fir_compiler_v5_2_4/.cxl.vhdl.fir_compiler_v5_2_4.fir_compiler_v5_2_4.nt64.cmf 
-- Loading package STANDARD
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fir_compiler_v5_2\hdl\fir_compiler_v5_2_vh_rfs.vhd(4844): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
End time: 13:59:17 on Nov 28,2019, Elapsed time: 0:00:02
Errors: 0, Warnings: 2

END_COMPILATION_MESSAGES(modelsim:vhdl:fir_compiler_v5_2_4)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 76.79 % complete

Compiling vhdl library 'duc_ddc_compiler_v3_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:duc_ddc_compiler_v3_0_13)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:59:19 on Nov 28,2019
vcom -64 -93 -work duc_ddc_compiler_v3_0_13 -f C:\Users\Administrator\Desktop\wjg/duc_ddc_compiler_v3_0_13/.cxl.vhdl.duc_ddc_compiler_v3_0_13.duc_ddc_compiler_v3_0_13.nt64.cmf 
-- Loading package STANDARD
End time: 13:59:20 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:duc_ddc_compiler_v3_0_13)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 77.08 % complete

Compiling verilog library 'fc32_rs_fec_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:fc32_rs_fec_v1_0_5)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:59:22 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work fc32_rs_fec_v1_0_5 -f C:\Users\Administrator\Desktop\wjg/fc32_rs_fec_v1_0_5/.cxl.verilog.fc32_rs_fec_v1_0_5.fc32_rs_fec_v1_0_5.nt64.cmf 

Top level modules:
End time: 13:59:23 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:fc32_rs_fec_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 77.38 % complete

Compiling verilog library 'fec_5g_common_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:fec_5g_common_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:59:25 on Nov 28,2019
vlog -64 -L fec_5g_common_v1_0_0 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -sv -work fec_5g_common_v1_0_0 -f C:\Users\Administrator\Desktop\wjg/fec_5g_common_v1_0_0/.cxl.systemverilog.fec_5g_common_v1_0_0.fec_5g_common_v1_0_0.nt64.cmf 

Top level modules:
End time: 13:59:25 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:fec_5g_common_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 77.68 % complete

Compiling vhdl library 'fir_compiler_v7_2_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:fir_compiler_v7_2_10)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:59:28 on Nov 28,2019
vcom -64 -93 -work fir_compiler_v7_2_10 -f C:\Users\Administrator\Desktop\wjg/fir_compiler_v7_2_10/.cxl.vhdl.fir_compiler_v7_2_10.fir_compiler_v7_2_10.nt64.cmf 
-- Loading package STANDARD
End time: 13:59:30 on Nov 28,2019, Elapsed time: 0:00:02
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:fir_compiler_v7_2_10)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 77.98 % complete

Compiling verilog library 'flexo_100g_rs_fec_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:flexo_100g_rs_fec_v1_0_5)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:59:32 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work flexo_100g_rs_fec_v1_0_5 -f C:\Users\Administrator\Desktop\wjg/flexo_100g_rs_fec_v1_0_5/.cxl.verilog.flexo_100g_rs_fec_v1_0_5.flexo_100g_rs_fec_v1_0_5.nt64.cmf 
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\flexo_100g_rs_fec_v1_0\hdl\flexo_100g_rs_fec_v1_0_vl_rfs.v(64): (vlog-2263) Redefinition of macro: <protected>.

Top level modules:
End time: 13:59:33 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 2

END_COMPILATION_MESSAGES(modelsim:verilog:flexo_100g_rs_fec_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 78.27 % complete

Compiling vhdl library 'floating_point_v7_1_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:floating_point_v7_1_5)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:59:35 on Nov 28,2019
vcom -64 -93 -work floating_point_v7_1_5 -f C:\Users\Administrator\Desktop\wjg/floating_point_v7_1_5/.cxl.vhdl.floating_point_v7_1_5.floating_point_v7_1_5.nt64.cmf 
-- Loading package STANDARD
End time: 13:59:38 on Nov 28,2019, Elapsed time: 0:00:03
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:floating_point_v7_1_5)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 78.57 % complete

Compiling vhdl library 'g709_rs_encoder_v2_2_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:g709_rs_encoder_v2_2_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:59:40 on Nov 28,2019
vcom -64 -93 -work g709_rs_encoder_v2_2_4 -f C:\Users\Administrator\Desktop\wjg/g709_rs_encoder_v2_2_4/.cxl.vhdl.g709_rs_encoder_v2_2_4.g709_rs_encoder_v2_2_4.nt64.cmf 
-- Loading package STANDARD
End time: 13:59:41 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:g709_rs_encoder_v2_2_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 78.87 % complete

Compiling vhdl library 'rs_toolbox_v9_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:rs_toolbox_v9_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:59:43 on Nov 28,2019
vcom -64 -93 -work rs_toolbox_v9_0_4 -f C:\Users\Administrator\Desktop\wjg/rs_toolbox_v9_0_4/.cxl.vhdl.rs_toolbox_v9_0_4.rs_toolbox_v9_0_4.nt64.cmf 
-- Loading package STANDARD
End time: 13:59:44 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:rs_toolbox_v9_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 79.17 % complete

Compiling vhdl library 'g709_rs_decoder_v2_2_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:g709_rs_decoder_v2_2_5)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:59:46 on Nov 28,2019
vcom -64 -93 -work g709_rs_decoder_v2_2_5 -f C:\Users\Administrator\Desktop\wjg/g709_rs_decoder_v2_2_5/.cxl.vhdl.g709_rs_decoder_v2_2_5.g709_rs_decoder_v2_2_5.nt64.cmf 
-- Loading package STANDARD
End time: 13:59:47 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:g709_rs_decoder_v2_2_5)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 79.46 % complete

Compiling vhdl library 'g709_fec_v2_3_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:g709_fec_v2_3_1)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:59:49 on Nov 28,2019
vcom -64 -93 -work g709_fec_v2_3_1 -f C:\Users\Administrator\Desktop\wjg/g709_fec_v2_3_1/.cxl.vhdl.g709_fec_v2_3_1.g709_fec_v2_3_1.nt64.cmf 
-- Loading package STANDARD
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "<protected>".
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "<protected>" has not been declared.
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g709_fec_v2_3\hdl\g709_fec_v2_3_vh_rfs.vhd(16094): VHDL Compiler exiting
End time: 13:59:50 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 6, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:g709_fec_v2_3_1)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 79.76 % complete

Compiling vhdl library 'g975_efec_i4_v1_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:g975_efec_i4_v1_0_14)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:59:53 on Nov 28,2019
vcom -64 -93 -work g975_efec_i4_v1_0_14 -f C:\Users\Administrator\Desktop\wjg/g975_efec_i4_v1_0_14/.cxl.vhdl.g975_efec_i4_v1_0_14.g975_efec_i4_v1_0_14.nt64.cmf 
-- Loading package STANDARD
End time: 13:59:54 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:g975_efec_i4_v1_0_14)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 80.06 % complete

Compiling vhdl library 'g975_efec_i7_v2_0_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:g975_efec_i7_v2_0_16)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:59:56 on Nov 28,2019
vcom -64 -93 -work g975_efec_i7_v2_0_16 -f C:\Users\Administrator\Desktop\wjg/g975_efec_i7_v2_0_16/.cxl.vhdl.g975_efec_i7_v2_0_16.g975_efec_i7_v2_0_16.nt64.cmf 
-- Loading package STANDARD
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "<protected>".
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "<protected>" has not been declared.
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g975_efec_i7_v2_0\hdl\g975_efec_i7_v2_0_vh_rfs.vhd(32936): VHDL Compiler exiting
End time: 13:59:57 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 6, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:g975_efec_i7_v2_0_16)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 80.36 % complete

Compiling verilog library 'ieee802d3_200g_rs_fec_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ieee802d3_200g_rs_fec_v1_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 13:59:59 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work ieee802d3_200g_rs_fec_v1_0_1 -f C:\Users\Administrator\Desktop\wjg/ieee802d3_200g_rs_fec_v1_0_1/.cxl.verilog.ieee802d3_200g_rs_fec_v1_0_1.ieee802d3_200g_rs_fec_v1_0_1.nt64.cmf 

Top level modules:
End time: 14:00:01 on Nov 28,2019, Elapsed time: 0:00:02
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:ieee802d3_200g_rs_fec_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 80.65 % complete

Compiling verilog library 'ieee802d3_25g_rs_fec_v1_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ieee802d3_25g_rs_fec_v1_0_7)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:00:03 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work ieee802d3_25g_rs_fec_v1_0_7 -f C:\Users\Administrator\Desktop\wjg/ieee802d3_25g_rs_fec_v1_0_7/.cxl.verilog.ieee802d3_25g_rs_fec_v1_0_7.ieee802d3_25g_rs_fec_v1_0_7.nt64.cmf 

Top level modules:
End time: 14:00:04 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:ieee802d3_25g_rs_fec_v1_0_7)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 80.95 % complete

Compiling verilog library 'ieee802d3_400g_rs_fec_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ieee802d3_400g_rs_fec_v1_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:00:06 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work ieee802d3_400g_rs_fec_v1_0_1 -f C:\Users\Administrator\Desktop\wjg/ieee802d3_400g_rs_fec_v1_0_1/.cxl.verilog.ieee802d3_400g_rs_fec_v1_0_1.ieee802d3_400g_rs_fec_v1_0_1.nt64.cmf 

Top level modules:
End time: 14:00:09 on Nov 28,2019, Elapsed time: 0:00:03
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:ieee802d3_400g_rs_fec_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 81.25 % complete

Compiling verilog library 'ieee802d3_50g_rs_fec_v1_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ieee802d3_50g_rs_fec_v1_0_7)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:00:11 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work ieee802d3_50g_rs_fec_v1_0_7 -f C:\Users\Administrator\Desktop\wjg/ieee802d3_50g_rs_fec_v1_0_7/.cxl.verilog.ieee802d3_50g_rs_fec_v1_0_7.ieee802d3_50g_rs_fec_v1_0_7.nt64.cmf 

Top level modules:
End time: 14:00:12 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:ieee802d3_50g_rs_fec_v1_0_7)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 81.55 % complete

Compiling verilog library 'ieee802d3_rs_fec_v1_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ieee802d3_rs_fec_v1_0_11)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:00:14 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work ieee802d3_rs_fec_v1_0_11 -f C:\Users\Administrator\Desktop\wjg/ieee802d3_rs_fec_v1_0_11/.cxl.verilog.ieee802d3_rs_fec_v1_0_11.ieee802d3_rs_fec_v1_0_11.nt64.cmf 

Top level modules:
End time: 14:00:16 on Nov 28,2019, Elapsed time: 0:00:02
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:ieee802d3_rs_fec_v1_0_11)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 81.85 % complete

Compiling verilog library 'ldpc_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ldpc_v1_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:00:18 on Nov 28,2019
vlog -64 -L fec_5g_common_v1_0_0 -L ldpc_v1_0_1 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -sv -work ldpc_v1_0_1 -f C:\Users\Administrator\Desktop\wjg/ldpc_v1_0_1/.cxl.systemverilog.ldpc_v1_0_1.ldpc_v1_0_1.nt64.cmf 
** Error: (vlog-13069) C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): syntax error in protected region.

End time: 14:00:18 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 2, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:ldpc_v1_0_1)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 82.14 % complete

Compiling vhdl library 'lte_3gpp_channel_estimator_v2_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lte_3gpp_channel_estimator_v2_0_14)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:00:21 on Nov 28,2019
vcom -64 -93 -work lte_3gpp_channel_estimator_v2_0_14 -f C:\Users\Administrator\Desktop\wjg/lte_3gpp_channel_estimator_v2_0_14/.cxl.vhdl.lte_3gpp_channel_estimator_v2_0_14.lte_3gpp_channel_estimator_v2_0_14.nt64.cmf 
-- Loading package STANDARD
End time: 14:00:22 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:lte_3gpp_channel_estimator_v2_0_14)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 82.44 % complete

Compiling vhdl library 'lte_3gpp_mimo_decoder_v3_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lte_3gpp_mimo_decoder_v3_0_13)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:00:25 on Nov 28,2019
vcom -64 -93 -work lte_3gpp_mimo_decoder_v3_0_13 -f C:\Users\Administrator\Desktop\wjg/lte_3gpp_mimo_decoder_v3_0_13/.cxl.vhdl.lte_3gpp_mimo_decoder_v3_0_13.lte_3gpp_mimo_decoder_v3_0_13.nt64.cmf 
-- Loading package STANDARD
End time: 14:00:26 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:lte_3gpp_mimo_decoder_v3_0_13)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 82.74 % complete

Compiling vhdl library 'lte_3gpp_mimo_encoder_v4_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lte_3gpp_mimo_encoder_v4_0_12)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:00:28 on Nov 28,2019
vcom -64 -93 -work lte_3gpp_mimo_encoder_v4_0_12 -f C:\Users\Administrator\Desktop\wjg/lte_3gpp_mimo_encoder_v4_0_12/.cxl.vhdl.lte_3gpp_mimo_encoder_v4_0_12.lte_3gpp_mimo_encoder_v4_0_12.nt64.cmf 
-- Loading package STANDARD
End time: 14:00:28 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:lte_3gpp_mimo_encoder_v4_0_12)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 83.04 % complete

Compiling vhdl library 'tcc_encoder_3gpplte_v4_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tcc_encoder_3gpplte_v4_0_13)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:00:31 on Nov 28,2019
vcom -64 -93 -work tcc_encoder_3gpplte_v4_0_13 -f C:\Users\Administrator\Desktop\wjg/tcc_encoder_3gpplte_v4_0_13/.cxl.vhdl.tcc_encoder_3gpplte_v4_0_13.tcc_encoder_3gpplte_v4_0_13.nt64.cmf 
-- Loading package STANDARD
End time: 14:00:31 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:tcc_encoder_3gpplte_v4_0_13)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 83.33 % complete

Compiling vhdl library 'lte_dl_channel_encoder_v3_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lte_dl_channel_encoder_v3_0_13)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:00:34 on Nov 28,2019
vcom -64 -93 -work lte_dl_channel_encoder_v3_0_13 -f C:\Users\Administrator\Desktop\wjg/lte_dl_channel_encoder_v3_0_13/.cxl.vhdl.lte_dl_channel_encoder_v3_0_13.lte_dl_channel_encoder_v3_0_13.nt64.cmf 
-- Loading package STANDARD
End time: 14:00:35 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:lte_dl_channel_encoder_v3_0_13)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 83.63 % complete

Compiling vhdl library 'xfft_v7_2_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xfft_v7_2_6)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:00:37 on Nov 28,2019
vcom -64 -93 -work xfft_v7_2_6 -f C:\Users\Administrator\Desktop\wjg/xfft_v7_2_6/.cxl.vhdl.xfft_v7_2_6.xfft_v7_2_6.nt64.cmf 
-- Loading package STANDARD
End time: 14:00:39 on Nov 28,2019, Elapsed time: 0:00:02
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xfft_v7_2_6)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 83.93 % complete

Compiling vhdl library 'lte_fft_v2_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lte_fft_v2_0_15)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:00:41 on Nov 28,2019
vcom -64 -93 -work lte_fft_v2_0_15 -f C:\Users\Administrator\Desktop\wjg/lte_fft_v2_0_15/.cxl.vhdl.lte_fft_v2_0_15.lte_fft_v2_0_15.nt64.cmf 
-- Loading package STANDARD
End time: 14:00:42 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:lte_fft_v2_0_15)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 84.23 % complete

Compiling vhdl library 'xbip_dsp48_multacc_v3_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_multacc_v3_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:00:44 on Nov 28,2019
vcom -64 -93 -work xbip_dsp48_multacc_v3_0_4 -f C:\Users\Administrator\Desktop\wjg/xbip_dsp48_multacc_v3_0_4/.cxl.vhdl.xbip_dsp48_multacc_v3_0_4.xbip_dsp48_multacc_v3_0_4.nt64.cmf 
-- Loading package STANDARD
End time: 14:00:45 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_multacc_v3_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 84.52 % complete

Compiling vhdl library 'lte_pucch_receiver_v2_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lte_pucch_receiver_v2_0_13)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:00:47 on Nov 28,2019
vcom -64 -93 -work lte_pucch_receiver_v2_0_13 -f C:\Users\Administrator\Desktop\wjg/lte_pucch_receiver_v2_0_13/.cxl.vhdl.lte_pucch_receiver_v2_0_13.lte_pucch_receiver_v2_0_13.nt64.cmf 
-- Loading package STANDARD
End time: 14:00:48 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:lte_pucch_receiver_v2_0_13)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 84.82 % complete

Compiling vhdl library 'xbip_multadd_v3_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_multadd_v3_0_11)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:00:50 on Nov 28,2019
vcom -64 -93 -work xbip_multadd_v3_0_11 -f C:\Users\Administrator\Desktop\wjg/xbip_multadd_v3_0_11/.cxl.vhdl.xbip_multadd_v3_0_11.xbip_multadd_v3_0_11.nt64.cmf 
-- Loading package STANDARD
End time: 14:00:51 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_multadd_v3_0_11)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 85.12 % complete

Compiling vhdl library 'lte_rach_detector_v3_1_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lte_rach_detector_v3_1_1)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:00:53 on Nov 28,2019
vcom -64 -93 -work lte_rach_detector_v3_1_1 -f C:\Users\Administrator\Desktop\wjg/lte_rach_detector_v3_1_1/.cxl.vhdl.lte_rach_detector_v3_1_1.lte_rach_detector_v3_1_1.nt64.cmf 
-- Loading package STANDARD
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "<protected>".
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "<protected>" has not been declared.
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_rach_detector_v3_1\hdl\lte_rach_detector_v3_1_vh_rfs.vhd(7241): VHDL Compiler exiting
End time: 14:00:54 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 6, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:lte_rach_detector_v3_1_1)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 85.42 % complete

Compiling vhdl library 'lte_ul_channel_decoder_v4_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lte_ul_channel_decoder_v4_0_13)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:00:56 on Nov 28,2019
vcom -64 -93 -work lte_ul_channel_decoder_v4_0_13 -f C:\Users\Administrator\Desktop\wjg/lte_ul_channel_decoder_v4_0_13/.cxl.vhdl.lte_ul_channel_decoder_v4_0_13.lte_ul_channel_decoder_v4_0_13.nt64.cmf 
-- Loading package STANDARD
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(14689): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(17358): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(22033): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(23182): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(23563): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(26051): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(26052): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(26299): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(30466): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(32037): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(32905): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(33986): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(35422): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(37440): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(38083): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(38084): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(38553): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(38892): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(38893): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(39770): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(39879): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(39880): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(41119): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(41535): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(42847): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(42848): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(43338): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(43339): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(43829): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(43830): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(44320): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(44321): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
End time: 14:00:58 on Nov 28,2019, Elapsed time: 0:00:02
Errors: 0, Warnings: 33

END_COMPILATION_MESSAGES(modelsim:vhdl:lte_ul_channel_decoder_v4_0_13)
==============================================================================


compile_simlib: 0 error(s), 33 warning(s), 85.71 % complete

Compiling vhdl library 'mailbox_v2_1_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:mailbox_v2_1_8)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:01:00 on Nov 28,2019
vcom -64 -93 -work mailbox_v2_1_8 -f C:\Users\Administrator\Desktop\wjg/mailbox_v2_1_8/.cxl.vhdl.mailbox_v2_1_8.mailbox_v2_1_8.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity Sync_BRAM
-- Compiling architecture syn of Sync_BRAM
-- Compiling entity Sync_DPRAM
-- Compiling architecture syn of Sync_DPRAM
-- Compiling entity Sync_FIFO
-- Compiling architecture VHDL_RTL of Sync_FIFO
-- Compiling entity Async_FIFO
-- Compiling architecture IMP of Async_FIFO
-- Loading entity Sync_FIFO
-- Loading entity Async_FIFO
-- Compiling entity fsl_v20
-- Compiling architecture IMP of fsl_v20
** Error: (vcom-11) Could not find axi_lite_ipif_v3_0_4.axi_lite_ipif.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\mailbox_v2_1\hdl\mailbox_v2_1_vh_rfs.vhd(1970): (vcom-1195) Cannot find expanded name "axi_lite_ipif_v3_0_4.axi_lite_ipif".
-- Loading package ipif_pkg
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\mailbox_v2_1\hdl\mailbox_v2_1_vh_rfs.vhd(1973): VHDL Compiler exiting
End time: 14:01:00 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:mailbox_v2_1_8)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 86.01 % complete

Compiling vhdl library 'mdm_v3_2_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:mdm_v3_2_12)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:01:03 on Nov 28,2019
vcom -64 -93 -work mdm_v3_2_12 -f C:\Users\Administrator\Desktop\wjg/mdm_v3_2_12/.cxl.vhdl.mdm_v3_2_12.mdm_v3_2_12.nt64.cmf 
-- Loading package STANDARD
-- Compiling package mdm_funcs
-- Compiling package body mdm_funcs
-- Loading package mdm_funcs
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package mdm_funcs
-- Compiling entity MB_BSCANE2
-- Compiling architecture IMP of MB_BSCANE2
-- Compiling entity MB_BUFG
-- Compiling architecture IMP of MB_BUFG
-- Compiling entity MB_BUFGCTRL
-- Compiling architecture IMP of MB_BUFGCTRL
-- Compiling entity MB_FDRE
-- Compiling architecture IMP of MB_FDRE
-- Compiling entity MB_PLLE2_BASE
-- Compiling architecture IMP of MB_PLLE2_BASE
-- Compiling entity MB_FDC_1
-- Compiling architecture IMP of MB_FDC_1
-- Compiling entity MB_FDRE_1
-- Compiling architecture IMP of MB_FDRE_1
-- Compiling entity MB_SRL16E
-- Loading package NUMERIC_STD
-- Compiling architecture IMP of MB_SRL16E
-- Compiling entity MB_FDRSE
-- Compiling architecture IMP of MB_FDRSE
-- Compiling entity MB_MUXCY_XORCY
-- Compiling architecture IMP of MB_MUXCY_XORCY
-- Compiling entity MB_MUXCY
-- Compiling architecture IMP of MB_MUXCY
-- Compiling entity MB_XORCY
-- Compiling architecture IMP of MB_XORCY
-- Compiling entity MB_SRLC32E
-- Compiling architecture IMP of MB_SRLC32E
-- Compiling entity carry_and
-- Compiling architecture IMP of carry_and
-- Compiling entity carry_or_vec
-- Compiling architecture IMP of carry_or_vec
-- Compiling entity carry_or
-- Compiling architecture IMP of carry_or
-- Compiling entity select_bit
-- Compiling architecture IMP of select_bit
-- Compiling entity Arbiter
-- Compiling architecture IMP of Arbiter
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Compiling entity bus_master
-- Compiling architecture IMP of bus_master
-- Compiling entity JTAG_CONTROL
-- Loading entity SRL_FIFO
-- Compiling architecture IMP of JTAG_CONTROL
-- Compiling entity MDM_Core
-- Compiling architecture IMP of MDM_CORE
** Error: (vcom-11) Could not find axi_lite_ipif_v3_0_4.axi_lite_ipif.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\mdm_v3_2\hdl\mdm_v3_2_vh_rfs.vhd(12359): (vcom-1195) Cannot find expanded name "axi_lite_ipif_v3_0_4.axi_lite_ipif".
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ipif_pkg
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\mdm_v3_2\hdl\mdm_v3_2_vh_rfs.vhd(12362): VHDL Compiler exiting
End time: 14:01:03 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:mdm_v3_2_12)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 86.31 % complete

Compiling vhdl library 'iomodule_v3_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:iomodule_v3_0)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:01:06 on Nov 28,2019
vcom -64 -93 -work iomodule_v3_0 -f C:\Users\Administrator\Desktop\wjg/iomodule_v3_0/.cxl.vhdl.iomodule_v3_0.iomodule_v3_0.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity XIL_SRL16E
-- Loading package NUMERIC_STD
-- Compiling architecture IMP of XIL_SRL16E
-- Compiling entity XIL_SRLC16E
-- Compiling architecture IMP of XIL_SRLC16E
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect_mask
-- Compiling architecture imp of pselect_mask
-- Compiling entity Divide_part
-- Compiling architecture VHDL_RTL of Divide_part
-- Compiling entity FIT_Module
-- Compiling architecture VHDL_RTL of FIT_Module
-- Compiling entity GPI_Module
-- Compiling architecture IMP of GPI_Module
-- Compiling entity GPO_Module
-- Compiling architecture IMP of GPO_Module
-- Compiling entity intr_ctrl
-- Compiling architecture IMP of intr_ctrl
-- Compiling entity PIT_Module
-- Compiling architecture IMP of PIT_Module
-- Compiling entity Uart_Control_Status
-- Compiling architecture IMP of Uart_Control_Status
-- Compiling entity UART_Receive
-- Compiling architecture IMP of UART_Receive
-- Compiling entity UART_Transmit
-- Compiling architecture IMP of UART_Transmit
-- Compiling entity Iomodule_core
-- Compiling architecture IMP of iomodule_core
-- Loading entity Iomodule_core
-- Loading entity pselect_mask
-- Compiling entity iomodule
-- Compiling architecture IMP of iomodule
End time: 14:01:06 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:iomodule_v3_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 86.61 % complete

Compiling vhdl library 'lmb_bram_if_cntlr_v4_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lmb_bram_if_cntlr_v4_0)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:01:09 on Nov 28,2019
vcom -64 -93 -work lmb_bram_if_cntlr_v4_0 -f C:\Users\Administrator\Desktop\wjg/lmb_bram_if_cntlr_v4_0/.cxl.vhdl.lmb_bram_if_cntlr_v4_0.lmb_bram_if_cntlr_v4_0.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package lmb_bram_if_funcs
-- Loading package NUMERIC_STD
-- Compiling package body lmb_bram_if_funcs
-- Loading package lmb_bram_if_funcs
-- Loading package lmb_bram_if_funcs
-- Compiling entity MB_LUT6
-- Compiling architecture IMP of MB_LUT6
-- Compiling entity MB_MUXCY
-- Compiling architecture IMP of MB_MUXCY
-- Compiling entity MB_XORCY
-- Compiling architecture IMP of MB_XORCY
-- Compiling entity MB_MUXF7
-- Compiling architecture IMP of MB_MUXF7
-- Compiling entity MB_MUXF8
-- Compiling architecture IMP of MB_MUXF8
-- Compiling entity MB_FDRE
-- Compiling architecture IMP of MB_FDRE
-- Compiling entity XOR18
-- Compiling architecture IMP of XOR18
-- Compiling entity Parity
-- Compiling architecture IMP of Parity
-- Compiling entity ParityEnable
-- Compiling architecture IMP of ParityEnable
-- Compiling entity checkbit_handler
-- Compiling architecture IMP of checkbit_handler
-- Compiling entity Correct_One_Bit
-- Compiling architecture IMP of Correct_One_Bit
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect_mask
-- Compiling architecture imp of pselect_mask
-- Compiling entity axi_interface
-- Compiling architecture IMP of axi_interface
-- Compiling entity lmb_mux
-- Compiling architecture imp of lmb_mux
-- Compiling entity lmb_bram_if_cntlr
-- Compiling architecture imp of lmb_bram_if_cntlr
End time: 14:01:09 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:lmb_bram_if_cntlr_v4_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 86.90 % complete

Compiling vhdl library 'lmb_v10_v3_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lmb_v10_v3_0)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:01:12 on Nov 28,2019
vcom -64 -93 -work lmb_v10_v3_0 -f C:\Users\Administrator\Desktop\wjg/lmb_v10_v3_0/.cxl.vhdl.lmb_v10_v3_0.lmb_v10_v3_0.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity lmb_v10
-- Compiling architecture IMP of lmb_v10
End time: 14:01:12 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:lmb_v10_v3_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 87.20 % complete

Compiling vhdl library 'axi_lite_ipif_v3_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_lite_ipif_v3_0)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:01:15 on Nov 28,2019
vcom -64 -93 -work axi_lite_ipif_v3_0 -f C:\Users\Administrator\Desktop\wjg/axi_lite_ipif_v3_0/.cxl.vhdl.axi_lite_ipif_v3_0.axi_lite_ipif_v3_0.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package ipif_pkg
-- Compiling package body ipif_pkg
-- Loading package ipif_pkg
-- Compiling entity pselect_f
-- Compiling architecture imp of pselect_f
-- Loading package NUMERIC_STD
-- Loading package ipif_pkg
-- Compiling entity address_decoder
-- Compiling architecture IMP of address_decoder
-- Loading entity pselect_f
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "SYNOPSYS".
-- Loading package std_logic_misc
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "CLOSELY_RELATED_TCF" has not been declared.
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_mcs_v2_3\pcores\axi_lite_ipif_v3_0\hdl\vhdl\slave_attachment.vhd(166): VHDL Compiler exiting
End time: 14:01:15 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 5, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_lite_ipif_v3_0)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 87.50 % complete

Compiling vhdl library 'mdm_v3_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:mdm_v3_2)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:01:18 on Nov 28,2019
vcom -64 -93 -work mdm_v3_2 -f C:\Users\Administrator\Desktop\wjg/mdm_v3_2/.cxl.vhdl.mdm_v3_2.mdm_v3_2.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity carry_and
-- Compiling architecture IMP of carry_and
-- Compiling entity carry_or_vec
-- Compiling architecture IMP of carry_or_vec
-- Compiling entity carry_or
-- Compiling architecture IMP of carry_or
-- Loading package NUMERIC_STD
-- Compiling entity select_bit
-- Compiling architecture IMP of select_bit
-- Compiling entity Arbiter
-- Compiling architecture IMP of Arbiter
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Compiling entity bus_master
-- Compiling architecture IMP of bus_master
-- Compiling entity JTAG_CONTROL
-- Loading entity SRL_FIFO
-- Compiling architecture IMP of JTAG_CONTROL
-- Compiling entity MDM_Core
-- Compiling architecture IMP of MDM_CORE
** Error: (vcom-11) Could not find axi_lite_ipif_v3_0.axi_lite_ipif.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_mcs_v2_3\pcores\mdm_v3_2\hdl\vhdl\mdm.vhd(101): (vcom-1195) Cannot find expanded name "axi_lite_ipif_v3_0.axi_lite_ipif".
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ipif_pkg
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_mcs_v2_3\pcores\mdm_v3_2\hdl\vhdl\mdm.vhd(104): VHDL Compiler exiting
End time: 14:01:19 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:mdm_v3_2)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 87.80 % complete

Compiling vhdl library 'microblaze_mcs_v2_3_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:microblaze_mcs_v2_3_6)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:01:21 on Nov 28,2019
vcom -64 -93 -work microblaze_mcs_v2_3_6 -f C:\Users\Administrator\Desktop\wjg/microblaze_mcs_v2_3_6/.cxl.vhdl.microblaze_mcs_v2_3_6.microblaze_mcs_v2_3_6.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find mdm_v3_2.mdm.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_mcs_v2_3\hdl\microblaze_mcs.vhd(86): (vcom-1195) Cannot find expanded name "<protected>.<protected>".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_mcs_v2_3\hdl\microblaze_mcs.vhd(91): VHDL Compiler exiting
End time: 14:01:22 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 4, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:microblaze_mcs_v2_3_6)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 88.10 % complete

Compiling vhdl library 'prc_v1_2_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:prc_v1_2_1)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:01:24 on Nov 28,2019
vcom -64 -93 -work prc_v1_2_1 -f C:\Users\Administrator\Desktop\wjg/prc_v1_2_1/.cxl.vhdl.prc_v1_2_1.prc_v1_2_1.nt64.cmf 
-- Loading package STANDARD
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "<protected>".
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "<protected>" has not been declared.
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\prc_v1_2\hdl\prc_v1_2_rfs.vhd(1627): VHDL Compiler exiting
End time: 14:01:25 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 6, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:prc_v1_2_1)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 88.39 % complete

Compiling verilog library 'processing_system7_vip_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:processing_system7_vip_v1_0_3)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:01:27 on Nov 28,2019
vlog -64 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L xilinx_vip "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -sv -work processing_system7_vip_v1_0_3 -f C:\Users\Administrator\Desktop\wjg/processing_system7_vip_v1_0_3/.cxl.systemverilog.processing_system7_vip_v1_0_3.processing_system7_vip_v1_0_3.nt64.cmf 
-- Compiling module processing_system7_vip_v1_0_3_arb_wr
-- Compiling module processing_system7_vip_v1_0_3_arb_rd
-- Compiling module processing_system7_vip_v1_0_3_arb_wr_4
-- Compiling module processing_system7_vip_v1_0_3_arb_rd_4
-- Compiling module processing_system7_vip_v1_0_3_arb_hp2_3
-- Compiling module processing_system7_vip_v1_0_3_arb_hp0_1
-- Compiling module processing_system7_vip_v1_0_3_ssw_hp
-- Compiling module processing_system7_vip_v1_0_3_sparse_mem
-- Compiling module processing_system7_vip_v1_0_3_reg_map
-- Compiling module processing_system7_vip_v1_0_3_ocm_mem
-- Compiling module processing_system7_vip_v1_0_3_intr_wr_mem
-- Compiling module processing_system7_vip_v1_0_3_intr_rd_mem
-- Compiling module processing_system7_vip_v1_0_3_fmsw_gp
-- Compiling module processing_system7_vip_v1_0_3_regc
-- Compiling module processing_system7_vip_v1_0_3_ocmc
-- Compiling module processing_system7_vip_v1_0_3_interconnect_model
-- Compiling module processing_system7_vip_v1_0_3_gen_reset
-- Compiling module processing_system7_vip_v1_0_3_gen_clock
-- Compiling module processing_system7_vip_v1_0_3_ddrc
-- Compiling package processing_system7_vip_v1_0_vl_rfs_sv_unit
-- Importing package xilinx_vip.axi_vip_pkg
-- Importing package xilinx_vip.xil_common_vip_pkg
-- Compiling module processing_system7_vip_v1_0_3_axi_slave
-- Compiling module processing_system7_vip_v1_0_3_axi_master
-- Compiling module processing_system7_vip_v1_0_3_afi_slave
-- Compiling module processing_system7_vip_v1_0_3

Top level modules:
	processing_system7_vip_v1_0_3
End time: 14:01:28 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:processing_system7_vip_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 88.69 % complete

Compiling vhdl library 'proc_sys_reset_v5_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:proc_sys_reset_v5_0_12)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:01:30 on Nov 28,2019
vcom -64 -93 -work proc_sys_reset_v5_0_12 -f C:\Users\Administrator\Desktop\wjg/proc_sys_reset_v5_0_12/.cxl.vhdl.proc_sys_reset_v5_0_12.proc_sys_reset_v5_0_12.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity upcnt_n
-- Compiling architecture imp of upcnt_n
-- Compiling entity sequence_psr
-- Compiling architecture imp of sequence_psr
-- Loading entity upcnt_n
-- Compiling entity lpf
-- Compiling architecture imp of lpf
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\proc_sys_reset_v5_0\hdl\proc_sys_reset_v5_0_vh_rfs.vhd(939): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\proc_sys_reset_v5_0\hdl\proc_sys_reset_v5_0_vh_rfs.vhd(939): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\proc_sys_reset_v5_0\hdl\proc_sys_reset_v5_0_vh_rfs.vhd(970): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\proc_sys_reset_v5_0\hdl\proc_sys_reset_v5_0_vh_rfs.vhd(970): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\proc_sys_reset_v5_0\hdl\proc_sys_reset_v5_0_vh_rfs.vhd(1001): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\proc_sys_reset_v5_0\hdl\proc_sys_reset_v5_0_vh_rfs.vhd(1001): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\proc_sys_reset_v5_0\hdl\proc_sys_reset_v5_0_vh_rfs.vhd(1031): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\proc_sys_reset_v5_0\hdl\proc_sys_reset_v5_0_vh_rfs.vhd(1031): Unknown expanded name.
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\proc_sys_reset_v5_0\hdl\proc_sys_reset_v5_0_vh_rfs.vhd(1120): VHDL Compiler exiting
End time: 14:01:31 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 13, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:proc_sys_reset_v5_0_12)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 88.99 % complete

Compiling vhdl library 'pr_decoupler_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:pr_decoupler_v1_0_5)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:01:33 on Nov 28,2019
vcom -64 -93 -work pr_decoupler_v1_0_5 -f C:\Users\Administrator\Desktop\wjg/pr_decoupler_v1_0_5/.cxl.vhdl.pr_decoupler_v1_0_5.pr_decoupler_v1_0_5.nt64.cmf 
-- Loading package STANDARD
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "<protected>".
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "<protected>" has not been declared.
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\pr_decoupler_v1_0\hdl\pr_decoupler_v1_0_vh_rfs.vhd(111): VHDL Compiler exiting
End time: 14:01:34 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 6, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:pr_decoupler_v1_0_5)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 89.29 % complete

Compiling vhdl library 'quadsgmii_v3_4_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:quadsgmii_v3_4_2)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:01:36 on Nov 28,2019
vcom -64 -93 -work quadsgmii_v3_4_2 -f C:\Users\Administrator\Desktop\wjg/quadsgmii_v3_4_2/.cxl.vhdl.quadsgmii_v3_4_2.quadsgmii_v3_4_2.nt64.cmf 
-- Loading package STANDARD
End time: 14:01:37 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:quadsgmii_v3_4_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 89.58 % complete

Compiling vhdl library 'rs_decoder_v9_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:rs_decoder_v9_0_13)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:01:39 on Nov 28,2019
vcom -64 -93 -work rs_decoder_v9_0_13 -f C:\Users\Administrator\Desktop\wjg/rs_decoder_v9_0_13/.cxl.vhdl.rs_decoder_v9_0_13.rs_decoder_v9_0_13.nt64.cmf 
-- Loading package STANDARD
End time: 14:01:40 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:rs_decoder_v9_0_13)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 89.88 % complete

Compiling vhdl library 'rs_encoder_v9_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:rs_encoder_v9_0_12)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:01:43 on Nov 28,2019
vcom -64 -93 -work rs_encoder_v9_0_12 -f C:\Users\Administrator\Desktop\wjg/rs_encoder_v9_0_12/.cxl.vhdl.rs_encoder_v9_0_12.rs_encoder_v9_0_12.nt64.cmf 
-- Loading package STANDARD
End time: 14:01:43 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:rs_encoder_v9_0_12)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 90.18 % complete

Compiling vhdl library 'rxaui_v4_4_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:rxaui_v4_4_2)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:01:46 on Nov 28,2019
vcom -64 -93 -work rxaui_v4_4_2 -f C:\Users\Administrator\Desktop\wjg/rxaui_v4_4_2/.cxl.vhdl.rxaui_v4_4_2.rxaui_v4_4_2.nt64.cmf 
-- Loading package STANDARD
End time: 14:01:46 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:rxaui_v4_4_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 90.48 % complete
** Warning: (vlib-34) Library already exists at "C:/Users/Administrator/Desktop/wjg/rxaui_v4_4_2".

Compiling verilog library 'rxaui_v4_4_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:rxaui_v4_4_2)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:01:49 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work rxaui_v4_4_2 -f C:\Users\Administrator\Desktop\wjg/rxaui_v4_4_2/.cxl.verilog.rxaui_v4_4_2.rxaui_v4_4_2.nt64.cmf 

Top level modules:
End time: 14:01:49 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:rxaui_v4_4_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 90.77 % complete

Compiling vhdl library 'sid_v8_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:sid_v8_0_11)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:01:52 on Nov 28,2019
vcom -64 -93 -work sid_v8_0_11 -f C:\Users\Administrator\Desktop\wjg/sid_v8_0_11/.cxl.vhdl.sid_v8_0_11.sid_v8_0_11.nt64.cmf 
-- Loading package STANDARD
End time: 14:01:53 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:sid_v8_0_11)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 91.07 % complete

Compiling vhdl library 'spdif_v2_0_18'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:spdif_v2_0_18)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:01:55 on Nov 28,2019
vcom -64 -93 -work spdif_v2_0_18 -f C:\Users\Administrator\Desktop\wjg/spdif_v2_0_18/.cxl.vhdl.spdif_v2_0_18.spdif_v2_0_18.nt64.cmf 
-- Loading package STANDARD
** Error (suppressible): (vcom-19) Failed to access library 'synopsys' at "synopsys".
No such file or directory. (errno = ENOENT)
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(20): (vcom-1598) Library "synopsys" not found.
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(21): (vcom-1136) Unknown identifier "<protected>".
** Error: vhdl_src/synopsys/mti_std_logic_misc.vhd(59): (vcom-1138) Attribute "<protected>" has not been declared.
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\spdif_v2_0\hdl\spdif_v2_0_vh_rfs.vhd(932): VHDL Compiler exiting
End time: 14:01:55 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 6, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:spdif_v2_0_18)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 91.37 % complete

Compiling vhdl library 'srio_gen2_v4_1_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:srio_gen2_v4_1_2)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:01:58 on Nov 28,2019
vcom -64 -93 -work srio_gen2_v4_1_2 -f C:\Users\Administrator\Desktop\wjg/srio_gen2_v4_1_2/.cxl.vhdl.srio_gen2_v4_1_2.srio_gen2_v4_1_2.nt64.cmf 
-- Loading package STANDARD
End time: 14:01:58 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:srio_gen2_v4_1_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 91.67 % complete
** Warning: (vlib-34) Library already exists at "C:/Users/Administrator/Desktop/wjg/srio_gen2_v4_1_2".

Compiling verilog library 'srio_gen2_v4_1_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:srio_gen2_v4_1_2)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:02:01 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work srio_gen2_v4_1_2 -f C:\Users\Administrator\Desktop\wjg/srio_gen2_v4_1_2/.cxl.verilog.srio_gen2_v4_1_2.srio_gen2_v4_1_2.nt64.cmf 

Top level modules:
End time: 14:02:02 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:srio_gen2_v4_1_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 91.96 % complete

Compiling vhdl library 'switch_core_top_v1_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:switch_core_top_v1_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:02:04 on Nov 28,2019
vcom -64 -93 -work switch_core_top_v1_0_4 -f C:\Users\Administrator\Desktop\wjg/switch_core_top_v1_0_4/.cxl.vhdl.switch_core_top_v1_0_4.switch_core_top_v1_0_4.nt64.cmf 
-- Loading package STANDARD
End time: 14:02:05 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:switch_core_top_v1_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 92.26 % complete
** Warning: (vlib-34) Library already exists at "C:/Users/Administrator/Desktop/wjg/switch_core_top_v1_0_4".

Compiling verilog library 'switch_core_top_v1_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:switch_core_top_v1_0_4)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:02:07 on Nov 28,2019
vlog -64 -L switch_core_top_v1_0_4 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -sv -work switch_core_top_v1_0_4 -f C:\Users\Administrator\Desktop\wjg/switch_core_top_v1_0_4/.cxl.systemverilog.switch_core_top_v1_0_4.switch_core_top_v1_0_4.nt64.cmf 

Top level modules:
End time: 14:02:08 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:switch_core_top_v1_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 92.56 % complete

Compiling vhdl library 'tcc_decoder_3gppmm_v2_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tcc_decoder_3gppmm_v2_0_15)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:02:10 on Nov 28,2019
vcom -64 -93 -work tcc_decoder_3gppmm_v2_0_15 -f C:\Users\Administrator\Desktop\wjg/tcc_decoder_3gppmm_v2_0_15/.cxl.vhdl.tcc_decoder_3gppmm_v2_0_15.tcc_decoder_3gppmm_v2_0_15.nt64.cmf 
-- Loading package STANDARD
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_decoder_3gppmm_v2_0\hdl\tcc_decoder_3gppmm_v2_0_vh_rfs.vhd(41417): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_decoder_3gppmm_v2_0\hdl\tcc_decoder_3gppmm_v2_0_vh_rfs.vhd(41826): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_decoder_3gppmm_v2_0\hdl\tcc_decoder_3gppmm_v2_0_vh_rfs.vhd(41847): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_decoder_3gppmm_v2_0\hdl\tcc_decoder_3gppmm_v2_0_vh_rfs.vhd(41848): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
End time: 14:02:12 on Nov 28,2019, Elapsed time: 0:00:02
Errors: 0, Warnings: 5

END_COMPILATION_MESSAGES(modelsim:vhdl:tcc_decoder_3gppmm_v2_0_15)
==============================================================================


compile_simlib: 0 error(s), 5 warning(s), 92.86 % complete

Compiling vhdl library 'tcc_encoder_3gpp_v5_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tcc_encoder_3gpp_v5_0_12)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:02:14 on Nov 28,2019
vcom -64 -93 -work tcc_encoder_3gpp_v5_0_12 -f C:\Users\Administrator\Desktop\wjg/tcc_encoder_3gpp_v5_0_12/.cxl.vhdl.tcc_encoder_3gpp_v5_0_12.tcc_encoder_3gpp_v5_0_12.nt64.cmf 
-- Loading package STANDARD
End time: 14:02:14 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:tcc_encoder_3gpp_v5_0_12)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 93.15 % complete

Compiling vhdl library 'tmr_comparator_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tmr_comparator_v1_0_1)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:02:17 on Nov 28,2019
vcom -64 -93 -work tmr_comparator_v1_0_1 -f C:\Users\Administrator\Desktop\wjg/tmr_comparator_v1_0_1/.cxl.vhdl.tmr_comparator_v1_0_1.tmr_comparator_v1_0_1.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Comparator
-- Compiling architecture IMP of Comparator
-- Compiling entity lmb_comparator
-- Compiling architecture imp of lmb_comparator
-- Loading entity Comparator
-- Compiling entity s_lmb_comparator
-- Compiling architecture imp of s_lmb_comparator
-- Compiling entity bram_comparator
-- Compiling architecture imp of bram_comparator
-- Compiling entity axi_comparator
-- Compiling architecture imp of axi_comparator
-- Compiling entity s_axi_comparator
-- Compiling architecture imp of s_axi_comparator
-- Compiling entity s_axis_comparator
-- Compiling architecture imp of s_axis_comparator
-- Compiling entity m_axis_comparator
-- Compiling architecture imp of m_axis_comparator
-- Compiling entity trace_comparator
-- Compiling architecture imp of trace_comparator
-- Compiling entity interrupt_comparator
-- Compiling architecture imp of interrupt_comparator
-- Compiling entity tmr_test
-- Compiling architecture imp of tmr_test
-- Compiling entity tmr_comparator
-- Compiling architecture imp of tmr_comparator
-- Loading entity Voter
-- Loading entity lmb_comparator
-- Loading entity lmb_voter
-- Loading entity s_lmb_comparator
-- Loading entity s_lmb_voter
-- Loading entity bram_comparator
-- Loading entity bram_voter
-- Loading entity axi_comparator
-- Loading entity axi_voter
-- Loading entity s_axi_comparator
-- Loading entity s_axi_voter
-- Loading entity m_axis_comparator
-- Loading entity m_axis_voter
-- Loading entity s_axis_comparator
-- Loading entity s_axis_voter
-- Loading entity trace_comparator
-- Loading entity trace_voter
-- Loading entity interrupt_comparator
-- Loading entity interrupt_voter
-- Loading entity tmr_test
End time: 14:02:17 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:tmr_comparator_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 93.45 % complete

Compiling vhdl library 'tmr_sem_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tmr_sem_v1_0_3)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:02:20 on Nov 28,2019
vcom -64 -93 -work tmr_sem_v1_0_3 -f C:\Users\Administrator\Desktop\wjg/tmr_sem_v1_0_3/.cxl.vhdl.tmr_sem_v1_0_3.tmr_sem_v1_0_3.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Compiling entity Divide_part
-- Loading package NUMERIC_STD
-- Compiling architecture VHDL_RTL of Divide_part
-- Compiling entity FIT_Module
-- Compiling architecture VHDL_RTL of FIT_Module
-- Compiling entity UART_Receive
-- Compiling architecture IMP of UART_Receive
-- Compiling entity UART_Transmit
-- Compiling architecture IMP of UART_Transmit
-- Compiling entity tmr_sem
** Error: (vcom-11) Could not find axi_lite_ipif_v3_0_4.axi_lite_ipif.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tmr_sem_v1_0\hdl\tmr_sem_v1_0_rfs.vhd(1898): (vcom-1195) Cannot find expanded name "axi_lite_ipif_v3_0_4.axi_lite_ipif".
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ipif_pkg
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tmr_sem_v1_0\hdl\tmr_sem_v1_0_rfs.vhd(1901): VHDL Compiler exiting
End time: 14:02:20 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:tmr_sem_v1_0_3)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 93.75 % complete

Compiling vhdl library 'tri_mode_ethernet_mac_v9_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tri_mode_ethernet_mac_v9_0_10)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:02:23 on Nov 28,2019
vcom -64 -93 -work tri_mode_ethernet_mac_v9_0_10 -f C:\Users\Administrator\Desktop\wjg/tri_mode_ethernet_mac_v9_0_10/.cxl.vhdl.tri_mode_ethernet_mac_v9_0_10.tri_mode_ethernet_mac_v9_0_10.nt64.cmf 
-- Loading package STANDARD
End time: 14:02:24 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:tri_mode_ethernet_mac_v9_0_10)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 94.05 % complete
** Warning: (vlib-34) Library already exists at "C:/Users/Administrator/Desktop/wjg/tri_mode_ethernet_mac_v9_0_10".

Compiling verilog library 'tri_mode_ethernet_mac_v9_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:tri_mode_ethernet_mac_v9_0_10)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:02:26 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work tri_mode_ethernet_mac_v9_0_10 -f C:\Users\Administrator\Desktop\wjg/tri_mode_ethernet_mac_v9_0_10/.cxl.verilog.tri_mode_ethernet_mac_v9_0_10.tri_mode_ethernet_mac_v9_0_10.nt64.cmf 

Top level modules:
End time: 14:02:26 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:tri_mode_ethernet_mac_v9_0_10)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 94.35 % complete

Compiling vhdl library 'tsn_temac_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tsn_temac_v1_0_2)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:02:29 on Nov 28,2019
vcom -64 -93 -work tsn_temac_v1_0_2 -f C:\Users\Administrator\Desktop\wjg/tsn_temac_v1_0_2/.cxl.vhdl.tsn_temac_v1_0_2.tsn_temac_v1_0_2.nt64.cmf 
-- Loading package STANDARD
End time: 14:02:30 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:tsn_temac_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 94.64 % complete
** Warning: (vlib-34) Library already exists at "C:/Users/Administrator/Desktop/wjg/tsn_temac_v1_0_2".

Compiling verilog library 'tsn_temac_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:tsn_temac_v1_0_2)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:02:32 on Nov 28,2019
vlog -64 -L tsn_temac_v1_0_2 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -sv -work tsn_temac_v1_0_2 -f C:\Users\Administrator\Desktop\wjg/tsn_temac_v1_0_2/.cxl.systemverilog.tsn_temac_v1_0_2.tsn_temac_v1_0_2.nt64.cmf 

Top level modules:
End time: 14:02:33 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:tsn_temac_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 94.94 % complete

Compiling verilog library 'videoaxi4s_bridge_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:videoaxi4s_bridge_v1_0_5)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:02:35 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work videoaxi4s_bridge_v1_0_5 -f C:\Users\Administrator\Desktop\wjg/videoaxi4s_bridge_v1_0_5/.cxl.verilog.videoaxi4s_bridge_v1_0_5.videoaxi4s_bridge_v1_0_5.nt64.cmf 
-- Compiling module videoaxi4s_bridge_v1_0_5
-- Compiling module videoaxi4s_bridge_v1_0_5_axis
-- Compiling module videoaxi4s_bridge_v1_0_5_sub

Top level modules:
	videoaxi4s_bridge_v1_0_5
End time: 14:02:35 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:videoaxi4s_bridge_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 95.24 % complete

Compiling vhdl library 'viterbi_v9_1_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:viterbi_v9_1_8)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:02:38 on Nov 28,2019
vcom -64 -93 -work viterbi_v9_1_8 -f C:\Users\Administrator\Desktop\wjg/viterbi_v9_1_8/.cxl.vhdl.viterbi_v9_1_8.viterbi_v9_1_8.nt64.cmf 
-- Loading package STANDARD
End time: 14:02:39 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:viterbi_v9_1_8)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 95.54 % complete

Compiling vhdl library 'v_ccm_v6_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:v_ccm_v6_0_14)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:02:41 on Nov 28,2019
vcom -64 -93 -work v_ccm_v6_0_14 -f C:\Users\Administrator\Desktop\wjg/v_ccm_v6_0_14/.cxl.vhdl.v_ccm_v6_0_14.v_ccm_v6_0_14.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find v_tc_v6_1_12.debug.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_ccm_v6_0\hdl\v_ccm_v6_0_vh_rfs.vhd(6472): (vcom-1195) Cannot find expanded name "<protected>.<protected>".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_ccm_v6_0\hdl\v_ccm_v6_0_vh_rfs.vhd(6472): in protected region
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_ccm_v6_0\hdl\v_ccm_v6_0_vh_rfs.vhd(6550): VHDL Compiler exiting
End time: 14:02:42 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 5, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:v_ccm_v6_0_14)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 95.83 % complete

Compiling vhdl library 'v_cfa_v7_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:v_cfa_v7_0_13)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:02:44 on Nov 28,2019
vcom -64 -93 -work v_cfa_v7_0_13 -f C:\Users\Administrator\Desktop\wjg/v_cfa_v7_0_13/.cxl.vhdl.v_cfa_v7_0_13.v_cfa_v7_0_13.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find v_tc_v6_1_12.debug.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_cfa_v7_0\hdl\v_cfa_v7_0_vh_rfs.vhd(7598): (vcom-1195) Cannot find expanded name "<protected>.<protected>".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_cfa_v7_0\hdl\v_cfa_v7_0_vh_rfs.vhd(7598): in protected region
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_cfa_v7_0\hdl\v_cfa_v7_0_vh_rfs.vhd(7673): VHDL Compiler exiting
End time: 14:02:45 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 5, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:v_cfa_v7_0_13)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 96.13 % complete

Compiling vhdl library 'v_cresample_v4_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:v_cresample_v4_0_13)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:02:47 on Nov 28,2019
vcom -64 -93 -work v_cresample_v4_0_13 -f C:\Users\Administrator\Desktop\wjg/v_cresample_v4_0_13/.cxl.vhdl.v_cresample_v4_0_13.v_cresample_v4_0_13.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find v_tc_v6_1_12.debug.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_cresample_v4_0\hdl\v_cresample_v4_0_vh_rfs.vhd(9861): (vcom-1195) Cannot find expanded name "<protected>.<protected>".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_cresample_v4_0\hdl\v_cresample_v4_0_vh_rfs.vhd(9861): in protected region
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_cresample_v4_0\hdl\v_cresample_v4_0_vh_rfs.vhd(9930): VHDL Compiler exiting
End time: 14:02:48 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 5, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:v_cresample_v4_0_13)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 96.43 % complete

Compiling vhdl library 'v_dual_splitter_v1_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:v_dual_splitter_v1_0_8)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:02:50 on Nov 28,2019
vcom -64 -93 -work v_dual_splitter_v1_0_8 -f C:\Users\Administrator\Desktop\wjg/v_dual_splitter_v1_0_8/.cxl.vhdl.v_dual_splitter_v1_0_8.v_dual_splitter_v1_0_8.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
** Error: (vcom-11) Could not find fifo_generator_v13_0_6.fifo_generator_v13_0_6.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_dual_splitter_v1_0\hdl\v_dual_splitter_v1_0_rfs.vhd(57): (vcom-1195) Cannot find expanded name "fifo_generator_v13_0_6.fifo_generator_v13_0_6".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_dual_splitter_v1_0\hdl\v_dual_splitter_v1_0_rfs.vhd(59): VHDL Compiler exiting
End time: 14:02:50 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:v_dual_splitter_v1_0_8)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 96.73 % complete
** Warning: (vlib-34) Library already exists at "C:/Users/Administrator/Desktop/wjg/v_dual_splitter_v1_0_8".

Compiling verilog library 'v_dual_splitter_v1_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_dual_splitter_v1_0_8)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:02:53 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work v_dual_splitter_v1_0_8 -f C:\Users\Administrator\Desktop\wjg/v_dual_splitter_v1_0_8/.cxl.verilog.v_dual_splitter_v1_0_8.v_dual_splitter_v1_0_8.nt64.cmf 
-- Compiling module v_dual_splitter_v1_0_8_core
-- Compiling module v_dual_splitter_v1_0_8

Top level modules:
	v_dual_splitter_v1_0_8
End time: 14:02:53 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_dual_splitter_v1_0_8)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 97.02 % complete

Compiling vhdl library 'v_enhance_v8_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:v_enhance_v8_0_14)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:02:56 on Nov 28,2019
vcom -64 -93 -work v_enhance_v8_0_14 -f C:\Users\Administrator\Desktop\wjg/v_enhance_v8_0_14/.cxl.vhdl.v_enhance_v8_0_14.v_enhance_v8_0_14.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find v_tc_v6_1_12.debug.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_enhance_v8_0\hdl\v_enhance_v8_0_vh_rfs.vhd(27708): (vcom-1195) Cannot find expanded name "<protected>.<protected>".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_enhance_v8_0\hdl\v_enhance_v8_0_vh_rfs.vhd(27708): in protected region
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_enhance_v8_0\hdl\v_enhance_v8_0_vh_rfs.vhd(27777): VHDL Compiler exiting
End time: 14:02:58 on Nov 28,2019, Elapsed time: 0:00:02
Errors: 5, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:v_enhance_v8_0_14)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 97.32 % complete

Compiling vhdl library 'v_gamma_v7_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:v_gamma_v7_0_14)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:03:00 on Nov 28,2019
vcom -64 -93 -work v_gamma_v7_0_14 -f C:\Users\Administrator\Desktop\wjg/v_gamma_v7_0_14/.cxl.vhdl.v_gamma_v7_0_14.v_gamma_v7_0_14.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find v_tc_v6_1_12.debug.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_gamma_v7_0\hdl\v_gamma_v7_0_vh_rfs.vhd(8292): (vcom-1195) Cannot find expanded name "<protected>.<protected>".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_gamma_v7_0\hdl\v_gamma_v7_0_vh_rfs.vhd(8292): in protected region
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_gamma_v7_0\hdl\v_gamma_v7_0_vh_rfs.vhd(8366): VHDL Compiler exiting
End time: 14:03:00 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 5, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:v_gamma_v7_0_14)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 97.62 % complete

Compiling vhdl library 'v_osd_v6_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:v_osd_v6_0_15)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:03:03 on Nov 28,2019
vcom -64 -93 -work v_osd_v6_0_15 -f C:\Users\Administrator\Desktop\wjg/v_osd_v6_0_15/.cxl.vhdl.v_osd_v6_0_15.v_osd_v6_0_15.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find v_tc_v6_1_12.video_ctrl.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_osd_v6_0\hdl\v_osd_v6_0_vh_rfs.vhd(20463): (vcom-1195) Cannot find expanded name "<protected>.<protected>".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_osd_v6_0\hdl\v_osd_v6_0_vh_rfs.vhd(20463): in protected region
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_osd_v6_0\hdl\v_osd_v6_0_vh_rfs.vhd(20876): VHDL Compiler exiting
End time: 14:03:03 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 5, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:v_osd_v6_0_15)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 97.92 % complete

Compiling vhdl library 'v_rgb2ycrcb_v7_1_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:v_rgb2ycrcb_v7_1_12)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:03:06 on Nov 28,2019
vcom -64 -93 -work v_rgb2ycrcb_v7_1_12 -f C:\Users\Administrator\Desktop\wjg/v_rgb2ycrcb_v7_1_12/.cxl.vhdl.v_rgb2ycrcb_v7_1_12.v_rgb2ycrcb_v7_1_12.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find v_tc_v6_1_12.debug.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_rgb2ycrcb_v7_1\hdl\v_rgb2ycrcb_v7_1_vh_rfs.vhd(6230): (vcom-1195) Cannot find expanded name "<protected>.<protected>".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_rgb2ycrcb_v7_1\hdl\v_rgb2ycrcb_v7_1_vh_rfs.vhd(6230): in protected region
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_rgb2ycrcb_v7_1\hdl\v_rgb2ycrcb_v7_1_vh_rfs.vhd(6303): VHDL Compiler exiting
End time: 14:03:06 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 5, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:v_rgb2ycrcb_v7_1_12)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 98.21 % complete

Compiling verilog library 'v_vid_sdi_tx_bridge_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_vid_sdi_tx_bridge_v2_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:03:09 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work v_vid_sdi_tx_bridge_v2_0_0 -f C:\Users\Administrator\Desktop\wjg/v_vid_sdi_tx_bridge_v2_0_0/.cxl.verilog.v_vid_sdi_tx_bridge_v2_0_0.v_vid_sdi_tx_bridge_v2_0_0.nt64.cmf 
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_lib_sync_fifo
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_lib_sync_bus
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_ce_gen
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_clamp
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_converter
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_embedder
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_fifo
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_formatter
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g_ce_gen
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g_converter
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g_embeddder
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g_fifo
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g_formatter
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0

Top level modules:
	v_vid_sdi_tx_bridge_v2_0_0_lib_sync_fifo
	v_vid_sdi_tx_bridge_v2_0_0_lib_sync_bus
	v_vid_sdi_tx_bridge_v2_0_0
End time: 14:03:09 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_vid_sdi_tx_bridge_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 98.51 % complete

Compiling vhdl library 'v_ycrcb2rgb_v7_1_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:v_ycrcb2rgb_v7_1_12)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:03:12 on Nov 28,2019
vcom -64 -93 -work v_ycrcb2rgb_v7_1_12 -f C:\Users\Administrator\Desktop\wjg/v_ycrcb2rgb_v7_1_12/.cxl.vhdl.v_ycrcb2rgb_v7_1_12.v_ycrcb2rgb_v7_1_12.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find v_tc_v6_1_12.debug.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_ycrcb2rgb_v7_1\hdl\v_ycrcb2rgb_v7_1_vh_rfs.vhd(6169): (vcom-1195) Cannot find expanded name "<protected>.<protected>".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_ycrcb2rgb_v7_1\hdl\v_ycrcb2rgb_v7_1_vh_rfs.vhd(6169): in protected region
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_ycrcb2rgb_v7_1\hdl\v_ycrcb2rgb_v7_1_vh_rfs.vhd(6242): VHDL Compiler exiting
End time: 14:03:13 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 5, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:v_ycrcb2rgb_v7_1_12)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 98.81 % complete

Compiling vhdl library 'xbip_dsp48_macro_v3_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_macro_v3_0_15)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:03:15 on Nov 28,2019
vcom -64 -93 -work xbip_dsp48_macro_v3_0_15 -f C:\Users\Administrator\Desktop\wjg/xbip_dsp48_macro_v3_0_15/.cxl.vhdl.xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15.nt64.cmf 
-- Loading package STANDARD
End time: 14:03:16 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_macro_v3_0_15)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 99.11 % complete

Compiling vhdl library 'xfft_v9_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xfft_v9_0_14)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:03:18 on Nov 28,2019
vcom -64 -93 -work xfft_v9_0_14 -f C:\Users\Administrator\Desktop\wjg/xfft_v9_0_14/.cxl.vhdl.xfft_v9_0_14.xfft_v9_0_14.nt64.cmf 
-- Loading package STANDARD
End time: 14:03:20 on Nov 28,2019, Elapsed time: 0:00:02
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xfft_v9_0_14)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 99.40 % complete

Compiling verilog library 'xsdbs_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xsdbs_v1_0_2)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:03:22 on Nov 28,2019
vlog -64 "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -work xsdbs_v1_0_2 -f C:\Users\Administrator\Desktop\wjg/xsdbs_v1_0_2/.cxl.verilog.xsdbs_v1_0_2.xsdbs_v1_0_2.nt64.cmf 

Top level modules:
End time: 14:03:22 on Nov 28,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:xsdbs_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 99.70 % complete

Compiling verilog library 'zynq_ultra_ps_e_vip_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:zynq_ultra_ps_e_vip_v1_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
Start time: 14:03:25 on Nov 28,2019
vlog -64 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L zynq_ultra_ps_e_vip_v1_0_1 -L xilinx_vip "+incdir+C:\Users\Administrator\Desktop\wjg\demosaic\.cxl.ip/incl" -sv -work zynq_ultra_ps_e_vip_v1_0_1 -f C:\Users\Administrator\Desktop\wjg/zynq_ultra_ps_e_vip_v1_0_1/.cxl.systemverilog.zynq_ultra_ps_e_vip_v1_0_1.zynq_ultra_ps_e_vip_v1_0_1.nt64.cmf 
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1_arb_wr
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1_arb_rd
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1_arb_wr_6
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1_arb_rd_6
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1_arb_rd_wr
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1_sparse_mem
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1_reg_map
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1_ocm_mem
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1_regc
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1_ocmc
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1_interconnect_model
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1_ddr_interconnect_model
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1_gen_reset
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1_gen_clock
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1_ddrc
-- Compiling package zynq_ultra_ps_e_vip_v1_0_vl_rfs_sv_unit
-- Importing package xilinx_vip.axi_vip_pkg
-- Importing package xilinx_vip.xil_common_vip_pkg
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1_axi_slave
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1_axi_master
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1

Top level modules:
	zynq_ultra_ps_e_vip_v1_0_1
End time: 14:03:26 on Nov 28,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:zynq_ultra_ps_e_vip_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 100.00 % complete

***********************************************************************************************************************
*                                                 COMPILATION SUMMARY                                                 *
*                                                                                                                     *
*  Simulator used: modelsim                                                                                           *
*  Compiled on: Thu Nov 28 05:40:30 2019                                                                              *
*                                                                                                                     *
***********************************************************************************************************************
*  Library                                | Language |          Mapped Library Name           | Error(s) | Warning(s) *
*---------------------------------------------------------------------------------------------------------------------*
*  secureip                               | verilog  | secureip                               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  unisim                                 | vhdl     | unisim                                 | 0        | 3          *
*---------------------------------------------------------------------------------------------------------------------*
*  unimacro                               | vhdl     | unimacro                               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  unifast                                | vhdl     | unifast                                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  unisim                                 | verilog  | unisims_ver                            | 0        | 3          *
*---------------------------------------------------------------------------------------------------------------------*
*  unimacro                               | verilog  | unimacro_ver                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  unifast                                | verilog  | unifast_ver                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  simprim                                | verilog  | simprims_ver                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xpm                                    | vhdl     | xpm                                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xpm                                    | verilog  | xpm                                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xilinx_vip                             | verilog  | xilinx_vip                             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ahblite_axi_bridge_v3_0_13             | vhdl     | ahblite_axi_bridge_v3_0_13             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  av_pat_gen_v1_0_0                      | verilog  | av_pat_gen_v1_0_0                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_infrastructure_v1_1_0             | verilog  | axis_infrastructure_v1_1_0             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_protocol_checker_v1_1_15          | verilog  | axis_protocol_checker_v1_1_15          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_protocol_checker_v1_2_1           | verilog  | axis_protocol_checker_v1_2_1           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_ahblite_bridge_v3_0_13             | vhdl     | axi_ahblite_bridge_v3_0_13             | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_amm_bridge_v1_0_5                  | verilog  | axi_amm_bridge_v1_0_5                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_chip2chip_v5_0_1                   | verilog  | axi_chip2chip_v5_0_1                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_infrastructure_v1_1_0              | verilog  | axi_infrastructure_v1_1_0              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_jtag_v1_0_0                        | verilog  | axi_jtag_v1_0_0                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_lite_ipif_v3_0_4                   | vhdl     | axi_lite_ipif_v3_0_4                   | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_pcie3_v3_0_5                       | verilog  | axi_pcie3_v3_0_5                       | 0        | 3          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_perf_mon_v5_0_17                   | verilog  | axi_perf_mon_v5_0_17                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  blk_mem_gen_v8_3_6                     | verilog  | blk_mem_gen_v8_3_6                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  blk_mem_gen_v8_4_1                     | verilog  | blk_mem_gen_v8_4_1                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  bsip_v1_1_0                            | vhdl     | bsip_v1_1_0                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  bsip_v1_1_0                            | verilog  | bsip_v1_1_0                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  bs_mux_v1_0_0                          | verilog  | bs_mux_v1_0_0                          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  bs_switch_v1_0_0                       | verilog  | bs_switch_v1_0_0                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  clk_vip_v1_0_0                         | verilog  | clk_vip_v1_0_0                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmac_usplus_v2_3_2                     | verilog  | cmac_usplus_v2_3_2                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmac_usplus_v2_4_1                     | verilog  | cmac_usplus_v2_4_1                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmac_v2_3_1                            | verilog  | cmac_v2_3_1                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  compact_gt_v1_0_1                      | vhdl     | compact_gt_v1_0_1                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  dist_mem_gen_v8_0_12                   | verilog  | dist_mem_gen_v8_0_12                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ecc_v2_0_12                            | verilog  | ecc_v2_0_12                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  emc_common_v3_0_5                      | vhdl     | emc_common_v3_0_5                      | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ethernet_1_10_25g_v1_0_1               | vhdl     | ethernet_1_10_25g_v1_0_1               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ethernet_1_10_25g_v1_0_1               | verilog  | ethernet_1_10_25g_v1_0_1               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_0_6                 | vhdl     | fifo_generator_v13_0_6                 | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_1_4                 | vhdl     | fifo_generator_v13_1_4                 | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_1_4                 | verilog  | fifo_generator_v13_1_4                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_2_1                 | vhdl     | fifo_generator_v13_2_1                 | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_2_1                 | verilog  | fifo_generator_v13_2_1                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fit_timer_v2_0_8                       | vhdl     | fit_timer_v2_0_8                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  generic_baseblocks_v2_1_0              | verilog  | generic_baseblocks_v2_1_0              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  gigantic_mux                           | verilog  | gigantic_mux                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  gig_ethernet_pcs_pma_v16_1_2           | vhdl     | gig_ethernet_pcs_pma_v16_1_2           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  gig_ethernet_pcs_pma_v16_1_2           | verilog  | gig_ethernet_pcs_pma_v16_1_2           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  gmii_to_rgmii_v4_0_5                   | vhdl     | gmii_to_rgmii_v4_0_5                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  gtwizard_ultrascale_v1_5_4             | verilog  | gtwizard_ultrascale_v1_5_4             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  gtwizard_ultrascale_v1_6_8             | verilog  | gtwizard_ultrascale_v1_6_8             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  gtwizard_ultrascale_v1_7_2             | verilog  | gtwizard_ultrascale_v1_7_2             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  hbm_v1_0_0                             | verilog  | hbm_v1_0_0                             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp22_cipher_v1_0_2                   | verilog  | hdcp22_cipher_v1_0_2                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp22_rng_v1_0_1                      | verilog  | hdcp22_rng_v1_0_1                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp_keymngmt_blk_v1_0_0               | verilog  | hdcp_keymngmt_blk_v1_0_0               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp_v1_0_3                            | verilog  | hdcp_v1_0_3                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  high_speed_selectio_wiz_v3_2_3         | verilog  | high_speed_selectio_wiz_v3_2_3         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ibert_lib_v1_0_4                       | verilog  | ibert_lib_v1_0_4                       | 0        | 17         *
*---------------------------------------------------------------------------------------------------------------------*
*  interlaken_v2_3_1                      | verilog  | interlaken_v2_3_1                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  in_system_ibert_v1_0_5                 | verilog  | in_system_ibert_v1_0_5                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  iomodule_v3_1_3                        | vhdl     | iomodule_v3_1_3                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  jesd204c_v2_0_1                        | verilog  | jesd204c_v2_0_1                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  jesd204_v7_2_1                         | verilog  | jesd204_v7_2_1                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  jtag_axi                               | verilog  | jtag_axi                               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_cdc_v1_0_2                         | vhdl     | lib_cdc_v1_0_2                         | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_pkg_v1_0_2                         | vhdl     | lib_pkg_v1_0_2                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_bram_if_cntlr_v4_0_14              | vhdl     | lmb_bram_if_cntlr_v4_0_14              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_v10_v3_0_9                         | vhdl     | lmb_v10_v3_0_9                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ltlib_v1_0_0                           | verilog  | ltlib_v1_0_0                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lut_buffer_v1_0_0                      | verilog  | lut_buffer_v1_0_0                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lut_buffer_v2_0_0                      | verilog  | lut_buffer_v2_0_0                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  l_ethernet_v2_3_1                      | verilog  | l_ethernet_v2_3_1                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  microblaze_v10_0_5                     | vhdl     | microblaze_v10_0_5                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  microblaze_v9_5_4                      | vhdl     | microblaze_v9_5_4                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mii_to_rmii_v2_0_17                    | vhdl     | mii_to_rmii_v2_0_17                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_csi2_rx_ctrl_v1_0_7               | verilog  | mipi_csi2_rx_ctrl_v1_0_7               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_csi2_tx_ctrl_v1_0_3               | verilog  | mipi_csi2_tx_ctrl_v1_0_3               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_dphy_v4_0_1                       | verilog  | mipi_dphy_v4_0_1                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_dsi_tx_ctrl_v1_0_5                | verilog  | mipi_dsi_tx_ctrl_v1_0_5                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mutex_v2_1_8                           | vhdl     | mutex_v2_1_8                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  oddr_v1_0_0                            | verilog  | oddr_v1_0_0                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci32_v5_0_9                           | vhdl     | pci32_v5_0_9                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci32_v5_0_9                           | verilog  | pci32_v5_0_9                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci64_v5_0_9                           | vhdl     | pci64_v5_0_9                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci64_v5_0_9                           | verilog  | pci64_v5_0_9                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pcie_jtag_v1_0_0                       | verilog  | pcie_jtag_v1_0_0                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pc_cfr_v6_0_6                          | vhdl     | pc_cfr_v6_0_6                          | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pc_cfr_v6_1_2                          | vhdl     | pc_cfr_v6_1_2                          | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pl4_v13_0_11                           | vhdl     | pl4_v13_0_11                           | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  rst_vip_v1_0_0                         | verilog  | rst_vip_v1_0_0                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  smartconnect_v1_0                      | verilog  | smartconnect_v1_0                      | 0        | 17         *
*---------------------------------------------------------------------------------------------------------------------*
*  sem_ultra_v3_1_6                       | verilog  | sem_ultra_v3_1_6                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  sem_v4_1_10                            | verilog  | sem_v4_1_10                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  system_cache_v4_0_3                    | vhdl     | system_cache_v4_0_3                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_decoder_3gpplte_v3_0_6             | vhdl     | tcc_decoder_3gpplte_v3_0_6             | 0        | 18         *
*---------------------------------------------------------------------------------------------------------------------*
*  ten_gig_eth_mac_v15_1_4                | verilog  | ten_gig_eth_mac_v15_1_4                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ten_gig_eth_pcs_pma_v6_0_11            | verilog  | ten_gig_eth_pcs_pma_v6_0_11            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  timer_sync_1588_v1_2_4                 | vhdl     | timer_sync_1588_v1_2_4                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  timer_sync_1588_v1_2_4                 | verilog  | timer_sync_1588_v1_2_4                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_inject_v1_0_1                      | vhdl     | tmr_inject_v1_0_1                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_manager_v1_0_2                     | vhdl     | tmr_manager_v1_0_2                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_voter_v1_0_1                       | vhdl     | tmr_voter_v1_0_1                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_endpoint_ethernet_mac_v1_0_1       | vhdl     | tsn_endpoint_ethernet_mac_v1_0_1       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_endpoint_ethernet_mac_v1_0_1       | verilog  | tsn_endpoint_ethernet_mac_v1_0_1       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  uhdsdi_gt_v1_0_0                       | vhdl     | uhdsdi_gt_v1_0_0                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  uhdsdi_gt_v1_0_0                       | verilog  | uhdsdi_gt_v1_0_0                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  usxgmii_v1_0_1                         | verilog  | usxgmii_v1_0_1                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  util_idelay_ctrl_v1_0_1                | verilog  | util_idelay_ctrl_v1_0_1                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  util_reduced_logic_v2_0_3              | verilog  | util_reduced_logic_v2_0_3              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  util_vector_logic_v2_0_1               | verilog  | util_vector_logic_v2_0_1               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  vfb_v1_0_9                             | verilog  | vfb_v1_0_9                             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  video_frame_crc_v1_0_0                 | verilog  | video_frame_crc_v1_0_0                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_edid_v1_0_0                        | vhdl     | vid_edid_v1_0_0                        | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_edid_v1_0_0                        | verilog  | vid_edid_v1_0_0                        | 0        | 3          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_phy_controller_v2_1_1              | vhdl     | vid_phy_controller_v2_1_1              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_phy_controller_v2_1_1              | verilog  | vid_phy_controller_v2_1_1              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_csc_v1_0_9                           | verilog  | v_csc_v1_0_9                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_deinterlacer_v4_0_12                 | vhdl     | v_deinterlacer_v4_0_12                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_deinterlacer_v5_0_9                  | verilog  | v_deinterlacer_v5_0_9                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_demosaic_v1_0_1                      | verilog  | v_demosaic_v1_0_1                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_frmbuf_rd_v2_0_1                     | verilog  | v_frmbuf_rd_v2_0_1                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_frmbuf_wr_v2_0_1                     | verilog  | v_frmbuf_wr_v2_0_1                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_gamma_lut_v1_0_1                     | verilog  | v_gamma_lut_v1_0_1                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hcresampler_v1_0_9                   | verilog  | v_hcresampler_v1_0_9                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_rx_v2_0_0                       | verilog  | v_hdmi_rx_v2_0_0                       | 0        | 51         *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_rx_v3_0_0                       | verilog  | v_hdmi_rx_v3_0_0                       | 0        | 428        *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_tx_v2_0_0                       | verilog  | v_hdmi_tx_v2_0_0                       | 0        | 3          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_tx_v3_0_0                       | verilog  | v_hdmi_tx_v3_0_0                       | 0        | 117        *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hscaler_v1_0_9                       | verilog  | v_hscaler_v1_0_9                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_letterbox_v1_0_9                     | verilog  | v_letterbox_v1_0_9                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_mix_v2_0_1                           | verilog  | v_mix_v2_0_1                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_sdi_rx_vid_bridge_v2_0_0             | verilog  | v_sdi_rx_vid_bridge_v2_0_0             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_sdi_v3_0_8                     | verilog  | v_smpte_sdi_v3_0_8                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_rx_v1_0_0               | vhdl     | v_smpte_uhdsdi_rx_v1_0_0               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_rx_v1_0_0               | verilog  | v_smpte_uhdsdi_rx_v1_0_0               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_tx_v1_0_0               | vhdl     | v_smpte_uhdsdi_tx_v1_0_0               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_tx_v1_0_0               | verilog  | v_smpte_uhdsdi_tx_v1_0_0               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_v1_0_5                  | verilog  | v_smpte_uhdsdi_v1_0_5                  | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_tpg_v7_0_9                           | verilog  | v_tpg_v7_0_9                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vcresampler_v1_0_9                   | verilog  | v_vcresampler_v1_0_9                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vid_in_axi4s_v4_0_7                  | verilog  | v_vid_in_axi4s_v4_0_7                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vscaler_v1_0_9                       | verilog  | v_vscaler_v1_0_9                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xaui_v12_3_2                           | vhdl     | xaui_v12_3_2                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_wrapper_v3_0_4              | vhdl     | xbip_dsp48_wrapper_v3_0_4              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_utils_v3_0_8                      | vhdl     | xbip_utils_v3_0_8                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xdma_v4_0_1                            | verilog  | xdma_v4_0_1                            | 1        | 62         *
*---------------------------------------------------------------------------------------------------------------------*
*  xhmc_v1_0_5                            | verilog  | xhmc_v1_0_5                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xil_common_vip_v1_0_0                  | verilog  | xil_common_vip_v1_0_0                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xlconcat_v2_1_1                        | verilog  | xlconcat_v2_1_1                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xlconstant_v1_1_3                      | verilog  | xlconstant_v1_1_3                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xlslice_v1_0_1                         | verilog  | xlslice_v1_0_1                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xsdbm_v2_0_0                           | verilog  | xsdbm_v2_0_0                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xsdbm_v3_0_0                           | verilog  | xsdbm_v3_0_0                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xxv_ethernet_v2_3_1                    | verilog  | xxv_ethernet_v2_3_1                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_srl_fifo_v1_0_2                    | vhdl     | lib_srl_fifo_v1_0_2                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_fifo_v1_0_10                       | vhdl     | lib_fifo_v1_0_10                       | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_datamover_v5_1_17                  | vhdl     | axi_datamover_v5_1_17                  | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  amm_axi_bridge_v1_0_1                  | verilog  | amm_axi_bridge_v1_0_1                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi4stream_vip_v1_0_3                  | verilog  | axi4stream_vip_v1_0_3                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi4stream_vip_v1_1_1                  | verilog  | axi4stream_vip_v1_1_1                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_tc_v6_1_12                           | vhdl     | v_tc_v6_1_12                           | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_axi4s_vid_out_v4_0_8                 | verilog  | v_axi4s_vid_out_v4_0_8                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi4svideo_bridge_v1_0_8               | verilog  | axi4svideo_bridge_v1_0_8               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_accelerator_adapter_v2_1_12       | vhdl     | axis_accelerator_adapter_v2_1_12       | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_broadcaster_v1_1_15               | verilog  | axis_broadcaster_v1_1_15               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_data_fifo_v1_1_16                 | verilog  | axis_data_fifo_v1_1_16                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_clock_converter_v1_1_16           | verilog  | axis_clock_converter_v1_1_16           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_combiner_v1_1_14                  | verilog  | axis_combiner_v1_1_14                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_register_slice_v1_1_15            | verilog  | axis_register_slice_v1_1_15            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_dwidth_converter_v1_1_14          | verilog  | axis_dwidth_converter_v1_1_14          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_interconnect_v1_1_14              | verilog  | axis_interconnect_v1_1_14              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_subset_converter_v1_1_15          | verilog  | axis_subset_converter_v1_1_15          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_switch_v1_1_15                    | verilog  | axis_switch_v1_1_15                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_apb_bridge_v3_0_13                 | vhdl     | axi_apb_bridge_v3_0_13                 | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_bram_ctrl_v4_0_13                  | vhdl     | axi_bram_ctrl_v4_0_13                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_sg_v4_1_8                          | vhdl     | axi_sg_v4_1_8                          | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_cdma_v4_1_15                       | vhdl     | axi_cdma_v4_1_15                       | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_clock_converter_v2_1_14            | verilog  | axi_clock_converter_v2_1_14            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_data_fifo_v2_1_14                  | verilog  | axi_data_fifo_v2_1_14                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_register_slice_v2_1_15             | verilog  | axi_register_slice_v2_1_15             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_crossbar_v2_1_16                   | verilog  | axi_crossbar_v2_1_16                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_dma_v7_1_16                        | vhdl     | axi_dma_v7_1_16                        | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_protocol_converter_v2_1_15         | verilog  | axi_protocol_converter_v2_1_15         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_dwidth_converter_v2_1_15           | verilog  | axi_dwidth_converter_v2_1_15           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_emc_v3_0_15                        | vhdl     | axi_emc_v3_0_15                        | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_epc_v2_0_18                        | vhdl     | axi_epc_v2_0_18                        | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_bmg_v1_0_10                        | vhdl     | lib_bmg_v1_0_10                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_ethernetlite_v3_0_13               | vhdl     | axi_ethernetlite_v3_0_13               | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_ethernet_buffer_v2_0_17            | vhdl     | axi_ethernet_buffer_v2_0_17            | 1        | 3          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_fifo_mm_s_v4_1_12                  | vhdl     | axi_fifo_mm_s_v4_1_12                  | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_firewall_v1_0_3                    | verilog  | axi_firewall_v1_0_3                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  interrupt_control_v3_1_4               | vhdl     | interrupt_control_v3_1_4               | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_gpio_v2_0_17                       | vhdl     | axi_gpio_v2_0_17                       | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_hwicap_v3_0_19                     | vhdl     | axi_hwicap_v3_0_19                     | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_iic_v2_0_18                        | vhdl     | axi_iic_v2_0_18                        | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_intc_v4_1_10                       | vhdl     | axi_intc_v4_1_10                       | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_interconnect_v1_7_13               | verilog  | axi_interconnect_v1_7_13               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_master_burst_v2_0_7                | vhdl     | axi_master_burst_v2_0_7                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_msg_v1_0_1                         | vhdl     | axi_msg_v1_0_1                         | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_mcdma_v1_0_1                       | vhdl     | axi_mcdma_v1_0_1                       | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_mm2s_mapper_v1_1_14                | verilog  | axi_mm2s_mapper_v1_1_14                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_mmu_v2_1_13                        | verilog  | axi_mmu_v2_1_13                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_pcie_v2_8_7                        | vhdl     | axi_pcie_v2_8_7                        | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_pcie_v2_8_7                        | verilog  | axi_pcie_v2_8_7                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_protocol_checker_v1_1_16           | verilog  | axi_protocol_checker_v1_1_16           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_protocol_checker_v2_0_1            | verilog  | axi_protocol_checker_v2_0_1            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_quad_spi_v3_2_14                   | vhdl     | axi_quad_spi_v3_2_14                   | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_tft_v2_0_19                        | vhdl     | axi_tft_v2_0_19                        | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_tft_v2_0_19                        | verilog  | axi_tft_v2_0_19                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_timebase_wdt_v3_0_7                | vhdl     | axi_timebase_wdt_v3_0_7                | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_timer_v2_0_17                      | vhdl     | axi_timer_v2_0_17                      | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v2_0_16                | vhdl     | axi_traffic_gen_v2_0_16                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v2_0_16                | verilog  | axi_traffic_gen_v2_0_16                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v3_0_1                 | vhdl     | axi_traffic_gen_v3_0_1                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v3_0_1                 | verilog  | axi_traffic_gen_v3_0_1                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_uart16550_v2_0_17                  | vhdl     | axi_uart16550_v2_0_17                  | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_uartlite_v2_0_19                   | vhdl     | axi_uartlite_v2_0_19                   | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_usb2_device_v5_0_16                | vhdl     | axi_usb2_device_v5_0_16                | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_usb2_device_v5_0_16                | verilog  | axi_usb2_device_v5_0_16                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_utils_v2_0_4                       | vhdl     | axi_utils_v2_0_4                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vdma_v6_3_3                        | vhdl     | axi_vdma_v6_3_3                        | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vdma_v6_3_3                        | verilog  | axi_vdma_v6_3_3                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_pipe_v3_0_4                       | vhdl     | xbip_pipe_v3_0_4                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_addsub_v3_0_4               | vhdl     | xbip_dsp48_addsub_v3_0_4               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_addsub_v3_0_4                     | vhdl     | xbip_addsub_v3_0_4                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_reg_fd_v12_0_4                       | vhdl     | c_reg_fd_v12_0_4                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_addsub_v12_0_11                      | vhdl     | c_addsub_v12_0_11                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vfifo_ctrl_v2_0_17                 | vhdl     | axi_vfifo_ctrl_v2_0_17                 | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vip_v1_0_4                         | verilog  | axi_vip_v1_0_4                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vip_v1_1_1                         | verilog  | axi_vip_v1_1_1                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  canfd_v1_0_8                           | verilog  | canfd_v1_0_8                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  can_v5_0_18                            | vhdl     | can_v5_0_18                            | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  cic_compiler_v4_0_12                   | vhdl     | cic_compiler_v4_0_12                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_bram18k_v3_0_4                    | vhdl     | xbip_bram18k_v3_0_4                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mult_gen_v12_0_13                      | vhdl     | mult_gen_v12_0_13                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmpy_v6_0_14                           | vhdl     | cmpy_v6_0_14                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_mux_bit_v12_0_4                      | vhdl     | c_mux_bit_v12_0_4                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_shift_ram_v12_0_11                   | vhdl     | c_shift_ram_v12_0_11                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_mux_bus_v12_0_4                      | vhdl     | c_mux_bus_v12_0_4                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_gate_bit_v12_0_4                     | vhdl     | c_gate_bit_v12_0_4                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_counter_v3_0_4                    | vhdl     | xbip_counter_v3_0_4                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_counter_binary_v12_0_11              | vhdl     | c_counter_binary_v12_0_11              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_compare_v12_0_4                      | vhdl     | c_compare_v12_0_4                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  convolution_v9_0_12                    | vhdl     | convolution_v9_0_12                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  cordic_v6_0_13                         | vhdl     | cordic_v6_0_13                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  cpri_v8_8_1                            | vhdl     | cpri_v8_8_1                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  cpri_v8_8_1                            | verilog  | cpri_v8_8_1                            | 0        | 3          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_acc_v3_0_4                  | vhdl     | xbip_dsp48_acc_v3_0_4                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_accum_v3_0_4                      | vhdl     | xbip_accum_v3_0_4                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_accum_v12_0_11                       | vhdl     | c_accum_v12_0_11                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_multadd_v3_0_4              | vhdl     | xbip_dsp48_multadd_v3_0_4              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  dds_compiler_v6_0_15                   | vhdl     | dds_compiler_v6_0_15                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  dft_v4_0_14                            | vhdl     | dft_v4_0_14                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v7_0_7                     | vhdl     | displayport_v7_0_7                     | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v7_0_7                     | verilog  | displayport_v7_0_7                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_mult_v3_0_4                 | vhdl     | xbip_dsp48_mult_v3_0_4                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  floating_point_v7_0_14                 | vhdl     | floating_point_v7_0_14                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  div_gen_v5_1_12                        | vhdl     | div_gen_v5_1_12                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fir_compiler_v5_2_4                    | vhdl     | fir_compiler_v5_2_4                    | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  duc_ddc_compiler_v3_0_13               | vhdl     | duc_ddc_compiler_v3_0_13               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fc32_rs_fec_v1_0_5                     | verilog  | fc32_rs_fec_v1_0_5                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fec_5g_common_v1_0_0                   | verilog  | fec_5g_common_v1_0_0                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fir_compiler_v7_2_10                   | vhdl     | fir_compiler_v7_2_10                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  flexo_100g_rs_fec_v1_0_5               | verilog  | flexo_100g_rs_fec_v1_0_5               | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  floating_point_v7_1_5                  | vhdl     | floating_point_v7_1_5                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  g709_rs_encoder_v2_2_4                 | vhdl     | g709_rs_encoder_v2_2_4                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  rs_toolbox_v9_0_4                      | vhdl     | rs_toolbox_v9_0_4                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  g709_rs_decoder_v2_2_5                 | vhdl     | g709_rs_decoder_v2_2_5                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  g709_fec_v2_3_1                        | vhdl     | g709_fec_v2_3_1                        | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  g975_efec_i4_v1_0_14                   | vhdl     | g975_efec_i4_v1_0_14                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  g975_efec_i7_v2_0_16                   | vhdl     | g975_efec_i7_v2_0_16                   | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_200g_rs_fec_v1_0_1           | verilog  | ieee802d3_200g_rs_fec_v1_0_1           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_25g_rs_fec_v1_0_7            | verilog  | ieee802d3_25g_rs_fec_v1_0_7            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_400g_rs_fec_v1_0_1           | verilog  | ieee802d3_400g_rs_fec_v1_0_1           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_50g_rs_fec_v1_0_7            | verilog  | ieee802d3_50g_rs_fec_v1_0_7            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_rs_fec_v1_0_11               | verilog  | ieee802d3_rs_fec_v1_0_11               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ldpc_v1_0_1                            | verilog  | ldpc_v1_0_1                            | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_3gpp_channel_estimator_v2_0_14     | vhdl     | lte_3gpp_channel_estimator_v2_0_14     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_3gpp_mimo_decoder_v3_0_13          | vhdl     | lte_3gpp_mimo_decoder_v3_0_13          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_3gpp_mimo_encoder_v4_0_12          | vhdl     | lte_3gpp_mimo_encoder_v4_0_12          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_encoder_3gpplte_v4_0_13            | vhdl     | tcc_encoder_3gpplte_v4_0_13            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_dl_channel_encoder_v3_0_13         | vhdl     | lte_dl_channel_encoder_v3_0_13         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xfft_v7_2_6                            | vhdl     | xfft_v7_2_6                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_fft_v2_0_15                        | vhdl     | lte_fft_v2_0_15                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_multacc_v3_0_4              | vhdl     | xbip_dsp48_multacc_v3_0_4              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_pucch_receiver_v2_0_13             | vhdl     | lte_pucch_receiver_v2_0_13             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_multadd_v3_0_11                   | vhdl     | xbip_multadd_v3_0_11                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_rach_detector_v3_1_1               | vhdl     | lte_rach_detector_v3_1_1               | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_ul_channel_decoder_v4_0_13         | vhdl     | lte_ul_channel_decoder_v4_0_13         | 0        | 33         *
*---------------------------------------------------------------------------------------------------------------------*
*  mailbox_v2_1_8                         | vhdl     | mailbox_v2_1_8                         | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mdm_v3_2_12                            | vhdl     | mdm_v3_2_12                            | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  iomodule_v3_0                          | vhdl     | iomodule_v3_0                          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_bram_if_cntlr_v4_0                 | vhdl     | lmb_bram_if_cntlr_v4_0                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_v10_v3_0                           | vhdl     | lmb_v10_v3_0                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_lite_ipif_v3_0                     | vhdl     | axi_lite_ipif_v3_0                     | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mdm_v3_2                               | vhdl     | mdm_v3_2                               | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  microblaze_mcs_v2_3_6                  | vhdl     | microblaze_mcs_v2_3_6                  | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  prc_v1_2_1                             | vhdl     | prc_v1_2_1                             | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  processing_system7_vip_v1_0_3          | verilog  | processing_system7_vip_v1_0_3          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  proc_sys_reset_v5_0_12                 | vhdl     | proc_sys_reset_v5_0_12                 | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pr_decoupler_v1_0_5                    | vhdl     | pr_decoupler_v1_0_5                    | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  quadsgmii_v3_4_2                       | vhdl     | quadsgmii_v3_4_2                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  rs_decoder_v9_0_13                     | vhdl     | rs_decoder_v9_0_13                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  rs_encoder_v9_0_12                     | vhdl     | rs_encoder_v9_0_12                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  rxaui_v4_4_2                           | vhdl     | rxaui_v4_4_2                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  rxaui_v4_4_2                           | verilog  | rxaui_v4_4_2                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  sid_v8_0_11                            | vhdl     | sid_v8_0_11                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  spdif_v2_0_18                          | vhdl     | spdif_v2_0_18                          | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  srio_gen2_v4_1_2                       | vhdl     | srio_gen2_v4_1_2                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  srio_gen2_v4_1_2                       | verilog  | srio_gen2_v4_1_2                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  switch_core_top_v1_0_4                 | vhdl     | switch_core_top_v1_0_4                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  switch_core_top_v1_0_4                 | verilog  | switch_core_top_v1_0_4                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_decoder_3gppmm_v2_0_15             | vhdl     | tcc_decoder_3gppmm_v2_0_15             | 0        | 5          *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_encoder_3gpp_v5_0_12               | vhdl     | tcc_encoder_3gpp_v5_0_12               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_comparator_v1_0_1                  | vhdl     | tmr_comparator_v1_0_1                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_sem_v1_0_3                         | vhdl     | tmr_sem_v1_0_3                         | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tri_mode_ethernet_mac_v9_0_10          | vhdl     | tri_mode_ethernet_mac_v9_0_10          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tri_mode_ethernet_mac_v9_0_10          | verilog  | tri_mode_ethernet_mac_v9_0_10          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_temac_v1_0_2                       | vhdl     | tsn_temac_v1_0_2                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_temac_v1_0_2                       | verilog  | tsn_temac_v1_0_2                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  videoaxi4s_bridge_v1_0_5               | verilog  | videoaxi4s_bridge_v1_0_5               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  viterbi_v9_1_8                         | vhdl     | viterbi_v9_1_8                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_ccm_v6_0_14                          | vhdl     | v_ccm_v6_0_14                          | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_cfa_v7_0_13                          | vhdl     | v_cfa_v7_0_13                          | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_cresample_v4_0_13                    | vhdl     | v_cresample_v4_0_13                    | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_dual_splitter_v1_0_8                 | vhdl     | v_dual_splitter_v1_0_8                 | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_dual_splitter_v1_0_8                 | verilog  | v_dual_splitter_v1_0_8                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_enhance_v8_0_14                      | vhdl     | v_enhance_v8_0_14                      | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_gamma_v7_0_14                        | vhdl     | v_gamma_v7_0_14                        | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_osd_v6_0_15                          | vhdl     | v_osd_v6_0_15                          | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_rgb2ycrcb_v7_1_12                    | vhdl     | v_rgb2ycrcb_v7_1_12                    | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vid_sdi_tx_bridge_v2_0_0             | verilog  | v_vid_sdi_tx_bridge_v2_0_0             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_ycrcb2rgb_v7_1_12                    | vhdl     | v_ycrcb2rgb_v7_1_12                    | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_macro_v3_0_15               | vhdl     | xbip_dsp48_macro_v3_0_15               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xfft_v9_0_14                           | vhdl     | xfft_v9_0_14                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xsdbs_v1_0_2                           | verilog  | xsdbs_v1_0_2                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  zynq_ultra_ps_e_vip_v1_0_1             | verilog  | zynq_ultra_ps_e_vip_v1_0_1             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*

ERROR: [Vivado 12-5602] compile_simlib failed to compile for modelsim with error in 67 libraries (cxl_error.log)
