// Seed: 1011101741
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output logic id_1
);
  type_8(
      1, {id_1{id_0}} - 1'h0
  );
  logic id_2;
  logic id_3;
  logic id_4;
  time id_5, id_6;
endmodule
