/*++
Copyright (c)  2005 - 2007 Intel Corporation. All rights reserved
This software and associated documentation (if any) is furnished
under a license and may only be used or copied in accordance
with the terms of the license. Except as permitted by such
license, no part of this software or documentation may be
reproduced, stored in a retrieval system, or transmitted in any
form or by any means without the express written consent of
Intel Corporation.

Module Name:

  SystemBoardMpt_EXRP.h

--*/

//
// Automatically generated by ACE ver 1.56 PIRQTRANS 
// Please DO NOT modify !!!
//


#define  MPT_IO_APIC_DATA  \
    /* [AI00]: PC00 IOxAPIC  */  \
    { 1,  0xFEC01000,  0x09,  0x20 },  \
    /* [AI01]: PC01 IOxAPIC  */  \
    { 1,  0xFEC08000,  0x0A,  0x20 },  \
    /* [AI02]: PC02 IOxAPIC  */  \
    { 1,  0xFEC10000,  0x0B,  0x20 },  \
    /* [AI03]: PC03 IOxAPIC  */  \
    { 1,  0xFEC18000,  0x0C,  0x20 },  \
    /* [AI04]: PC04 IOxAPIC  */  \
    { 1,  0xFEC20000,  0x0D,  0x20 },  \
    /* [AI05]: PC05 IOxAPIC  */  \
    { 1,  0xFEC28000,  0x0E,  0x20 },  \
    /* [AI06]: PC06 IOxAPIC  */  \
    { 1,  0xFEC30000,  0x0F,  0x20 },  \
    /* [AI07]: PC07 IOxAPIC  */  \
    { 1,  0xFEC38000,  0x10,  0x20 },  \
    /* [AI08]: PC08 IOxAPIC  */  \
    { 1,  0xFEC40000,  0x11,  0x20 },  \
    /* [AI09]: PC09 IOxAPIC  */  \
    { 1,  0xFEC48000,  0x12,  0x20 },  \
    /* [AI10]: PC10 IOxAPIC  */  \
    { 1,  0xFEC50000,  0x13,  0x20 },  \
    /* [AI11]: PC11 IOxAPIC  */  \
    { 1,  0xFEC58000,  0x14,  0x20 },  \
    /* [AI12]: PC12 IOxAPIC  */  \
    { 1,  0xFEC60000,  0x15,  0x20 },  \
    /* [AI13]: PC13 IOxAPIC  */  \
    { 1,  0xFEC68000,  0x16,  0x20 },  \
    /* [AI14]: PC14 IOxAPIC  */  \
    { 1,  0xFEC70000,  0x17,  0x20 },  \
    /* [AI15]: PC15 IOxAPIC  */  \
    { 1,  0xFEC78000,  0x18,  0x20 },  \
    /* [AI16]: PC16 IOxAPIC  */  \
    { 1,  0xFEC80000,  0x19,  0x20 },  \
    /* [AI17]: PC17 IOxAPIC  */  \
    { 1,  0xFEC88000,  0x1A,  0x20 },  \
    /* [AI18]: PC18 IOxAPIC  */  \
    { 1,  0xFEC90000,  0x1B,  0x20 },  \
    /* [AI19]: PC19 IOxAPIC  */  \
    { 1,  0xFEC98000,  0x1C,  0x20 },  \
    /* [AI20]: PC20 IOxAPIC  */  \
    { 1,  0xFECA0000,  0x1D,  0x20 },  \
    /* [AI21]: PC21 IOxAPIC  */  \
    { 1,  0xFECA8000,  0x1E,  0x20 },  \
    /* [AI22]: PC22 IOxAPIC  */  \
    { 1,  0xFECB0000,  0x1F,  0x20 },  \
    /* [AI23]: PC23 IOxAPIC  */  \
    { 1,  0xFECB8000,  0x20,  0x20 },  \
    /* [APCH]: ICH IOxAPIC  */  \
    { 1,  0xFEC00000,  0x08,  0x20 }

#define  MPT_SLOT_DATA  \
    /* [SLT1]: PCIE PCH Slot #1  */  \
    {{{0}, {{0x1C, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SLT2]: PCIE PCH Slot #2  */  \
    {{{0}, {{0x1C, 0x01}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x11, 0x12, 0x13, 0x10}},  \
    /* [SLT3]: PCIE PCH Slot #3  */  \
    {{{0}, {{0x1C, 0x02}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x12, 0x13, 0x10, 0x11}},  \
    /* [SLT4]: PCIE PCH Slot #4  */  \
    {{{0}, {{0x1C, 0x03}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x13, 0x10, 0x11, 0x12}},  \
    /* [SLT5]: PCIE PCH Slot #5  */  \
    {{{0}, {{0x1C, 0x04}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SLT6]: PCIE PCH Slot #6  */  \
    {{{0}, {{0x1C, 0x05}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x11, 0x12, 0x13, 0x10}},  \
    /* [SLT7]: PCIE PCH Slot #7  */  \
    {{{0}, {{0x1C, 0x06}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x12, 0x13, 0x10, 0x11}},  \
    /* [SLT8]: PCIE PCH Slot #8  */  \
    {{{0}, {{0x1C, 0x07}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x13, 0x10, 0x11, 0x12}},  \
    /* [SL01]: PCI Express Slot 1 on 1A on PC01  */  \
    {{{1}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL02]: PCI Express Slot 2 on 1B on PC01  */  \
    {{{1}, {{0x01, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL03]: PCI Express Slot 3 on 1C on PC01  */  \
    {{{1}, {{0x02, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL04]: PCI Express Slot 4 on 1D on PC01  */  \
    {{{1}, {{0x03, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL06]: PCI Express Slot 6 on 2B on PC02  */  \
    {{{2}, {{0x01, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL07]: PCI Express Slot 7 on 2C on PC02  */  \
    {{{2}, {{0x02, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL08]: PCI Express Slot 8 on 2D on PC02  */  \
    {{{2}, {{0x03, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL09]: PCI Express Slot 9 on 3A on PC03  */  \
    {{{3}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL0A]: PCI Express Slot 10 on 3B on PC03  */  \
    {{{3}, {{0x01, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL0B]: PCI Express Slot 11 on 3C on PC03  */  \
    {{{3}, {{0x02, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL0C]: PCI Express Slot 12 on 3D on PC03  */  \
    {{{3}, {{0x03, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL0D]: PCI Express Slot 13 on 4 on PC04  */  \
    {{{4}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL0E]: PCI Express Slot 14 on 5 on PC05  */  \
    {{{5}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL0F]: PCI Express Slot 15 on P0 on PC06  */  \
    {{{6}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL10]: PCI Express Slot 16 on 1A on PC07  */  \
    {{{7}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL11]: PCI Express Slot 17 on 1B on PC07  */  \
    {{{7}, {{0x01, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL12]: PCI Express Slot 18 on 1C on PC07  */  \
    {{{7}, {{0x02, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL13]: PCI Express Slot  19 on 1D on PC07  */  \
    {{{7}, {{0x03, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL14]: PCI Express Slot 20 on 2A on PC08  */  \
    {{{8}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL15]: PCI Express Slot 21 on 2B on PC08  */  \
    {{{8}, {{0x01, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL16]: PCI Express Slot 22 on 2C on PC08  */  \
    {{{8}, {{0x02, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL17]: PCI Express Slot 23 on 2D on PC08  */  \
    {{{8}, {{0x03, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL18]: PCI Express Slot 24 on 3A on PC09  */  \
    {{{9}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL19]: PCI Express Slot 25 on 3B on PC09  */  \
    {{{9}, {{0x01, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL1A]: PCI Express Slot 26 on 3C on PC09  */  \
    {{{9}, {{0x02, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL1B]: PCI Express Slot 27 on 3D on PC09  */  \
    {{{9}, {{0x03, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL1C]: PCI Express Slot 28 on 4 on PC10  */  \
    {{{10}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL1D]: PCI Express Slot 29 on 5 on PC11  */  \
    {{{11}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL1E]: PCI Express Slot 30 on P0 on PC12  */  \
    {{{12}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL1F]: PCI Express Slot 31 on 1A on PC13  */  \
    {{{13}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL20]: PCI Express Slot 32 on 1B on PC13  */  \
    {{{13}, {{0x01, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL21]: PCI Express Slot 33 on 1C on PC13  */  \
    {{{13}, {{0x02, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL22]: PCI Express Slot 34 on 1D on PC13  */  \
    {{{13}, {{0x03, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL23]: PCI Express Slot 35 on 2A on PC14  */  \
    {{{14}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL24]: PCI Express Slot 36 on 2B on PC14  */  \
    {{{14}, {{0x01, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL25]: PCI Express Slot 37 on 2C on PC14  */  \
    {{{14}, {{0x02, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL26]: PCI Express Slot 38 on 2D on PC14  */  \
    {{{14}, {{0x03, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL27]: PCI Express Slot 39 on 3A on PC15  */  \
    {{{15}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL28]: PCI Express Slot 40 on 3B on PC15  */  \
    {{{15}, {{0x01, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL29]: PCI Express Slot 41 on 3C on PC15  */  \
    {{{15}, {{0x02, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL2A]: PCI Express Slot 42 on 3D on PC15  */  \
    {{{15}, {{0x03, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL2B]: PCI Express Slot 43 on 4 on PC16  */  \
    {{{16}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL2C]: PCI Express Slot 44 on 4 on PC17  */  \
    {{{17}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL2D]: PCI Express Slot 45 on P0 on PC18  */  \
    {{{18}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL2E]: PCI Express Slot 46 on 1A on PC19  */  \
    {{{19}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL2F]: PCI Express Slot 47 on 1B on  PC19  */  \
    {{{19}, {{0x01, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL30]: PCI Express Slot 48 on 1C on  PC19  */  \
    {{{19}, {{0x02, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL31]: PCI Express Slot 49 on 1D on  PC19  */  \
    {{{19}, {{0x03, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL32]: PCI Express Slot 50 on 2A on PC20  */  \
    {{{20}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL33]: PCI Express Slot 51 on 2B on PC20  */  \
    {{{20}, {{0x01, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL34]: PCI Express Slot 52 on 2C on PC20  */  \
    {{{20}, {{0x02, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL35]: PCI Express Slot 53 on 2D on PC20  */  \
    {{{20}, {{0x03, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL36]: PCI Express Slot 54 on 3A on PC21  */  \
    {{{21}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL37]: PCI Express Slot 55 on 3B on PC21  */  \
    {{{21}, {{0x01, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL38]: PCI Express Slot 56 on 3C on PC21  */  \
    {{{21}, {{0x02, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL39]: PCI Express Slot 57 on 3D on PC21  */  \
    {{{21}, {{0x03, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL3A]: PCI Express Slot 58 on 4 on PC22  */  \
    {{{22}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
    /* [SL3B]: PCI Express Slot 59 on 4 on PC23  */  \
    {{{23}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x08, {0x10, 0x11, 0x12, 0x13}},  \
/* Terminating Entry  */  \
{{{0xFFFFFFFF}, {{0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF}}}, 0xFF, 0xFF, {0xFF, 0xFF, 0xFF, 0xFF}},  \
    /* End of data */

#define  MPT_SLOT_DATA_UPDATE  \
    /* [SL01]: PCI Express Slot 1 on 1A on PC01  */  \
    {{{1}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x0A, {0x00, 0x04, 0x05, 0x06}},  \
    /* [SL02]: PCI Express Slot 2 on 1B on PC01  */  \
    {{{1}, {{0x01, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x0A, {0x01, 0x06, 0x04, 0x05}},  \
    /* [SL03]: PCI Express Slot 3 on 1C on PC01  */  \
    {{{1}, {{0x02, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x0A, {0x02, 0x05, 0x06, 0x04}},  \
    /* [SL04]: PCI Express Slot 4 on 1D on PC01  */  \
    {{{1}, {{0x03, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x0A, {0x03, 0x06, 0x04, 0x05}},  \
    /* [SL06]: PCI Express Slot 6 on 2B on PC02  */  \
    {{{2}, {{0x01, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x0B, {0x01, 0x06, 0x04, 0x05}},  \
    /* [SL07]: PCI Express Slot 7 on 2C on PC02  */  \
    {{{2}, {{0x02, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x0B, {0x02, 0x05, 0x06, 0x04}},  \
    /* [SL08]: PCI Express Slot 8 on 2D on PC02  */  \
    {{{2}, {{0x03, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x0B, {0x03, 0x06, 0x04, 0x05}},  \
    /* [SL09]: PCI Express Slot 9 on 3A on PC03  */  \
    {{{3}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x0C, {0x00, 0x04, 0x05, 0x06}},  \
    /* [SL0A]: PCI Express Slot 10 on 3B on PC03  */  \
    {{{3}, {{0x01, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x0C, {0x01, 0x06, 0x04, 0x05}},  \
    /* [SL0B]: PCI Express Slot 11 on 3C on PC03  */  \
    {{{3}, {{0x02, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x0C, {0x02, 0x05, 0x06, 0x04}},  \
    /* [SL0C]: PCI Express Slot 12 on 3D on PC03  */  \
    {{{3}, {{0x03, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x0C, {0x03, 0x06, 0x04, 0x05}},  \
    /* [SL0D]: PCI Express Slot 13 on 4 on PC04  */  \
    {{{4}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x0D, {0x00, 0x04, 0x05, 0x06}},  \
    /* [SL0E]: PCI Express Slot 14 on 5 on PC05  */  \
    {{{5}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x0E, {0x00, 0x04, 0x05, 0x06}},  \
    /* [SL0F]: PCI Express Slot 15 on P0 on PC06  */  \
    {{{6}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x0F, {0x00, 0x04, 0x05, 0x06}},  \
    /* [SL10]: PCI Express Slot 16 on 1A on PC07  */  \
    {{{7}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x10, {0x00, 0x04, 0x05, 0x06}},  \
    /* [SL11]: PCI Express Slot 17 on 1B on PC07  */  \
    {{{7}, {{0x01, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x10, {0x01, 0x06, 0x04, 0x05}},  \
    /* [SL12]: PCI Express Slot 18 on 1C on PC07  */  \
    {{{7}, {{0x02, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x10, {0x02, 0x05, 0x06, 0x04}},  \
    /* [SL13]: PCI Express Slot  19 on 1D on PC07  */  \
    {{{7}, {{0x03, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x10, {0x03, 0x06, 0x04, 0x05}},  \
    /* [SL14]: PCI Express Slot 20 on 2A on PC08  */  \
    {{{8}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x11, {0x00, 0x04, 0x05, 0x06}},  \
    /* [SL15]: PCI Express Slot 21 on 2B on PC08  */  \
    {{{8}, {{0x01, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x11, {0x01, 0x06, 0x04, 0x05}},  \
    /* [SL16]: PCI Express Slot 22 on 2C on PC08  */  \
    {{{8}, {{0x02, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x11, {0x02, 0x05, 0x06, 0x04}},  \
    /* [SL17]: PCI Express Slot 23 on 2D on PC08  */  \
    {{{8}, {{0x03, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x11, {0x03, 0x06, 0x04, 0x05}},  \
    /* [SL18]: PCI Express Slot 24 on 3A on PC09  */  \
    {{{9}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x12, {0x00, 0x04, 0x05, 0x06}},  \
    /* [SL19]: PCI Express Slot 25 on 3B on PC09  */  \
    {{{9}, {{0x01, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x12, {0x01, 0x06, 0x04, 0x05}},  \
    /* [SL1A]: PCI Express Slot 26 on 3C on PC09  */  \
    {{{9}, {{0x02, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x12, {0x02, 0x05, 0x06, 0x04}},  \
    /* [SL1B]: PCI Express Slot 27 on 3D on PC09  */  \
    {{{9}, {{0x03, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x12, {0x03, 0x06, 0x04, 0x05}},  \
    /* [SL1C]: PCI Express Slot 28 on 4 on PC10  */  \
    {{{10}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x13, {0x00, 0x04, 0x05, 0x06}},  \
    /* [SL1D]: PCI Express Slot 29 on 5 on PC11  */  \
    {{{11}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x14, {0x00, 0x04, 0x05, 0x06}},  \
    /* [SL1E]: PCI Express Slot 30 on P0 on PC12  */  \
    {{{12}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x15, {0x00, 0x04, 0x05, 0x06}},  \
    /* [SL1F]: PCI Express Slot 31 on 1A on PC13  */  \
    {{{13}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x16, {0x00, 0x04, 0x05, 0x06}},  \
    /* [SL20]: PCI Express Slot 32 on 1B on PC13  */  \
    {{{13}, {{0x01, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x16, {0x01, 0x06, 0x04, 0x05}},  \
    /* [SL21]: PCI Express Slot 33 on 1C on PC13  */  \
    {{{13}, {{0x02, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x16, {0x02, 0x05, 0x06, 0x04}},  \
    /* [SL22]: PCI Express Slot 34 on 1D on PC13  */  \
    {{{13}, {{0x03, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x16, {0x03, 0x06, 0x04, 0x05}},  \
    /* [SL23]: PCI Express Slot 35 on 2A on PC14  */  \
    {{{14}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x17, {0x00, 0x04, 0x05, 0x06}},  \
    /* [SL24]: PCI Express Slot 36 on 2B on PC14  */  \
    {{{14}, {{0x01, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x17, {0x01, 0x06, 0x04, 0x05}},  \
    /* [SL25]: PCI Express Slot 37 on 2C on PC14  */  \
    {{{14}, {{0x02, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x17, {0x02, 0x05, 0x06, 0x04}},  \
    /* [SL26]: PCI Express Slot 38 on 2D on PC14  */  \
    {{{14}, {{0x03, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x17, {0x03, 0x06, 0x04, 0x05}},  \
    /* [SL27]: PCI Express Slot 39 on 3A on PC15  */  \
    {{{15}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x18, {0x00, 0x04, 0x05, 0x06}},  \
    /* [SL28]: PCI Express Slot 40 on 3B on PC15  */  \
    {{{15}, {{0x01, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x18, {0x01, 0x06, 0x04, 0x05}},  \
    /* [SL29]: PCI Express Slot 41 on 3C on PC15  */  \
    {{{15}, {{0x02, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x18, {0x02, 0x05, 0x06, 0x04}},  \
    /* [SL2A]: PCI Express Slot 42 on 3D on PC15  */  \
    {{{15}, {{0x03, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x18, {0x03, 0x06, 0x04, 0x05}},  \
    /* [SL2B]: PCI Express Slot 43 on 4 on PC16  */  \
    {{{16}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x19, {0x00, 0x04, 0x05, 0x06}},  \
    /* [SL2C]: PCI Express Slot 44 on 4 on PC17  */  \
    {{{17}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x1A, {0x00, 0x04, 0x05, 0x06}},  \
    /* [SL2D]: PCI Express Slot 45 on P0 on PC18  */  \
    {{{18}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x1B, {0x00, 0x04, 0x05, 0x06}},  \
    /* [SL2E]: PCI Express Slot 46 on 1A on PC19  */  \
    {{{19}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x1C, {0x00, 0x04, 0x05, 0x06}},  \
    /* [SL2F]: PCI Express Slot 47 on 1B on  PC19  */  \
    {{{19}, {{0x01, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x1C, {0x01, 0x06, 0x04, 0x05}},  \
    /* [SL30]: PCI Express Slot 48 on 1C on  PC19  */  \
    {{{19}, {{0x02, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x1C, {0x02, 0x05, 0x06, 0x04}},  \
    /* [SL31]: PCI Express Slot 49 on 1D on  PC19  */  \
    {{{19}, {{0x03, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x1C, {0x03, 0x06, 0x04, 0x05}},  \
    /* [SL32]: PCI Express Slot 50 on 2A on PC20  */  \
    {{{20}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x1D, {0x00, 0x04, 0x05, 0x06}},  \
    /* [SL33]: PCI Express Slot 51 on 2B on PC20  */  \
    {{{20}, {{0x01, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x1D, {0x01, 0x06, 0x04, 0x05}},  \
    /* [SL34]: PCI Express Slot 52 on 2C on PC20  */  \
    {{{20}, {{0x02, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x1D, {0x02, 0x05, 0x06, 0x04}},  \
    /* [SL35]: PCI Express Slot 53 on 2D on PC20  */  \
    {{{20}, {{0x03, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x1D, {0x03, 0x06, 0x04, 0x05}},  \
    /* [SL36]: PCI Express Slot 54 on 3A on PC21  */  \
    {{{21}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x1E, {0x00, 0x04, 0x05, 0x06}},  \
    /* [SL37]: PCI Express Slot 55 on 3B on PC21  */  \
    {{{21}, {{0x01, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x1E, {0x01, 0x06, 0x04, 0x05}},  \
    /* [SL38]: PCI Express Slot 56 on 3C on PC21  */  \
    {{{21}, {{0x02, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x1E, {0x02, 0x05, 0x06, 0x04}},  \
    /* [SL39]: PCI Express Slot 57 on 3D on PC21  */  \
    {{{21}, {{0x03, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x1E, {0x03, 0x06, 0x04, 0x05}},  \
    /* [SL3A]: PCI Express Slot 58 on 4 on PC22  */  \
    {{{22}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x1F, {0x00, 0x04, 0x05, 0x06}},  \
    /* [SL3B]: PCI Express Slot 59 on 4 on PC23  */  \
    {{{23}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0x00, 0x20, {0x00, 0x04, 0x05, 0x06}},  \
    /* Dummy record */ \
    {{{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, 0xFF, 0xFF, {0x00, 0x01, 0x02, 0x03}},  \
    /* End of data */

#define  MPT_BUILD_IN_DATA  \
    /* ISA Devices */  \
    {  \
      {{0},{{0x1F,0x00},{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, {0xFF,0x00},  \
      0x08,  0,  \
      EfiLegacyMpTableEntryIoIntTypeExtInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolaritySpec,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerSpec  \
    }, \
    {  \
      {{0},{{0x1F,0x00},{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, {0xFF,0x00},  \
      0x08,  1,  \
      EfiLegacyMpTableEntryIoIntTypeInt,     \
      EfiLegacyMpTableEntryIoIntFlagsPolaritySpec,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerSpec  \
    }, \
    {  \
      {{0},{{0x1F,0x00},{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, {0xFF,0x00},  \
      0x08,  2,  \
      EfiLegacyMpTableEntryIoIntTypeInt,     \
      EfiLegacyMpTableEntryIoIntFlagsPolaritySpec,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerSpec  \
    }, \
    {  \
      {{0},{{0x1F,0x00},{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, {0xFF,0x00},  \
      0x08,  3,  \
      EfiLegacyMpTableEntryIoIntTypeInt,     \
      EfiLegacyMpTableEntryIoIntFlagsPolaritySpec,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerSpec  \
    }, \
    {  \
      {{0},{{0x1F,0x00},{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, {0xFF,0x00},  \
      0x08,  4,  \
      EfiLegacyMpTableEntryIoIntTypeInt,     \
      EfiLegacyMpTableEntryIoIntFlagsPolaritySpec,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerSpec  \
    }, \
    {  \
      {{0},{{0x1F,0x00},{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, {0xFF,0x00},  \
      0x08,  5,  \
      EfiLegacyMpTableEntryIoIntTypeInt,     \
      EfiLegacyMpTableEntryIoIntFlagsPolaritySpec,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerSpec  \
    }, \
    {  \
      {{0},{{0x1F,0x00},{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, {0xFF,0x00},  \
      0x08,  6,  \
      EfiLegacyMpTableEntryIoIntTypeInt,     \
      EfiLegacyMpTableEntryIoIntFlagsPolaritySpec,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerSpec  \
    }, \
    {  \
      {{0},{{0x1F,0x00},{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, {0xFF,0x00},  \
      0x08,  7,  \
      EfiLegacyMpTableEntryIoIntTypeInt,     \
      EfiLegacyMpTableEntryIoIntFlagsPolaritySpec,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerSpec  \
    }, \
    {  \
      {{0},{{0x1F,0x00},{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, {0xFF,0x00},  \
      0x08,  8,  \
      EfiLegacyMpTableEntryIoIntTypeInt,     \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveHigh,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerEdge  \
    }, \
    {  \
      {{0},{{0x1F,0x00},{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, {0xFF,0x00},  \
      0x08,  9,  \
      EfiLegacyMpTableEntryIoIntTypeInt,     \
      EfiLegacyMpTableEntryIoIntFlagsPolaritySpec,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerSpec  \
    }, \
    {  \
      {{0},{{0x1F,0x00},{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, {0xFF,0x00},  \
      0x08, 10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,     \
      EfiLegacyMpTableEntryIoIntFlagsPolaritySpec,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerSpec  \
    }, \
    {  \
      {{0},{{0x1F,0x00},{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, {0xFF,0x00},  \
      0x08, 11,  \
      EfiLegacyMpTableEntryIoIntTypeInt,     \
      EfiLegacyMpTableEntryIoIntFlagsPolaritySpec,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerSpec  \
    }, \
    {  \
      {{0},{{0x1F,0x00},{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, {0xFF,0x00},  \
      0x08, 12,  \
      EfiLegacyMpTableEntryIoIntTypeInt,     \
      EfiLegacyMpTableEntryIoIntFlagsPolaritySpec,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerSpec  \
    }, \
    {  \
      {{0},{{0x1F,0x00},{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, {0xFF,0x00},  \
      0x08, 13,  \
      EfiLegacyMpTableEntryIoIntTypeInt,     \
      EfiLegacyMpTableEntryIoIntFlagsPolaritySpec,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerSpec  \
    }, \
    {  \
      {{0},{{0x1F,0x00},{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, {0xFF,0x00},  \
      0x08, 14,  \
      EfiLegacyMpTableEntryIoIntTypeInt,     \
      EfiLegacyMpTableEntryIoIntFlagsPolaritySpec,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerSpec  \
    }, \
    {  \
      {{0},{{0x1F,0x00},{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}}, {0xFF,0x00},  \
      0x08, 15,  \
      EfiLegacyMpTableEntryIoIntTypeInt,     \
      EfiLegacyMpTableEntryIoIntFlagsPolaritySpec,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerSpec  \
    }, \
    /* Onboard Devices */  \
    {  \
      /* [DMI0]: Legacy PCI Express Port 0 on PC00  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CB0A]: CB3DMA on PC00  */  \
      /* [CB0E]: CB3DMA on PC00  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x04, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CB0B]: CB3DMA on PC00  */  \
      /* [CB0F]: CB3DMA on PC00  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x04, 0x01}, 0x08, 0x11,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CB0C]: CB3DMA on PC00  */  \
      /* [CB0G]: CB3DMA on PC00  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x04, 0x02}, 0x08, 0x12,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CB0D]: CB3DMA on PC00  */  \
      /* [CB0H]: CB3DMA on PC00  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x04, 0x03}, 0x08, 0x13,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [IIM0]: IIOMISC on PC00  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x05, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [UBX0]: Uncore 0 UBOX Device  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x08, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [DISP]: Display Controller  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0F, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [IHC1]: HECI #1  */  \
      /* [IHC3]: HECI #3  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x10, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [IHC2]: HECI #2  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x10, 0x01}, 0x08, 0x11,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [IIDR]: IDE-Redirection (IDE-R)  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x10, 0x02}, 0x08, 0x12,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [IMKT]: Keyboard and Text (KT) Redirection  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x10, 0x03}, 0x08, 0x13,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SAT2]: sSATA Host controller 2 on PCH  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x11, 0x05}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [XHCI]: xHCI controller 1 on PCH  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x14, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [OTG0]: USB Device Controller (OTG) on PCH  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x14, 0x01}, 0x08, 0x11,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [TERM]: Thermal Subsystem on PCH  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x14, 0x02}, 0x08, 0x12,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CAMR]: Camera IO Host Controller on PCH  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x14, 0x03}, 0x08, 0x13,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [HEC1]: HECI #1 on PCH  */  \
      /* [HEC3]: HECI #3 on PCH  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x16, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [HEC2]: HECI #2 on PCH  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x16, 0x01}, 0x08, 0x11,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [IDER]: ME IDE redirect on PCH  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x16, 0x02}, 0x08, 0x12,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MEKT]: MEKT on PCH  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x16, 0x03}, 0x08, 0x13,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SAT1]: SATA controller 1 on PCH  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x17, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [NAN1]: NAND Cycle Router on PCH  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x18, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RP17]: PCIE PCH Root Port #17  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1B, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RP18]: PCIE PCH Root Port #18  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1B, 0x01}, 0x08, 0x11,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RP19]: PCIE PCH Root Port #19  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1B, 0x02}, 0x08, 0x12,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RP20]: PCIE PCH Root Port #20  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1B, 0x03}, 0x08, 0x13,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RP01]: PCIE PCH Root Port #1  */  \
      /* [RP05]: PCIE PCH Root Port #5  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1C, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RP02]: PCIE PCH Root Port #2  */  \
      /* [RP06]: PCIE PCH Root Port #6  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1C, 0x01}, 0x08, 0x11,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RP03]: PCIE PCH Root Port #3  */  \
      /* [RP07]: PCIE PCH Root Port #7  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1C, 0x02}, 0x08, 0x12,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RP04]: PCIE PCH Root Port #4  */  \
      /* [RP08]: PCIE PCH Root Port #8  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1C, 0x03}, 0x08, 0x13,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RP09]: PCIE PCH Root Port #9  */  \
      /* [RP13]: PCIE PCH Root Port #13  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1D, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RP10]: PCIE PCH Root Port #10  */  \
      /* [RP14]: PCIE PCH Root Port #14  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1D, 0x01}, 0x08, 0x11,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RP11]: PCIE PCH Root Port #11  */  \
      /* [RP15]: PCIE PCH Root Port #15  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1D, 0x02}, 0x08, 0x12,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RP12]: PCIE PCH Root Port #12  */  \
      /* [RP16]: PCIE PCH Root Port #16  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1D, 0x03}, 0x08, 0x13,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [UAR0]: UART #0 on PCH  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1E, 0x00}, 0x08, 0x14,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [UAR1]: UART #1 on PCH  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1E, 0x01}, 0x08, 0x15,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SPI0]: SPI #0 on PCH  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1E, 0x02}, 0x08, 0x16,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SPI1]: SPI #1 on PCH  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1E, 0x03}, 0x08, 0x17,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CAVS]: HD Audio Subsystem Controller on PCH  */  \
      /* [SMBS]: SMBus controller on PCH  */  \
      /* [GBE1]: GbE Controller on PCH  */  \
      /* [NTPK]: Northpeak Controller on PCH  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1F, 0x03}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SLTH]: PCIE PCH Slot #17  */  \
      {{0}, {{0x1B, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SLTI]: PCIE PCH Slot #18  */  \
      {{0}, {{0x1B, 0x01}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x11,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SLTJ]: PCIE PCH Slot #19  */  \
      {{0}, {{0x1B, 0x02}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x12,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SLTK]: PCIE PCH Slot #20  */  \
      {{0}, {{0x1B, 0x03}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x13,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SLT9]: PCIE PCH Slot #9  */  \
      {{0}, {{0x1D, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SLTA]: PCIE PCH Slot #10  */  \
      {{0}, {{0x1D, 0x01}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x11,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SLTB]: PCIE PCH Slot #11  */  \
      {{0}, {{0x1D, 0x02}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x12,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SLTC]: PCIE PCH Slot #12  */  \
      {{0}, {{0x1D, 0x03}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x13,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SLTD]: PCIE PCH Slot #13  */  \
      {{0}, {{0x1D, 0x04}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SLTE]: PCIE PCH Slot #14  */  \
      {{0}, {{0x1D, 0x05}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x11,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SLTF]: PCIE PCH Slot #15  */  \
      {{0}, {{0x1D, 0x06}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x12,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SLTG]: PCIE PCH Slot #16  */  \
      {{0}, {{0x1D, 0x07}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x13,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [BR1A]: PCI Express Port 1A on PC01  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [BR1B]: PCI Express Port 1B on PC01  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x01, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [BR1C]: PCI Express Port 1C on PC01  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x02, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [BR1D]: PCI Express Port 1D on PC01  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x03, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHA0]: Uncore 1 CHAUTIL0-7 Device  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x08, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHA1]: Uncore 1 CHAUTIL8-15 Device  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x09, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHA2]: Uncore 1 CHAUTIL16-23 Device  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0A, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHA3]: Uncore 1 CHAUTIL24-27 Device  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0B, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHA4]: Uncore 1 CHASAD0-7 Device  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0E, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHA5]: Uncore 1 CHASAD8-15 Device  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0F, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHA6]: Uncore 1 CHASAD16-23 Device  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x10, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHA7]: Uncore 1 CHASAD24-27 Device  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x11, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CMS0]: Uncore 1 CMSCHA0-7 Device  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x14, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CMS1]: Uncore 1 CMS0CHA8-15 Device  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x15, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CMS2]: Uncore 1 CMS0CHA16-23 Device  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x16, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CMS3]: Uncore 1 CMS0CHA24-27 Device  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x17, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CDL0]: Uncore 1 CHASADALL Device  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1D, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [PCU0]: Uncore 1 PCUCR Devices  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1E, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [VCU0]: Uncore 1 VCUCR Device  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1F, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [BR2A]: PCI Express Port 2A on PC02  */  \
      {{2}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [BR2B]: PCI Express Port 2B on PC02  */  \
      {{2}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x01, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [BR2C]: PCI Express Port 2C on PC02  */  \
      {{2}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x02, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [BR2D]: PCI Express Port 2D on PC02  */  \
      {{2}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x03, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M2M0]: Uncore 2 M2MEM0 Device  */  \
      {{2}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x08, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M2M1]: Uncore 2 M2MEM10 Device  */  \
      {{2}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x09, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCM0]: Uncore 2 MCMAIN Device  */  \
      {{2}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0A, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCD0]: Uncore 2 MCDECS2 Device  */  \
      {{2}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0B, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCM1]: Uncore 2 MCMAIN Device  */  \
      {{2}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0C, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCD1]: Uncore 2 MCDECS12 Device  */  \
      {{2}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0D, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [UMC0]: Uncore 2 Unicast MC0 DDRIO0 Device  */  \
      {{2}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x16, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [UMC1]: Uncore 2 Unicast MC1 DDRIO0 Device  */  \
      {{2}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x17, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [EPCU]: EVA PCIe Uplink  */  \
      {{2}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [VSP0]: EVA Virtual Switch Port 0  */  \
      {{2}, {{0x00, 0x00}, {0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [VSP1]: EVA Virtual Switch Port 1  */  \
      {{2}, {{0x00, 0x00}, {0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x01, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [VSP2]: EVA Virtual Switch Port 2  */  \
      {{2}, {{0x00, 0x00}, {0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x02, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [VSP3]: EVA Virtual Switch Port 3  */  \
      {{2}, {{0x00, 0x00}, {0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x03, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CPM0]: EVA CPM0  */  \
      {{2}, {{0x00, 0x00}, {0x00, 0x00}, {0x00, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CPM1]: EVA CPM1  */  \
      {{2}, {{0x00, 0x00}, {0x00, 0x00}, {0x01, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CPM2]: EVA CPM2  */  \
      {{2}, {{0x00, 0x00}, {0x00, 0x00}, {0x02, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [FPK0]: EVA Fort Park 0  */  \
      {{2}, {{0x00, 0x00}, {0x00, 0x00}, {0x03, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [FPK1]: EVA Fort Park 1  */  \
      {{2}, {{0x00, 0x00}, {0x00, 0x00}, {0x03, 0x00}, {0xFF, 0x00}}},  {0x00, 0x01}, 0x08, 0x11,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [FPK2]: EVA Fort Park 2  */  \
      {{2}, {{0x00, 0x00}, {0x00, 0x00}, {0x03, 0x00}, {0xFF, 0x00}}},  {0x00, 0x02}, 0x08, 0x12,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [FPK3]: EVA Fort Park 3  */  \
      {{2}, {{0x00, 0x00}, {0x00, 0x00}, {0x03, 0x00}, {0xFF, 0x00}}},  {0x00, 0x03}, 0x08, 0x13,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [BR3A]: PCI Express Port 3A on PC03  */  \
      {{3}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [BR3B]: PCI Express Port 3B on PC03  */  \
      {{3}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x01, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [BR3C]: PCI Express Port 3C on PC03  */  \
      {{3}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x02, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [BR3D]: PCI Express Port 3D on PC03  */  \
      {{3}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x03, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [KTI0]: KTI0  */  \
      {{3}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0E, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [KTI1]: KTI1  */  \
      {{3}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0F, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [KTI2]: KTI2  */  \
      {{3}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x10, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M3K0]: M3K0  */  \
      {{3}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x12, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M2U0]: M2U0  */  \
      {{3}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x15, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M2D0]: M2D0  */  \
      {{3}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x16, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M20]: M20  */  \
      {{3}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x17, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCP0]: PCI Express Port 4 on PC04  */  \
      {{4}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCP1]: PCI Express Port 5 on PC05  */  \
      {{5}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [QRP0]: PCI Express Port 0 on PC06  */  \
      {{6}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CB1B]: CB3DMA on PC06  */  \
      /* [CB1F]: CB3DMA on PC06  */  \
      {{6}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x04, 0x01}, 0x08, 0x11,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CB1C]: CB3DMA on PC06  */  \
      /* [CB1G]: CB3DMA on PC06  */  \
      {{6}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x04, 0x02}, 0x08, 0x12,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CB1D]: CB3DMA on PC06  */  \
      /* [CB1H]: CB3DMA on PC06  */  \
      {{6}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x04, 0x03}, 0x08, 0x13,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CB1E]: CB3DMA on PC06  */  \
      /* [CB1A]: CB3DMA on PC06  */  \
      {{6}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x04, 0x04}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [IIM1]: IIOMISC on PC01  */  \
      {{6}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x05, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [UBX1]: Uncore 4 UBOX Device  */  \
      {{6}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x08, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [QR1A]: PCI Express Port 1A on PC07  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [QR1B]: PCI Express Port 1B on PC07  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x01, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [QR1C]: PCI Express Port 1C on PC07  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x02, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [QR1D]: PCI Express Port 1D on PC07  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x03, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHB0]: Uncore 5 CHAUTIL0-7 Device  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x08, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHB1]: Uncore 5 CHAUTIL8-15 Device  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x09, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHB2]: Uncore 5 CHAUTIL16-23 Device  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0A, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHB3]: Uncore 5 CHAUTIL24-27 Device  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0B, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHB4]: Uncore 5 CHASAD0-7 Device  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0E, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHB5]: Uncore 5 CHASAD8-15 Device  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0F, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHB6]: Uncore 5 CHASAD16-23 Device  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x10, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHB7]: Uncore 5 CHASAD24-27 Device  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x11, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CMS4]: Uncore 5 CMSCHA0-7 Device  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x14, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CMS5]: Uncore 5 CMS0CHA8-15 Device  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x15, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CMS6]: Uncore 5 CMS0CHA16-23 Device  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x16, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CMS7]: Uncore 5 CMS0CHA24-27 Device  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x17, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CDL1]: Uncore 5 CHASADALL Device  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1D, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [PCU1]: Uncore 5 PCUCR Devices  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1E, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [VCU1]: Uncore 5 VCUCR Device  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1F, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [QR2A]: PCI Express Port 2A on PC08  */  \
      {{8}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [QR2B]: PCI Express Port 2B on PC08  */  \
      {{8}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x01, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [QR2C]: PCI Express Port 2C on PC08  */  \
      {{8}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x02, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [QR2D]: PCI Express Port 2D on PC08  */  \
      {{8}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x03, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M2M2]: Uncore 6 M2MEM0 Device  */  \
      {{8}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x08, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M2M3]: Uncore 6 M2MEM10 Device  */  \
      {{8}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x09, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCM2]: Uncore 6 MCMAIN Device  */  \
      {{8}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0A, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCD2]: Uncore 6 MCDECS2 Device  */  \
      {{8}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0B, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCM3]: Uncore 6 MCMAIN Device  */  \
      {{8}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0C, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCD3]: Uncore 6 MCDECS12 Device  */  \
      {{8}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0D, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [UMC2]: Uncore 6 Unicast MC0 DDRIO0 Device  */  \
      {{8}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x16, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [UMC3]: Uncore 6 Unicast MC1 DDRIO0 Device  */  \
      {{8}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x17, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [QR3A]: PCI Express Port 3A on PC09  */  \
      {{9}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [QR3B]: PCI Express Port 3B on PC09  */  \
      {{9}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x01, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [QR3C]: PCI Express Port 3C on PC09  */  \
      {{9}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x02, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [QR3D]: PCI Express Port 3D on PC09  */  \
      {{9}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x03, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [KTI3]: Uncore 7 KTI3  */  \
      {{9}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0E, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [KTI4]: Uncore 7 KTI4  */  \
      {{9}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0F, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [KTI5]: Uncore 7 KTI5  */  \
      {{9}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x10, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M3K1]: Uncore 7 M3K1  */  \
      {{9}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x12, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M2U1]: Uncore 7 M2U1  */  \
      {{9}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x15, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M2D1]: Uncore 7 M2D1  */  \
      {{9}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x16, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M21]: Uncore 7 M21  */  \
      {{9}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x17, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCP2]: PCI Express Port 13 on PC10  */  \
      {{10}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCP3]: PCI Express Port 14 on PC11  */  \
      {{11}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RRP0]: PCI Express Port 0 on PC12  */  \
      {{12}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CB2B]: CB3DMA on PC12  */  \
      /* [CB2F]: CB3DMA on PC12  */  \
      {{12}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x04, 0x01}, 0x08, 0x11,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CB2C]: CB3DMA on PC12  */  \
      /* [CB2G]: CB3DMA on PC12  */  \
      {{12}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x04, 0x02}, 0x08, 0x12,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CB2D]: CB3DMA on PC12  */  \
      /* [CB2H]: CB3DMA on PC12  */  \
      {{12}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x04, 0x03}, 0x08, 0x13,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CB2E]: CB3DMA on PC12  */  \
      /* [CB2A]: CB3DMA on PC12  */  \
      {{12}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x04, 0x04}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [IIM2]: IIOMISC on PC02  */  \
      {{12}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x05, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [UBX2]: Uncore 8 UBOX Device  */  \
      {{12}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x08, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RR1A]: PCI Express Port 1A on PC13  */  \
      {{13}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RR1B]: PCI Express Port 1B on PC13  */  \
      {{13}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x01, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RR1C]: PCI Express Port 1C on PC13  */  \
      {{13}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x02, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RR1D]: PCI Express Port 1D on PC13  */  \
      {{13}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x03, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHC0]: Uncore 9 CHAUTIL0-7 Device  */  \
      {{13}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x08, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHC1]: Uncore 9 CHAUTIL8-15 Device  */  \
      {{13}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x09, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHC2]: Uncore 9 CHAUTIL16-23 Device  */  \
      {{13}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0A, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHC3]: Uncore 9 CHAUTIL24-27 Device  */  \
      {{13}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0B, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHC4]: Uncore 9 CHASAD0-7 Device  */  \
      {{13}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0E, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHC5]: Uncore 9 CHASAD8-15 Device  */  \
      {{13}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0F, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHC6]: Uncore 9 CHASAD16-23 Device  */  \
      {{13}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x10, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHC7]: Uncore 9 CHASAD24-27 Device  */  \
      {{13}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x11, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CMS8]: Uncore 9 CMSCHA0-7 Device  */  \
      {{13}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x14, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CMS9]: Uncore 9 CMS0CHA8-15 Device  */  \
      {{13}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x15, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CDL2]: Uncore 9 CHASADALL Device  */  \
      {{13}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1D, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [PCU2]: Uncore 9 PCUCR Devices  */  \
      {{13}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1E, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [VCU2]: Uncore 9 VCUCR Device  */  \
      {{13}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1F, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RR2A]: PCI Express Port 2A on PC14  */  \
      {{14}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RR2B]: PCI Express Port 2B on PC14  */  \
      {{14}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x01, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RR2C]: PCI Express Port 2C on PC14  */  \
      {{14}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x02, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RR2D]: PCI Express Port 2D on PC14  */  \
      {{14}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x03, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M2M4]: Uncore 10 M2MEM0 Device  */  \
      {{14}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x08, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M2M5]: Uncore 10 M2MEM10 Device  */  \
      {{14}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x09, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCM4]: Uncore 10 MCMAIN Device  */  \
      {{14}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0A, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCD4]: Uncore 10 MCDECS2 Device  */  \
      {{14}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0B, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCM5]: Uncore 10 MCMAIN Device  */  \
      {{14}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0C, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCD5]: Uncore 10 MCDECS12 Device  */  \
      {{14}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0D, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [UMC4]: Uncore 10 Unicast MC0 DDRIO0 Device  */  \
      {{14}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x16, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [UMC5]: Uncore 10 Unicast MC1 DDRIO0 Device  */  \
      {{14}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x17, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RR3A]: PCI Express Port 3A on PC15  */  \
      {{15}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RR3B]: PCI Express Port 3B on PC15  */  \
      {{15}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x01, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RR3C]: PCI Express Port 3C on PC15  */  \
      {{15}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x02, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RR3D]: PCI Express Port 3D on PC15  */  \
      {{15}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x03, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [KTI6]: Uncore 11 KTI6  */  \
      {{15}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0E, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [KTI7]: Uncore 11 KTI7  */  \
      {{15}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0F, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [KTI8]: Uncore 11 KTI8  */  \
      {{15}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x10, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M3K2]: Uncore 11 M3K2  */  \
      {{15}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x12, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M2U2]: Uncore 11 M2U2  */  \
      {{15}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x15, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M2D2]: Uncore 11 M2D2  */  \
      {{15}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x16, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M22]: Uncore 11 M22  */  \
      {{15}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x17, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCP4]: PCI Express Port 4 on PC16  */  \
      {{16}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCP5]: PCI Express Port 5 on PC17  */  \
      {{17}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SRP0]: PCI Express Port 0 on PC18  */  \
      {{18}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CB3B]: CB3DMA on PC18  */  \
      /* [CB3F]: CB3DMA on PC18  */  \
      {{18}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x04, 0x01}, 0x08, 0x11,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CB3C]: CB3DMA on PC18  */  \
      /* [CB3G]: CB3DMA on PC18  */  \
      {{18}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x04, 0x02}, 0x08, 0x12,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CB3D]: CB3DMA on PC18  */  \
      /* [CB3H]: CB3DMA on PC18  */  \
      {{18}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x04, 0x03}, 0x08, 0x13,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CB3E]: CB3DMA on PC18  */  \
      /* [CB3A]: CB3DMA on PC18  */  \
      {{18}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x04, 0x04}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [IIM3]: IIOMISC on PC03  */  \
      {{18}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x05, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [UBX3]: Uncore 12 UBOX Device  */  \
      {{18}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x08, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SR1A]: PCI Express Port 1A on PC19  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SR1B]: PCI Express Port 1B on PC19  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x01, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SR1C]: PCI Express Port 1C on PC19  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x02, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SR1D]: PCI Express Port 1D on PC19  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x03, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHD0]: Uncore 13 CHAUTIL0-7 Device  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x08, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHD1]: Uncore 13 CHAUTIL8-15 Device  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x09, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHD2]: Uncore 13 CHAUTIL16-23 Device  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0A, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHD3]: Uncore 13 CHAUTIL24-27 Device  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0B, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHD4]: Uncore 13 CHASAD0-7 Device  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0E, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHD5]: Uncore 13 CHASAD8-15 Device  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0F, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHD6]: Uncore 13 CHASAD16-23 Device  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x10, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHD7]: Uncore 13 CHASAD24-27 Device  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x11, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CM12]: Uncore 13 CMSCHA0-7 Device  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x14, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CM13]: Uncore 13 CMS0CHA8-15 Device  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x15, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CM14]: Uncore 13 CMS0CHA16-23 Device  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x16, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CM15]: Uncore 13 CMS0CHA24-27 Device  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x17, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CDL3]: Uncore 13 CHASADALL Device  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1D, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [PCU3]: Uncore 13 PCUCR Devices  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1E, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [VCU3]: Uncore 13 VCUCR Device  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1F, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SR2A]: PCI Express Port 2A on  PC20  */  \
      {{20}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SR2B]: PCI Express Port 2B on PC20  */  \
      {{20}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x01, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SR2C]: PCI Express Port 2C on PC20  */  \
      {{20}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x02, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SR2D]: PCI Express Port 2D on PC20  */  \
      {{20}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x03, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M2M6]: Uncore 14 M2MEM0 Device  */  \
      {{20}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x08, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M2M7]: Uncore 14 M2MEM10 Device  */  \
      {{20}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x09, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCM6]: Uncore 14 MCMAIN Device  */  \
      {{20}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0A, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCD6]: Uncore 14 MCDECS2 Device  */  \
      {{20}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0B, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCM7]: Uncore 14 MCMAIN Device  */  \
      {{20}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0C, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCD7]: Uncore 14 MCDECS12 Device  */  \
      {{20}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0D, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [UMC6]: Uncore 14 Unicast MC0 DDRIO0 Device  */  \
      {{20}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x16, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [UMC7]: Uncore 14 Unicast MC1 DDRIO0 Device  */  \
      {{20}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x17, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SR3A]: PCI Express Port 3A on PC21  */  \
      {{21}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SR3B]: PCI Express Port 3B on PC21  */  \
      {{21}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x01, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SR3C]: PCI Express Port 3C on PC21  */  \
      {{21}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x02, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SR3D]: PCI Express Port 3D on PC21  */  \
      {{21}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x03, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [KTI9]: Uncore 15 KTI9  */  \
      {{21}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0E, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [KT10]: Uncore 15 KT10  */  \
      {{21}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0F, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [KT11]: Uncore 15 KT11  */  \
      {{21}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x10, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M3K3]: Uncore 15 M3K3  */  \
      {{21}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x12, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M2U3]: Uncore 15 M2U3  */  \
      {{21}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x15, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M2D3]: Uncore 15 M2D3  */  \
      {{21}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x16, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M23]: Uncore 15 M23  */  \
      {{21}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x17, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCP6]: PCI Express Port 4 on PC22  */  \
      {{22}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCP7]: PCI Express Port 5 on PC23  */  \
      {{23}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x08, 0x10,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    /* End of data */



#define  MPT_BUILD_IN_DATA_UPDATE  \
    /* Onboard Devices */  \
    {  \
      /* [DMI0]: Legacy PCI Express Port 0 on PC00  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x09, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CB0A]: CB3DMA on PC00  */  \
      /* [CB0E]: CB3DMA on PC00  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x04, 0x00}, 0x09, 0x02,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CB0B]: CB3DMA on PC00  */  \
      /* [CB0F]: CB3DMA on PC00  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x04, 0x01}, 0x09, 0x03,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CB0C]: CB3DMA on PC00  */  \
      /* [CB0G]: CB3DMA on PC00  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x04, 0x02}, 0x09, 0x02,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CB0D]: CB3DMA on PC00  */  \
      /* [CB0H]: CB3DMA on PC00  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x04, 0x03}, 0x09, 0x03,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [UBX0]: Uncore 0 UBOX Device  */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x08, 0x00}, 0x09, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [BR1A]: PCI Express Port 1A on PC01  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x0A, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [BR1B]: PCI Express Port 1B on PC01  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x01, 0x00}, 0x0A, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [BR1C]: PCI Express Port 1C on PC01  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x02, 0x00}, 0x0A, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [BR1D]: PCI Express Port 1D on PC01  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x03, 0x00}, 0x0A, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHA0]: Uncore 1 CHAUTIL0-7 Device  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x08, 0x00}, 0x0A, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHA1]: Uncore 1 CHAUTIL8-15 Device  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x09, 0x00}, 0x0A, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHA2]: Uncore 1 CHAUTIL16-23 Device  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0A, 0x00}, 0x0A, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHA3]: Uncore 1 CHAUTIL24-27 Device  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0B, 0x00}, 0x0A, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHA4]: Uncore 1 CHASAD0-7 Device  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0E, 0x00}, 0x0A, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHA5]: Uncore 1 CHASAD8-15 Device  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0F, 0x00}, 0x0A, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHA6]: Uncore 1 CHASAD16-23 Device  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x10, 0x00}, 0x0A, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHA7]: Uncore 1 CHASAD24-27 Device  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x11, 0x00}, 0x0A, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CMS0]: Uncore 1 CMSCHA0-7 Device  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x14, 0x00}, 0x0A, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CMS1]: Uncore 1 CMS0CHA8-15 Device  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x15, 0x00}, 0x0A, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CMS2]: Uncore 1 CMS0CHA16-23 Device  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x16, 0x00}, 0x0A, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CMS3]: Uncore 1 CMS0CHA24-27 Device  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x17, 0x00}, 0x0A, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CDL0]: Uncore 1 CHASADALL Device  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1D, 0x00}, 0x0A, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [PCU0]: Uncore 1 PCUCR Devices  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1E, 0x00}, 0x0A, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [VCU0]: Uncore 1 VCUCR Device  */  \
      {{1}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1F, 0x00}, 0x0A, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [BR2A]: PCI Express Port 2A on PC02  */  \
      {{2}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x0B, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [BR2B]: PCI Express Port 2B on PC02  */  \
      {{2}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x01, 0x00}, 0x0B, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [BR2C]: PCI Express Port 2C on PC02  */  \
      {{2}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x02, 0x00}, 0x0B, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [BR2D]: PCI Express Port 2D on PC02  */  \
      {{2}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x03, 0x00}, 0x0B, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M2M0]: Uncore 2 M2MEM0 Device  */  \
      {{2}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x08, 0x00}, 0x0B, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M2M1]: Uncore 2 M2MEM10 Device  */  \
      {{2}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x09, 0x00}, 0x0B, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCM0]: Uncore 2 MCMAIN Device  */  \
      {{2}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0A, 0x00}, 0x0B, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCD0]: Uncore 2 MCDECS2 Device  */  \
      {{2}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0B, 0x00}, 0x0B, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCM1]: Uncore 2 MCMAIN Device  */  \
      {{2}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0C, 0x00}, 0x0B, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCD1]: Uncore 2 MCDECS12 Device  */  \
      {{2}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0D, 0x00}, 0x0B, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [UMC0]: Uncore 2 Unicast MC0 DDRIO0 Device  */  \
      {{2}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x16, 0x00}, 0x0B, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [UMC1]: Uncore 2 Unicast MC1 DDRIO0 Device  */  \
      {{2}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x17, 0x00}, 0x0B, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [EPCU]: EVA PCIe Uplink  */  \
      {{2}, {{0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x0B, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [VSP0]: EVA Virtual Switch Port 0  */  \
      {{2}, {{0x00, 0x00}, {0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x0B, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [VSP1]: EVA Virtual Switch Port 1  */  \
      {{2}, {{0x00, 0x00}, {0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x01, 0x00}, 0x0B, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [VSP2]: EVA Virtual Switch Port 2  */  \
      {{2}, {{0x00, 0x00}, {0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x02, 0x00}, 0x0B, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [VSP3]: EVA Virtual Switch Port 3  */  \
      {{2}, {{0x00, 0x00}, {0x00, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x03, 0x00}, 0x0B, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CPM0]: EVA CPM0  */  \
      {{2}, {{0x00, 0x00}, {0x00, 0x00}, {0x00, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x0B, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CPM1]: EVA CPM1  */  \
      {{2}, {{0x00, 0x00}, {0x00, 0x00}, {0x01, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x0B, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CPM2]: EVA CPM2  */  \
      {{2}, {{0x00, 0x00}, {0x00, 0x00}, {0x02, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x0B, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [FPK0]: EVA Fort Park 0  */  \
      {{2}, {{0x00, 0x00}, {0x00, 0x00}, {0x03, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x0B, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [FPK1]: EVA Fort Park 1  */  \
      {{2}, {{0x00, 0x00}, {0x00, 0x00}, {0x03, 0x00}, {0xFF, 0x00}}},  {0x00, 0x01}, 0x0B, 0x04,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [FPK2]: EVA Fort Park 2  */  \
      {{2}, {{0x00, 0x00}, {0x00, 0x00}, {0x03, 0x00}, {0xFF, 0x00}}},  {0x00, 0x02}, 0x0B, 0x05,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [FPK3]: EVA Fort Park 3  */  \
      {{2}, {{0x00, 0x00}, {0x00, 0x00}, {0x03, 0x00}, {0xFF, 0x00}}},  {0x00, 0x03}, 0x0B, 0x06,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [BR3A]: PCI Express Port 3A on PC03  */  \
      {{3}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x0C, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [BR3B]: PCI Express Port 3B on PC03  */  \
      {{3}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x01, 0x00}, 0x0C, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [BR3C]: PCI Express Port 3C on PC03  */  \
      {{3}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x02, 0x00}, 0x0C, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [BR3D]: PCI Express Port 3D on PC03  */  \
      {{3}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x03, 0x00}, 0x0C, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [KTI0]: KTI0  */  \
      {{3}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0E, 0x00}, 0x0C, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [KTI1]: KTI1  */  \
      {{3}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0F, 0x00}, 0x0C, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [KTI2]: KTI2  */  \
      {{3}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x10, 0x00}, 0x0C, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M3K0]: M3K0  */  \
      {{3}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x12, 0x00}, 0x0C, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M2U0]: M2U0  */  \
      {{3}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x15, 0x00}, 0x0C, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M2D0]: M2D0  */  \
      {{3}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x16, 0x00}, 0x0C, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M20]: M20  */  \
      {{3}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x17, 0x00}, 0x0C, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCP0]: PCI Express Port 4 on PC04  */  \
      {{4}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x0D, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCP1]: PCI Express Port 5 on PC05  */  \
      {{5}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x0E, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [QRP0]: PCI Express Port 0 on PC06  */  \
      {{6}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x0F, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CB1B]: CB3DMA on PC06  */  \
      /* [CB1F]: CB3DMA on PC06  */  \
      {{6}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x04, 0x01}, 0x0F, 0x03,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CB1C]: CB3DMA on PC06  */  \
      /* [CB1G]: CB3DMA on PC06  */  \
      {{6}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x04, 0x02}, 0x0F, 0x02,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CB1D]: CB3DMA on PC06  */  \
      /* [CB1H]: CB3DMA on PC06  */  \
      {{6}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x04, 0x03}, 0x0F, 0x03,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CB1E]: CB3DMA on PC06  */  \
      /* [CB1A]: CB3DMA on PC06  */  \
      {{6}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x04, 0x04}, 0x0F, 0x02,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [UBX1]: Uncore 4 UBOX Device  */  \
      {{6}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x08, 0x00}, 0x0F, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [QR1A]: PCI Express Port 1A on PC07  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x10, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [QR1B]: PCI Express Port 1B on PC07  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x01, 0x00}, 0x10, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [QR1C]: PCI Express Port 1C on PC07  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x02, 0x00}, 0x10, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [QR1D]: PCI Express Port 1D on PC07  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x03, 0x00}, 0x10, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHB0]: Uncore 5 CHAUTIL0-7 Device  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x08, 0x00}, 0x10, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHB1]: Uncore 5 CHAUTIL8-15 Device  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x09, 0x00}, 0x10, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHB2]: Uncore 5 CHAUTIL16-23 Device  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0A, 0x00}, 0x10, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHB3]: Uncore 5 CHAUTIL24-27 Device  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0B, 0x00}, 0x10, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHB4]: Uncore 5 CHASAD0-7 Device  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0E, 0x00}, 0x10, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHB5]: Uncore 5 CHASAD8-15 Device  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0F, 0x00}, 0x10, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHB6]: Uncore 5 CHASAD16-23 Device  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x10, 0x00}, 0x10, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHB7]: Uncore 5 CHASAD24-27 Device  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x11, 0x00}, 0x10, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CMS4]: Uncore 5 CMSCHA0-7 Device  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x14, 0x00}, 0x10, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CMS5]: Uncore 5 CMS0CHA8-15 Device  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x15, 0x00}, 0x10, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CMS6]: Uncore 5 CMS0CHA16-23 Device  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x16, 0x00}, 0x10, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CMS7]: Uncore 5 CMS0CHA24-27 Device  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x17, 0x00}, 0x10, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CDL1]: Uncore 5 CHASADALL Device  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1D, 0x00}, 0x10, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [PCU1]: Uncore 5 PCUCR Devices  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1E, 0x00}, 0x10, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [VCU1]: Uncore 5 VCUCR Device  */  \
      {{7}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1F, 0x00}, 0x10, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [QR2A]: PCI Express Port 2A on PC08  */  \
      {{8}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x11, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [QR2B]: PCI Express Port 2B on PC08  */  \
      {{8}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x01, 0x00}, 0x11, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [QR2C]: PCI Express Port 2C on PC08  */  \
      {{8}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x02, 0x00}, 0x11, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [QR2D]: PCI Express Port 2D on PC08  */  \
      {{8}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x03, 0x00}, 0x11, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M2M2]: Uncore 6 M2MEM0 Device  */  \
      {{8}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x08, 0x00}, 0x11, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M2M3]: Uncore 6 M2MEM10 Device  */  \
      {{8}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x09, 0x00}, 0x11, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCM2]: Uncore 6 MCMAIN Device  */  \
      {{8}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0A, 0x00}, 0x11, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCD2]: Uncore 6 MCDECS2 Device  */  \
      {{8}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0B, 0x00}, 0x11, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCM3]: Uncore 6 MCMAIN Device  */  \
      {{8}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0C, 0x00}, 0x11, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCD3]: Uncore 6 MCDECS12 Device  */  \
      {{8}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0D, 0x00}, 0x11, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [UMC2]: Uncore 6 Unicast MC0 DDRIO0 Device  */  \
      {{8}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x16, 0x00}, 0x11, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [UMC3]: Uncore 6 Unicast MC1 DDRIO0 Device  */  \
      {{8}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x17, 0x00}, 0x11, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [QR3A]: PCI Express Port 3A on PC09  */  \
      {{9}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x12, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [QR3B]: PCI Express Port 3B on PC09  */  \
      {{9}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x01, 0x00}, 0x12, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [QR3C]: PCI Express Port 3C on PC09  */  \
      {{9}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x02, 0x00}, 0x12, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [QR3D]: PCI Express Port 3D on PC09  */  \
      {{9}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x03, 0x00}, 0x12, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [KTI3]: Uncore 7 KTI3  */  \
      {{9}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0E, 0x00}, 0x12, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [KTI4]: Uncore 7 KTI4  */  \
      {{9}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0F, 0x00}, 0x12, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [KTI5]: Uncore 7 KTI5  */  \
      {{9}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x10, 0x00}, 0x12, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M3K1]: Uncore 7 M3K1  */  \
      {{9}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x12, 0x00}, 0x12, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M2U1]: Uncore 7 M2U1  */  \
      {{9}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x15, 0x00}, 0x12, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M2D1]: Uncore 7 M2D1  */  \
      {{9}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x16, 0x00}, 0x12, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M21]: Uncore 7 M21  */  \
      {{9}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x17, 0x00}, 0x12, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCP2]: PCI Express Port 13 on PC10  */  \
      {{10}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x13, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCP3]: PCI Express Port 14 on PC11  */  \
      {{11}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x14, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RRP0]: PCI Express Port 0 on PC12  */  \
      {{12}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x15, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CB2B]: CB3DMA on PC12  */  \
      /* [CB2F]: CB3DMA on PC12  */  \
      {{12}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x04, 0x01}, 0x15, 0x03,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CB2C]: CB3DMA on PC12  */  \
      /* [CB2G]: CB3DMA on PC12  */  \
      {{12}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x04, 0x02}, 0x15, 0x02,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CB2D]: CB3DMA on PC12  */  \
      /* [CB2H]: CB3DMA on PC12  */  \
      {{12}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x04, 0x03}, 0x15, 0x03,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CB2E]: CB3DMA on PC12  */  \
      /* [CB2A]: CB3DMA on PC12  */  \
      {{12}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x04, 0x04}, 0x15, 0x02,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [UBX2]: Uncore 8 UBOX Device  */  \
      {{12}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x08, 0x00}, 0x15, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RR1A]: PCI Express Port 1A on PC13  */  \
      {{13}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x16, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RR1B]: PCI Express Port 1B on PC13  */  \
      {{13}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x01, 0x00}, 0x16, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RR1C]: PCI Express Port 1C on PC13  */  \
      {{13}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x02, 0x00}, 0x16, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RR1D]: PCI Express Port 1D on PC13  */  \
      {{13}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x03, 0x00}, 0x16, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHC0]: Uncore 9 CHAUTIL0-7 Device  */  \
      {{13}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x08, 0x00}, 0x16, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHC1]: Uncore 9 CHAUTIL8-15 Device  */  \
      {{13}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x09, 0x00}, 0x16, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHC2]: Uncore 9 CHAUTIL16-23 Device  */  \
      {{13}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0A, 0x00}, 0x16, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHC3]: Uncore 9 CHAUTIL24-27 Device  */  \
      {{13}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0B, 0x00}, 0x16, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHC4]: Uncore 9 CHASAD0-7 Device  */  \
      {{13}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0E, 0x00}, 0x16, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHC5]: Uncore 9 CHASAD8-15 Device  */  \
      {{13}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0F, 0x00}, 0x16, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHC6]: Uncore 9 CHASAD16-23 Device  */  \
      {{13}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x10, 0x00}, 0x16, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHC7]: Uncore 9 CHASAD24-27 Device  */  \
      {{13}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x11, 0x00}, 0x16, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CMS8]: Uncore 9 CMSCHA0-7 Device  */  \
      {{13}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x14, 0x00}, 0x16, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CMS9]: Uncore 9 CMS0CHA8-15 Device  */  \
      {{13}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x15, 0x00}, 0x16, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CDL2]: Uncore 9 CHASADALL Device  */  \
      {{13}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1D, 0x00}, 0x16, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [PCU2]: Uncore 9 PCUCR Devices  */  \
      {{13}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1E, 0x00}, 0x16, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [VCU2]: Uncore 9 VCUCR Device  */  \
      {{13}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1F, 0x00}, 0x16, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RR2A]: PCI Express Port 2A on PC14  */  \
      {{14}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x17, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RR2B]: PCI Express Port 2B on PC14  */  \
      {{14}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x01, 0x00}, 0x17, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RR2C]: PCI Express Port 2C on PC14  */  \
      {{14}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x02, 0x00}, 0x17, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RR2D]: PCI Express Port 2D on PC14  */  \
      {{14}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x03, 0x00}, 0x17, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M2M4]: Uncore 10 M2MEM0 Device  */  \
      {{14}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x08, 0x00}, 0x17, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M2M5]: Uncore 10 M2MEM10 Device  */  \
      {{14}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x09, 0x00}, 0x17, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCM4]: Uncore 10 MCMAIN Device  */  \
      {{14}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0A, 0x00}, 0x17, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCD4]: Uncore 10 MCDECS2 Device  */  \
      {{14}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0B, 0x00}, 0x17, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCM5]: Uncore 10 MCMAIN Device  */  \
      {{14}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0C, 0x00}, 0x17, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCD5]: Uncore 10 MCDECS12 Device  */  \
      {{14}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0D, 0x00}, 0x17, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [UMC4]: Uncore 10 Unicast MC0 DDRIO0 Device  */  \
      {{14}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x16, 0x00}, 0x17, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [UMC5]: Uncore 10 Unicast MC1 DDRIO0 Device  */  \
      {{14}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x17, 0x00}, 0x17, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RR3A]: PCI Express Port 3A on PC15  */  \
      {{15}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x18, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RR3B]: PCI Express Port 3B on PC15  */  \
      {{15}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x01, 0x00}, 0x18, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RR3C]: PCI Express Port 3C on PC15  */  \
      {{15}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x02, 0x00}, 0x18, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [RR3D]: PCI Express Port 3D on PC15  */  \
      {{15}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x03, 0x00}, 0x18, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [KTI6]: Uncore 11 KTI6  */  \
      {{15}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0E, 0x00}, 0x18, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [KTI7]: Uncore 11 KTI7  */  \
      {{15}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0F, 0x00}, 0x18, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [KTI8]: Uncore 11 KTI8  */  \
      {{15}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x10, 0x00}, 0x18, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M3K2]: Uncore 11 M3K2  */  \
      {{15}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x12, 0x00}, 0x18, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M2U2]: Uncore 11 M2U2  */  \
      {{15}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x15, 0x00}, 0x18, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M2D2]: Uncore 11 M2D2  */  \
      {{15}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x16, 0x00}, 0x18, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M22]: Uncore 11 M22  */  \
      {{15}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x17, 0x00}, 0x18, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCP4]: PCI Express Port 4 on PC16  */  \
      {{16}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x19, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCP5]: PCI Express Port 5 on PC17  */  \
      {{17}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x1A, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SRP0]: PCI Express Port 0 on PC18  */  \
      {{18}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x1B, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CB3B]: CB3DMA on PC18  */  \
      /* [CB3F]: CB3DMA on PC18  */  \
      {{18}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x04, 0x01}, 0x1B, 0x03,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CB3C]: CB3DMA on PC18  */  \
      /* [CB3G]: CB3DMA on PC18  */  \
      {{18}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x04, 0x02}, 0x1B, 0x02,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CB3D]: CB3DMA on PC18  */  \
      /* [CB3H]: CB3DMA on PC18  */  \
      {{18}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x04, 0x03}, 0x1B, 0x03,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CB3E]: CB3DMA on PC18  */  \
      /* [CB3A]: CB3DMA on PC18  */  \
      {{18}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x04, 0x04}, 0x1B, 0x02,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [UBX3]: Uncore 12 UBOX Device  */  \
      {{18}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x08, 0x00}, 0x1B, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SR1A]: PCI Express Port 1A on PC19  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x1C, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SR1B]: PCI Express Port 1B on PC19  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x01, 0x00}, 0x1C, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SR1C]: PCI Express Port 1C on PC19  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x02, 0x00}, 0x1C, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SR1D]: PCI Express Port 1D on PC19  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x03, 0x00}, 0x1C, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHD0]: Uncore 13 CHAUTIL0-7 Device  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x08, 0x00}, 0x1C, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHD1]: Uncore 13 CHAUTIL8-15 Device  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x09, 0x00}, 0x1C, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHD2]: Uncore 13 CHAUTIL16-23 Device  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0A, 0x00}, 0x1C, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHD3]: Uncore 13 CHAUTIL24-27 Device  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0B, 0x00}, 0x1C, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHD4]: Uncore 13 CHASAD0-7 Device  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0E, 0x00}, 0x1C, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHD5]: Uncore 13 CHASAD8-15 Device  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0F, 0x00}, 0x1C, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHD6]: Uncore 13 CHASAD16-23 Device  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x10, 0x00}, 0x1C, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CHD7]: Uncore 13 CHASAD24-27 Device  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x11, 0x00}, 0x1C, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CM12]: Uncore 13 CMSCHA0-7 Device  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x14, 0x00}, 0x1C, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CM13]: Uncore 13 CMS0CHA8-15 Device  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x15, 0x00}, 0x1C, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CM14]: Uncore 13 CMS0CHA16-23 Device  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x16, 0x00}, 0x1C, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CM15]: Uncore 13 CMS0CHA24-27 Device  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x17, 0x00}, 0x1C, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [CDL3]: Uncore 13 CHASADALL Device  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1D, 0x00}, 0x1C, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [PCU3]: Uncore 13 PCUCR Devices  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1E, 0x00}, 0x1C, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [VCU3]: Uncore 13 VCUCR Device  */  \
      {{19}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x1F, 0x00}, 0x1C, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SR2A]: PCI Express Port 2A on  PC20  */  \
      {{20}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x1D, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SR2B]: PCI Express Port 2B on PC20  */  \
      {{20}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x01, 0x00}, 0x1D, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SR2C]: PCI Express Port 2C on PC20  */  \
      {{20}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x02, 0x00}, 0x1D, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SR2D]: PCI Express Port 2D on PC20  */  \
      {{20}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x03, 0x00}, 0x1D, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M2M6]: Uncore 14 M2MEM0 Device  */  \
      {{20}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x08, 0x00}, 0x1D, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M2M7]: Uncore 14 M2MEM10 Device  */  \
      {{20}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x09, 0x00}, 0x1D, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCM6]: Uncore 14 MCMAIN Device  */  \
      {{20}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0A, 0x00}, 0x1D, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCD6]: Uncore 14 MCDECS2 Device  */  \
      {{20}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0B, 0x00}, 0x1D, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCM7]: Uncore 14 MCMAIN Device  */  \
      {{20}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0C, 0x00}, 0x1D, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCD7]: Uncore 14 MCDECS12 Device  */  \
      {{20}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0D, 0x00}, 0x1D, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [UMC6]: Uncore 14 Unicast MC0 DDRIO0 Device  */  \
      {{20}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x16, 0x00}, 0x1D, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [UMC7]: Uncore 14 Unicast MC1 DDRIO0 Device  */  \
      {{20}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x17, 0x00}, 0x1D, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SR3A]: PCI Express Port 3A on PC21  */  \
      {{21}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x1E, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SR3B]: PCI Express Port 3B on PC21  */  \
      {{21}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x01, 0x00}, 0x1E, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SR3C]: PCI Express Port 3C on PC21  */  \
      {{21}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x02, 0x00}, 0x1E, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [SR3D]: PCI Express Port 3D on PC21  */  \
      {{21}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x03, 0x00}, 0x1E, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [KTI9]: Uncore 15 KTI9  */  \
      {{21}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0E, 0x00}, 0x1E, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [KT10]: Uncore 15 KT10  */  \
      {{21}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x0F, 0x00}, 0x1E, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [KT11]: Uncore 15 KT11  */  \
      {{21}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x10, 0x00}, 0x1E, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M3K3]: Uncore 15 M3K3  */  \
      {{21}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x12, 0x00}, 0x1E, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M2U3]: Uncore 15 M2U3  */  \
      {{21}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x15, 0x00}, 0x1E, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M2D3]: Uncore 15 M2D3  */  \
      {{21}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x16, 0x00}, 0x1E, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [M23]: Uncore 15 M23  */  \
      {{21}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x17, 0x00}, 0x1E, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCP6]: PCI Express Port 4 on PC22  */  \
      {{22}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x1F, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* [MCP7]: PCI Express Port 5 on PC23  */  \
      {{23}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0x00, 0x00}, 0x20, 0x07,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    {  \
      /* Dummy record */  \
      {{0}, {{0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}, {0xFF, 0x00}}},  {0xFF, 0xFF}, 0x00, 0x00,  \
      EfiLegacyMpTableEntryIoIntTypeInt,  \
      EfiLegacyMpTableEntryIoIntFlagsPolarityActiveLow,  \
      EfiLegacyMpTableEntryIoIntFlagsTriggerLevel  \
    }, \
    /* End of data */

