INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rmleo/Desktop/CPE333/new_pipeline/ALUDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rmleo/Desktop/CPE333/new_pipeline/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sources_1/new/DataMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATAMEM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sources_1/new/EXTEND.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXTEND
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rmleo/Desktop/CPE333/new_pipeline/EX_M_PipeReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_M_PipeReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rmleo/Desktop/CPE333/new_pipeline/ID_EX_PipeReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_PipeReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rmleo/Desktop/CPE333/new_pipeline/IF_ID_PipeReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_PipeReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sources_1/new/InstMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTMEM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rmleo/Desktop/CPE333/new_pipeline/M_W_PipeReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W_PipeReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sources_1/new/OTTER_ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sources_1/new/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sources_1/new/ThreeByOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeByOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sources_1/new/TwoByOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TwoByOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopReset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rmleo/Desktop/CPE333/new_pipeline/otter_mcu_pipeline_template_v2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
WARNING: [VRFC 10-2938] 'PCTargetE' is already implicitly declared on line 107 [C:/Users/rmleo/Desktop/CPE333/new_pipeline/otter_mcu_pipeline_template_v2.sv:197]
WARNING: [VRFC 10-2938] 'RdW' is already implicitly declared on line 154 [C:/Users/rmleo/Desktop/CPE333/new_pipeline/otter_mcu_pipeline_template_v2.sv:244]
WARNING: [VRFC 10-2938] 'ResultW' is already implicitly declared on line 155 [C:/Users/rmleo/Desktop/CPE333/new_pipeline/otter_mcu_pipeline_template_v2.sv:245]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sim_1/new/OTTER_MCU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU_tb
