<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>iRRAM: iRRAM::state_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" async src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">iRRAM
   &#160;<span id="projectnumber">2014_01</span>
   </div>
   <div id="projectbrief">Interactive Real RAM</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structiRRAM_1_1state__t.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structiRRAM_1_1state__t-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">iRRAM::state_t Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="core_8h_source.html">core.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for iRRAM::state_t:</div>
<div class="dyncontent">
<div class="center"><img src="structiRRAM_1_1state__t__coll__graph.png" border="0" usemap="#iRRAM_1_1state__t_coll__map" alt="Collaboration graph"/></div>
<map name="iRRAM_1_1state__t_coll__map" id="iRRAM_1_1state__t_coll__map">
<area shape="rect" id="node2" href="structiRRAM_1_1ITERATION__DATA.html" title="iRRAM::ITERATION_DATA" alt="" coords="692,464,880,491"/>
<area shape="rect" id="node3" href="structiRRAM__mpq__cache__t.html" title="iRRAM_mpq_cache_t" alt="" coords="711,515,861,541"/>
<area shape="rect" id="node4" href="structiRRAM_1_1mv__cache.html" title="iRRAM::mv_cache" alt="" coords="719,565,853,592"/>
<area shape="rect" id="node5" href="classiRRAM_1_1cache.html" title="iRRAM::cache\&lt; bool \&gt;" alt="" coords="286,5,442,32"/>
<area shape="rect" id="node6" href="structiRRAM_1_1internal_1_1cache__type.html" title="iRRAM::internal::cache_type" alt="" coords="5,516,196,543"/>
<area shape="rect" id="node7" href="classiRRAM_1_1cache.html" title="iRRAM::cache\&lt; short \&gt;" alt="" coords="283,56,445,83"/>
<area shape="rect" id="node8" href="classiRRAM_1_1cache.html" title="iRRAM::cache\&lt; unsigned\l short \&gt;" alt="" coords="278,107,450,149"/>
<area shape="rect" id="node9" href="classiRRAM_1_1cache.html" title="iRRAM::cache\&lt; int \&gt;" alt="" coords="291,173,437,200"/>
<area shape="rect" id="node10" href="classiRRAM_1_1cache.html" title="iRRAM::cache\&lt; unsigned\l int \&gt;" alt="" coords="278,225,450,266"/>
<area shape="rect" id="node11" href="classiRRAM_1_1cache.html" title="iRRAM::cache\&lt; long \&gt;" alt="" coords="286,291,442,317"/>
<area shape="rect" id="node12" href="classiRRAM_1_1cache.html" title="iRRAM::cache\&lt; unsigned\l long \&gt;" alt="" coords="278,342,450,383"/>
<area shape="rect" id="node13" href="classiRRAM_1_1cache.html" title="iRRAM::cache\&lt; long\l long \&gt;" alt="" coords="292,407,436,449"/>
<area shape="rect" id="node14" href="classiRRAM_1_1cache.html" title="iRRAM::cache\&lt; unsigned\l long long \&gt;" alt="" coords="278,473,450,514"/>
<area shape="rect" id="node15" href="classiRRAM_1_1cache.html" title="iRRAM::cache\&lt; float \&gt;" alt="" coords="285,539,443,565"/>
<area shape="rect" id="node16" href="classiRRAM_1_1cache.html" title="iRRAM::cache\&lt; double \&gt;" alt="" coords="279,589,449,616"/>
<area shape="rect" id="node17" href="classiRRAM_1_1cache.html" title="iRRAM::cache\&lt; void *\&gt;" alt="" coords="283,640,445,667"/>
<area shape="rect" id="node18" href="classiRRAM_1_1cache.html" title="iRRAM::cache\&lt; DYADIC \&gt;" alt="" coords="272,691,456,717"/>
<area shape="rect" id="node19" href="classiRRAM_1_1cache.html" title="iRRAM::cache\&lt; INTEGER \&gt;" alt="" coords="268,741,460,768"/>
<area shape="rect" id="node20" href="classiRRAM_1_1cache.html" title="iRRAM::cache\&lt; std::\lstring \&gt;" alt="" coords="291,793,437,834"/>
<area shape="rect" id="node21" href="classiRRAM_1_1cache.html" title="iRRAM::cache\&lt; std::\lostream *\&gt;" alt="" coords="291,858,437,899"/>
<area shape="rect" id="node22" href="classiRRAM_1_1cache.html" title="iRRAM::cache\&lt; std::\listream *\&gt;" alt="" coords="291,923,437,965"/>
<area shape="rect" id="node23" href="structiRRAM_1_1internal_1_1cachelist.html" title="iRRAM::internal::cachelist" alt="" coords="493,989,668,1016"/>
<area shape="rect" id="node24" href="classiRRAM_1_1REAL.html" title="iRRAM::REAL" alt="" coords="732,1052,840,1079"/>
<area shape="rect" id="node25" href="structiRRAM_1_1internal_1_1conditional__comparison__overloads.html" title="iRRAM::internal::conditional\l_comparison_overloads\&lt; REAL,\l LAZY_BOOLEAN \&gt;" alt="" coords="259,1040,469,1096"/>
<area shape="rect" id="node26" href="structiRRAM_1_1generic__sizetype.html" title="iRRAM::generic_sizetype\l\&lt; uint32_t, int32_t \&gt;" alt="" coords="279,1121,449,1162"/>
<area shape="rect" id="node28" href="structiRRAM__mpz__cache__t.html" title="iRRAM_mpz_cache_t" alt="" coords="711,1103,861,1129"/>
<area shape="rect" id="node29" href="structiRRAM__ext__mpfr__cache__t.html" title="iRRAM_ext_mpfr_cache_t" alt="" coords="698,1153,874,1180"/>
</map>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a4edd40bcf7285e276d83185e86a1caf6"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structiRRAM_1_1state__t.html#a4edd40bcf7285e276d83185e86a1caf6">state_t</a> ()</td></tr>
<tr class="separator:a4edd40bcf7285e276d83185e86a1caf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad56cc5bfcd59922fbeac763eae12c7ed"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structiRRAM_1_1state__t.html#ad56cc5bfcd59922fbeac763eae12c7ed">~state_t</a> ()</td></tr>
<tr class="separator:ad56cc5bfcd59922fbeac763eae12c7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a145a0915b8facde45b7cafcfee959623"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structiRRAM_1_1state__t.html#a145a0915b8facde45b7cafcfee959623">debug</a> = <a class="el" href="common_8h.html#a50e6c3b0d93dda1927523348e1e4e0eb">iRRAM_DEFAULT_DEBUG</a></td></tr>
<tr class="separator:a145a0915b8facde45b7cafcfee959623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbbb3731c61ebcaa862a0aa7bf8ee73d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structiRRAM_1_1state__t.html#afbbb3731c61ebcaa862a0aa7bf8ee73d">infinite</a> = 0</td></tr>
<tr class="separator:afbbb3731c61ebcaa862a0aa7bf8ee73d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69a76cc999ffe5ce730ff4e1d9d65457"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structiRRAM_1_1state__t.html#a69a76cc999ffe5ce730ff4e1d9d65457">prec_skip</a> = <a class="el" href="common_8h.html#a488c4ed61da51fe650540982eff19652">iRRAM_DEFAULT_PREC_SKIP</a></td></tr>
<tr class="separator:a69a76cc999ffe5ce730ff4e1d9d65457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1c6729ec19b8130e793eb52cf6865a3"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structiRRAM_1_1state__t.html#af1c6729ec19b8130e793eb52cf6865a3">max_prec</a> = 1</td></tr>
<tr class="separator:af1c6729ec19b8130e793eb52cf6865a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f360dbd6ee2f50a3183bd678a365f7c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structiRRAM_1_1state__t.html#a7f360dbd6ee2f50a3183bd678a365f7c">prec_start</a> = <a class="el" href="common_8h.html#a77c90447ce584e9c67b1b167e0e89b99">iRRAM_DEFAULT_PREC_START</a></td></tr>
<tr class="separator:a7f360dbd6ee2f50a3183bd678a365f7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34bc800d2819e55a095b4cf423e31057"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structiRRAM_1_1state__t.html#a34bc800d2819e55a095b4cf423e31057">prec_array</a> [<a class="el" href="common_8h.html#af0b42e0b72a71121ab0992d700d96dbb">iRRAM_prec_steps</a>]</td></tr>
<tr class="separator:a34bc800d2819e55a095b4cf423e31057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd66f9e021bf12e937a8fddeb727b724"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structiRRAM_1_1state__t.html#abd66f9e021bf12e937a8fddeb727b724">highlevel</a> = false</td></tr>
<tr class="separator:abd66f9e021bf12e937a8fddeb727b724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f0f8e1f4dba1b58d198dc0bd89ed1a2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structiRRAM_1_1state__t.html#a0f0f8e1f4dba1b58d198dc0bd89ed1a2">inReiterate</a> = false</td></tr>
<tr class="separator:a0f0f8e1f4dba1b58d198dc0bd89ed1a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af59d6efc12dc8b1e41e69f0608f71396"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structiRRAM_1_1state__t.html#af59d6efc12dc8b1e41e69f0608f71396">DYADIC_precision</a> = -60</td></tr>
<tr class="separator:af59d6efc12dc8b1e41e69f0608f71396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae409aa6fe7c633afa81b0d8fd1120673"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structiRRAM_1_1internal_1_1cachelist.html">internal::cachelist</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structiRRAM_1_1state__t.html#ae409aa6fe7c633afa81b0d8fd1120673">cache_active</a> = nullptr</td></tr>
<tr class="separator:ae409aa6fe7c633afa81b0d8fd1120673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06be6e8bab11b6c2aecdbdbef5344f2d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structiRRAM_1_1state__t.html#a06be6e8bab11b6c2aecdbdbef5344f2d">max_active</a> = 0</td></tr>
<tr class="separator:a06be6e8bab11b6c2aecdbdbef5344f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39bcc6e9f4a2571f6295b4b8f0439d2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structiRRAM_1_1mv__cache.html">mv_cache</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structiRRAM_1_1state__t.html#a39bcc6e9f4a2571f6295b4b8f0439d2a">cache_address</a> = nullptr</td></tr>
<tr class="separator:a39bcc6e9f4a2571f6295b4b8f0439d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0007626688e3563091342df2b353732a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structiRRAM__ext__mpfr__cache__t.html">iRRAM_ext_mpfr_cache_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structiRRAM_1_1state__t.html#a0007626688e3563091342df2b353732a">ext_mpfr_cache</a> = <a class="el" href="MPFR__interface_8h.html#ae6e9d3fb07e775372a8cdbb04bd547aa">iRRAM_EXT_MPFR_CACHE_INIT</a></td></tr>
<tr class="separator:a0007626688e3563091342df2b353732a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1ad22d31e61505ef664b3aa4937e304"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structiRRAM__mpz__cache__t.html">iRRAM_mpz_cache_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structiRRAM_1_1state__t.html#ae1ad22d31e61505ef664b3aa4937e304">mpz_cache</a> = <a class="el" href="GMP__intrat_8h.html#a3c5681000f90c940cce9ac386bfd00c3">iRRAM_MPZ_CACHE_INIT</a></td></tr>
<tr class="separator:ae1ad22d31e61505ef664b3aa4937e304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6124f2145d0424dc734770d9577c0aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structiRRAM__mpq__cache__t.html">iRRAM_mpq_cache_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structiRRAM_1_1state__t.html#ac6124f2145d0424dc734770d9577c0aa">mpq_cache</a> = <a class="el" href="GMP__intrat_8h.html#aa75f5f4089bc9a6810c8322709f1d8e4">iRRAM_MPQ_CACHE_INIT</a></td></tr>
<tr class="separator:ac6124f2145d0424dc734770d9577c0aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a654d3c938e306e28157425cf420b38f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classiRRAM_1_1REAL.html">REAL</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structiRRAM_1_1state__t.html#a654d3c938e306e28157425cf420b38f7">ln2_val</a> = nullptr</td></tr>
<tr class="separator:a654d3c938e306e28157425cf420b38f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa808b112b24481e4ebbf6392c78094d7"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structiRRAM_1_1state__t.html#aa808b112b24481e4ebbf6392c78094d7">ln2_err</a> = 0</td></tr>
<tr class="separator:aa808b112b24481e4ebbf6392c78094d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac08e2d935055cde0d1337f1943239fe7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classiRRAM_1_1REAL.html">REAL</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structiRRAM_1_1state__t.html#ac08e2d935055cde0d1337f1943239fe7">pi_val</a> = nullptr</td></tr>
<tr class="separator:ac08e2d935055cde0d1337f1943239fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a304e828f7fec6eac30edaa732963f1b1"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structiRRAM_1_1state__t.html#a304e828f7fec6eac30edaa732963f1b1">pi_err</a> = 0</td></tr>
<tr class="separator:a304e828f7fec6eac30edaa732963f1b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc4da744c236efcdbb2a5575fab3bdd9"><td class="memItemLeft" align="right" valign="top">long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structiRRAM_1_1state__t.html#abc4da744c236efcdbb2a5575fab3bdd9">requests</a> = 0</td></tr>
<tr class="separator:abc4da744c236efcdbb2a5575fab3bdd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae156bffc193f5945e9774f3127d82110"><td class="memItemLeft" align="right" valign="top">long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structiRRAM_1_1state__t.html#ae156bffc193f5945e9774f3127d82110">outputs</a> = 0</td></tr>
<tr class="separator:ae156bffc193f5945e9774f3127d82110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6536bdc9b51918a963fba70221a663e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structiRRAM_1_1ITERATION__DATA.html">ITERATION_DATA</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structiRRAM_1_1state__t.html#ab6536bdc9b51918a963fba70221a663e">ACTUAL_STACK</a></td></tr>
<tr class="separator:ab6536bdc9b51918a963fba70221a663e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="core_8h_source.html#l00123">123</a> of file <a class="el" href="core_8h_source.html">core.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a4edd40bcf7285e276d83185e86a1caf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4edd40bcf7285e276d83185e86a1caf6">&#9670;&nbsp;</a></span>state_t()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">iRRAM::state_t::state_t </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="REALmain_8cc_source.html#l00067">67</a> of file <a class="el" href="REALmain_8cc_source.html">REALmain.cc</a>.</p>

<p class="reference">References <a class="el" href="MPFR__interface_8h_source.html#l00052">MP_initialize</a>.</p>

</div>
</div>
<a id="ad56cc5bfcd59922fbeac763eae12c7ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad56cc5bfcd59922fbeac763eae12c7ed">&#9670;&nbsp;</a></span>~state_t()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">iRRAM::state_t::~state_t </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="REALmain_8cc_source.html#l00071">71</a> of file <a class="el" href="REALmain_8cc_source.html">REALmain.cc</a>.</p>

<p class="reference">References <a class="el" href="MPFR__interface_8h_source.html#l00053">MP_finalize</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="ab6536bdc9b51918a963fba70221a663e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6536bdc9b51918a963fba70221a663e">&#9670;&nbsp;</a></span>ACTUAL_STACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structiRRAM_1_1ITERATION__DATA.html">ITERATION_DATA</a> iRRAM::state_t::ACTUAL_STACK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{</div><div class="line">         1, </div><div class="line">         0, </div><div class="line">        -1,</div><div class="line">        -1,</div><div class="line">    }</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="core_8h_source.html#l00155">155</a> of file <a class="el" href="core_8h_source.html">core.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="lib_8h_source.html#l00095">iRRAM::internal::run::exec()</a>, <a class="el" href="core_8h_source.html#l00215">iRRAM::get_cached()</a>, <a class="el" href="core_8h_source.html#l00228">iRRAM::modify_cached()</a>, and <a class="el" href="core_8h_source.html#l00221">iRRAM::put_cached()</a>.</p>

</div>
</div>
<a id="ae409aa6fe7c633afa81b0d8fd1120673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae409aa6fe7c633afa81b0d8fd1120673">&#9670;&nbsp;</a></span>cache_active</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structiRRAM_1_1internal_1_1cachelist.html">internal::cachelist</a>* iRRAM::state_t::cache_active = nullptr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core_8h_source.html#l00137">137</a> of file <a class="el" href="core_8h_source.html">core.h</a>.</p>

</div>
</div>
<a id="a39bcc6e9f4a2571f6295b4b8f0439d2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39bcc6e9f4a2571f6295b4b8f0439d2a">&#9670;&nbsp;</a></span>cache_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structiRRAM_1_1mv__cache.html">mv_cache</a>* iRRAM::state_t::cache_address = nullptr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core_8h_source.html#l00139">139</a> of file <a class="el" href="core_8h_source.html">core.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="core_8h_source.html#l00209">iRRAM::get_cache()</a>.</p>

</div>
</div>
<a id="a145a0915b8facde45b7cafcfee959623"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a145a0915b8facde45b7cafcfee959623">&#9670;&nbsp;</a></span>debug</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int iRRAM::state_t::debug = <a class="el" href="common_8h.html#a50e6c3b0d93dda1927523348e1e4e0eb">iRRAM_DEFAULT_DEBUG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core_8h_source.html#l00124">124</a> of file <a class="el" href="core_8h_source.html">core.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="core_8h_source.html#l00243">iRRAM::debug_enabled()</a>.</p>

</div>
</div>
<a id="af59d6efc12dc8b1e41e69f0608f71396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af59d6efc12dc8b1e41e69f0608f71396">&#9670;&nbsp;</a></span>DYADIC_precision</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int iRRAM::state_t::DYADIC_precision = -60</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core_8h_source.html#l00136">136</a> of file <a class="el" href="core_8h_source.html">core.h</a>.</p>

</div>
</div>
<a id="a0007626688e3563091342df2b353732a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0007626688e3563091342df2b353732a">&#9670;&nbsp;</a></span>ext_mpfr_cache</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structiRRAM__ext__mpfr__cache__t.html">iRRAM_ext_mpfr_cache_t</a> iRRAM::state_t::ext_mpfr_cache = <a class="el" href="MPFR__interface_8h.html#ae6e9d3fb07e775372a8cdbb04bd547aa">iRRAM_EXT_MPFR_CACHE_INIT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core_8h_source.html#l00141">141</a> of file <a class="el" href="core_8h_source.html">core.h</a>.</p>

</div>
</div>
<a id="abd66f9e021bf12e937a8fddeb727b724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd66f9e021bf12e937a8fddeb727b724">&#9670;&nbsp;</a></span>highlevel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool iRRAM::state_t::highlevel = false</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core_8h_source.html#l00130">130</a> of file <a class="el" href="core_8h_source.html">core.h</a>.</p>

</div>
</div>
<a id="afbbb3731c61ebcaa862a0aa7bf8ee73d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbbb3731c61ebcaa862a0aa7bf8ee73d">&#9670;&nbsp;</a></span>infinite</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int iRRAM::state_t::infinite = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core_8h_source.html#l00125">125</a> of file <a class="el" href="core_8h_source.html">core.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="lib_8h_source.html#l00095">iRRAM::internal::run::exec()</a>.</p>

</div>
</div>
<a id="a0f0f8e1f4dba1b58d198dc0bd89ed1a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f0f8e1f4dba1b58d198dc0bd89ed1a2">&#9670;&nbsp;</a></span>inReiterate</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool iRRAM::state_t::inReiterate = false</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core_8h_source.html#l00135">135</a> of file <a class="el" href="core_8h_source.html">core.h</a>.</p>

</div>
</div>
<a id="aa808b112b24481e4ebbf6392c78094d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa808b112b24481e4ebbf6392c78094d7">&#9670;&nbsp;</a></span>ln2_err</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int iRRAM::state_t::ln2_err = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core_8h_source.html#l00146">146</a> of file <a class="el" href="core_8h_source.html">core.h</a>.</p>

</div>
</div>
<a id="a654d3c938e306e28157425cf420b38f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a654d3c938e306e28157425cf420b38f7">&#9670;&nbsp;</a></span>ln2_val</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classiRRAM_1_1REAL.html">REAL</a>* iRRAM::state_t::ln2_val = nullptr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core_8h_source.html#l00145">145</a> of file <a class="el" href="core_8h_source.html">core.h</a>.</p>

</div>
</div>
<a id="a06be6e8bab11b6c2aecdbdbef5344f2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06be6e8bab11b6c2aecdbdbef5344f2d">&#9670;&nbsp;</a></span>max_active</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int iRRAM::state_t::max_active = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core_8h_source.html#l00138">138</a> of file <a class="el" href="core_8h_source.html">core.h</a>.</p>

</div>
</div>
<a id="af1c6729ec19b8130e793eb52cf6865a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1c6729ec19b8130e793eb52cf6865a3">&#9670;&nbsp;</a></span>max_prec</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int iRRAM::state_t::max_prec = 1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core_8h_source.html#l00127">127</a> of file <a class="el" href="core_8h_source.html">core.h</a>.</p>

</div>
</div>
<a id="ac6124f2145d0424dc734770d9577c0aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6124f2145d0424dc734770d9577c0aa">&#9670;&nbsp;</a></span>mpq_cache</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structiRRAM__mpq__cache__t.html">iRRAM_mpq_cache_t</a> iRRAM::state_t::mpq_cache = <a class="el" href="GMP__intrat_8h.html#aa75f5f4089bc9a6810c8322709f1d8e4">iRRAM_MPQ_CACHE_INIT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core_8h_source.html#l00143">143</a> of file <a class="el" href="core_8h_source.html">core.h</a>.</p>

</div>
</div>
<a id="ae1ad22d31e61505ef664b3aa4937e304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1ad22d31e61505ef664b3aa4937e304">&#9670;&nbsp;</a></span>mpz_cache</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structiRRAM__mpz__cache__t.html">iRRAM_mpz_cache_t</a> iRRAM::state_t::mpz_cache = <a class="el" href="GMP__intrat_8h.html#a3c5681000f90c940cce9ac386bfd00c3">iRRAM_MPZ_CACHE_INIT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core_8h_source.html#l00142">142</a> of file <a class="el" href="core_8h_source.html">core.h</a>.</p>

</div>
</div>
<a id="ae156bffc193f5945e9774f3127d82110"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae156bffc193f5945e9774f3127d82110">&#9670;&nbsp;</a></span>outputs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">long long iRRAM::state_t::outputs = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core_8h_source.html#l00153">153</a> of file <a class="el" href="core_8h_source.html">core.h</a>.</p>

</div>
</div>
<a id="a304e828f7fec6eac30edaa732963f1b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a304e828f7fec6eac30edaa732963f1b1">&#9670;&nbsp;</a></span>pi_err</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int iRRAM::state_t::pi_err = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core_8h_source.html#l00148">148</a> of file <a class="el" href="core_8h_source.html">core.h</a>.</p>

</div>
</div>
<a id="ac08e2d935055cde0d1337f1943239fe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac08e2d935055cde0d1337f1943239fe7">&#9670;&nbsp;</a></span>pi_val</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classiRRAM_1_1REAL.html">REAL</a>* iRRAM::state_t::pi_val = nullptr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core_8h_source.html#l00147">147</a> of file <a class="el" href="core_8h_source.html">core.h</a>.</p>

</div>
</div>
<a id="a34bc800d2819e55a095b4cf423e31057"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34bc800d2819e55a095b4cf423e31057">&#9670;&nbsp;</a></span>prec_array</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int iRRAM::state_t::prec_array[<a class="el" href="common_8h.html#af0b42e0b72a71121ab0992d700d96dbb">iRRAM_prec_steps</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core_8h_source.html#l00129">129</a> of file <a class="el" href="core_8h_source.html">core.h</a>.</p>

</div>
</div>
<a id="a69a76cc999ffe5ce730ff4e1d9d65457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69a76cc999ffe5ce730ff4e1d9d65457">&#9670;&nbsp;</a></span>prec_skip</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int iRRAM::state_t::prec_skip = <a class="el" href="common_8h.html#a488c4ed61da51fe650540982eff19652">iRRAM_DEFAULT_PREC_SKIP</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core_8h_source.html#l00126">126</a> of file <a class="el" href="core_8h_source.html">core.h</a>.</p>

</div>
</div>
<a id="a7f360dbd6ee2f50a3183bd678a365f7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f360dbd6ee2f50a3183bd678a365f7c">&#9670;&nbsp;</a></span>prec_start</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int iRRAM::state_t::prec_start = <a class="el" href="common_8h.html#a77c90447ce584e9c67b1b167e0e89b99">iRRAM_DEFAULT_PREC_START</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core_8h_source.html#l00128">128</a> of file <a class="el" href="core_8h_source.html">core.h</a>.</p>

</div>
</div>
<a id="abc4da744c236efcdbb2a5575fab3bdd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc4da744c236efcdbb2a5575fab3bdd9">&#9670;&nbsp;</a></span>requests</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">long long iRRAM::state_t::requests = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core_8h_source.html#l00152">152</a> of file <a class="el" href="core_8h_source.html">core.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>include/iRRAM/<a class="el" href="core_8h_source.html">core.h</a></li>
<li>src/<a class="el" href="REALmain_8cc_source.html">REALmain.cc</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespaceiRRAM.html">iRRAM</a></li><li class="navelem"><a class="el" href="structiRRAM_1_1state__t.html">state_t</a></li>
    <li class="footer">Generated on Tue Mar 19 2019 11:15:28 for iRRAM by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.14 </li>
  </ul>
</div>
</body>
</html>
