|vgaTest
red_out <= VGA_SYNC:inst3.red_out
clk => altpll1:inst.inclk0
mouse_data <> MOUSE:inst2.mouse_data
mouse_clk <> MOUSE:inst2.mouse_clk
reset => inst8.IN0
PB1 => game_fsm:inst5.PB1
PB2 => game_fsm:inst5.PB2
SW_pause => game_fsm:inst5.SW_pause
green_out <= VGA_SYNC:inst3.green_out
blue_out <= VGA_SYNC:inst3.blue_out
horiz_sync_out <= VGA_SYNC:inst3.horiz_sync_out
vert_sync_out <= VGA_SYNC:inst3.vert_sync_out


|vgaTest|VGA_SYNC:inst3
clock_25Mhz => vert_sync_out~reg0.CLK
clock_25Mhz => horiz_sync_out~reg0.CLK
clock_25Mhz => blue_out~reg0.CLK
clock_25Mhz => green_out~reg0.CLK
clock_25Mhz => red_out~reg0.CLK
clock_25Mhz => pixel_row[0]~reg0.CLK
clock_25Mhz => pixel_row[1]~reg0.CLK
clock_25Mhz => pixel_row[2]~reg0.CLK
clock_25Mhz => pixel_row[3]~reg0.CLK
clock_25Mhz => pixel_row[4]~reg0.CLK
clock_25Mhz => pixel_row[5]~reg0.CLK
clock_25Mhz => pixel_row[6]~reg0.CLK
clock_25Mhz => pixel_row[7]~reg0.CLK
clock_25Mhz => pixel_row[8]~reg0.CLK
clock_25Mhz => pixel_row[9]~reg0.CLK
clock_25Mhz => video_on_v.CLK
clock_25Mhz => pixel_column[0]~reg0.CLK
clock_25Mhz => pixel_column[1]~reg0.CLK
clock_25Mhz => pixel_column[2]~reg0.CLK
clock_25Mhz => pixel_column[3]~reg0.CLK
clock_25Mhz => pixel_column[4]~reg0.CLK
clock_25Mhz => pixel_column[5]~reg0.CLK
clock_25Mhz => pixel_column[6]~reg0.CLK
clock_25Mhz => pixel_column[7]~reg0.CLK
clock_25Mhz => pixel_column[8]~reg0.CLK
clock_25Mhz => pixel_column[9]~reg0.CLK
clock_25Mhz => video_on_h.CLK
clock_25Mhz => vert_sync.CLK
clock_25Mhz => v_count[0].CLK
clock_25Mhz => v_count[1].CLK
clock_25Mhz => v_count[2].CLK
clock_25Mhz => v_count[3].CLK
clock_25Mhz => v_count[4].CLK
clock_25Mhz => v_count[5].CLK
clock_25Mhz => v_count[6].CLK
clock_25Mhz => v_count[7].CLK
clock_25Mhz => v_count[8].CLK
clock_25Mhz => v_count[9].CLK
clock_25Mhz => horiz_sync.CLK
clock_25Mhz => h_count[0].CLK
clock_25Mhz => h_count[1].CLK
clock_25Mhz => h_count[2].CLK
clock_25Mhz => h_count[3].CLK
clock_25Mhz => h_count[4].CLK
clock_25Mhz => h_count[5].CLK
clock_25Mhz => h_count[6].CLK
clock_25Mhz => h_count[7].CLK
clock_25Mhz => h_count[8].CLK
clock_25Mhz => h_count[9].CLK
red => red_out.IN1
green => green_out.IN1
blue => blue_out.IN1
red_out <= red_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
horiz_sync_out <= horiz_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vert_sync_out <= vert_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[0] <= pixel_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[1] <= pixel_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[2] <= pixel_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[3] <= pixel_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[4] <= pixel_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[5] <= pixel_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[6] <= pixel_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[7] <= pixel_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[8] <= pixel_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[9] <= pixel_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[0] <= pixel_column[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[1] <= pixel_column[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[2] <= pixel_column[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[3] <= pixel_column[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[4] <= pixel_column[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[5] <= pixel_column[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[6] <= pixel_column[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[7] <= pixel_column[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[8] <= pixel_column[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[9] <= pixel_column[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vgaTest|altpll1:inst
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
locked <= altpll:altpll_component.locked


|vgaTest|altpll1:inst|altpll:altpll_component
inclk[0] => altpll1_altpll:auto_generated.inclk[0]
inclk[1] => altpll1_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll1_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll1_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|vgaTest|altpll1:inst|altpll:altpll_component|altpll1_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|vgaTest|display:inst4
pb1 => bouncy_ball:bird.pb1
pb2 => bouncy_ball:bird.pb2
clk => bouncy_ball:bird.clk
clk => menu:menu_screen.clk
clk => gameover:game_over_screen.clk
vert_sync => bouncy_ball:bird.vert_sync
vert_sync => menu:menu_screen.vert_sync
vert_sync => gameover:game_over_screen.vert_sync
reset => bouncy_ball:bird.reset
reset => menu:menu_screen.reset
reset => gameover:game_over_screen.reset
pause => bouncy_ball:bird.pause
pause => menu:menu_screen.pause
pause => gameover:game_over_screen.pause
pixel_row[0] => bouncy_ball:bird.pixel_row[0]
pixel_row[0] => menu:menu_screen.pixel_row[0]
pixel_row[0] => gameover:game_over_screen.pixel_row[0]
pixel_row[1] => bouncy_ball:bird.pixel_row[1]
pixel_row[1] => menu:menu_screen.pixel_row[1]
pixel_row[1] => gameover:game_over_screen.pixel_row[1]
pixel_row[2] => bouncy_ball:bird.pixel_row[2]
pixel_row[2] => menu:menu_screen.pixel_row[2]
pixel_row[2] => gameover:game_over_screen.pixel_row[2]
pixel_row[3] => bouncy_ball:bird.pixel_row[3]
pixel_row[3] => menu:menu_screen.pixel_row[3]
pixel_row[3] => gameover:game_over_screen.pixel_row[3]
pixel_row[4] => bouncy_ball:bird.pixel_row[4]
pixel_row[4] => menu:menu_screen.pixel_row[4]
pixel_row[4] => gameover:game_over_screen.pixel_row[4]
pixel_row[5] => bouncy_ball:bird.pixel_row[5]
pixel_row[5] => menu:menu_screen.pixel_row[5]
pixel_row[5] => gameover:game_over_screen.pixel_row[5]
pixel_row[6] => bouncy_ball:bird.pixel_row[6]
pixel_row[6] => menu:menu_screen.pixel_row[6]
pixel_row[6] => gameover:game_over_screen.pixel_row[6]
pixel_row[7] => bouncy_ball:bird.pixel_row[7]
pixel_row[7] => menu:menu_screen.pixel_row[7]
pixel_row[7] => gameover:game_over_screen.pixel_row[7]
pixel_row[8] => bouncy_ball:bird.pixel_row[8]
pixel_row[8] => menu:menu_screen.pixel_row[8]
pixel_row[8] => gameover:game_over_screen.pixel_row[8]
pixel_row[9] => bouncy_ball:bird.pixel_row[9]
pixel_row[9] => menu:menu_screen.pixel_row[9]
pixel_row[9] => gameover:game_over_screen.pixel_row[9]
pixel_column[0] => bouncy_ball:bird.pixel_column[0]
pixel_column[0] => menu:menu_screen.pixel_column[0]
pixel_column[0] => gameover:game_over_screen.pixel_column[0]
pixel_column[1] => bouncy_ball:bird.pixel_column[1]
pixel_column[1] => menu:menu_screen.pixel_column[1]
pixel_column[1] => gameover:game_over_screen.pixel_column[1]
pixel_column[2] => bouncy_ball:bird.pixel_column[2]
pixel_column[2] => menu:menu_screen.pixel_column[2]
pixel_column[2] => gameover:game_over_screen.pixel_column[2]
pixel_column[3] => bouncy_ball:bird.pixel_column[3]
pixel_column[3] => menu:menu_screen.pixel_column[3]
pixel_column[3] => gameover:game_over_screen.pixel_column[3]
pixel_column[4] => bouncy_ball:bird.pixel_column[4]
pixel_column[4] => menu:menu_screen.pixel_column[4]
pixel_column[4] => gameover:game_over_screen.pixel_column[4]
pixel_column[5] => bouncy_ball:bird.pixel_column[5]
pixel_column[5] => menu:menu_screen.pixel_column[5]
pixel_column[5] => gameover:game_over_screen.pixel_column[5]
pixel_column[6] => bouncy_ball:bird.pixel_column[6]
pixel_column[6] => menu:menu_screen.pixel_column[6]
pixel_column[6] => gameover:game_over_screen.pixel_column[6]
pixel_column[7] => bouncy_ball:bird.pixel_column[7]
pixel_column[7] => menu:menu_screen.pixel_column[7]
pixel_column[7] => gameover:game_over_screen.pixel_column[7]
pixel_column[8] => bouncy_ball:bird.pixel_column[8]
pixel_column[8] => menu:menu_screen.pixel_column[8]
pixel_column[8] => gameover:game_over_screen.pixel_column[8]
pixel_column[9] => bouncy_ball:bird.pixel_column[9]
pixel_column[9] => menu:menu_screen.pixel_column[9]
pixel_column[9] => gameover:game_over_screen.pixel_column[9]
selected_mode[0] => Equal0.IN3
selected_mode[0] => Equal1.IN3
selected_mode[0] => bouncy_ball:bird.selected_mode[0]
selected_mode[1] => Equal0.IN2
selected_mode[1] => Equal1.IN2
selected_mode[1] => bouncy_ball:bird.selected_mode[1]
hit <= hit$latch.DB_MAX_OUTPUT_PORT_TYPE
red <= red.DB_MAX_OUTPUT_PORT_TYPE
green <= green.DB_MAX_OUTPUT_PORT_TYPE
blue <= blue.DB_MAX_OUTPUT_PORT_TYPE


|vgaTest|display:inst4|bouncy_ball:bird
pb1 => Move_Ball.IN1
pb1 => Move_Ball.IN1
pb2 => ~NO_FANOUT~
clk => char_rom:textscore.clock
clk => char_rom:textlives.clock
clk => pipes:pipe.clk
vert_sync => pipes:pipe.vert_sync
vert_sync => hit_temp.CLK
vert_sync => hit~reg0.CLK
vert_sync => ball_y_motion[0].CLK
vert_sync => ball_y_motion[1].CLK
vert_sync => ball_y_motion[2].CLK
vert_sync => ball_y_motion[3].CLK
vert_sync => ball_y_motion[4].CLK
vert_sync => ball_y_motion[5].CLK
vert_sync => ball_y_motion[6].CLK
vert_sync => ball_y_motion[7].CLK
vert_sync => ball_y_motion[8].CLK
vert_sync => ball_y_motion[9].CLK
vert_sync => ball_y_pos[0].CLK
vert_sync => ball_y_pos[1].CLK
vert_sync => ball_y_pos[2].CLK
vert_sync => ball_y_pos[3].CLK
vert_sync => ball_y_pos[4].CLK
vert_sync => ball_y_pos[5].CLK
vert_sync => ball_y_pos[6].CLK
vert_sync => ball_y_pos[7].CLK
vert_sync => ball_y_pos[8].CLK
vert_sync => ball_y_pos[9].CLK
vert_sync => lives[0].CLK
vert_sync => lives[1].CLK
vert_sync => lives[2].CLK
vert_sync => lives[3].CLK
vert_sync => lives[4].CLK
vert_sync => lives[5].CLK
vert_sync => score2[0].CLK
vert_sync => score2[1].CLK
vert_sync => score2[2].CLK
vert_sync => score2[3].CLK
vert_sync => score2[4].CLK
vert_sync => score2[5].CLK
vert_sync => score1[0].CLK
vert_sync => score1[1].CLK
vert_sync => score1[2].CLK
vert_sync => score1[3].CLK
vert_sync => score1[4].CLK
vert_sync => score1[5].CLK
vert_sync => score0[0].CLK
vert_sync => score0[1].CLK
vert_sync => score0[2].CLK
vert_sync => score0[3].CLK
vert_sync => score0[4].CLK
vert_sync => score0[5].CLK
vert_sync => \Move_Ball:counter2[1].CLK
vert_sync => \Move_Ball:counter2[2].CLK
vert_sync => \Move_Ball:counter2[3].CLK
vert_sync => \Move_Ball:score_check.CLK
vert_sync => \Move_Ball:counter[0].CLK
vert_sync => \Move_Ball:counter[1].CLK
vert_sync => \Move_Ball:counter[2].CLK
vert_sync => \Move_Ball:counter[3].CLK
vert_sync => \Move_Ball:flag.CLK
vert_sync => \Move_Ball:life[0].CLK
vert_sync => \Move_Ball:life[1].CLK
vert_sync => \Move_Ball:score[0].CLK
vert_sync => \Move_Ball:score[1].CLK
vert_sync => \Move_Ball:score[2].CLK
vert_sync => \Move_Ball:score[3].CLK
vert_sync => \Move_Ball:score[4].CLK
reset => pipes:pipe.reset
reset => hit_temp.ACLR
reset => hit~reg0.ACLR
reset => ball_y_motion[0].PRESET
reset => ball_y_motion[1].PRESET
reset => ball_y_motion[2].ACLR
reset => ball_y_motion[3].PRESET
reset => ball_y_motion[4].PRESET
reset => ball_y_motion[5].PRESET
reset => ball_y_motion[6].PRESET
reset => ball_y_motion[7].PRESET
reset => ball_y_motion[8].PRESET
reset => ball_y_motion[9].PRESET
reset => ball_y_pos[0].ACLR
reset => ball_y_pos[1].ACLR
reset => ball_y_pos[2].PRESET
reset => ball_y_pos[3].ACLR
reset => ball_y_pos[4].ACLR
reset => ball_y_pos[5].PRESET
reset => ball_y_pos[6].PRESET
reset => ball_y_pos[7].ACLR
reset => ball_y_pos[8].ACLR
reset => ball_y_pos[9].ACLR
reset => lives[0].PRESET
reset => lives[1].PRESET
reset => lives[2].ACLR
reset => lives[3].ACLR
reset => lives[4].PRESET
reset => lives[5].PRESET
reset => score2[0].ACLR
reset => score2[1].ACLR
reset => score2[2].ACLR
reset => score2[3].ACLR
reset => score2[4].PRESET
reset => score2[5].PRESET
reset => score1[0].ACLR
reset => score1[1].ACLR
reset => score1[2].ACLR
reset => score1[3].ACLR
reset => score1[4].PRESET
reset => score1[5].PRESET
reset => score0[0].ACLR
reset => score0[1].ACLR
reset => score0[2].ACLR
reset => score0[3].ACLR
reset => score0[4].PRESET
reset => score0[5].PRESET
reset => \Move_Ball:life[0].PRESET
reset => \Move_Ball:life[1].PRESET
reset => \Move_Ball:score[0].ACLR
reset => \Move_Ball:score[1].ACLR
reset => \Move_Ball:score[2].ACLR
reset => \Move_Ball:score[3].ACLR
reset => \Move_Ball:score[4].ACLR
reset => \Move_Ball:counter2[1].ENA
reset => \Move_Ball:counter2[2].ENA
reset => \Move_Ball:counter2[3].ENA
reset => \Move_Ball:score_check.ENA
reset => \Move_Ball:counter[0].ENA
reset => \Move_Ball:counter[1].ENA
reset => \Move_Ball:counter[2].ENA
reset => \Move_Ball:counter[3].ENA
reset => \Move_Ball:flag.ENA
pause => pipes:pipe.pause
pause => \Move_Ball:counter2[1].OUTPUTSELECT
pause => \Move_Ball:counter2[2].OUTPUTSELECT
pause => \Move_Ball:counter2[3].OUTPUTSELECT
pause => \Move_Ball:score_check.OUTPUTSELECT
pause => \Move_Ball:counter[0].OUTPUTSELECT
pause => \Move_Ball:counter[1].OUTPUTSELECT
pause => \Move_Ball:counter[2].OUTPUTSELECT
pause => \Move_Ball:counter[3].OUTPUTSELECT
pause => \Move_Ball:flag.OUTPUTSELECT
pause => ball_y_motion[3].ENA
pause => ball_y_motion[2].ENA
pause => ball_y_motion[1].ENA
pause => ball_y_motion[0].ENA
pause => hit~reg0.ENA
pause => hit_temp.ENA
pause => ball_y_motion[4].ENA
pause => ball_y_motion[5].ENA
pause => ball_y_motion[6].ENA
pause => ball_y_motion[7].ENA
pause => ball_y_motion[8].ENA
pause => ball_y_motion[9].ENA
pause => ball_y_pos[0].ENA
pause => ball_y_pos[1].ENA
pause => ball_y_pos[2].ENA
pause => ball_y_pos[3].ENA
pause => ball_y_pos[4].ENA
pause => ball_y_pos[5].ENA
pause => ball_y_pos[6].ENA
pause => ball_y_pos[7].ENA
pause => ball_y_pos[8].ENA
pause => ball_y_pos[9].ENA
pause => lives[0].ENA
pause => lives[1].ENA
pause => lives[2].ENA
pause => lives[3].ENA
pause => lives[4].ENA
pause => lives[5].ENA
pause => score2[0].ENA
pause => score2[1].ENA
pause => score2[2].ENA
pause => score2[3].ENA
pause => score2[4].ENA
pause => score2[5].ENA
pause => score1[0].ENA
pause => score1[1].ENA
pause => score1[2].ENA
pause => score1[3].ENA
pause => score1[4].ENA
pause => score1[5].ENA
pause => score0[0].ENA
pause => score0[1].ENA
pause => score0[2].ENA
pause => score0[3].ENA
pause => score0[4].ENA
pause => score0[5].ENA
pause => \Move_Ball:life[0].ENA
pause => \Move_Ball:life[1].ENA
pause => \Move_Ball:score[0].ENA
pause => \Move_Ball:score[1].ENA
pause => \Move_Ball:score[2].ENA
pause => \Move_Ball:score[3].ENA
pause => \Move_Ball:score[4].ENA
pixel_row[0] => Add2.IN20
pixel_row[0] => LessThan3.IN22
pixel_row[0] => LessThan6.IN20
pixel_row[0] => LessThan7.IN20
pixel_row[0] => LessThan9.IN20
pixel_row[0] => LessThan10.IN20
pixel_row[0] => pipes:pipe.pixel_row[0]
pixel_row[1] => Add2.IN19
pixel_row[1] => LessThan3.IN21
pixel_row[1] => LessThan6.IN19
pixel_row[1] => LessThan7.IN19
pixel_row[1] => LessThan9.IN19
pixel_row[1] => LessThan10.IN19
pixel_row[1] => char_rom:textscore.font_row[0]
pixel_row[1] => char_rom:textlives.font_row[0]
pixel_row[1] => pipes:pipe.pixel_row[1]
pixel_row[2] => Add2.IN18
pixel_row[2] => LessThan3.IN20
pixel_row[2] => LessThan6.IN18
pixel_row[2] => LessThan7.IN18
pixel_row[2] => LessThan9.IN18
pixel_row[2] => LessThan10.IN18
pixel_row[2] => char_rom:textscore.font_row[1]
pixel_row[2] => char_rom:textlives.font_row[1]
pixel_row[2] => pipes:pipe.pixel_row[2]
pixel_row[3] => Add2.IN17
pixel_row[3] => LessThan3.IN19
pixel_row[3] => LessThan6.IN17
pixel_row[3] => LessThan7.IN17
pixel_row[3] => LessThan9.IN17
pixel_row[3] => LessThan10.IN17
pixel_row[3] => char_rom:textscore.font_row[2]
pixel_row[3] => char_rom:textlives.font_row[2]
pixel_row[3] => pipes:pipe.pixel_row[3]
pixel_row[4] => Add2.IN16
pixel_row[4] => LessThan3.IN18
pixel_row[4] => LessThan6.IN16
pixel_row[4] => LessThan7.IN16
pixel_row[4] => LessThan9.IN16
pixel_row[4] => LessThan10.IN16
pixel_row[4] => pipes:pipe.pixel_row[4]
pixel_row[5] => Add2.IN15
pixel_row[5] => LessThan3.IN17
pixel_row[5] => LessThan6.IN15
pixel_row[5] => LessThan7.IN15
pixel_row[5] => LessThan9.IN15
pixel_row[5] => LessThan10.IN15
pixel_row[5] => pipes:pipe.pixel_row[5]
pixel_row[6] => Add2.IN14
pixel_row[6] => LessThan3.IN16
pixel_row[6] => LessThan6.IN14
pixel_row[6] => LessThan7.IN14
pixel_row[6] => LessThan9.IN14
pixel_row[6] => LessThan10.IN14
pixel_row[6] => pipes:pipe.pixel_row[6]
pixel_row[7] => Add2.IN13
pixel_row[7] => LessThan3.IN15
pixel_row[7] => LessThan6.IN13
pixel_row[7] => LessThan7.IN13
pixel_row[7] => LessThan9.IN13
pixel_row[7] => LessThan10.IN13
pixel_row[7] => pipes:pipe.pixel_row[7]
pixel_row[8] => Add2.IN12
pixel_row[8] => LessThan3.IN14
pixel_row[8] => LessThan6.IN12
pixel_row[8] => LessThan7.IN12
pixel_row[8] => LessThan9.IN12
pixel_row[8] => LessThan10.IN12
pixel_row[8] => pipes:pipe.pixel_row[8]
pixel_row[9] => Add2.IN11
pixel_row[9] => LessThan3.IN13
pixel_row[9] => LessThan6.IN11
pixel_row[9] => LessThan7.IN11
pixel_row[9] => LessThan9.IN11
pixel_row[9] => LessThan10.IN11
pixel_row[9] => pipes:pipe.pixel_row[9]
pixel_column[0] => Add0.IN22
pixel_column[0] => LessThan1.IN24
pixel_column[0] => LessThan4.IN20
pixel_column[0] => LessThan5.IN20
pixel_column[0] => LessThan8.IN20
pixel_column[0] => LessThan11.IN20
pixel_column[0] => LessThan12.IN20
pixel_column[0] => LessThan13.IN20
pixel_column[0] => LessThan14.IN20
pixel_column[0] => LessThan15.IN20
pixel_column[0] => LessThan16.IN20
pixel_column[0] => LessThan17.IN20
pixel_column[0] => LessThan18.IN20
pixel_column[0] => LessThan19.IN20
pixel_column[0] => LessThan20.IN20
pixel_column[0] => LessThan21.IN20
pixel_column[0] => LessThan22.IN20
pixel_column[0] => LessThan23.IN20
pixel_column[0] => LessThan24.IN20
pixel_column[0] => LessThan25.IN20
pixel_column[0] => LessThan26.IN20
pixel_column[0] => pipes:pipe.pixel_column[0]
pixel_column[1] => Add0.IN21
pixel_column[1] => LessThan1.IN23
pixel_column[1] => LessThan4.IN19
pixel_column[1] => LessThan5.IN19
pixel_column[1] => LessThan8.IN19
pixel_column[1] => LessThan11.IN19
pixel_column[1] => LessThan12.IN19
pixel_column[1] => LessThan13.IN19
pixel_column[1] => LessThan14.IN19
pixel_column[1] => LessThan15.IN19
pixel_column[1] => LessThan16.IN19
pixel_column[1] => LessThan17.IN19
pixel_column[1] => LessThan18.IN19
pixel_column[1] => LessThan19.IN19
pixel_column[1] => LessThan20.IN19
pixel_column[1] => LessThan21.IN19
pixel_column[1] => LessThan22.IN19
pixel_column[1] => LessThan23.IN19
pixel_column[1] => LessThan24.IN19
pixel_column[1] => LessThan25.IN19
pixel_column[1] => LessThan26.IN19
pixel_column[1] => char_rom:textscore.font_col[0]
pixel_column[1] => char_rom:textlives.font_col[0]
pixel_column[1] => pipes:pipe.pixel_column[1]
pixel_column[2] => Add0.IN20
pixel_column[2] => LessThan1.IN22
pixel_column[2] => LessThan4.IN18
pixel_column[2] => LessThan5.IN18
pixel_column[2] => LessThan8.IN18
pixel_column[2] => LessThan11.IN18
pixel_column[2] => LessThan12.IN18
pixel_column[2] => LessThan13.IN18
pixel_column[2] => LessThan14.IN18
pixel_column[2] => LessThan15.IN18
pixel_column[2] => LessThan16.IN18
pixel_column[2] => LessThan17.IN18
pixel_column[2] => LessThan18.IN18
pixel_column[2] => LessThan19.IN18
pixel_column[2] => LessThan20.IN18
pixel_column[2] => LessThan21.IN18
pixel_column[2] => LessThan22.IN18
pixel_column[2] => LessThan23.IN18
pixel_column[2] => LessThan24.IN18
pixel_column[2] => LessThan25.IN18
pixel_column[2] => LessThan26.IN18
pixel_column[2] => char_rom:textscore.font_col[1]
pixel_column[2] => char_rom:textlives.font_col[1]
pixel_column[2] => pipes:pipe.pixel_column[2]
pixel_column[3] => Add0.IN19
pixel_column[3] => LessThan1.IN21
pixel_column[3] => LessThan4.IN17
pixel_column[3] => LessThan5.IN17
pixel_column[3] => LessThan8.IN17
pixel_column[3] => LessThan11.IN17
pixel_column[3] => LessThan12.IN17
pixel_column[3] => LessThan13.IN17
pixel_column[3] => LessThan14.IN17
pixel_column[3] => LessThan15.IN17
pixel_column[3] => LessThan16.IN17
pixel_column[3] => LessThan17.IN17
pixel_column[3] => LessThan18.IN17
pixel_column[3] => LessThan19.IN17
pixel_column[3] => LessThan20.IN17
pixel_column[3] => LessThan21.IN17
pixel_column[3] => LessThan22.IN17
pixel_column[3] => LessThan23.IN17
pixel_column[3] => LessThan24.IN17
pixel_column[3] => LessThan25.IN17
pixel_column[3] => LessThan26.IN17
pixel_column[3] => char_rom:textscore.font_col[2]
pixel_column[3] => char_rom:textlives.font_col[2]
pixel_column[3] => pipes:pipe.pixel_column[3]
pixel_column[4] => Add0.IN18
pixel_column[4] => LessThan1.IN20
pixel_column[4] => LessThan4.IN16
pixel_column[4] => LessThan5.IN16
pixel_column[4] => LessThan8.IN16
pixel_column[4] => LessThan11.IN16
pixel_column[4] => LessThan12.IN16
pixel_column[4] => LessThan13.IN16
pixel_column[4] => LessThan14.IN16
pixel_column[4] => LessThan15.IN16
pixel_column[4] => LessThan16.IN16
pixel_column[4] => LessThan17.IN16
pixel_column[4] => LessThan18.IN16
pixel_column[4] => LessThan19.IN16
pixel_column[4] => LessThan20.IN16
pixel_column[4] => LessThan21.IN16
pixel_column[4] => LessThan22.IN16
pixel_column[4] => LessThan23.IN16
pixel_column[4] => LessThan24.IN16
pixel_column[4] => LessThan25.IN16
pixel_column[4] => LessThan26.IN16
pixel_column[4] => pipes:pipe.pixel_column[4]
pixel_column[5] => Add0.IN17
pixel_column[5] => LessThan1.IN19
pixel_column[5] => LessThan4.IN15
pixel_column[5] => LessThan5.IN15
pixel_column[5] => LessThan8.IN15
pixel_column[5] => LessThan11.IN15
pixel_column[5] => LessThan12.IN15
pixel_column[5] => LessThan13.IN15
pixel_column[5] => LessThan14.IN15
pixel_column[5] => LessThan15.IN15
pixel_column[5] => LessThan16.IN15
pixel_column[5] => LessThan17.IN15
pixel_column[5] => LessThan18.IN15
pixel_column[5] => LessThan19.IN15
pixel_column[5] => LessThan20.IN15
pixel_column[5] => LessThan21.IN15
pixel_column[5] => LessThan22.IN15
pixel_column[5] => LessThan23.IN15
pixel_column[5] => LessThan24.IN15
pixel_column[5] => LessThan25.IN15
pixel_column[5] => LessThan26.IN15
pixel_column[5] => pipes:pipe.pixel_column[5]
pixel_column[6] => Add0.IN16
pixel_column[6] => LessThan1.IN18
pixel_column[6] => LessThan4.IN14
pixel_column[6] => LessThan5.IN14
pixel_column[6] => LessThan8.IN14
pixel_column[6] => LessThan11.IN14
pixel_column[6] => LessThan12.IN14
pixel_column[6] => LessThan13.IN14
pixel_column[6] => LessThan14.IN14
pixel_column[6] => LessThan15.IN14
pixel_column[6] => LessThan16.IN14
pixel_column[6] => LessThan17.IN14
pixel_column[6] => LessThan18.IN14
pixel_column[6] => LessThan19.IN14
pixel_column[6] => LessThan20.IN14
pixel_column[6] => LessThan21.IN14
pixel_column[6] => LessThan22.IN14
pixel_column[6] => LessThan23.IN14
pixel_column[6] => LessThan24.IN14
pixel_column[6] => LessThan25.IN14
pixel_column[6] => LessThan26.IN14
pixel_column[6] => pipes:pipe.pixel_column[6]
pixel_column[7] => Add0.IN15
pixel_column[7] => LessThan1.IN17
pixel_column[7] => LessThan4.IN13
pixel_column[7] => LessThan5.IN13
pixel_column[7] => LessThan8.IN13
pixel_column[7] => LessThan11.IN13
pixel_column[7] => LessThan12.IN13
pixel_column[7] => LessThan13.IN13
pixel_column[7] => LessThan14.IN13
pixel_column[7] => LessThan15.IN13
pixel_column[7] => LessThan16.IN13
pixel_column[7] => LessThan17.IN13
pixel_column[7] => LessThan18.IN13
pixel_column[7] => LessThan19.IN13
pixel_column[7] => LessThan20.IN13
pixel_column[7] => LessThan21.IN13
pixel_column[7] => LessThan22.IN13
pixel_column[7] => LessThan23.IN13
pixel_column[7] => LessThan24.IN13
pixel_column[7] => LessThan25.IN13
pixel_column[7] => LessThan26.IN13
pixel_column[7] => pipes:pipe.pixel_column[7]
pixel_column[8] => Add0.IN14
pixel_column[8] => LessThan1.IN16
pixel_column[8] => LessThan4.IN12
pixel_column[8] => LessThan5.IN12
pixel_column[8] => LessThan8.IN12
pixel_column[8] => LessThan11.IN12
pixel_column[8] => LessThan12.IN12
pixel_column[8] => LessThan13.IN12
pixel_column[8] => LessThan14.IN12
pixel_column[8] => LessThan15.IN12
pixel_column[8] => LessThan16.IN12
pixel_column[8] => LessThan17.IN12
pixel_column[8] => LessThan18.IN12
pixel_column[8] => LessThan19.IN12
pixel_column[8] => LessThan20.IN12
pixel_column[8] => LessThan21.IN12
pixel_column[8] => LessThan22.IN12
pixel_column[8] => LessThan23.IN12
pixel_column[8] => LessThan24.IN12
pixel_column[8] => LessThan25.IN12
pixel_column[8] => LessThan26.IN12
pixel_column[8] => pipes:pipe.pixel_column[8]
pixel_column[9] => Add0.IN13
pixel_column[9] => LessThan1.IN15
pixel_column[9] => LessThan4.IN11
pixel_column[9] => LessThan5.IN11
pixel_column[9] => LessThan8.IN11
pixel_column[9] => LessThan11.IN11
pixel_column[9] => LessThan12.IN11
pixel_column[9] => LessThan13.IN11
pixel_column[9] => LessThan14.IN11
pixel_column[9] => LessThan15.IN11
pixel_column[9] => LessThan16.IN11
pixel_column[9] => LessThan17.IN11
pixel_column[9] => LessThan18.IN11
pixel_column[9] => LessThan19.IN11
pixel_column[9] => LessThan20.IN11
pixel_column[9] => LessThan21.IN11
pixel_column[9] => LessThan22.IN11
pixel_column[9] => LessThan23.IN11
pixel_column[9] => LessThan24.IN11
pixel_column[9] => LessThan25.IN11
pixel_column[9] => LessThan26.IN11
pixel_column[9] => pipes:pipe.pixel_column[9]
selected_mode[0] => Equal0.IN3
selected_mode[0] => Equal1.IN3
selected_mode[0] => pipes:pipe.selected_mode[0]
selected_mode[1] => Equal0.IN2
selected_mode[1] => Equal1.IN2
selected_mode[1] => pipes:pipe.selected_mode[1]
score0_out[0] <= score0[0].DB_MAX_OUTPUT_PORT_TYPE
score0_out[1] <= score0[1].DB_MAX_OUTPUT_PORT_TYPE
score0_out[2] <= score0[2].DB_MAX_OUTPUT_PORT_TYPE
score0_out[3] <= score0[3].DB_MAX_OUTPUT_PORT_TYPE
score0_out[4] <= score0[4].DB_MAX_OUTPUT_PORT_TYPE
score0_out[5] <= score0[5].DB_MAX_OUTPUT_PORT_TYPE
score1_out[0] <= score1[0].DB_MAX_OUTPUT_PORT_TYPE
score1_out[1] <= score1[1].DB_MAX_OUTPUT_PORT_TYPE
score1_out[2] <= score1[2].DB_MAX_OUTPUT_PORT_TYPE
score1_out[3] <= score1[3].DB_MAX_OUTPUT_PORT_TYPE
score1_out[4] <= score1[4].DB_MAX_OUTPUT_PORT_TYPE
score1_out[5] <= score1[5].DB_MAX_OUTPUT_PORT_TYPE
score2_out[0] <= score2[0].DB_MAX_OUTPUT_PORT_TYPE
score2_out[1] <= score2[1].DB_MAX_OUTPUT_PORT_TYPE
score2_out[2] <= score2[2].DB_MAX_OUTPUT_PORT_TYPE
score2_out[3] <= score2[3].DB_MAX_OUTPUT_PORT_TYPE
score2_out[4] <= score2[4].DB_MAX_OUTPUT_PORT_TYPE
score2_out[5] <= score2[5].DB_MAX_OUTPUT_PORT_TYPE
hit <= hit~reg0.DB_MAX_OUTPUT_PORT_TYPE
text_on <= text_on.DB_MAX_OUTPUT_PORT_TYPE
ball_on <= ball_on.DB_MAX_OUTPUT_PORT_TYPE
pipe_out <= pipes:pipe.pipe_out


|vgaTest|display:inst4|bouncy_ball:bird|char_rom:textscore
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|vgaTest|display:inst4|bouncy_ball:bird|char_rom:textscore|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kt91:auto_generated.address_a[0]
address_a[1] => altsyncram_kt91:auto_generated.address_a[1]
address_a[2] => altsyncram_kt91:auto_generated.address_a[2]
address_a[3] => altsyncram_kt91:auto_generated.address_a[3]
address_a[4] => altsyncram_kt91:auto_generated.address_a[4]
address_a[5] => altsyncram_kt91:auto_generated.address_a[5]
address_a[6] => altsyncram_kt91:auto_generated.address_a[6]
address_a[7] => altsyncram_kt91:auto_generated.address_a[7]
address_a[8] => altsyncram_kt91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kt91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kt91:auto_generated.q_a[0]
q_a[1] <= altsyncram_kt91:auto_generated.q_a[1]
q_a[2] <= altsyncram_kt91:auto_generated.q_a[2]
q_a[3] <= altsyncram_kt91:auto_generated.q_a[3]
q_a[4] <= altsyncram_kt91:auto_generated.q_a[4]
q_a[5] <= altsyncram_kt91:auto_generated.q_a[5]
q_a[6] <= altsyncram_kt91:auto_generated.q_a[6]
q_a[7] <= altsyncram_kt91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vgaTest|display:inst4|bouncy_ball:bird|char_rom:textscore|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|vgaTest|display:inst4|bouncy_ball:bird|char_rom:textlives
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|vgaTest|display:inst4|bouncy_ball:bird|char_rom:textlives|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kt91:auto_generated.address_a[0]
address_a[1] => altsyncram_kt91:auto_generated.address_a[1]
address_a[2] => altsyncram_kt91:auto_generated.address_a[2]
address_a[3] => altsyncram_kt91:auto_generated.address_a[3]
address_a[4] => altsyncram_kt91:auto_generated.address_a[4]
address_a[5] => altsyncram_kt91:auto_generated.address_a[5]
address_a[6] => altsyncram_kt91:auto_generated.address_a[6]
address_a[7] => altsyncram_kt91:auto_generated.address_a[7]
address_a[8] => altsyncram_kt91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kt91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kt91:auto_generated.q_a[0]
q_a[1] <= altsyncram_kt91:auto_generated.q_a[1]
q_a[2] <= altsyncram_kt91:auto_generated.q_a[2]
q_a[3] <= altsyncram_kt91:auto_generated.q_a[3]
q_a[4] <= altsyncram_kt91:auto_generated.q_a[4]
q_a[5] <= altsyncram_kt91:auto_generated.q_a[5]
q_a[6] <= altsyncram_kt91:auto_generated.q_a[6]
q_a[7] <= altsyncram_kt91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vgaTest|display:inst4|bouncy_ball:bird|char_rom:textlives|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|vgaTest|display:inst4|bouncy_ball:bird|pipes:pipe
clk => LFSR:rand.clk
vert_sync => pipe_center_2[0].CLK
vert_sync => pipe_center_2[1].CLK
vert_sync => pipe_center_2[2].CLK
vert_sync => pipe_center_2[3].CLK
vert_sync => pipe_center_2[4].CLK
vert_sync => pipe_center_2[5].CLK
vert_sync => pipe_center_2[6].CLK
vert_sync => pipe_center_2[7].CLK
vert_sync => pipe_center_2[8].CLK
vert_sync => pipe_center_1[0].CLK
vert_sync => pipe_center_1[1].CLK
vert_sync => pipe_center_1[2].CLK
vert_sync => pipe_center_1[3].CLK
vert_sync => pipe_center_1[4].CLK
vert_sync => pipe_center_1[5].CLK
vert_sync => pipe_center_1[6].CLK
vert_sync => pipe_center_1[7].CLK
vert_sync => pipe_center_1[8].CLK
vert_sync => pipe_x_motion[0].CLK
vert_sync => pipe_x_motion[1].CLK
vert_sync => pipe_x_motion[2].CLK
vert_sync => pipe_x_motion[3].CLK
vert_sync => pipe_x_motion[4].CLK
vert_sync => pipe_x_motion[5].CLK
vert_sync => pipe_x_motion[6].CLK
vert_sync => pipe_x_motion[7].CLK
vert_sync => pipe_x_motion[8].CLK
vert_sync => pipe_x_motion[9].CLK
vert_sync => pipe_x_motion[10].CLK
vert_sync => pipe_x_pos_2[0].CLK
vert_sync => pipe_x_pos_2[1].CLK
vert_sync => pipe_x_pos_2[2].CLK
vert_sync => pipe_x_pos_2[3].CLK
vert_sync => pipe_x_pos_2[4].CLK
vert_sync => pipe_x_pos_2[5].CLK
vert_sync => pipe_x_pos_2[6].CLK
vert_sync => pipe_x_pos_2[7].CLK
vert_sync => pipe_x_pos_2[8].CLK
vert_sync => pipe_x_pos_2[9].CLK
vert_sync => pipe_x_pos_2[10].CLK
vert_sync => pipe_x_pos_1[0].CLK
vert_sync => pipe_x_pos_1[1].CLK
vert_sync => pipe_x_pos_1[2].CLK
vert_sync => pipe_x_pos_1[3].CLK
vert_sync => pipe_x_pos_1[4].CLK
vert_sync => pipe_x_pos_1[5].CLK
vert_sync => pipe_x_pos_1[6].CLK
vert_sync => pipe_x_pos_1[7].CLK
vert_sync => pipe_x_pos_1[8].CLK
vert_sync => pipe_x_pos_1[9].CLK
vert_sync => pipe_x_pos_1[10].CLK
vert_sync => \Pipe_Motion:level[0].CLK
vert_sync => \Pipe_Motion:level[1].CLK
vert_sync => \Pipe_Motion:level[2].CLK
vert_sync => \Pipe_Motion:count[0].CLK
vert_sync => \Pipe_Motion:count[1].CLK
vert_sync => \Pipe_Motion:count[2].CLK
vert_sync => \Pipe_Motion:count[3].CLK
vert_sync => \Pipe_Motion:count[4].CLK
vert_sync => \Pipe_Motion:count[5].CLK
vert_sync => \Pipe_Motion:count[6].CLK
vert_sync => \Pipe_Motion:count[7].CLK
vert_sync => \Pipe_Motion:count[8].CLK
vert_sync => \Pipe_Motion:count[9].CLK
vert_sync => \Pipe_Motion:count[10].CLK
reset => pipe_center_2[0].PRESET
reset => pipe_center_2[1].PRESET
reset => pipe_center_2[2].PRESET
reset => pipe_center_2[3].PRESET
reset => pipe_center_2[4].PRESET
reset => pipe_center_2[5].PRESET
reset => pipe_center_2[6].PRESET
reset => pipe_center_2[7].PRESET
reset => pipe_center_2[8].ACLR
reset => pipe_center_1[0].ACLR
reset => pipe_center_1[1].ACLR
reset => pipe_center_1[2].ACLR
reset => pipe_center_1[3].PRESET
reset => pipe_center_1[4].ACLR
reset => pipe_center_1[5].ACLR
reset => pipe_center_1[6].PRESET
reset => pipe_center_1[7].PRESET
reset => pipe_center_1[8].ACLR
reset => pipe_x_motion[0].ACLR
reset => pipe_x_motion[1].PRESET
reset => pipe_x_motion[2].ACLR
reset => pipe_x_motion[3].ACLR
reset => pipe_x_motion[4].ACLR
reset => pipe_x_motion[5].ACLR
reset => pipe_x_motion[6].ACLR
reset => pipe_x_motion[7].ACLR
reset => pipe_x_motion[8].ACLR
reset => pipe_x_motion[9].ACLR
reset => pipe_x_motion[10].ACLR
reset => pipe_x_pos_1[10].IN0
reset => \Pipe_Motion:level[0].PRESET
reset => \Pipe_Motion:level[1].ACLR
reset => \Pipe_Motion:level[2].ACLR
reset => \Pipe_Motion:count[0].ACLR
reset => \Pipe_Motion:count[1].ACLR
reset => \Pipe_Motion:count[2].ACLR
reset => \Pipe_Motion:count[3].ACLR
reset => \Pipe_Motion:count[4].ACLR
reset => \Pipe_Motion:count[5].ACLR
reset => \Pipe_Motion:count[6].ACLR
reset => \Pipe_Motion:count[7].ACLR
reset => \Pipe_Motion:count[8].ACLR
reset => \Pipe_Motion:count[9].ACLR
reset => \Pipe_Motion:count[10].ACLR
pause => pipe_center_2[0].OUTPUTSELECT
pause => pipe_center_2[1].OUTPUTSELECT
pause => pipe_center_2[2].OUTPUTSELECT
pause => pipe_center_2[3].OUTPUTSELECT
pause => pipe_center_2[4].OUTPUTSELECT
pause => pipe_center_2[5].OUTPUTSELECT
pause => pipe_center_2[6].OUTPUTSELECT
pause => pipe_center_2[7].OUTPUTSELECT
pause => pipe_center_2[8].OUTPUTSELECT
pause => pipe_center_1[0].OUTPUTSELECT
pause => pipe_center_1[1].OUTPUTSELECT
pause => pipe_center_1[2].OUTPUTSELECT
pause => pipe_center_1[3].OUTPUTSELECT
pause => pipe_center_1[4].OUTPUTSELECT
pause => pipe_center_1[5].OUTPUTSELECT
pause => pipe_center_1[6].OUTPUTSELECT
pause => pipe_center_1[7].OUTPUTSELECT
pause => pipe_center_1[8].OUTPUTSELECT
pause => pipe_x_motion[0].OUTPUTSELECT
pause => pipe_x_motion[1].OUTPUTSELECT
pause => pipe_x_motion[2].OUTPUTSELECT
pause => pipe_x_motion[3].OUTPUTSELECT
pause => pipe_x_motion[4].OUTPUTSELECT
pause => pipe_x_motion[5].OUTPUTSELECT
pause => pipe_x_motion[6].OUTPUTSELECT
pause => pipe_x_motion[7].OUTPUTSELECT
pause => pipe_x_motion[8].OUTPUTSELECT
pause => pipe_x_motion[9].OUTPUTSELECT
pause => pipe_x_motion[10].OUTPUTSELECT
pause => \Pipe_Motion:level[0].OUTPUTSELECT
pause => \Pipe_Motion:level[1].OUTPUTSELECT
pause => \Pipe_Motion:level[2].OUTPUTSELECT
pause => \Pipe_Motion:count[0].OUTPUTSELECT
pause => \Pipe_Motion:count[1].OUTPUTSELECT
pause => \Pipe_Motion:count[2].OUTPUTSELECT
pause => \Pipe_Motion:count[3].OUTPUTSELECT
pause => \Pipe_Motion:count[4].OUTPUTSELECT
pause => \Pipe_Motion:count[5].OUTPUTSELECT
pause => \Pipe_Motion:count[6].OUTPUTSELECT
pause => \Pipe_Motion:count[7].OUTPUTSELECT
pause => \Pipe_Motion:count[8].OUTPUTSELECT
pause => \Pipe_Motion:count[9].OUTPUTSELECT
pause => \Pipe_Motion:count[10].OUTPUTSELECT
pause => pipe_x_pos_1[10].ENA
pause => pipe_x_pos_1[9].ENA
pause => pipe_x_pos_1[8].ENA
pause => pipe_x_pos_1[7].ENA
pause => pipe_x_pos_1[6].ENA
pause => pipe_x_pos_1[5].ENA
pause => pipe_x_pos_1[4].ENA
pause => pipe_x_pos_1[3].ENA
pause => pipe_x_pos_1[2].ENA
pause => pipe_x_pos_1[1].ENA
pause => pipe_x_pos_1[0].ENA
pause => pipe_x_pos_2[10].ENA
pause => pipe_x_pos_2[9].ENA
pause => pipe_x_pos_2[8].ENA
pause => pipe_x_pos_2[7].ENA
pause => pipe_x_pos_2[6].ENA
pause => pipe_x_pos_2[5].ENA
pause => pipe_x_pos_2[4].ENA
pause => pipe_x_pos_2[3].ENA
pause => pipe_x_pos_2[2].ENA
pause => pipe_x_pos_2[1].ENA
pause => pipe_x_pos_2[0].ENA
hit_temp => pipe_x_pos_1[10].IN1
hit_temp => pipe_center_2[0].ENA
hit_temp => \Pipe_Motion:count[10].ENA
hit_temp => \Pipe_Motion:count[9].ENA
hit_temp => \Pipe_Motion:count[8].ENA
hit_temp => \Pipe_Motion:count[7].ENA
hit_temp => \Pipe_Motion:count[6].ENA
hit_temp => \Pipe_Motion:count[5].ENA
hit_temp => \Pipe_Motion:count[4].ENA
hit_temp => \Pipe_Motion:count[3].ENA
hit_temp => \Pipe_Motion:count[2].ENA
hit_temp => \Pipe_Motion:count[1].ENA
hit_temp => \Pipe_Motion:count[0].ENA
hit_temp => \Pipe_Motion:level[2].ENA
hit_temp => \Pipe_Motion:level[1].ENA
hit_temp => \Pipe_Motion:level[0].ENA
hit_temp => pipe_x_motion[10].ENA
hit_temp => pipe_x_motion[9].ENA
hit_temp => pipe_x_motion[8].ENA
hit_temp => pipe_x_motion[7].ENA
hit_temp => pipe_x_motion[6].ENA
hit_temp => pipe_x_motion[5].ENA
hit_temp => pipe_x_motion[4].ENA
hit_temp => pipe_x_motion[3].ENA
hit_temp => pipe_x_motion[2].ENA
hit_temp => pipe_x_motion[1].ENA
hit_temp => pipe_x_motion[0].ENA
hit_temp => pipe_center_1[8].ENA
hit_temp => pipe_center_1[7].ENA
hit_temp => pipe_center_1[6].ENA
hit_temp => pipe_center_1[5].ENA
hit_temp => pipe_center_1[4].ENA
hit_temp => pipe_center_1[3].ENA
hit_temp => pipe_center_1[2].ENA
hit_temp => pipe_center_1[1].ENA
hit_temp => pipe_center_1[0].ENA
hit_temp => pipe_center_2[8].ENA
hit_temp => pipe_center_2[7].ENA
hit_temp => pipe_center_2[6].ENA
hit_temp => pipe_center_2[5].ENA
hit_temp => pipe_center_2[4].ENA
hit_temp => pipe_center_2[3].ENA
hit_temp => pipe_center_2[2].ENA
hit_temp => pipe_center_2[1].ENA
pixel_row[0] => LessThan2.IN22
pixel_row[0] => LessThan3.IN11
pixel_row[0] => LessThan4.IN10
pixel_row[0] => LessThan5.IN20
pixel_row[0] => LessThan8.IN11
pixel_row[0] => LessThan9.IN10
pixel_row[1] => LessThan2.IN21
pixel_row[1] => LessThan3.IN10
pixel_row[1] => LessThan4.IN9
pixel_row[1] => LessThan5.IN19
pixel_row[1] => LessThan8.IN10
pixel_row[1] => LessThan9.IN9
pixel_row[2] => LessThan2.IN20
pixel_row[2] => LessThan3.IN9
pixel_row[2] => LessThan4.IN8
pixel_row[2] => LessThan5.IN18
pixel_row[2] => LessThan8.IN9
pixel_row[2] => LessThan9.IN8
pixel_row[3] => LessThan2.IN19
pixel_row[3] => LessThan3.IN8
pixel_row[3] => LessThan4.IN7
pixel_row[3] => LessThan5.IN17
pixel_row[3] => LessThan8.IN8
pixel_row[3] => LessThan9.IN7
pixel_row[4] => LessThan2.IN18
pixel_row[4] => LessThan3.IN7
pixel_row[4] => LessThan4.IN6
pixel_row[4] => LessThan5.IN16
pixel_row[4] => LessThan8.IN7
pixel_row[4] => LessThan9.IN6
pixel_row[5] => LessThan2.IN17
pixel_row[5] => LessThan3.IN6
pixel_row[5] => LessThan4.IN5
pixel_row[5] => LessThan5.IN15
pixel_row[5] => LessThan8.IN6
pixel_row[5] => LessThan9.IN5
pixel_row[6] => LessThan2.IN16
pixel_row[6] => LessThan3.IN5
pixel_row[6] => LessThan4.IN4
pixel_row[6] => LessThan5.IN14
pixel_row[6] => LessThan8.IN5
pixel_row[6] => LessThan9.IN4
pixel_row[7] => LessThan2.IN15
pixel_row[7] => LessThan3.IN4
pixel_row[7] => LessThan4.IN3
pixel_row[7] => LessThan5.IN13
pixel_row[7] => LessThan8.IN4
pixel_row[7] => LessThan9.IN3
pixel_row[8] => LessThan2.IN14
pixel_row[8] => LessThan3.IN3
pixel_row[8] => LessThan4.IN2
pixel_row[8] => LessThan5.IN12
pixel_row[8] => LessThan8.IN3
pixel_row[8] => LessThan9.IN2
pixel_row[9] => LessThan2.IN12
pixel_row[9] => LessThan2.IN13
pixel_row[9] => LessThan3.IN2
pixel_row[9] => LessThan4.IN1
pixel_row[9] => LessThan5.IN11
pixel_row[9] => LessThan8.IN2
pixel_row[9] => LessThan9.IN1
pixel_column[0] => Add4.IN20
pixel_column[0] => LessThan1.IN24
pixel_column[0] => LessThan7.IN24
pixel_column[1] => Add4.IN19
pixel_column[1] => LessThan1.IN23
pixel_column[1] => LessThan7.IN23
pixel_column[2] => Add4.IN18
pixel_column[2] => LessThan1.IN22
pixel_column[2] => LessThan7.IN22
pixel_column[3] => Add4.IN17
pixel_column[3] => LessThan1.IN21
pixel_column[3] => LessThan7.IN21
pixel_column[4] => Add4.IN16
pixel_column[4] => LessThan1.IN20
pixel_column[4] => LessThan7.IN20
pixel_column[5] => Add4.IN15
pixel_column[5] => LessThan1.IN19
pixel_column[5] => LessThan7.IN19
pixel_column[6] => Add4.IN14
pixel_column[6] => LessThan1.IN18
pixel_column[6] => LessThan7.IN18
pixel_column[7] => Add4.IN13
pixel_column[7] => LessThan1.IN17
pixel_column[7] => LessThan7.IN17
pixel_column[8] => Add4.IN12
pixel_column[8] => LessThan1.IN16
pixel_column[8] => LessThan7.IN16
pixel_column[9] => Add4.IN11
pixel_column[9] => LessThan1.IN15
pixel_column[9] => LessThan7.IN15
selected_mode[0] => Equal0.IN3
selected_mode[0] => Equal1.IN3
selected_mode[1] => Equal0.IN2
selected_mode[1] => Equal1.IN2
x_pos_1[0] <= pipe_x_pos_1[0].DB_MAX_OUTPUT_PORT_TYPE
x_pos_1[1] <= pipe_x_pos_1[1].DB_MAX_OUTPUT_PORT_TYPE
x_pos_1[2] <= pipe_x_pos_1[2].DB_MAX_OUTPUT_PORT_TYPE
x_pos_1[3] <= pipe_x_pos_1[3].DB_MAX_OUTPUT_PORT_TYPE
x_pos_1[4] <= pipe_x_pos_1[4].DB_MAX_OUTPUT_PORT_TYPE
x_pos_1[5] <= pipe_x_pos_1[5].DB_MAX_OUTPUT_PORT_TYPE
x_pos_1[6] <= pipe_x_pos_1[6].DB_MAX_OUTPUT_PORT_TYPE
x_pos_1[7] <= pipe_x_pos_1[7].DB_MAX_OUTPUT_PORT_TYPE
x_pos_1[8] <= pipe_x_pos_1[8].DB_MAX_OUTPUT_PORT_TYPE
x_pos_1[9] <= pipe_x_pos_1[9].DB_MAX_OUTPUT_PORT_TYPE
x_pos_1[10] <= pipe_x_pos_1[10].DB_MAX_OUTPUT_PORT_TYPE
x_pos_2[0] <= pipe_x_pos_2[0].DB_MAX_OUTPUT_PORT_TYPE
x_pos_2[1] <= pipe_x_pos_2[1].DB_MAX_OUTPUT_PORT_TYPE
x_pos_2[2] <= pipe_x_pos_2[2].DB_MAX_OUTPUT_PORT_TYPE
x_pos_2[3] <= pipe_x_pos_2[3].DB_MAX_OUTPUT_PORT_TYPE
x_pos_2[4] <= pipe_x_pos_2[4].DB_MAX_OUTPUT_PORT_TYPE
x_pos_2[5] <= pipe_x_pos_2[5].DB_MAX_OUTPUT_PORT_TYPE
x_pos_2[6] <= pipe_x_pos_2[6].DB_MAX_OUTPUT_PORT_TYPE
x_pos_2[7] <= pipe_x_pos_2[7].DB_MAX_OUTPUT_PORT_TYPE
x_pos_2[8] <= pipe_x_pos_2[8].DB_MAX_OUTPUT_PORT_TYPE
x_pos_2[9] <= pipe_x_pos_2[9].DB_MAX_OUTPUT_PORT_TYPE
x_pos_2[10] <= pipe_x_pos_2[10].DB_MAX_OUTPUT_PORT_TYPE
topheight_1[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topheight_1[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topheight_1[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topheight_1[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topheight_1[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topheight_1[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topheight_1[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topheight_1[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topheight_1[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topheight_1[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topheight_1[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topheight_1[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topheight_1[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topheight_1[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topheight_1[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topheight_1[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topheight_1[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topheight_1[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topheight_1[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topheight_1[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topheight_1[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topheight_1[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topheight_1[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topheight_1[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topheight_1[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topheight_1[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topheight_1[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topheight_1[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topheight_1[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topheight_1[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topheight_1[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
topheight_1[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
bottomheight_1[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bottomheight_1[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bottomheight_1[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bottomheight_1[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bottomheight_1[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bottomheight_1[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bottomheight_1[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bottomheight_1[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bottomheight_1[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bottomheight_1[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bottomheight_1[10] <= <GND>
bottomheight_1[11] <= <GND>
bottomheight_1[12] <= <GND>
bottomheight_1[13] <= <GND>
bottomheight_1[14] <= <GND>
bottomheight_1[15] <= <GND>
bottomheight_1[16] <= <GND>
bottomheight_1[17] <= <GND>
bottomheight_1[18] <= <GND>
bottomheight_1[19] <= <GND>
bottomheight_1[20] <= <GND>
bottomheight_1[21] <= <GND>
bottomheight_1[22] <= <GND>
bottomheight_1[23] <= <GND>
bottomheight_1[24] <= <GND>
bottomheight_1[25] <= <GND>
bottomheight_1[26] <= <GND>
bottomheight_1[27] <= <GND>
bottomheight_1[28] <= <GND>
bottomheight_1[29] <= <GND>
bottomheight_1[30] <= <GND>
bottomheight_1[31] <= <GND>
topheight_2[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topheight_2[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topheight_2[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topheight_2[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topheight_2[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topheight_2[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topheight_2[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topheight_2[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topheight_2[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topheight_2[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topheight_2[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topheight_2[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topheight_2[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topheight_2[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topheight_2[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topheight_2[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topheight_2[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topheight_2[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topheight_2[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topheight_2[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topheight_2[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topheight_2[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topheight_2[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topheight_2[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topheight_2[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topheight_2[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topheight_2[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topheight_2[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topheight_2[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topheight_2[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topheight_2[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
topheight_2[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bottomheight_2[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
bottomheight_2[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
bottomheight_2[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
bottomheight_2[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
bottomheight_2[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
bottomheight_2[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
bottomheight_2[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
bottomheight_2[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
bottomheight_2[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
bottomheight_2[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
bottomheight_2[10] <= <GND>
bottomheight_2[11] <= <GND>
bottomheight_2[12] <= <GND>
bottomheight_2[13] <= <GND>
bottomheight_2[14] <= <GND>
bottomheight_2[15] <= <GND>
bottomheight_2[16] <= <GND>
bottomheight_2[17] <= <GND>
bottomheight_2[18] <= <GND>
bottomheight_2[19] <= <GND>
bottomheight_2[20] <= <GND>
bottomheight_2[21] <= <GND>
bottomheight_2[22] <= <GND>
bottomheight_2[23] <= <GND>
bottomheight_2[24] <= <GND>
bottomheight_2[25] <= <GND>
bottomheight_2[26] <= <GND>
bottomheight_2[27] <= <GND>
bottomheight_2[28] <= <GND>
bottomheight_2[29] <= <GND>
bottomheight_2[30] <= <GND>
bottomheight_2[31] <= <GND>
pipe_out <= pipe_out.DB_MAX_OUTPUT_PORT_TYPE


|vgaTest|display:inst4|bouncy_ball:bird|pipes:pipe|LFSR:rand
clk => rand[0].CLK
clk => rand[1].CLK
clk => rand[2].CLK
clk => rand[3].CLK
clk => rand[4].CLK
clk => rand[5].CLK
clk => rand[6].CLK
clk => rand[7].CLK
reset => rand.OUTPUTSELECT
reset => rand.OUTPUTSELECT
reset => rand.OUTPUTSELECT
reset => rand.OUTPUTSELECT
reset => rand.OUTPUTSELECT
reset => rand.OUTPUTSELECT
reset => rand.OUTPUTSELECT
reset => rand.OUTPUTSELECT
output[0] <= rand[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= rand[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|vgaTest|display:inst4|menu:menu_screen
clk => char_rom:text.clock
clk => char_rom:info.clock
vert_sync => ~NO_FANOUT~
reset => ~NO_FANOUT~
pause => ~NO_FANOUT~
pixel_row[0] => LessThan2.IN20
pixel_row[0] => LessThan3.IN20
pixel_row[0] => LessThan6.IN20
pixel_row[0] => LessThan7.IN20
pixel_row[1] => LessThan2.IN19
pixel_row[1] => LessThan3.IN19
pixel_row[1] => LessThan6.IN19
pixel_row[1] => LessThan7.IN19
pixel_row[1] => char_rom:text.font_row[0]
pixel_row[1] => char_rom:info.font_row[0]
pixel_row[2] => LessThan2.IN18
pixel_row[2] => LessThan3.IN18
pixel_row[2] => LessThan6.IN18
pixel_row[2] => LessThan7.IN18
pixel_row[2] => char_rom:text.font_row[1]
pixel_row[2] => char_rom:info.font_row[1]
pixel_row[3] => LessThan2.IN17
pixel_row[3] => LessThan3.IN17
pixel_row[3] => LessThan6.IN17
pixel_row[3] => LessThan7.IN17
pixel_row[3] => char_rom:text.font_row[2]
pixel_row[3] => char_rom:info.font_row[2]
pixel_row[4] => LessThan2.IN16
pixel_row[4] => LessThan3.IN16
pixel_row[4] => LessThan6.IN16
pixel_row[4] => LessThan7.IN16
pixel_row[5] => LessThan2.IN15
pixel_row[5] => LessThan3.IN15
pixel_row[5] => LessThan6.IN15
pixel_row[5] => LessThan7.IN15
pixel_row[6] => LessThan2.IN14
pixel_row[6] => LessThan3.IN14
pixel_row[6] => LessThan6.IN14
pixel_row[6] => LessThan7.IN14
pixel_row[7] => LessThan2.IN13
pixel_row[7] => LessThan3.IN13
pixel_row[7] => LessThan6.IN13
pixel_row[7] => LessThan7.IN13
pixel_row[8] => LessThan2.IN12
pixel_row[8] => LessThan3.IN12
pixel_row[8] => LessThan6.IN12
pixel_row[8] => LessThan7.IN12
pixel_row[9] => LessThan2.IN11
pixel_row[9] => LessThan3.IN11
pixel_row[9] => LessThan6.IN11
pixel_row[9] => LessThan7.IN11
pixel_column[0] => LessThan0.IN20
pixel_column[0] => LessThan1.IN20
pixel_column[0] => LessThan4.IN20
pixel_column[0] => LessThan5.IN20
pixel_column[0] => LessThan8.IN20
pixel_column[0] => LessThan9.IN20
pixel_column[0] => LessThan10.IN20
pixel_column[0] => LessThan11.IN20
pixel_column[0] => LessThan12.IN20
pixel_column[0] => LessThan13.IN20
pixel_column[0] => LessThan14.IN20
pixel_column[0] => LessThan15.IN20
pixel_column[0] => LessThan16.IN20
pixel_column[0] => LessThan17.IN20
pixel_column[0] => LessThan18.IN20
pixel_column[0] => LessThan19.IN20
pixel_column[0] => LessThan20.IN20
pixel_column[0] => LessThan21.IN20
pixel_column[0] => LessThan22.IN20
pixel_column[0] => LessThan23.IN20
pixel_column[0] => LessThan24.IN20
pixel_column[0] => LessThan25.IN20
pixel_column[0] => LessThan26.IN20
pixel_column[0] => LessThan27.IN20
pixel_column[0] => LessThan28.IN20
pixel_column[0] => LessThan29.IN20
pixel_column[0] => LessThan30.IN20
pixel_column[1] => LessThan0.IN19
pixel_column[1] => LessThan1.IN19
pixel_column[1] => LessThan4.IN19
pixel_column[1] => LessThan5.IN19
pixel_column[1] => LessThan8.IN19
pixel_column[1] => LessThan9.IN19
pixel_column[1] => LessThan10.IN19
pixel_column[1] => LessThan11.IN19
pixel_column[1] => LessThan12.IN19
pixel_column[1] => LessThan13.IN19
pixel_column[1] => LessThan14.IN19
pixel_column[1] => LessThan15.IN19
pixel_column[1] => LessThan16.IN19
pixel_column[1] => LessThan17.IN19
pixel_column[1] => LessThan18.IN19
pixel_column[1] => LessThan19.IN19
pixel_column[1] => LessThan20.IN19
pixel_column[1] => LessThan21.IN19
pixel_column[1] => LessThan22.IN19
pixel_column[1] => LessThan23.IN19
pixel_column[1] => LessThan24.IN19
pixel_column[1] => LessThan25.IN19
pixel_column[1] => LessThan26.IN19
pixel_column[1] => LessThan27.IN19
pixel_column[1] => LessThan28.IN19
pixel_column[1] => LessThan29.IN19
pixel_column[1] => LessThan30.IN19
pixel_column[1] => char_rom:text.font_col[0]
pixel_column[1] => char_rom:info.font_col[0]
pixel_column[2] => LessThan0.IN18
pixel_column[2] => LessThan1.IN18
pixel_column[2] => LessThan4.IN18
pixel_column[2] => LessThan5.IN18
pixel_column[2] => LessThan8.IN18
pixel_column[2] => LessThan9.IN18
pixel_column[2] => LessThan10.IN18
pixel_column[2] => LessThan11.IN18
pixel_column[2] => LessThan12.IN18
pixel_column[2] => LessThan13.IN18
pixel_column[2] => LessThan14.IN18
pixel_column[2] => LessThan15.IN18
pixel_column[2] => LessThan16.IN18
pixel_column[2] => LessThan17.IN18
pixel_column[2] => LessThan18.IN18
pixel_column[2] => LessThan19.IN18
pixel_column[2] => LessThan20.IN18
pixel_column[2] => LessThan21.IN18
pixel_column[2] => LessThan22.IN18
pixel_column[2] => LessThan23.IN18
pixel_column[2] => LessThan24.IN18
pixel_column[2] => LessThan25.IN18
pixel_column[2] => LessThan26.IN18
pixel_column[2] => LessThan27.IN18
pixel_column[2] => LessThan28.IN18
pixel_column[2] => LessThan29.IN18
pixel_column[2] => LessThan30.IN18
pixel_column[2] => char_rom:text.font_col[1]
pixel_column[2] => char_rom:info.font_col[1]
pixel_column[3] => LessThan0.IN17
pixel_column[3] => LessThan1.IN17
pixel_column[3] => LessThan4.IN17
pixel_column[3] => LessThan5.IN17
pixel_column[3] => LessThan8.IN17
pixel_column[3] => LessThan9.IN17
pixel_column[3] => LessThan10.IN17
pixel_column[3] => LessThan11.IN17
pixel_column[3] => LessThan12.IN17
pixel_column[3] => LessThan13.IN17
pixel_column[3] => LessThan14.IN17
pixel_column[3] => LessThan15.IN17
pixel_column[3] => LessThan16.IN17
pixel_column[3] => LessThan17.IN17
pixel_column[3] => LessThan18.IN17
pixel_column[3] => LessThan19.IN17
pixel_column[3] => LessThan20.IN17
pixel_column[3] => LessThan21.IN17
pixel_column[3] => LessThan22.IN17
pixel_column[3] => LessThan23.IN17
pixel_column[3] => LessThan24.IN17
pixel_column[3] => LessThan25.IN17
pixel_column[3] => LessThan26.IN17
pixel_column[3] => LessThan27.IN17
pixel_column[3] => LessThan28.IN17
pixel_column[3] => LessThan29.IN17
pixel_column[3] => LessThan30.IN17
pixel_column[3] => char_rom:text.font_col[2]
pixel_column[3] => char_rom:info.font_col[2]
pixel_column[4] => LessThan0.IN16
pixel_column[4] => LessThan1.IN16
pixel_column[4] => LessThan4.IN16
pixel_column[4] => LessThan5.IN16
pixel_column[4] => LessThan8.IN16
pixel_column[4] => LessThan9.IN16
pixel_column[4] => LessThan10.IN16
pixel_column[4] => LessThan11.IN16
pixel_column[4] => LessThan12.IN16
pixel_column[4] => LessThan13.IN16
pixel_column[4] => LessThan14.IN16
pixel_column[4] => LessThan15.IN16
pixel_column[4] => LessThan16.IN16
pixel_column[4] => LessThan17.IN16
pixel_column[4] => LessThan18.IN16
pixel_column[4] => LessThan19.IN16
pixel_column[4] => LessThan20.IN16
pixel_column[4] => LessThan21.IN16
pixel_column[4] => LessThan22.IN16
pixel_column[4] => LessThan23.IN16
pixel_column[4] => LessThan24.IN16
pixel_column[4] => LessThan25.IN16
pixel_column[4] => LessThan26.IN16
pixel_column[4] => LessThan27.IN16
pixel_column[4] => LessThan28.IN16
pixel_column[4] => LessThan29.IN16
pixel_column[4] => LessThan30.IN16
pixel_column[5] => LessThan0.IN15
pixel_column[5] => LessThan1.IN15
pixel_column[5] => LessThan4.IN15
pixel_column[5] => LessThan5.IN15
pixel_column[5] => LessThan8.IN15
pixel_column[5] => LessThan9.IN15
pixel_column[5] => LessThan10.IN15
pixel_column[5] => LessThan11.IN15
pixel_column[5] => LessThan12.IN15
pixel_column[5] => LessThan13.IN15
pixel_column[5] => LessThan14.IN15
pixel_column[5] => LessThan15.IN15
pixel_column[5] => LessThan16.IN15
pixel_column[5] => LessThan17.IN15
pixel_column[5] => LessThan18.IN15
pixel_column[5] => LessThan19.IN15
pixel_column[5] => LessThan20.IN15
pixel_column[5] => LessThan21.IN15
pixel_column[5] => LessThan22.IN15
pixel_column[5] => LessThan23.IN15
pixel_column[5] => LessThan24.IN15
pixel_column[5] => LessThan25.IN15
pixel_column[5] => LessThan26.IN15
pixel_column[5] => LessThan27.IN15
pixel_column[5] => LessThan28.IN15
pixel_column[5] => LessThan29.IN15
pixel_column[5] => LessThan30.IN15
pixel_column[6] => LessThan0.IN14
pixel_column[6] => LessThan1.IN14
pixel_column[6] => LessThan4.IN14
pixel_column[6] => LessThan5.IN14
pixel_column[6] => LessThan8.IN14
pixel_column[6] => LessThan9.IN14
pixel_column[6] => LessThan10.IN14
pixel_column[6] => LessThan11.IN14
pixel_column[6] => LessThan12.IN14
pixel_column[6] => LessThan13.IN14
pixel_column[6] => LessThan14.IN14
pixel_column[6] => LessThan15.IN14
pixel_column[6] => LessThan16.IN14
pixel_column[6] => LessThan17.IN14
pixel_column[6] => LessThan18.IN14
pixel_column[6] => LessThan19.IN14
pixel_column[6] => LessThan20.IN14
pixel_column[6] => LessThan21.IN14
pixel_column[6] => LessThan22.IN14
pixel_column[6] => LessThan23.IN14
pixel_column[6] => LessThan24.IN14
pixel_column[6] => LessThan25.IN14
pixel_column[6] => LessThan26.IN14
pixel_column[6] => LessThan27.IN14
pixel_column[6] => LessThan28.IN14
pixel_column[6] => LessThan29.IN14
pixel_column[6] => LessThan30.IN14
pixel_column[7] => LessThan0.IN13
pixel_column[7] => LessThan1.IN13
pixel_column[7] => LessThan4.IN13
pixel_column[7] => LessThan5.IN13
pixel_column[7] => LessThan8.IN13
pixel_column[7] => LessThan9.IN13
pixel_column[7] => LessThan10.IN13
pixel_column[7] => LessThan11.IN13
pixel_column[7] => LessThan12.IN13
pixel_column[7] => LessThan13.IN13
pixel_column[7] => LessThan14.IN13
pixel_column[7] => LessThan15.IN13
pixel_column[7] => LessThan16.IN13
pixel_column[7] => LessThan17.IN13
pixel_column[7] => LessThan18.IN13
pixel_column[7] => LessThan19.IN13
pixel_column[7] => LessThan20.IN13
pixel_column[7] => LessThan21.IN13
pixel_column[7] => LessThan22.IN13
pixel_column[7] => LessThan23.IN13
pixel_column[7] => LessThan24.IN13
pixel_column[7] => LessThan25.IN13
pixel_column[7] => LessThan26.IN13
pixel_column[7] => LessThan27.IN13
pixel_column[7] => LessThan28.IN13
pixel_column[7] => LessThan29.IN13
pixel_column[7] => LessThan30.IN13
pixel_column[8] => LessThan0.IN12
pixel_column[8] => LessThan1.IN12
pixel_column[8] => LessThan4.IN12
pixel_column[8] => LessThan5.IN12
pixel_column[8] => LessThan8.IN12
pixel_column[8] => LessThan9.IN12
pixel_column[8] => LessThan10.IN12
pixel_column[8] => LessThan11.IN12
pixel_column[8] => LessThan12.IN12
pixel_column[8] => LessThan13.IN12
pixel_column[8] => LessThan14.IN12
pixel_column[8] => LessThan15.IN12
pixel_column[8] => LessThan16.IN12
pixel_column[8] => LessThan17.IN12
pixel_column[8] => LessThan18.IN12
pixel_column[8] => LessThan19.IN12
pixel_column[8] => LessThan20.IN12
pixel_column[8] => LessThan21.IN12
pixel_column[8] => LessThan22.IN12
pixel_column[8] => LessThan23.IN12
pixel_column[8] => LessThan24.IN12
pixel_column[8] => LessThan25.IN12
pixel_column[8] => LessThan26.IN12
pixel_column[8] => LessThan27.IN12
pixel_column[8] => LessThan28.IN12
pixel_column[8] => LessThan29.IN12
pixel_column[8] => LessThan30.IN12
pixel_column[9] => LessThan0.IN11
pixel_column[9] => LessThan1.IN11
pixel_column[9] => LessThan4.IN11
pixel_column[9] => LessThan5.IN11
pixel_column[9] => LessThan8.IN11
pixel_column[9] => LessThan9.IN11
pixel_column[9] => LessThan10.IN11
pixel_column[9] => LessThan11.IN11
pixel_column[9] => LessThan12.IN11
pixel_column[9] => LessThan13.IN11
pixel_column[9] => LessThan14.IN11
pixel_column[9] => LessThan15.IN11
pixel_column[9] => LessThan16.IN11
pixel_column[9] => LessThan17.IN11
pixel_column[9] => LessThan18.IN11
pixel_column[9] => LessThan19.IN11
pixel_column[9] => LessThan20.IN11
pixel_column[9] => LessThan21.IN11
pixel_column[9] => LessThan22.IN11
pixel_column[9] => LessThan23.IN11
pixel_column[9] => LessThan24.IN11
pixel_column[9] => LessThan25.IN11
pixel_column[9] => LessThan26.IN11
pixel_column[9] => LessThan27.IN11
pixel_column[9] => LessThan28.IN11
pixel_column[9] => LessThan29.IN11
pixel_column[9] => LessThan30.IN11
menu_text_on <= menu_text_on.DB_MAX_OUTPUT_PORT_TYPE
menu_out <= <VCC>


|vgaTest|display:inst4|menu:menu_screen|char_rom:text
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|vgaTest|display:inst4|menu:menu_screen|char_rom:text|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kt91:auto_generated.address_a[0]
address_a[1] => altsyncram_kt91:auto_generated.address_a[1]
address_a[2] => altsyncram_kt91:auto_generated.address_a[2]
address_a[3] => altsyncram_kt91:auto_generated.address_a[3]
address_a[4] => altsyncram_kt91:auto_generated.address_a[4]
address_a[5] => altsyncram_kt91:auto_generated.address_a[5]
address_a[6] => altsyncram_kt91:auto_generated.address_a[6]
address_a[7] => altsyncram_kt91:auto_generated.address_a[7]
address_a[8] => altsyncram_kt91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kt91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kt91:auto_generated.q_a[0]
q_a[1] <= altsyncram_kt91:auto_generated.q_a[1]
q_a[2] <= altsyncram_kt91:auto_generated.q_a[2]
q_a[3] <= altsyncram_kt91:auto_generated.q_a[3]
q_a[4] <= altsyncram_kt91:auto_generated.q_a[4]
q_a[5] <= altsyncram_kt91:auto_generated.q_a[5]
q_a[6] <= altsyncram_kt91:auto_generated.q_a[6]
q_a[7] <= altsyncram_kt91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vgaTest|display:inst4|menu:menu_screen|char_rom:text|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|vgaTest|display:inst4|menu:menu_screen|char_rom:info
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|vgaTest|display:inst4|menu:menu_screen|char_rom:info|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kt91:auto_generated.address_a[0]
address_a[1] => altsyncram_kt91:auto_generated.address_a[1]
address_a[2] => altsyncram_kt91:auto_generated.address_a[2]
address_a[3] => altsyncram_kt91:auto_generated.address_a[3]
address_a[4] => altsyncram_kt91:auto_generated.address_a[4]
address_a[5] => altsyncram_kt91:auto_generated.address_a[5]
address_a[6] => altsyncram_kt91:auto_generated.address_a[6]
address_a[7] => altsyncram_kt91:auto_generated.address_a[7]
address_a[8] => altsyncram_kt91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kt91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kt91:auto_generated.q_a[0]
q_a[1] <= altsyncram_kt91:auto_generated.q_a[1]
q_a[2] <= altsyncram_kt91:auto_generated.q_a[2]
q_a[3] <= altsyncram_kt91:auto_generated.q_a[3]
q_a[4] <= altsyncram_kt91:auto_generated.q_a[4]
q_a[5] <= altsyncram_kt91:auto_generated.q_a[5]
q_a[6] <= altsyncram_kt91:auto_generated.q_a[6]
q_a[7] <= altsyncram_kt91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vgaTest|display:inst4|menu:menu_screen|char_rom:info|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|vgaTest|display:inst4|gameover:game_over_screen
clk => char_rom:text.clock
clk => char_rom:scoretext.clock
vert_sync => ~NO_FANOUT~
reset => ~NO_FANOUT~
pause => ~NO_FANOUT~
pixel_row[0] => LessThan2.IN20
pixel_row[0] => LessThan3.IN20
pixel_row[0] => LessThan4.IN20
pixel_row[0] => LessThan5.IN20
pixel_row[1] => LessThan2.IN19
pixel_row[1] => LessThan3.IN19
pixel_row[1] => LessThan4.IN19
pixel_row[1] => LessThan5.IN19
pixel_row[1] => char_rom:text.font_row[0]
pixel_row[1] => char_rom:scoretext.font_row[0]
pixel_row[2] => LessThan2.IN18
pixel_row[2] => LessThan3.IN18
pixel_row[2] => LessThan4.IN18
pixel_row[2] => LessThan5.IN18
pixel_row[2] => char_rom:text.font_row[1]
pixel_row[2] => char_rom:scoretext.font_row[1]
pixel_row[3] => LessThan2.IN17
pixel_row[3] => LessThan3.IN17
pixel_row[3] => LessThan4.IN17
pixel_row[3] => LessThan5.IN17
pixel_row[3] => char_rom:text.font_row[2]
pixel_row[3] => char_rom:scoretext.font_row[2]
pixel_row[4] => LessThan2.IN16
pixel_row[4] => LessThan3.IN16
pixel_row[4] => LessThan4.IN16
pixel_row[4] => LessThan5.IN16
pixel_row[5] => LessThan2.IN15
pixel_row[5] => LessThan3.IN15
pixel_row[5] => LessThan4.IN15
pixel_row[5] => LessThan5.IN15
pixel_row[6] => LessThan2.IN14
pixel_row[6] => LessThan3.IN14
pixel_row[6] => LessThan4.IN14
pixel_row[6] => LessThan5.IN14
pixel_row[7] => LessThan2.IN13
pixel_row[7] => LessThan3.IN13
pixel_row[7] => LessThan4.IN13
pixel_row[7] => LessThan5.IN13
pixel_row[8] => LessThan2.IN12
pixel_row[8] => LessThan3.IN12
pixel_row[8] => LessThan4.IN12
pixel_row[8] => LessThan5.IN12
pixel_row[9] => LessThan2.IN11
pixel_row[9] => LessThan3.IN11
pixel_row[9] => LessThan4.IN11
pixel_row[9] => LessThan5.IN11
pixel_column[0] => LessThan0.IN20
pixel_column[0] => LessThan1.IN20
pixel_column[0] => LessThan6.IN20
pixel_column[0] => LessThan7.IN20
pixel_column[0] => LessThan8.IN20
pixel_column[0] => LessThan9.IN20
pixel_column[0] => LessThan10.IN20
pixel_column[0] => LessThan11.IN20
pixel_column[0] => LessThan12.IN20
pixel_column[0] => LessThan13.IN20
pixel_column[0] => LessThan14.IN20
pixel_column[0] => LessThan15.IN20
pixel_column[0] => LessThan16.IN20
pixel_column[0] => LessThan17.IN20
pixel_column[0] => LessThan18.IN20
pixel_column[0] => LessThan19.IN20
pixel_column[0] => LessThan20.IN20
pixel_column[0] => LessThan21.IN20
pixel_column[0] => LessThan22.IN20
pixel_column[0] => LessThan23.IN20
pixel_column[0] => LessThan24.IN20
pixel_column[1] => LessThan0.IN19
pixel_column[1] => LessThan1.IN19
pixel_column[1] => LessThan6.IN19
pixel_column[1] => LessThan7.IN19
pixel_column[1] => LessThan8.IN19
pixel_column[1] => LessThan9.IN19
pixel_column[1] => LessThan10.IN19
pixel_column[1] => LessThan11.IN19
pixel_column[1] => LessThan12.IN19
pixel_column[1] => LessThan13.IN19
pixel_column[1] => LessThan14.IN19
pixel_column[1] => LessThan15.IN19
pixel_column[1] => LessThan16.IN19
pixel_column[1] => LessThan17.IN19
pixel_column[1] => LessThan18.IN19
pixel_column[1] => LessThan19.IN19
pixel_column[1] => LessThan20.IN19
pixel_column[1] => LessThan21.IN19
pixel_column[1] => LessThan22.IN19
pixel_column[1] => LessThan23.IN19
pixel_column[1] => LessThan24.IN19
pixel_column[1] => char_rom:text.font_col[0]
pixel_column[1] => char_rom:scoretext.font_col[0]
pixel_column[2] => LessThan0.IN18
pixel_column[2] => LessThan1.IN18
pixel_column[2] => LessThan6.IN18
pixel_column[2] => LessThan7.IN18
pixel_column[2] => LessThan8.IN18
pixel_column[2] => LessThan9.IN18
pixel_column[2] => LessThan10.IN18
pixel_column[2] => LessThan11.IN18
pixel_column[2] => LessThan12.IN18
pixel_column[2] => LessThan13.IN18
pixel_column[2] => LessThan14.IN18
pixel_column[2] => LessThan15.IN18
pixel_column[2] => LessThan16.IN18
pixel_column[2] => LessThan17.IN18
pixel_column[2] => LessThan18.IN18
pixel_column[2] => LessThan19.IN18
pixel_column[2] => LessThan20.IN18
pixel_column[2] => LessThan21.IN18
pixel_column[2] => LessThan22.IN18
pixel_column[2] => LessThan23.IN18
pixel_column[2] => LessThan24.IN18
pixel_column[2] => char_rom:text.font_col[1]
pixel_column[2] => char_rom:scoretext.font_col[1]
pixel_column[3] => LessThan0.IN17
pixel_column[3] => LessThan1.IN17
pixel_column[3] => LessThan6.IN17
pixel_column[3] => LessThan7.IN17
pixel_column[3] => LessThan8.IN17
pixel_column[3] => LessThan9.IN17
pixel_column[3] => LessThan10.IN17
pixel_column[3] => LessThan11.IN17
pixel_column[3] => LessThan12.IN17
pixel_column[3] => LessThan13.IN17
pixel_column[3] => LessThan14.IN17
pixel_column[3] => LessThan15.IN17
pixel_column[3] => LessThan16.IN17
pixel_column[3] => LessThan17.IN17
pixel_column[3] => LessThan18.IN17
pixel_column[3] => LessThan19.IN17
pixel_column[3] => LessThan20.IN17
pixel_column[3] => LessThan21.IN17
pixel_column[3] => LessThan22.IN17
pixel_column[3] => LessThan23.IN17
pixel_column[3] => LessThan24.IN17
pixel_column[3] => char_rom:text.font_col[2]
pixel_column[3] => char_rom:scoretext.font_col[2]
pixel_column[4] => LessThan0.IN16
pixel_column[4] => LessThan1.IN16
pixel_column[4] => LessThan6.IN16
pixel_column[4] => LessThan7.IN16
pixel_column[4] => LessThan8.IN16
pixel_column[4] => LessThan9.IN16
pixel_column[4] => LessThan10.IN16
pixel_column[4] => LessThan11.IN16
pixel_column[4] => LessThan12.IN16
pixel_column[4] => LessThan13.IN16
pixel_column[4] => LessThan14.IN16
pixel_column[4] => LessThan15.IN16
pixel_column[4] => LessThan16.IN16
pixel_column[4] => LessThan17.IN16
pixel_column[4] => LessThan18.IN16
pixel_column[4] => LessThan19.IN16
pixel_column[4] => LessThan20.IN16
pixel_column[4] => LessThan21.IN16
pixel_column[4] => LessThan22.IN16
pixel_column[4] => LessThan23.IN16
pixel_column[4] => LessThan24.IN16
pixel_column[5] => LessThan0.IN15
pixel_column[5] => LessThan1.IN15
pixel_column[5] => LessThan6.IN15
pixel_column[5] => LessThan7.IN15
pixel_column[5] => LessThan8.IN15
pixel_column[5] => LessThan9.IN15
pixel_column[5] => LessThan10.IN15
pixel_column[5] => LessThan11.IN15
pixel_column[5] => LessThan12.IN15
pixel_column[5] => LessThan13.IN15
pixel_column[5] => LessThan14.IN15
pixel_column[5] => LessThan15.IN15
pixel_column[5] => LessThan16.IN15
pixel_column[5] => LessThan17.IN15
pixel_column[5] => LessThan18.IN15
pixel_column[5] => LessThan19.IN15
pixel_column[5] => LessThan20.IN15
pixel_column[5] => LessThan21.IN15
pixel_column[5] => LessThan22.IN15
pixel_column[5] => LessThan23.IN15
pixel_column[5] => LessThan24.IN15
pixel_column[6] => LessThan0.IN14
pixel_column[6] => LessThan1.IN14
pixel_column[6] => LessThan6.IN14
pixel_column[6] => LessThan7.IN14
pixel_column[6] => LessThan8.IN14
pixel_column[6] => LessThan9.IN14
pixel_column[6] => LessThan10.IN14
pixel_column[6] => LessThan11.IN14
pixel_column[6] => LessThan12.IN14
pixel_column[6] => LessThan13.IN14
pixel_column[6] => LessThan14.IN14
pixel_column[6] => LessThan15.IN14
pixel_column[6] => LessThan16.IN14
pixel_column[6] => LessThan17.IN14
pixel_column[6] => LessThan18.IN14
pixel_column[6] => LessThan19.IN14
pixel_column[6] => LessThan20.IN14
pixel_column[6] => LessThan21.IN14
pixel_column[6] => LessThan22.IN14
pixel_column[6] => LessThan23.IN14
pixel_column[6] => LessThan24.IN14
pixel_column[7] => LessThan0.IN13
pixel_column[7] => LessThan1.IN13
pixel_column[7] => LessThan6.IN13
pixel_column[7] => LessThan7.IN13
pixel_column[7] => LessThan8.IN13
pixel_column[7] => LessThan9.IN13
pixel_column[7] => LessThan10.IN13
pixel_column[7] => LessThan11.IN13
pixel_column[7] => LessThan12.IN13
pixel_column[7] => LessThan13.IN13
pixel_column[7] => LessThan14.IN13
pixel_column[7] => LessThan15.IN13
pixel_column[7] => LessThan16.IN13
pixel_column[7] => LessThan17.IN13
pixel_column[7] => LessThan18.IN13
pixel_column[7] => LessThan19.IN13
pixel_column[7] => LessThan20.IN13
pixel_column[7] => LessThan21.IN13
pixel_column[7] => LessThan22.IN13
pixel_column[7] => LessThan23.IN13
pixel_column[7] => LessThan24.IN13
pixel_column[8] => LessThan0.IN12
pixel_column[8] => LessThan1.IN12
pixel_column[8] => LessThan6.IN12
pixel_column[8] => LessThan7.IN12
pixel_column[8] => LessThan8.IN12
pixel_column[8] => LessThan9.IN12
pixel_column[8] => LessThan10.IN12
pixel_column[8] => LessThan11.IN12
pixel_column[8] => LessThan12.IN12
pixel_column[8] => LessThan13.IN12
pixel_column[8] => LessThan14.IN12
pixel_column[8] => LessThan15.IN12
pixel_column[8] => LessThan16.IN12
pixel_column[8] => LessThan17.IN12
pixel_column[8] => LessThan18.IN12
pixel_column[8] => LessThan19.IN12
pixel_column[8] => LessThan20.IN12
pixel_column[8] => LessThan21.IN12
pixel_column[8] => LessThan22.IN12
pixel_column[8] => LessThan23.IN12
pixel_column[8] => LessThan24.IN12
pixel_column[9] => LessThan0.IN11
pixel_column[9] => LessThan1.IN11
pixel_column[9] => LessThan6.IN11
pixel_column[9] => LessThan7.IN11
pixel_column[9] => LessThan8.IN11
pixel_column[9] => LessThan9.IN11
pixel_column[9] => LessThan10.IN11
pixel_column[9] => LessThan11.IN11
pixel_column[9] => LessThan12.IN11
pixel_column[9] => LessThan13.IN11
pixel_column[9] => LessThan14.IN11
pixel_column[9] => LessThan15.IN11
pixel_column[9] => LessThan16.IN11
pixel_column[9] => LessThan17.IN11
pixel_column[9] => LessThan18.IN11
pixel_column[9] => LessThan19.IN11
pixel_column[9] => LessThan20.IN11
pixel_column[9] => LessThan21.IN11
pixel_column[9] => LessThan22.IN11
pixel_column[9] => LessThan23.IN11
pixel_column[9] => LessThan24.IN11
score0[0] => score_text.DATAB
score0[1] => score_text.DATAB
score0[2] => score_text.DATAB
score0[3] => score_text.DATAB
score0[4] => score_text.DATAB
score0[5] => score_text.DATAB
score1[0] => score_text.DATAB
score1[1] => score_text.DATAB
score1[2] => score_text.DATAB
score1[3] => score_text.DATAB
score1[4] => score_text.DATAB
score1[5] => score_text.DATAB
score2[0] => score_text.DATAB
score2[1] => score_text.DATAB
score2[2] => score_text.DATAB
score2[3] => score_text.DATAB
score2[4] => score_text.DATAB
score2[5] => score_text.DATAB
over_text_on <= over_text_on.DB_MAX_OUTPUT_PORT_TYPE
gameover_out <= <VCC>


|vgaTest|display:inst4|gameover:game_over_screen|char_rom:text
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|vgaTest|display:inst4|gameover:game_over_screen|char_rom:text|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kt91:auto_generated.address_a[0]
address_a[1] => altsyncram_kt91:auto_generated.address_a[1]
address_a[2] => altsyncram_kt91:auto_generated.address_a[2]
address_a[3] => altsyncram_kt91:auto_generated.address_a[3]
address_a[4] => altsyncram_kt91:auto_generated.address_a[4]
address_a[5] => altsyncram_kt91:auto_generated.address_a[5]
address_a[6] => altsyncram_kt91:auto_generated.address_a[6]
address_a[7] => altsyncram_kt91:auto_generated.address_a[7]
address_a[8] => altsyncram_kt91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kt91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kt91:auto_generated.q_a[0]
q_a[1] <= altsyncram_kt91:auto_generated.q_a[1]
q_a[2] <= altsyncram_kt91:auto_generated.q_a[2]
q_a[3] <= altsyncram_kt91:auto_generated.q_a[3]
q_a[4] <= altsyncram_kt91:auto_generated.q_a[4]
q_a[5] <= altsyncram_kt91:auto_generated.q_a[5]
q_a[6] <= altsyncram_kt91:auto_generated.q_a[6]
q_a[7] <= altsyncram_kt91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vgaTest|display:inst4|gameover:game_over_screen|char_rom:text|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|vgaTest|display:inst4|gameover:game_over_screen|char_rom:scoretext
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|vgaTest|display:inst4|gameover:game_over_screen|char_rom:scoretext|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kt91:auto_generated.address_a[0]
address_a[1] => altsyncram_kt91:auto_generated.address_a[1]
address_a[2] => altsyncram_kt91:auto_generated.address_a[2]
address_a[3] => altsyncram_kt91:auto_generated.address_a[3]
address_a[4] => altsyncram_kt91:auto_generated.address_a[4]
address_a[5] => altsyncram_kt91:auto_generated.address_a[5]
address_a[6] => altsyncram_kt91:auto_generated.address_a[6]
address_a[7] => altsyncram_kt91:auto_generated.address_a[7]
address_a[8] => altsyncram_kt91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kt91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kt91:auto_generated.q_a[0]
q_a[1] <= altsyncram_kt91:auto_generated.q_a[1]
q_a[2] <= altsyncram_kt91:auto_generated.q_a[2]
q_a[3] <= altsyncram_kt91:auto_generated.q_a[3]
q_a[4] <= altsyncram_kt91:auto_generated.q_a[4]
q_a[5] <= altsyncram_kt91:auto_generated.q_a[5]
q_a[6] <= altsyncram_kt91:auto_generated.q_a[6]
q_a[7] <= altsyncram_kt91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vgaTest|display:inst4|gameover:game_over_screen|char_rom:scoretext|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|vgaTest|MOUSE:inst2
clock_25Mhz => MOUSE_CLK_FILTER.CLK
clock_25Mhz => filter[0].CLK
clock_25Mhz => filter[1].CLK
clock_25Mhz => filter[2].CLK
clock_25Mhz => filter[3].CLK
clock_25Mhz => filter[4].CLK
clock_25Mhz => filter[5].CLK
clock_25Mhz => filter[6].CLK
clock_25Mhz => filter[7].CLK
clock_25Mhz => CHAROUT[0].CLK
clock_25Mhz => CHAROUT[1].CLK
clock_25Mhz => CHAROUT[2].CLK
clock_25Mhz => CHAROUT[3].CLK
clock_25Mhz => CHAROUT[4].CLK
clock_25Mhz => CHAROUT[5].CLK
clock_25Mhz => CHAROUT[6].CLK
clock_25Mhz => CHAROUT[7].CLK
clock_25Mhz => send_data.CLK
clock_25Mhz => inhibit_wait_count[0].CLK
clock_25Mhz => inhibit_wait_count[1].CLK
clock_25Mhz => inhibit_wait_count[2].CLK
clock_25Mhz => inhibit_wait_count[3].CLK
clock_25Mhz => inhibit_wait_count[4].CLK
clock_25Mhz => inhibit_wait_count[5].CLK
clock_25Mhz => inhibit_wait_count[6].CLK
clock_25Mhz => inhibit_wait_count[7].CLK
clock_25Mhz => inhibit_wait_count[8].CLK
clock_25Mhz => inhibit_wait_count[9].CLK
clock_25Mhz => inhibit_wait_count[10].CLK
clock_25Mhz => mouse_state~7.DATAIN
reset => right_button~reg0.ACLR
reset => left_button~reg0.ACLR
reset => PACKET_COUNT[0].ACLR
reset => PACKET_COUNT[1].ACLR
reset => READ_CHAR.ACLR
reset => INCNT[0].ACLR
reset => INCNT[1].ACLR
reset => INCNT[2].ACLR
reset => INCNT[3].ACLR
reset => send_data.ACLR
reset => inhibit_wait_count[0].ACLR
reset => inhibit_wait_count[1].ACLR
reset => inhibit_wait_count[2].ACLR
reset => inhibit_wait_count[3].ACLR
reset => inhibit_wait_count[4].ACLR
reset => inhibit_wait_count[5].ACLR
reset => inhibit_wait_count[6].ACLR
reset => inhibit_wait_count[7].ACLR
reset => inhibit_wait_count[8].ACLR
reset => inhibit_wait_count[9].ACLR
reset => inhibit_wait_count[10].ACLR
reset => mouse_state~9.DATAIN
reset => CHAROUT[7].ENA
reset => CHAROUT[6].ENA
reset => CHAROUT[5].ENA
reset => CHAROUT[4].ENA
reset => CHAROUT[3].ENA
reset => CHAROUT[2].ENA
reset => CHAROUT[1].ENA
reset => CHAROUT[0].ENA
reset => iready_set.ENA
reset => SHIFTIN[8].ENA
reset => SHIFTIN[7].ENA
reset => SHIFTIN[6].ENA
reset => SHIFTIN[5].ENA
reset => SHIFTIN[4].ENA
reset => SHIFTIN[3].ENA
reset => SHIFTIN[2].ENA
reset => SHIFTIN[1].ENA
reset => SHIFTIN[0].ENA
reset => cursor_column[9].ENA
reset => cursor_column[8].ENA
reset => cursor_column[7].ENA
reset => cursor_column[6].ENA
reset => cursor_column[5].ENA
reset => cursor_column[4].ENA
reset => cursor_column[3].ENA
reset => cursor_column[2].ENA
reset => cursor_column[1].ENA
reset => cursor_column[0].ENA
reset => cursor_row[9].ENA
reset => cursor_row[8].ENA
reset => cursor_row[7].ENA
reset => cursor_row[6].ENA
reset => cursor_row[5].ENA
reset => cursor_row[4].ENA
reset => cursor_row[3].ENA
reset => cursor_row[2].ENA
reset => cursor_row[1].ENA
reset => cursor_row[0].ENA
reset => new_cursor_column[9].ENA
reset => new_cursor_column[8].ENA
reset => new_cursor_column[7].ENA
reset => new_cursor_column[6].ENA
reset => new_cursor_column[5].ENA
reset => new_cursor_column[4].ENA
reset => new_cursor_column[3].ENA
reset => new_cursor_column[2].ENA
reset => new_cursor_column[1].ENA
reset => new_cursor_column[0].ENA
reset => new_cursor_row[9].ENA
reset => new_cursor_row[8].ENA
reset => new_cursor_row[7].ENA
reset => new_cursor_row[6].ENA
reset => new_cursor_row[5].ENA
reset => new_cursor_row[4].ENA
reset => new_cursor_row[3].ENA
reset => new_cursor_row[2].ENA
reset => new_cursor_row[1].ENA
reset => PACKET_CHAR3[0].ENA
reset => new_cursor_row[0].ENA
reset => PACKET_CHAR1[1].ENA
reset => PACKET_CHAR1[0].ENA
reset => PACKET_CHAR2[7].ENA
reset => PACKET_CHAR2[6].ENA
reset => PACKET_CHAR2[5].ENA
reset => PACKET_CHAR2[4].ENA
reset => PACKET_CHAR2[3].ENA
reset => PACKET_CHAR2[2].ENA
reset => PACKET_CHAR2[1].ENA
reset => PACKET_CHAR2[0].ENA
reset => PACKET_CHAR3[7].ENA
reset => PACKET_CHAR3[6].ENA
reset => PACKET_CHAR3[5].ENA
reset => PACKET_CHAR3[4].ENA
reset => PACKET_CHAR3[3].ENA
reset => PACKET_CHAR3[2].ENA
reset => PACKET_CHAR3[1].ENA
mouse_data <> mouse_data
mouse_clk <> mouse_clk
left_button <= left_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_button <= right_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[0] <= cursor_row[0].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[1] <= cursor_row[1].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[2] <= cursor_row[2].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[3] <= cursor_row[3].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[4] <= cursor_row[4].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[5] <= cursor_row[5].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[6] <= cursor_row[6].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[7] <= cursor_row[7].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[8] <= cursor_row[8].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[9] <= cursor_row[9].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[0] <= cursor_column[0].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[1] <= cursor_column[1].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[2] <= cursor_column[2].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[3] <= cursor_column[3].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[4] <= cursor_column[4].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[5] <= cursor_column[5].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[6] <= cursor_column[6].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[7] <= cursor_column[7].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[8] <= cursor_column[8].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[9] <= cursor_column[9].DB_MAX_OUTPUT_PORT_TYPE


|vgaTest|game_fsm:inst5
clk => state~1.DATAIN
reset => next_state.DATAA
reset => Selector0.IN3
reset => state~3.DATAIN
reset => next_state.DATAA
reset => Selector3.IN1
PB1 => next_state.OUTPUTSELECT
PB1 => next_state.OUTPUTSELECT
PB1 => Selector2.IN1
PB2 => next_state.DATAA
PB2 => next_state.DATAA
SW_pause => game_pause.DATAIN
hit => next_state.OUTPUTSELECT
hit => next_state.OUTPUTSELECT
hit => Selector3.IN3
game_reset <= game_reset.DB_MAX_OUTPUT_PORT_TYPE
game_pause <= SW_pause.DB_MAX_OUTPUT_PORT_TYPE
selected_mode[0] <= selected_mode.DB_MAX_OUTPUT_PORT_TYPE
selected_mode[1] <= selected_mode.DB_MAX_OUTPUT_PORT_TYPE


