{
  "module_name": "gxbb.c",
  "hash_id": "b7abdcdaa2175d74ee650f347d3338bd7be86d5ac298967fff56d127693934e0",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/meson/gxbb.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/init.h>\n#include <linux/mod_devicetable.h>\n#include <linux/platform_device.h>\n#include <linux/module.h>\n\n#include \"gxbb.h\"\n#include \"clk-regmap.h\"\n#include \"clk-pll.h\"\n#include \"clk-mpll.h\"\n#include \"meson-eeclk.h\"\n#include \"vid-pll-div.h\"\n\n#include <dt-bindings/clock/gxbb-clkc.h>\n\nstatic DEFINE_SPINLOCK(meson_clk_lock);\n\nstatic const struct pll_params_table gxbb_gp0_pll_params_table[] = {\n\tPLL_PARAMS(32, 1),\n\tPLL_PARAMS(33, 1),\n\tPLL_PARAMS(34, 1),\n\tPLL_PARAMS(35, 1),\n\tPLL_PARAMS(36, 1),\n\tPLL_PARAMS(37, 1),\n\tPLL_PARAMS(38, 1),\n\tPLL_PARAMS(39, 1),\n\tPLL_PARAMS(40, 1),\n\tPLL_PARAMS(41, 1),\n\tPLL_PARAMS(42, 1),\n\tPLL_PARAMS(43, 1),\n\tPLL_PARAMS(44, 1),\n\tPLL_PARAMS(45, 1),\n\tPLL_PARAMS(46, 1),\n\tPLL_PARAMS(47, 1),\n\tPLL_PARAMS(48, 1),\n\tPLL_PARAMS(49, 1),\n\tPLL_PARAMS(50, 1),\n\tPLL_PARAMS(51, 1),\n\tPLL_PARAMS(52, 1),\n\tPLL_PARAMS(53, 1),\n\tPLL_PARAMS(54, 1),\n\tPLL_PARAMS(55, 1),\n\tPLL_PARAMS(56, 1),\n\tPLL_PARAMS(57, 1),\n\tPLL_PARAMS(58, 1),\n\tPLL_PARAMS(59, 1),\n\tPLL_PARAMS(60, 1),\n\tPLL_PARAMS(61, 1),\n\tPLL_PARAMS(62, 1),\n\t{   },\n};\n\nstatic const struct pll_params_table gxl_gp0_pll_params_table[] = {\n\tPLL_PARAMS(42, 1),\n\tPLL_PARAMS(43, 1),\n\tPLL_PARAMS(44, 1),\n\tPLL_PARAMS(45, 1),\n\tPLL_PARAMS(46, 1),\n\tPLL_PARAMS(47, 1),\n\tPLL_PARAMS(48, 1),\n\tPLL_PARAMS(49, 1),\n\tPLL_PARAMS(50, 1),\n\tPLL_PARAMS(51, 1),\n\tPLL_PARAMS(52, 1),\n\tPLL_PARAMS(53, 1),\n\tPLL_PARAMS(54, 1),\n\tPLL_PARAMS(55, 1),\n\tPLL_PARAMS(56, 1),\n\tPLL_PARAMS(57, 1),\n\tPLL_PARAMS(58, 1),\n\tPLL_PARAMS(59, 1),\n\tPLL_PARAMS(60, 1),\n\tPLL_PARAMS(61, 1),\n\tPLL_PARAMS(62, 1),\n\tPLL_PARAMS(63, 1),\n\tPLL_PARAMS(64, 1),\n\tPLL_PARAMS(65, 1),\n\tPLL_PARAMS(66, 1),\n\t{   },\n};\n\nstatic struct clk_regmap gxbb_fixed_pll_dco = {\n\t.data = &(struct meson_clk_pll_data){\n\t\t.en = {\n\t\t\t.reg_off = HHI_MPLL_CNTL,\n\t\t\t.shift   = 30,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.m = {\n\t\t\t.reg_off = HHI_MPLL_CNTL,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 9,\n\t\t},\n\t\t.n = {\n\t\t\t.reg_off = HHI_MPLL_CNTL,\n\t\t\t.shift   = 9,\n\t\t\t.width   = 5,\n\t\t},\n\t\t.frac = {\n\t\t\t.reg_off = HHI_MPLL_CNTL2,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 12,\n\t\t},\n\t\t.l = {\n\t\t\t.reg_off = HHI_MPLL_CNTL,\n\t\t\t.shift   = 31,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.rst = {\n\t\t\t.reg_off = HHI_MPLL_CNTL,\n\t\t\t.shift   = 29,\n\t\t\t.width   = 1,\n\t\t},\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fixed_pll_dco\",\n\t\t.ops = &meson_clk_pll_ro_ops,\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"xtal\",\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap gxbb_fixed_pll = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_MPLL_CNTL,\n\t\t.shift = 16,\n\t\t.width = 2,\n\t\t.flags = CLK_DIVIDER_POWER_OF_TWO,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fixed_pll\",\n\t\t.ops = &clk_regmap_divider_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_fixed_pll_dco.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t \n\t},\n};\n\nstatic struct clk_fixed_factor gxbb_hdmi_pll_pre_mult = {\n\t.mult = 2,\n\t.div = 1,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"hdmi_pll_pre_mult\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"xtal\",\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap gxbb_hdmi_pll_dco = {\n\t.data = &(struct meson_clk_pll_data){\n\t\t.en = {\n\t\t\t.reg_off = HHI_HDMI_PLL_CNTL,\n\t\t\t.shift   = 30,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.m = {\n\t\t\t.reg_off = HHI_HDMI_PLL_CNTL,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 9,\n\t\t},\n\t\t.n = {\n\t\t\t.reg_off = HHI_HDMI_PLL_CNTL,\n\t\t\t.shift   = 9,\n\t\t\t.width   = 5,\n\t\t},\n\t\t.frac = {\n\t\t\t.reg_off = HHI_HDMI_PLL_CNTL2,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 12,\n\t\t},\n\t\t.l = {\n\t\t\t.reg_off = HHI_HDMI_PLL_CNTL,\n\t\t\t.shift   = 31,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.rst = {\n\t\t\t.reg_off = HHI_HDMI_PLL_CNTL,\n\t\t\t.shift   = 28,\n\t\t\t.width   = 1,\n\t\t},\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"hdmi_pll_dco\",\n\t\t.ops = &meson_clk_pll_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_hdmi_pll_pre_mult.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t \n\t\t.flags = CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct clk_regmap gxl_hdmi_pll_dco = {\n\t.data = &(struct meson_clk_pll_data){\n\t\t.en = {\n\t\t\t.reg_off = HHI_HDMI_PLL_CNTL,\n\t\t\t.shift   = 30,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.m = {\n\t\t\t.reg_off = HHI_HDMI_PLL_CNTL,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 9,\n\t\t},\n\t\t.n = {\n\t\t\t.reg_off = HHI_HDMI_PLL_CNTL,\n\t\t\t.shift   = 9,\n\t\t\t.width   = 5,\n\t\t},\n\t\t \n\t\t.frac = {\n\t\t\t.reg_off = HHI_HDMI_PLL_CNTL2,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 10,\n\t\t},\n\t\t.l = {\n\t\t\t.reg_off = HHI_HDMI_PLL_CNTL,\n\t\t\t.shift   = 31,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.rst = {\n\t\t\t.reg_off = HHI_HDMI_PLL_CNTL,\n\t\t\t.shift   = 28,\n\t\t\t.width   = 1,\n\t\t},\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"hdmi_pll_dco\",\n\t\t.ops = &meson_clk_pll_ro_ops,\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"xtal\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t \n\t\t.flags = CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct clk_regmap gxbb_hdmi_pll_od = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_HDMI_PLL_CNTL2,\n\t\t.shift = 16,\n\t\t.width = 2,\n\t\t.flags = CLK_DIVIDER_POWER_OF_TWO,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"hdmi_pll_od\",\n\t\t.ops = &clk_regmap_divider_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_hdmi_pll_dco.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_hdmi_pll_od2 = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_HDMI_PLL_CNTL2,\n\t\t.shift = 22,\n\t\t.width = 2,\n\t\t.flags = CLK_DIVIDER_POWER_OF_TWO,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"hdmi_pll_od2\",\n\t\t.ops = &clk_regmap_divider_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_hdmi_pll_od.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_hdmi_pll = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_HDMI_PLL_CNTL2,\n\t\t.shift = 18,\n\t\t.width = 2,\n\t\t.flags = CLK_DIVIDER_POWER_OF_TWO,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"hdmi_pll\",\n\t\t.ops = &clk_regmap_divider_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_hdmi_pll_od2.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap gxl_hdmi_pll_od = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_HDMI_PLL_CNTL + 8,\n\t\t.shift = 21,\n\t\t.width = 2,\n\t\t.flags = CLK_DIVIDER_POWER_OF_TWO,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"hdmi_pll_od\",\n\t\t.ops = &clk_regmap_divider_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxl_hdmi_pll_dco.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap gxl_hdmi_pll_od2 = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_HDMI_PLL_CNTL + 8,\n\t\t.shift = 23,\n\t\t.width = 2,\n\t\t.flags = CLK_DIVIDER_POWER_OF_TWO,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"hdmi_pll_od2\",\n\t\t.ops = &clk_regmap_divider_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxl_hdmi_pll_od.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap gxl_hdmi_pll = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_HDMI_PLL_CNTL + 8,\n\t\t.shift = 19,\n\t\t.width = 2,\n\t\t.flags = CLK_DIVIDER_POWER_OF_TWO,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"hdmi_pll\",\n\t\t.ops = &clk_regmap_divider_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxl_hdmi_pll_od2.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_sys_pll_dco = {\n\t.data = &(struct meson_clk_pll_data){\n\t\t.en = {\n\t\t\t.reg_off = HHI_SYS_PLL_CNTL,\n\t\t\t.shift   = 30,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.m = {\n\t\t\t.reg_off = HHI_SYS_PLL_CNTL,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 9,\n\t\t},\n\t\t.n = {\n\t\t\t.reg_off = HHI_SYS_PLL_CNTL,\n\t\t\t.shift   = 9,\n\t\t\t.width   = 5,\n\t\t},\n\t\t.l = {\n\t\t\t.reg_off = HHI_SYS_PLL_CNTL,\n\t\t\t.shift   = 31,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.rst = {\n\t\t\t.reg_off = HHI_SYS_PLL_CNTL,\n\t\t\t.shift   = 29,\n\t\t\t.width   = 1,\n\t\t},\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"sys_pll_dco\",\n\t\t.ops = &meson_clk_pll_ro_ops,\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"xtal\",\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap gxbb_sys_pll = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_SYS_PLL_CNTL,\n\t\t.shift = 10,\n\t\t.width = 2,\n\t\t.flags = CLK_DIVIDER_POWER_OF_TWO,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"sys_pll\",\n\t\t.ops = &clk_regmap_divider_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_sys_pll_dco.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic const struct reg_sequence gxbb_gp0_init_regs[] = {\n\t{ .reg = HHI_GP0_PLL_CNTL2,\t.def = 0x69c80000 },\n\t{ .reg = HHI_GP0_PLL_CNTL3,\t.def = 0x0a5590c4 },\n\t{ .reg = HHI_GP0_PLL_CNTL4,\t.def = 0x0000500d },\n};\n\nstatic struct clk_regmap gxbb_gp0_pll_dco = {\n\t.data = &(struct meson_clk_pll_data){\n\t\t.en = {\n\t\t\t.reg_off = HHI_GP0_PLL_CNTL,\n\t\t\t.shift   = 30,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.m = {\n\t\t\t.reg_off = HHI_GP0_PLL_CNTL,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 9,\n\t\t},\n\t\t.n = {\n\t\t\t.reg_off = HHI_GP0_PLL_CNTL,\n\t\t\t.shift   = 9,\n\t\t\t.width   = 5,\n\t\t},\n\t\t.l = {\n\t\t\t.reg_off = HHI_GP0_PLL_CNTL,\n\t\t\t.shift   = 31,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.rst = {\n\t\t\t.reg_off = HHI_GP0_PLL_CNTL,\n\t\t\t.shift   = 29,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.table = gxbb_gp0_pll_params_table,\n\t\t.init_regs = gxbb_gp0_init_regs,\n\t\t.init_count = ARRAY_SIZE(gxbb_gp0_init_regs),\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp0_pll_dco\",\n\t\t.ops = &meson_clk_pll_ops,\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"xtal\",\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic const struct reg_sequence gxl_gp0_init_regs[] = {\n\t{ .reg = HHI_GP0_PLL_CNTL1,\t.def = 0xc084b000 },\n\t{ .reg = HHI_GP0_PLL_CNTL2,\t.def = 0xb75020be },\n\t{ .reg = HHI_GP0_PLL_CNTL3,\t.def = 0x0a59a288 },\n\t{ .reg = HHI_GP0_PLL_CNTL4,\t.def = 0xc000004d },\n\t{ .reg = HHI_GP0_PLL_CNTL5,\t.def = 0x00078000 },\n};\n\nstatic struct clk_regmap gxl_gp0_pll_dco = {\n\t.data = &(struct meson_clk_pll_data){\n\t\t.en = {\n\t\t\t.reg_off = HHI_GP0_PLL_CNTL,\n\t\t\t.shift   = 30,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.m = {\n\t\t\t.reg_off = HHI_GP0_PLL_CNTL,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 9,\n\t\t},\n\t\t.n = {\n\t\t\t.reg_off = HHI_GP0_PLL_CNTL,\n\t\t\t.shift   = 9,\n\t\t\t.width   = 5,\n\t\t},\n\t\t.frac = {\n\t\t\t.reg_off = HHI_GP0_PLL_CNTL1,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 10,\n\t\t},\n\t\t.l = {\n\t\t\t.reg_off = HHI_GP0_PLL_CNTL,\n\t\t\t.shift   = 31,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.rst = {\n\t\t\t.reg_off = HHI_GP0_PLL_CNTL,\n\t\t\t.shift   = 29,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.table = gxl_gp0_pll_params_table,\n\t\t.init_regs = gxl_gp0_init_regs,\n\t\t.init_count = ARRAY_SIZE(gxl_gp0_init_regs),\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp0_pll_dco\",\n\t\t.ops = &meson_clk_pll_ops,\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"xtal\",\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap gxbb_gp0_pll = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_GP0_PLL_CNTL,\n\t\t.shift = 16,\n\t\t.width = 2,\n\t\t.flags = CLK_DIVIDER_POWER_OF_TWO,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp0_pll\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t \n\t\t\t.name = \"gp0_pll_dco\",\n\t\t\t.index = -1,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_fixed_factor gxbb_fclk_div2_div = {\n\t.mult = 1,\n\t.div = 2,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div2_div\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_fixed_pll.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap gxbb_fclk_div2 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MPLL_CNTL6,\n\t\t.bit_idx = 27,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div2\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_fclk_div2_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_IS_CRITICAL,\n\t},\n};\n\nstatic struct clk_fixed_factor gxbb_fclk_div3_div = {\n\t.mult = 1,\n\t.div = 3,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div3_div\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &gxbb_fixed_pll.hw },\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap gxbb_fclk_div3 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MPLL_CNTL6,\n\t\t.bit_idx = 28,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div3\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_fclk_div3_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t \n\t\t.flags = CLK_IS_CRITICAL,\n\t},\n};\n\nstatic struct clk_fixed_factor gxbb_fclk_div4_div = {\n\t.mult = 1,\n\t.div = 4,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div4_div\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &gxbb_fixed_pll.hw },\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap gxbb_fclk_div4 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MPLL_CNTL6,\n\t\t.bit_idx = 29,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div4\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_fclk_div4_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor gxbb_fclk_div5_div = {\n\t.mult = 1,\n\t.div = 5,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div5_div\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &gxbb_fixed_pll.hw },\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap gxbb_fclk_div5 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MPLL_CNTL6,\n\t\t.bit_idx = 30,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div5\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_fclk_div5_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor gxbb_fclk_div7_div = {\n\t.mult = 1,\n\t.div = 7,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div7_div\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &gxbb_fixed_pll.hw },\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap gxbb_fclk_div7 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MPLL_CNTL6,\n\t\t.bit_idx = 31,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div7\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_fclk_div7_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap gxbb_mpll_prediv = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_MPLL_CNTL5,\n\t\t.shift = 12,\n\t\t.width = 1,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpll_prediv\",\n\t\t.ops = &clk_regmap_divider_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &gxbb_fixed_pll.hw },\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap gxbb_mpll0_div = {\n\t.data = &(struct meson_clk_mpll_data){\n\t\t.sdm = {\n\t\t\t.reg_off = HHI_MPLL_CNTL7,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 14,\n\t\t},\n\t\t.sdm_en = {\n\t\t\t.reg_off = HHI_MPLL_CNTL,\n\t\t\t.shift   = 25,\n\t\t\t.width\t = 1,\n\t\t},\n\t\t.n2 = {\n\t\t\t.reg_off = HHI_MPLL_CNTL7,\n\t\t\t.shift   = 16,\n\t\t\t.width   = 9,\n\t\t},\n\t\t.lock = &meson_clk_lock,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpll0_div\",\n\t\t.ops = &meson_clk_mpll_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_mpll_prediv.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap gxl_mpll0_div = {\n\t.data = &(struct meson_clk_mpll_data){\n\t\t.sdm = {\n\t\t\t.reg_off = HHI_MPLL_CNTL7,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 14,\n\t\t},\n\t\t.sdm_en = {\n\t\t\t.reg_off = HHI_MPLL_CNTL7,\n\t\t\t.shift   = 15,\n\t\t\t.width\t = 1,\n\t\t},\n\t\t.n2 = {\n\t\t\t.reg_off = HHI_MPLL_CNTL7,\n\t\t\t.shift   = 16,\n\t\t\t.width   = 9,\n\t\t},\n\t\t.lock = &meson_clk_lock,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpll0_div\",\n\t\t.ops = &meson_clk_mpll_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_mpll_prediv.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap gxbb_mpll0 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MPLL_CNTL7,\n\t\t.bit_idx = 14,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpll0\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t \n\t\t\t.name = \"mpll0_div\",\n\t\t\t.index = -1,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_mpll1_div = {\n\t.data = &(struct meson_clk_mpll_data){\n\t\t.sdm = {\n\t\t\t.reg_off = HHI_MPLL_CNTL8,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 14,\n\t\t},\n\t\t.sdm_en = {\n\t\t\t.reg_off = HHI_MPLL_CNTL8,\n\t\t\t.shift   = 15,\n\t\t\t.width\t = 1,\n\t\t},\n\t\t.n2 = {\n\t\t\t.reg_off = HHI_MPLL_CNTL8,\n\t\t\t.shift   = 16,\n\t\t\t.width   = 9,\n\t\t},\n\t\t.lock = &meson_clk_lock,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpll1_div\",\n\t\t.ops = &meson_clk_mpll_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_mpll_prediv.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap gxbb_mpll1 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MPLL_CNTL8,\n\t\t.bit_idx = 14,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpll1\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &gxbb_mpll1_div.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_mpll2_div = {\n\t.data = &(struct meson_clk_mpll_data){\n\t\t.sdm = {\n\t\t\t.reg_off = HHI_MPLL_CNTL9,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 14,\n\t\t},\n\t\t.sdm_en = {\n\t\t\t.reg_off = HHI_MPLL_CNTL9,\n\t\t\t.shift   = 15,\n\t\t\t.width\t = 1,\n\t\t},\n\t\t.n2 = {\n\t\t\t.reg_off = HHI_MPLL_CNTL9,\n\t\t\t.shift   = 16,\n\t\t\t.width   = 9,\n\t\t},\n\t\t.lock = &meson_clk_lock,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpll2_div\",\n\t\t.ops = &meson_clk_mpll_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_mpll_prediv.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap gxbb_mpll2 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MPLL_CNTL9,\n\t\t.bit_idx = 14,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpll2\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &gxbb_mpll2_div.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic u32 mux_table_clk81[]\t= { 0, 2, 3, 4, 5, 6, 7 };\nstatic const struct clk_parent_data clk81_parent_data[] = {\n\t{ .fw_name = \"xtal\", },\n\t{ .hw = &gxbb_fclk_div7.hw },\n\t{ .hw = &gxbb_mpll1.hw },\n\t{ .hw = &gxbb_mpll2.hw },\n\t{ .hw = &gxbb_fclk_div4.hw },\n\t{ .hw = &gxbb_fclk_div3.hw },\n\t{ .hw = &gxbb_fclk_div5.hw },\n};\n\nstatic struct clk_regmap gxbb_mpeg_clk_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_MPEG_CLK_CNTL,\n\t\t.mask = 0x7,\n\t\t.shift = 12,\n\t\t.table = mux_table_clk81,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpeg_clk_sel\",\n\t\t.ops = &clk_regmap_mux_ro_ops,\n\t\t \n\t\t.parent_data = clk81_parent_data,\n\t\t.num_parents = ARRAY_SIZE(clk81_parent_data),\n\t},\n};\n\nstatic struct clk_regmap gxbb_mpeg_clk_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_MPEG_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpeg_clk_div\",\n\t\t.ops = &clk_regmap_divider_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_mpeg_clk_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\n \nstatic struct clk_regmap gxbb_clk81 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MPEG_CLK_CNTL,\n\t\t.bit_idx = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"clk81\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_mpeg_clk_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_IS_CRITICAL,\n\t},\n};\n\nstatic struct clk_regmap gxbb_sar_adc_clk_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SAR_CLK_CNTL,\n\t\t.mask = 0x3,\n\t\t.shift = 9,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"sar_adc_clk_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t \n\t\t.parent_data = (const struct clk_parent_data []) {\n\t\t\t{ .fw_name = \"xtal\", },\n\t\t\t{ .hw = &gxbb_clk81.hw },\n\t\t},\n\t\t.num_parents = 2,\n\t},\n};\n\nstatic struct clk_regmap gxbb_sar_adc_clk_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_SAR_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 8,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"sar_adc_clk_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_sar_adc_clk_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_sar_adc_clk = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_SAR_CLK_CNTL,\n\t\t.bit_idx = 8,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"sar_adc_clk\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_sar_adc_clk_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\n \n\nstatic const struct clk_parent_data gxbb_mali_0_1_parent_data[] = {\n\t{ .fw_name = \"xtal\", },\n\t{ .hw = &gxbb_gp0_pll.hw },\n\t{ .hw = &gxbb_mpll2.hw },\n\t{ .hw = &gxbb_mpll1.hw },\n\t{ .hw = &gxbb_fclk_div7.hw },\n\t{ .hw = &gxbb_fclk_div4.hw },\n\t{ .hw = &gxbb_fclk_div3.hw },\n\t{ .hw = &gxbb_fclk_div5.hw },\n};\n\nstatic struct clk_regmap gxbb_mali_0_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_MALI_CLK_CNTL,\n\t\t.mask = 0x7,\n\t\t.shift = 9,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mali_0_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_data = gxbb_mali_0_1_parent_data,\n\t\t.num_parents = 8,\n\t\t \n\t\t.flags = 0,\n\t},\n};\n\nstatic struct clk_regmap gxbb_mali_0_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_MALI_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mali_0_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_mali_0_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_mali_0 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MALI_CLK_CNTL,\n\t\t.bit_idx = 8,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mali_0\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_mali_0_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_GATE | CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_mali_1_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_MALI_CLK_CNTL,\n\t\t.mask = 0x7,\n\t\t.shift = 25,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mali_1_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_data = gxbb_mali_0_1_parent_data,\n\t\t.num_parents = 8,\n\t\t \n\t\t.flags = 0,\n\t},\n};\n\nstatic struct clk_regmap gxbb_mali_1_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_MALI_CLK_CNTL,\n\t\t.shift = 16,\n\t\t.width = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mali_1_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_mali_1_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_mali_1 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MALI_CLK_CNTL,\n\t\t.bit_idx = 24,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mali_1\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_mali_1_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_GATE | CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic const struct clk_hw *gxbb_mali_parent_hws[] = {\n\t&gxbb_mali_0.hw,\n\t&gxbb_mali_1.hw,\n};\n\nstatic struct clk_regmap gxbb_mali = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_MALI_CLK_CNTL,\n\t\t.mask = 1,\n\t\t.shift = 31,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mali\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = gxbb_mali_parent_hws,\n\t\t.num_parents = 2,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_cts_amclk_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_AUD_CLK_CNTL,\n\t\t.mask = 0x3,\n\t\t.shift = 9,\n\t\t.table = (u32[]){ 1, 2, 3 },\n\t\t.flags = CLK_MUX_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cts_amclk_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_mpll0.hw,\n\t\t\t&gxbb_mpll1.hw,\n\t\t\t&gxbb_mpll2.hw,\n\t\t},\n\t\t.num_parents = 3,\n\t},\n};\n\nstatic struct clk_regmap gxbb_cts_amclk_div = {\n\t.data = &(struct clk_regmap_div_data) {\n\t\t.offset = HHI_AUD_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 8,\n\t\t.flags = CLK_DIVIDER_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cts_amclk_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_cts_amclk_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_cts_amclk = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_AUD_CLK_CNTL,\n\t\t.bit_idx = 8,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cts_amclk\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_cts_amclk_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_cts_mclk_i958_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_AUD_CLK_CNTL2,\n\t\t.mask = 0x3,\n\t\t.shift = 25,\n\t\t.table = (u32[]){ 1, 2, 3 },\n\t\t.flags = CLK_MUX_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"cts_mclk_i958_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_mpll0.hw,\n\t\t\t&gxbb_mpll1.hw,\n\t\t\t&gxbb_mpll2.hw,\n\t\t},\n\t\t.num_parents = 3,\n\t},\n};\n\nstatic struct clk_regmap gxbb_cts_mclk_i958_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_AUD_CLK_CNTL2,\n\t\t.shift = 16,\n\t\t.width = 8,\n\t\t.flags = CLK_DIVIDER_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"cts_mclk_i958_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_cts_mclk_i958_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_cts_mclk_i958 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_AUD_CLK_CNTL2,\n\t\t.bit_idx = 24,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cts_mclk_i958\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_cts_mclk_i958_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_cts_i958 = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_AUD_CLK_CNTL2,\n\t\t.mask = 0x1,\n\t\t.shift = 27,\n\t\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cts_i958\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_cts_amclk.hw,\n\t\t\t&gxbb_cts_mclk_i958.hw\n\t\t},\n\t\t.num_parents = 2,\n\t\t \n\t\t.flags = CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,\n\t},\n};\n\nstatic const struct clk_parent_data gxbb_32k_clk_parent_data[] = {\n\t{ .fw_name = \"xtal\", },\n\t \n\t{ .name = \"cts_slow_oscin\", .index = -1 },\n\t{ .hw = &gxbb_fclk_div3.hw },\n\t{ .hw = &gxbb_fclk_div5.hw },\n};\n\nstatic struct clk_regmap gxbb_32k_clk_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_32K_CLK_CNTL,\n\t\t.mask = 0x3,\n\t\t.shift = 16,\n\t\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"32k_clk_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_data = gxbb_32k_clk_parent_data,\n\t\t.num_parents = 4,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_32k_clk_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_32K_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 14,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"32k_clk_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_32k_clk_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_DIVIDER_ROUND_CLOSEST,\n\t},\n};\n\nstatic struct clk_regmap gxbb_32k_clk = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_32K_CLK_CNTL,\n\t\t.bit_idx = 15,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"32k_clk\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_32k_clk_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic const struct clk_parent_data gxbb_sd_emmc_clk0_parent_data[] = {\n\t{ .fw_name = \"xtal\", },\n\t{ .hw = &gxbb_fclk_div2.hw },\n\t{ .hw = &gxbb_fclk_div3.hw },\n\t{ .hw = &gxbb_fclk_div5.hw },\n\t{ .hw = &gxbb_fclk_div7.hw },\n\t \n};\n\n \nstatic struct clk_regmap gxbb_sd_emmc_a_clk0_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SD_EMMC_CLK_CNTL,\n\t\t.mask = 0x7,\n\t\t.shift = 9,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"sd_emmc_a_clk0_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_data = gxbb_sd_emmc_clk0_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gxbb_sd_emmc_clk0_parent_data),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_sd_emmc_a_clk0_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_SD_EMMC_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 7,\n\t\t.flags = CLK_DIVIDER_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"sd_emmc_a_clk0_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_sd_emmc_a_clk0_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_sd_emmc_a_clk0 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_SD_EMMC_CLK_CNTL,\n\t\t.bit_idx = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"sd_emmc_a_clk0\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_sd_emmc_a_clk0_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\n \nstatic struct clk_regmap gxbb_sd_emmc_b_clk0_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SD_EMMC_CLK_CNTL,\n\t\t.mask = 0x7,\n\t\t.shift = 25,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"sd_emmc_b_clk0_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_data = gxbb_sd_emmc_clk0_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gxbb_sd_emmc_clk0_parent_data),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_sd_emmc_b_clk0_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_SD_EMMC_CLK_CNTL,\n\t\t.shift = 16,\n\t\t.width = 7,\n\t\t.flags = CLK_DIVIDER_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"sd_emmc_b_clk0_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_sd_emmc_b_clk0_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_sd_emmc_b_clk0 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_SD_EMMC_CLK_CNTL,\n\t\t.bit_idx = 23,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"sd_emmc_b_clk0\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_sd_emmc_b_clk0_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\n \nstatic struct clk_regmap gxbb_sd_emmc_c_clk0_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_NAND_CLK_CNTL,\n\t\t.mask = 0x7,\n\t\t.shift = 9,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"sd_emmc_c_clk0_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_data = gxbb_sd_emmc_clk0_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gxbb_sd_emmc_clk0_parent_data),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_sd_emmc_c_clk0_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_NAND_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 7,\n\t\t.flags = CLK_DIVIDER_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"sd_emmc_c_clk0_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_sd_emmc_c_clk0_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_sd_emmc_c_clk0 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_NAND_CLK_CNTL,\n\t\t.bit_idx = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"sd_emmc_c_clk0\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_sd_emmc_c_clk0_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\n \n\nstatic const struct clk_hw *gxbb_vpu_parent_hws[] = {\n\t&gxbb_fclk_div4.hw,\n\t&gxbb_fclk_div3.hw,\n\t&gxbb_fclk_div5.hw,\n\t&gxbb_fclk_div7.hw,\n};\n\nstatic struct clk_regmap gxbb_vpu_0_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VPU_CLK_CNTL,\n\t\t.mask = 0x3,\n\t\t.shift = 9,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vpu_0_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t \n\t\t.parent_hws = gxbb_vpu_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(gxbb_vpu_parent_hws),\n\t\t.flags = CLK_SET_RATE_NO_REPARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vpu_0_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_VPU_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vpu_0_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &gxbb_vpu_0_sel.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vpu_0 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VPU_CLK_CNTL,\n\t\t.bit_idx = 8,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vpu_0\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &gxbb_vpu_0_div.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vpu_1_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VPU_CLK_CNTL,\n\t\t.mask = 0x3,\n\t\t.shift = 25,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vpu_1_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t \n\t\t.parent_hws = gxbb_vpu_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(gxbb_vpu_parent_hws),\n\t\t.flags = CLK_SET_RATE_NO_REPARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vpu_1_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_VPU_CLK_CNTL,\n\t\t.shift = 16,\n\t\t.width = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vpu_1_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &gxbb_vpu_1_sel.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vpu_1 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VPU_CLK_CNTL,\n\t\t.bit_idx = 24,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vpu_1\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &gxbb_vpu_1_div.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vpu = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VPU_CLK_CNTL,\n\t\t.mask = 1,\n\t\t.shift = 31,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vpu\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t \n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_vpu_0.hw,\n\t\t\t&gxbb_vpu_1.hw\n\t\t},\n\t\t.num_parents = 2,\n\t\t.flags = CLK_SET_RATE_NO_REPARENT,\n\t},\n};\n\n \n\nstatic const struct clk_hw *gxbb_vapb_parent_hws[] = {\n\t&gxbb_fclk_div4.hw,\n\t&gxbb_fclk_div3.hw,\n\t&gxbb_fclk_div5.hw,\n\t&gxbb_fclk_div7.hw,\n};\n\nstatic struct clk_regmap gxbb_vapb_0_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VAPBCLK_CNTL,\n\t\t.mask = 0x3,\n\t\t.shift = 9,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vapb_0_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t \n\t\t.parent_hws = gxbb_vapb_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(gxbb_vapb_parent_hws),\n\t\t.flags = CLK_SET_RATE_NO_REPARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vapb_0_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_VAPBCLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vapb_0_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_vapb_0_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vapb_0 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VAPBCLK_CNTL,\n\t\t.bit_idx = 8,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vapb_0\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_vapb_0_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vapb_1_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VAPBCLK_CNTL,\n\t\t.mask = 0x3,\n\t\t.shift = 25,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vapb_1_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t \n\t\t.parent_hws = gxbb_vapb_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(gxbb_vapb_parent_hws),\n\t\t.flags = CLK_SET_RATE_NO_REPARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vapb_1_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_VAPBCLK_CNTL,\n\t\t.shift = 16,\n\t\t.width = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vapb_1_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_vapb_1_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vapb_1 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VAPBCLK_CNTL,\n\t\t.bit_idx = 24,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vapb_1\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_vapb_1_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vapb_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VAPBCLK_CNTL,\n\t\t.mask = 1,\n\t\t.shift = 31,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vapb_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t \n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_vapb_0.hw,\n\t\t\t&gxbb_vapb_1.hw\n\t\t},\n\t\t.num_parents = 2,\n\t\t.flags = CLK_SET_RATE_NO_REPARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vapb = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VAPBCLK_CNTL,\n\t\t.bit_idx = 30,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vapb\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &gxbb_vapb_sel.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\n \n\nstatic struct clk_regmap gxbb_vid_pll_div = {\n\t.data = &(struct meson_vid_pll_div_data){\n\t\t.val = {\n\t\t\t.reg_off = HHI_VID_PLL_CLK_DIV,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 15,\n\t\t},\n\t\t.sel = {\n\t\t\t.reg_off = HHI_VID_PLL_CLK_DIV,\n\t\t\t.shift   = 16,\n\t\t\t.width   = 2,\n\t\t},\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vid_pll_div\",\n\t\t.ops = &meson_vid_pll_div_ro_ops,\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t \n\t\t\t.name = \"hdmi_pll\",\n\t\t\t.index = -1,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic const struct clk_parent_data gxbb_vid_pll_parent_data[] = {\n\t{ .hw = &gxbb_vid_pll_div.hw },\n\t \n\t{ .name = \"hdmi_pll\", .index = -1 },\n};\n\nstatic struct clk_regmap gxbb_vid_pll_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VID_PLL_CLK_DIV,\n\t\t.mask = 0x1,\n\t\t.shift = 18,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vid_pll_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t \n\t\t.parent_data = gxbb_vid_pll_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gxbb_vid_pll_parent_data),\n\t\t.flags = CLK_SET_RATE_NO_REPARENT | CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vid_pll = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_PLL_CLK_DIV,\n\t\t.bit_idx = 19,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vid_pll\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_vid_pll_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic const struct clk_hw *gxbb_vclk_parent_hws[] = {\n\t&gxbb_vid_pll.hw,\n\t&gxbb_fclk_div4.hw,\n\t&gxbb_fclk_div3.hw,\n\t&gxbb_fclk_div5.hw,\n\t&gxbb_vid_pll.hw,\n\t&gxbb_fclk_div7.hw,\n\t&gxbb_mpll1.hw,\n};\n\nstatic struct clk_regmap gxbb_vclk_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VID_CLK_CNTL,\n\t\t.mask = 0x7,\n\t\t.shift = 16,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t \n\t\t.parent_hws = gxbb_vclk_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(gxbb_vclk_parent_hws),\n\t\t.flags = CLK_SET_RATE_NO_REPARENT | CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vclk2_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VIID_CLK_CNTL,\n\t\t.mask = 0x7,\n\t\t.shift = 16,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk2_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t \n\t\t.parent_hws = gxbb_vclk_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(gxbb_vclk_parent_hws),\n\t\t.flags = CLK_SET_RATE_NO_REPARENT | CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vclk_input = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_DIV,\n\t\t.bit_idx = 16,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk_input\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &gxbb_vclk_sel.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vclk2_input = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VIID_CLK_DIV,\n\t\t.bit_idx = 16,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk2_input\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &gxbb_vclk2_sel.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vclk_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_VID_CLK_DIV,\n\t\t.shift = 0,\n\t\t.width = 8,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_vclk_input.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vclk2_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_VIID_CLK_DIV,\n\t\t.shift = 0,\n\t\t.width = 8,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk2_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_vclk2_input.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vclk = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL,\n\t\t.bit_idx = 19,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &gxbb_vclk_div.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vclk2 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VIID_CLK_CNTL,\n\t\t.bit_idx = 19,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk2\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &gxbb_vclk2_div.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vclk_div1 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL,\n\t\t.bit_idx = 0,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk_div1\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &gxbb_vclk.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vclk_div2_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL,\n\t\t.bit_idx = 1,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk_div2_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &gxbb_vclk.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vclk_div4_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL,\n\t\t.bit_idx = 2,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk_div4_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &gxbb_vclk.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vclk_div6_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL,\n\t\t.bit_idx = 3,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk_div6_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &gxbb_vclk.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vclk_div12_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL,\n\t\t.bit_idx = 4,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk_div12_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &gxbb_vclk.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vclk2_div1 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VIID_CLK_CNTL,\n\t\t.bit_idx = 0,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk2_div1\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &gxbb_vclk2.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vclk2_div2_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VIID_CLK_CNTL,\n\t\t.bit_idx = 1,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk2_div2_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &gxbb_vclk2.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vclk2_div4_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VIID_CLK_CNTL,\n\t\t.bit_idx = 2,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk2_div4_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &gxbb_vclk2.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vclk2_div6_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VIID_CLK_CNTL,\n\t\t.bit_idx = 3,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk2_div6_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &gxbb_vclk2.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vclk2_div12_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VIID_CLK_CNTL,\n\t\t.bit_idx = 4,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk2_div12_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &gxbb_vclk2.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_fixed_factor gxbb_vclk_div2 = {\n\t.mult = 1,\n\t.div = 2,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk_div2\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_vclk_div2_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor gxbb_vclk_div4 = {\n\t.mult = 1,\n\t.div = 4,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk_div4\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_vclk_div4_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor gxbb_vclk_div6 = {\n\t.mult = 1,\n\t.div = 6,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk_div6\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_vclk_div6_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor gxbb_vclk_div12 = {\n\t.mult = 1,\n\t.div = 12,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk_div12\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_vclk_div12_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor gxbb_vclk2_div2 = {\n\t.mult = 1,\n\t.div = 2,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk2_div2\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_vclk2_div2_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor gxbb_vclk2_div4 = {\n\t.mult = 1,\n\t.div = 4,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk2_div4\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_vclk2_div4_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor gxbb_vclk2_div6 = {\n\t.mult = 1,\n\t.div = 6,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk2_div6\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_vclk2_div6_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor gxbb_vclk2_div12 = {\n\t.mult = 1,\n\t.div = 12,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk2_div12\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_vclk2_div12_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic u32 mux_table_cts_sel[] = { 0, 1, 2, 3, 4, 8, 9, 10, 11, 12 };\nstatic const struct clk_hw *gxbb_cts_parent_hws[] = {\n\t&gxbb_vclk_div1.hw,\n\t&gxbb_vclk_div2.hw,\n\t&gxbb_vclk_div4.hw,\n\t&gxbb_vclk_div6.hw,\n\t&gxbb_vclk_div12.hw,\n\t&gxbb_vclk2_div1.hw,\n\t&gxbb_vclk2_div2.hw,\n\t&gxbb_vclk2_div4.hw,\n\t&gxbb_vclk2_div6.hw,\n\t&gxbb_vclk2_div12.hw,\n};\n\nstatic struct clk_regmap gxbb_cts_enci_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VID_CLK_DIV,\n\t\t.mask = 0xf,\n\t\t.shift = 28,\n\t\t.table = mux_table_cts_sel,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cts_enci_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = gxbb_cts_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(gxbb_cts_parent_hws),\n\t\t.flags = CLK_SET_RATE_NO_REPARENT | CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct clk_regmap gxbb_cts_encp_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VID_CLK_DIV,\n\t\t.mask = 0xf,\n\t\t.shift = 20,\n\t\t.table = mux_table_cts_sel,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cts_encp_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = gxbb_cts_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(gxbb_cts_parent_hws),\n\t\t.flags = CLK_SET_RATE_NO_REPARENT | CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct clk_regmap gxbb_cts_vdac_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VIID_CLK_DIV,\n\t\t.mask = 0xf,\n\t\t.shift = 28,\n\t\t.table = mux_table_cts_sel,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cts_vdac_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = gxbb_cts_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(gxbb_cts_parent_hws),\n\t\t.flags = CLK_SET_RATE_NO_REPARENT | CLK_GET_RATE_NOCACHE,\n\t},\n};\n\n \nstatic u32 mux_table_hdmi_tx_sel[] = { 0, 1, 2, 3, 4, 8, 9, 10, 11, 12 };\nstatic const struct clk_hw *gxbb_cts_hdmi_tx_parent_hws[] = {\n\t&gxbb_vclk_div1.hw,\n\t&gxbb_vclk_div2.hw,\n\t&gxbb_vclk_div4.hw,\n\t&gxbb_vclk_div6.hw,\n\t&gxbb_vclk_div12.hw,\n\t&gxbb_vclk2_div1.hw,\n\t&gxbb_vclk2_div2.hw,\n\t&gxbb_vclk2_div4.hw,\n\t&gxbb_vclk2_div6.hw,\n\t&gxbb_vclk2_div12.hw,\n};\n\nstatic struct clk_regmap gxbb_hdmi_tx_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_HDMI_CLK_CNTL,\n\t\t.mask = 0xf,\n\t\t.shift = 16,\n\t\t.table = mux_table_hdmi_tx_sel,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"hdmi_tx_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t \n\t\t.parent_hws = gxbb_cts_hdmi_tx_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(gxbb_cts_hdmi_tx_parent_hws),\n\t\t.flags = CLK_SET_RATE_NO_REPARENT | CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct clk_regmap gxbb_cts_enci = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL2,\n\t\t.bit_idx = 0,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"cts_enci\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_cts_enci_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap gxbb_cts_encp = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL2,\n\t\t.bit_idx = 2,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"cts_encp\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_cts_encp_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap gxbb_cts_vdac = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL2,\n\t\t.bit_idx = 4,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"cts_vdac\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_cts_vdac_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap gxbb_hdmi_tx = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL2,\n\t\t.bit_idx = 5,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"hdmi_tx\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_hdmi_tx_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\n \n\nstatic const struct clk_parent_data gxbb_hdmi_parent_data[] = {\n\t{ .fw_name = \"xtal\", },\n\t{ .hw = &gxbb_fclk_div4.hw },\n\t{ .hw = &gxbb_fclk_div3.hw },\n\t{ .hw = &gxbb_fclk_div5.hw },\n};\n\nstatic struct clk_regmap gxbb_hdmi_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_HDMI_CLK_CNTL,\n\t\t.mask = 0x3,\n\t\t.shift = 9,\n\t\t.flags = CLK_MUX_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"hdmi_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_data = gxbb_hdmi_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gxbb_hdmi_parent_data),\n\t\t.flags = CLK_SET_RATE_NO_REPARENT | CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct clk_regmap gxbb_hdmi_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_HDMI_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"hdmi_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &gxbb_hdmi_sel.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct clk_regmap gxbb_hdmi = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_HDMI_CLK_CNTL,\n\t\t.bit_idx = 8,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"hdmi\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &gxbb_hdmi_div.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\n \n\nstatic const struct clk_hw *gxbb_vdec_parent_hws[] = {\n\t&gxbb_fclk_div4.hw,\n\t&gxbb_fclk_div3.hw,\n\t&gxbb_fclk_div5.hw,\n\t&gxbb_fclk_div7.hw,\n};\n\nstatic struct clk_regmap gxbb_vdec_1_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VDEC_CLK_CNTL,\n\t\t.mask = 0x3,\n\t\t.shift = 9,\n\t\t.flags = CLK_MUX_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vdec_1_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = gxbb_vdec_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(gxbb_vdec_parent_hws),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vdec_1_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_VDEC_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 7,\n\t\t.flags = CLK_DIVIDER_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vdec_1_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_vdec_1_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vdec_1 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VDEC_CLK_CNTL,\n\t\t.bit_idx = 8,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vdec_1\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_vdec_1_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vdec_hevc_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VDEC2_CLK_CNTL,\n\t\t.mask = 0x3,\n\t\t.shift = 25,\n\t\t.flags = CLK_MUX_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vdec_hevc_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = gxbb_vdec_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(gxbb_vdec_parent_hws),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vdec_hevc_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_VDEC2_CLK_CNTL,\n\t\t.shift = 16,\n\t\t.width = 7,\n\t\t.flags = CLK_DIVIDER_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vdec_hevc_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_vdec_hevc_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_vdec_hevc = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VDEC2_CLK_CNTL,\n\t\t.bit_idx = 24,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vdec_hevc\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_vdec_hevc_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic u32 mux_table_gen_clk[]\t= { 0, 4, 5, 6, 7, 8,\n\t\t\t\t    9, 10, 11, 13, 14, };\nstatic const struct clk_parent_data gen_clk_parent_data[] = {\n\t{ .fw_name = \"xtal\", },\n\t{ .hw = &gxbb_vdec_1.hw },\n\t{ .hw = &gxbb_vdec_hevc.hw },\n\t{ .hw = &gxbb_mpll0.hw },\n\t{ .hw = &gxbb_mpll1.hw },\n\t{ .hw = &gxbb_mpll2.hw },\n\t{ .hw = &gxbb_fclk_div4.hw },\n\t{ .hw = &gxbb_fclk_div3.hw },\n\t{ .hw = &gxbb_fclk_div5.hw },\n\t{ .hw = &gxbb_fclk_div7.hw },\n\t{ .hw = &gxbb_gp0_pll.hw },\n};\n\nstatic struct clk_regmap gxbb_gen_clk_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_GEN_CLK_CNTL,\n\t\t.mask = 0xf,\n\t\t.shift = 12,\n\t\t.table = mux_table_gen_clk,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gen_clk_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t \n\t\t.parent_data = gen_clk_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gen_clk_parent_data),\n\t},\n};\n\nstatic struct clk_regmap gxbb_gen_clk_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_GEN_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 11,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gen_clk_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_gen_clk_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap gxbb_gen_clk = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_GEN_CLK_CNTL,\n\t\t.bit_idx = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gen_clk\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gxbb_gen_clk_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\n#define MESON_GATE(_name, _reg, _bit) \\\n\tMESON_PCLK(_name, _reg, _bit, &gxbb_clk81.hw)\n\n \nstatic MESON_GATE(gxbb_ddr, HHI_GCLK_MPEG0, 0);\nstatic MESON_GATE(gxbb_dos, HHI_GCLK_MPEG0, 1);\nstatic MESON_GATE(gxbb_isa, HHI_GCLK_MPEG0, 5);\nstatic MESON_GATE(gxbb_pl301, HHI_GCLK_MPEG0, 6);\nstatic MESON_GATE(gxbb_periphs, HHI_GCLK_MPEG0, 7);\nstatic MESON_GATE(gxbb_spicc, HHI_GCLK_MPEG0, 8);\nstatic MESON_GATE(gxbb_i2c, HHI_GCLK_MPEG0, 9);\nstatic MESON_GATE(gxbb_sana, HHI_GCLK_MPEG0, 10);\nstatic MESON_GATE(gxbb_smart_card, HHI_GCLK_MPEG0, 11);\nstatic MESON_GATE(gxbb_rng0, HHI_GCLK_MPEG0, 12);\nstatic MESON_GATE(gxbb_uart0, HHI_GCLK_MPEG0, 13);\nstatic MESON_GATE(gxbb_sdhc, HHI_GCLK_MPEG0, 14);\nstatic MESON_GATE(gxbb_stream, HHI_GCLK_MPEG0, 15);\nstatic MESON_GATE(gxbb_async_fifo, HHI_GCLK_MPEG0, 16);\nstatic MESON_GATE(gxbb_sdio, HHI_GCLK_MPEG0, 17);\nstatic MESON_GATE(gxbb_abuf, HHI_GCLK_MPEG0, 18);\nstatic MESON_GATE(gxbb_hiu_iface, HHI_GCLK_MPEG0, 19);\nstatic MESON_GATE(gxbb_assist_misc, HHI_GCLK_MPEG0, 23);\nstatic MESON_GATE(gxbb_emmc_a, HHI_GCLK_MPEG0, 24);\nstatic MESON_GATE(gxbb_emmc_b, HHI_GCLK_MPEG0, 25);\nstatic MESON_GATE(gxbb_emmc_c, HHI_GCLK_MPEG0, 26);\nstatic MESON_GATE(gxl_acodec, HHI_GCLK_MPEG0, 28);\nstatic MESON_GATE(gxbb_spi, HHI_GCLK_MPEG0, 30);\n\nstatic MESON_GATE(gxbb_i2s_spdif, HHI_GCLK_MPEG1, 2);\nstatic MESON_GATE(gxbb_eth, HHI_GCLK_MPEG1, 3);\nstatic MESON_GATE(gxbb_demux, HHI_GCLK_MPEG1, 4);\nstatic MESON_GATE(gxbb_blkmv, HHI_GCLK_MPEG1, 14);\nstatic MESON_GATE(gxbb_aiu, HHI_GCLK_MPEG1, 15);\nstatic MESON_GATE(gxbb_uart1, HHI_GCLK_MPEG1, 16);\nstatic MESON_GATE(gxbb_g2d, HHI_GCLK_MPEG1, 20);\nstatic MESON_GATE(gxbb_usb0, HHI_GCLK_MPEG1, 21);\nstatic MESON_GATE(gxbb_usb1, HHI_GCLK_MPEG1, 22);\nstatic MESON_GATE(gxbb_reset, HHI_GCLK_MPEG1, 23);\nstatic MESON_GATE(gxbb_nand, HHI_GCLK_MPEG1, 24);\nstatic MESON_GATE(gxbb_dos_parser, HHI_GCLK_MPEG1, 25);\nstatic MESON_GATE(gxbb_usb, HHI_GCLK_MPEG1, 26);\nstatic MESON_GATE(gxbb_vdin1, HHI_GCLK_MPEG1, 28);\nstatic MESON_GATE(gxbb_ahb_arb0, HHI_GCLK_MPEG1, 29);\nstatic MESON_GATE(gxbb_efuse, HHI_GCLK_MPEG1, 30);\nstatic MESON_GATE(gxbb_boot_rom, HHI_GCLK_MPEG1, 31);\n\nstatic MESON_GATE(gxbb_ahb_data_bus, HHI_GCLK_MPEG2, 1);\nstatic MESON_GATE(gxbb_ahb_ctrl_bus, HHI_GCLK_MPEG2, 2);\nstatic MESON_GATE(gxbb_hdmi_intr_sync, HHI_GCLK_MPEG2, 3);\nstatic MESON_GATE(gxbb_hdmi_pclk, HHI_GCLK_MPEG2, 4);\nstatic MESON_GATE(gxbb_usb1_ddr_bridge, HHI_GCLK_MPEG2, 8);\nstatic MESON_GATE(gxbb_usb0_ddr_bridge, HHI_GCLK_MPEG2, 9);\nstatic MESON_GATE(gxbb_mmc_pclk, HHI_GCLK_MPEG2, 11);\nstatic MESON_GATE(gxbb_dvin, HHI_GCLK_MPEG2, 12);\nstatic MESON_GATE(gxbb_uart2, HHI_GCLK_MPEG2, 15);\nstatic MESON_GATE(gxbb_sar_adc, HHI_GCLK_MPEG2, 22);\nstatic MESON_GATE(gxbb_vpu_intr, HHI_GCLK_MPEG2, 25);\nstatic MESON_GATE(gxbb_sec_ahb_ahb3_bridge, HHI_GCLK_MPEG2, 26);\nstatic MESON_GATE(gxbb_clk81_a53, HHI_GCLK_MPEG2, 29);\n\nstatic MESON_GATE(gxbb_vclk2_venci0, HHI_GCLK_OTHER, 1);\nstatic MESON_GATE(gxbb_vclk2_venci1, HHI_GCLK_OTHER, 2);\nstatic MESON_GATE(gxbb_vclk2_vencp0, HHI_GCLK_OTHER, 3);\nstatic MESON_GATE(gxbb_vclk2_vencp1, HHI_GCLK_OTHER, 4);\nstatic MESON_GATE(gxbb_gclk_venci_int0, HHI_GCLK_OTHER, 8);\nstatic MESON_GATE(gxbb_gclk_vencp_int, HHI_GCLK_OTHER, 9);\nstatic MESON_GATE(gxbb_dac_clk, HHI_GCLK_OTHER, 10);\nstatic MESON_GATE(gxbb_aoclk_gate, HHI_GCLK_OTHER, 14);\nstatic MESON_GATE(gxbb_iec958_gate, HHI_GCLK_OTHER, 16);\nstatic MESON_GATE(gxbb_enc480p, HHI_GCLK_OTHER, 20);\nstatic MESON_GATE(gxbb_rng1, HHI_GCLK_OTHER, 21);\nstatic MESON_GATE(gxbb_gclk_venci_int1, HHI_GCLK_OTHER, 22);\nstatic MESON_GATE(gxbb_vclk2_venclmcc, HHI_GCLK_OTHER, 24);\nstatic MESON_GATE(gxbb_vclk2_vencl, HHI_GCLK_OTHER, 25);\nstatic MESON_GATE(gxbb_vclk_other, HHI_GCLK_OTHER, 26);\nstatic MESON_GATE(gxbb_edp, HHI_GCLK_OTHER, 31);\n\n \n\nstatic MESON_GATE(gxbb_ao_media_cpu, HHI_GCLK_AO, 0);\nstatic MESON_GATE(gxbb_ao_ahb_sram, HHI_GCLK_AO, 1);\nstatic MESON_GATE(gxbb_ao_ahb_bus, HHI_GCLK_AO, 2);\nstatic MESON_GATE(gxbb_ao_iface, HHI_GCLK_AO, 3);\nstatic MESON_GATE(gxbb_ao_i2c, HHI_GCLK_AO, 4);\n\n \nstatic MESON_PCLK(gxbb_aiu_glue, HHI_GCLK_MPEG1, 6, &gxbb_aiu.hw);\nstatic MESON_PCLK(gxbb_iec958, HHI_GCLK_MPEG1, 7, &gxbb_aiu_glue.hw);\nstatic MESON_PCLK(gxbb_i2s_out, HHI_GCLK_MPEG1, 8, &gxbb_aiu_glue.hw);\nstatic MESON_PCLK(gxbb_amclk, HHI_GCLK_MPEG1, 9, &gxbb_aiu_glue.hw);\nstatic MESON_PCLK(gxbb_aififo2, HHI_GCLK_MPEG1, 10, &gxbb_aiu_glue.hw);\nstatic MESON_PCLK(gxbb_mixer, HHI_GCLK_MPEG1, 11, &gxbb_aiu_glue.hw);\nstatic MESON_PCLK(gxbb_mixer_iface, HHI_GCLK_MPEG1, 12, &gxbb_aiu_glue.hw);\nstatic MESON_PCLK(gxbb_adc, HHI_GCLK_MPEG1, 13, &gxbb_aiu_glue.hw);\n\n \n\nstatic struct clk_hw *gxbb_hw_clks[] = {\n\t[CLKID_SYS_PLL]\t\t    = &gxbb_sys_pll.hw,\n\t[CLKID_HDMI_PLL]\t    = &gxbb_hdmi_pll.hw,\n\t[CLKID_FIXED_PLL]\t    = &gxbb_fixed_pll.hw,\n\t[CLKID_FCLK_DIV2]\t    = &gxbb_fclk_div2.hw,\n\t[CLKID_FCLK_DIV3]\t    = &gxbb_fclk_div3.hw,\n\t[CLKID_FCLK_DIV4]\t    = &gxbb_fclk_div4.hw,\n\t[CLKID_FCLK_DIV5]\t    = &gxbb_fclk_div5.hw,\n\t[CLKID_FCLK_DIV7]\t    = &gxbb_fclk_div7.hw,\n\t[CLKID_GP0_PLL]\t\t    = &gxbb_gp0_pll.hw,\n\t[CLKID_MPEG_SEL]\t    = &gxbb_mpeg_clk_sel.hw,\n\t[CLKID_MPEG_DIV]\t    = &gxbb_mpeg_clk_div.hw,\n\t[CLKID_CLK81]\t\t    = &gxbb_clk81.hw,\n\t[CLKID_MPLL0]\t\t    = &gxbb_mpll0.hw,\n\t[CLKID_MPLL1]\t\t    = &gxbb_mpll1.hw,\n\t[CLKID_MPLL2]\t\t    = &gxbb_mpll2.hw,\n\t[CLKID_DDR]\t\t    = &gxbb_ddr.hw,\n\t[CLKID_DOS]\t\t    = &gxbb_dos.hw,\n\t[CLKID_ISA]\t\t    = &gxbb_isa.hw,\n\t[CLKID_PL301]\t\t    = &gxbb_pl301.hw,\n\t[CLKID_PERIPHS]\t\t    = &gxbb_periphs.hw,\n\t[CLKID_SPICC]\t\t    = &gxbb_spicc.hw,\n\t[CLKID_I2C]\t\t    = &gxbb_i2c.hw,\n\t[CLKID_SAR_ADC]\t\t    = &gxbb_sar_adc.hw,\n\t[CLKID_SMART_CARD]\t    = &gxbb_smart_card.hw,\n\t[CLKID_RNG0]\t\t    = &gxbb_rng0.hw,\n\t[CLKID_UART0]\t\t    = &gxbb_uart0.hw,\n\t[CLKID_SDHC]\t\t    = &gxbb_sdhc.hw,\n\t[CLKID_STREAM]\t\t    = &gxbb_stream.hw,\n\t[CLKID_ASYNC_FIFO]\t    = &gxbb_async_fifo.hw,\n\t[CLKID_SDIO]\t\t    = &gxbb_sdio.hw,\n\t[CLKID_ABUF]\t\t    = &gxbb_abuf.hw,\n\t[CLKID_HIU_IFACE]\t    = &gxbb_hiu_iface.hw,\n\t[CLKID_ASSIST_MISC]\t    = &gxbb_assist_misc.hw,\n\t[CLKID_SPI]\t\t    = &gxbb_spi.hw,\n\t[CLKID_I2S_SPDIF]\t    = &gxbb_i2s_spdif.hw,\n\t[CLKID_ETH]\t\t    = &gxbb_eth.hw,\n\t[CLKID_DEMUX]\t\t    = &gxbb_demux.hw,\n\t[CLKID_AIU_GLUE]\t    = &gxbb_aiu_glue.hw,\n\t[CLKID_IEC958]\t\t    = &gxbb_iec958.hw,\n\t[CLKID_I2S_OUT]\t\t    = &gxbb_i2s_out.hw,\n\t[CLKID_AMCLK]\t\t    = &gxbb_amclk.hw,\n\t[CLKID_AIFIFO2]\t\t    = &gxbb_aififo2.hw,\n\t[CLKID_MIXER]\t\t    = &gxbb_mixer.hw,\n\t[CLKID_MIXER_IFACE]\t    = &gxbb_mixer_iface.hw,\n\t[CLKID_ADC]\t\t    = &gxbb_adc.hw,\n\t[CLKID_BLKMV]\t\t    = &gxbb_blkmv.hw,\n\t[CLKID_AIU]\t\t    = &gxbb_aiu.hw,\n\t[CLKID_UART1]\t\t    = &gxbb_uart1.hw,\n\t[CLKID_G2D]\t\t    = &gxbb_g2d.hw,\n\t[CLKID_USB0]\t\t    = &gxbb_usb0.hw,\n\t[CLKID_USB1]\t\t    = &gxbb_usb1.hw,\n\t[CLKID_RESET]\t\t    = &gxbb_reset.hw,\n\t[CLKID_NAND]\t\t    = &gxbb_nand.hw,\n\t[CLKID_DOS_PARSER]\t    = &gxbb_dos_parser.hw,\n\t[CLKID_USB]\t\t    = &gxbb_usb.hw,\n\t[CLKID_VDIN1]\t\t    = &gxbb_vdin1.hw,\n\t[CLKID_AHB_ARB0]\t    = &gxbb_ahb_arb0.hw,\n\t[CLKID_EFUSE]\t\t    = &gxbb_efuse.hw,\n\t[CLKID_BOOT_ROM]\t    = &gxbb_boot_rom.hw,\n\t[CLKID_AHB_DATA_BUS]\t    = &gxbb_ahb_data_bus.hw,\n\t[CLKID_AHB_CTRL_BUS]\t    = &gxbb_ahb_ctrl_bus.hw,\n\t[CLKID_HDMI_INTR_SYNC]\t    = &gxbb_hdmi_intr_sync.hw,\n\t[CLKID_HDMI_PCLK]\t    = &gxbb_hdmi_pclk.hw,\n\t[CLKID_USB1_DDR_BRIDGE]\t    = &gxbb_usb1_ddr_bridge.hw,\n\t[CLKID_USB0_DDR_BRIDGE]\t    = &gxbb_usb0_ddr_bridge.hw,\n\t[CLKID_MMC_PCLK]\t    = &gxbb_mmc_pclk.hw,\n\t[CLKID_DVIN]\t\t    = &gxbb_dvin.hw,\n\t[CLKID_UART2]\t\t    = &gxbb_uart2.hw,\n\t[CLKID_SANA]\t\t    = &gxbb_sana.hw,\n\t[CLKID_VPU_INTR]\t    = &gxbb_vpu_intr.hw,\n\t[CLKID_SEC_AHB_AHB3_BRIDGE] = &gxbb_sec_ahb_ahb3_bridge.hw,\n\t[CLKID_CLK81_A53]\t    = &gxbb_clk81_a53.hw,\n\t[CLKID_VCLK2_VENCI0]\t    = &gxbb_vclk2_venci0.hw,\n\t[CLKID_VCLK2_VENCI1]\t    = &gxbb_vclk2_venci1.hw,\n\t[CLKID_VCLK2_VENCP0]\t    = &gxbb_vclk2_vencp0.hw,\n\t[CLKID_VCLK2_VENCP1]\t    = &gxbb_vclk2_vencp1.hw,\n\t[CLKID_GCLK_VENCI_INT0]\t    = &gxbb_gclk_venci_int0.hw,\n\t[CLKID_GCLK_VENCI_INT]\t    = &gxbb_gclk_vencp_int.hw,\n\t[CLKID_DAC_CLK]\t\t    = &gxbb_dac_clk.hw,\n\t[CLKID_AOCLK_GATE]\t    = &gxbb_aoclk_gate.hw,\n\t[CLKID_IEC958_GATE]\t    = &gxbb_iec958_gate.hw,\n\t[CLKID_ENC480P]\t\t    = &gxbb_enc480p.hw,\n\t[CLKID_RNG1]\t\t    = &gxbb_rng1.hw,\n\t[CLKID_GCLK_VENCI_INT1]\t    = &gxbb_gclk_venci_int1.hw,\n\t[CLKID_VCLK2_VENCLMCC]\t    = &gxbb_vclk2_venclmcc.hw,\n\t[CLKID_VCLK2_VENCL]\t    = &gxbb_vclk2_vencl.hw,\n\t[CLKID_VCLK_OTHER]\t    = &gxbb_vclk_other.hw,\n\t[CLKID_EDP]\t\t    = &gxbb_edp.hw,\n\t[CLKID_AO_MEDIA_CPU]\t    = &gxbb_ao_media_cpu.hw,\n\t[CLKID_AO_AHB_SRAM]\t    = &gxbb_ao_ahb_sram.hw,\n\t[CLKID_AO_AHB_BUS]\t    = &gxbb_ao_ahb_bus.hw,\n\t[CLKID_AO_IFACE]\t    = &gxbb_ao_iface.hw,\n\t[CLKID_AO_I2C]\t\t    = &gxbb_ao_i2c.hw,\n\t[CLKID_SD_EMMC_A]\t    = &gxbb_emmc_a.hw,\n\t[CLKID_SD_EMMC_B]\t    = &gxbb_emmc_b.hw,\n\t[CLKID_SD_EMMC_C]\t    = &gxbb_emmc_c.hw,\n\t[CLKID_SAR_ADC_CLK]\t    = &gxbb_sar_adc_clk.hw,\n\t[CLKID_SAR_ADC_SEL]\t    = &gxbb_sar_adc_clk_sel.hw,\n\t[CLKID_SAR_ADC_DIV]\t    = &gxbb_sar_adc_clk_div.hw,\n\t[CLKID_MALI_0_SEL]\t    = &gxbb_mali_0_sel.hw,\n\t[CLKID_MALI_0_DIV]\t    = &gxbb_mali_0_div.hw,\n\t[CLKID_MALI_0]\t\t    = &gxbb_mali_0.hw,\n\t[CLKID_MALI_1_SEL]\t    = &gxbb_mali_1_sel.hw,\n\t[CLKID_MALI_1_DIV]\t    = &gxbb_mali_1_div.hw,\n\t[CLKID_MALI_1]\t\t    = &gxbb_mali_1.hw,\n\t[CLKID_MALI]\t\t    = &gxbb_mali.hw,\n\t[CLKID_CTS_AMCLK]\t    = &gxbb_cts_amclk.hw,\n\t[CLKID_CTS_AMCLK_SEL]\t    = &gxbb_cts_amclk_sel.hw,\n\t[CLKID_CTS_AMCLK_DIV]\t    = &gxbb_cts_amclk_div.hw,\n\t[CLKID_CTS_MCLK_I958]\t    = &gxbb_cts_mclk_i958.hw,\n\t[CLKID_CTS_MCLK_I958_SEL]   = &gxbb_cts_mclk_i958_sel.hw,\n\t[CLKID_CTS_MCLK_I958_DIV]   = &gxbb_cts_mclk_i958_div.hw,\n\t[CLKID_CTS_I958]\t    = &gxbb_cts_i958.hw,\n\t[CLKID_32K_CLK]\t\t    = &gxbb_32k_clk.hw,\n\t[CLKID_32K_CLK_SEL]\t    = &gxbb_32k_clk_sel.hw,\n\t[CLKID_32K_CLK_DIV]\t    = &gxbb_32k_clk_div.hw,\n\t[CLKID_SD_EMMC_A_CLK0_SEL]  = &gxbb_sd_emmc_a_clk0_sel.hw,\n\t[CLKID_SD_EMMC_A_CLK0_DIV]  = &gxbb_sd_emmc_a_clk0_div.hw,\n\t[CLKID_SD_EMMC_A_CLK0]\t    = &gxbb_sd_emmc_a_clk0.hw,\n\t[CLKID_SD_EMMC_B_CLK0_SEL]  = &gxbb_sd_emmc_b_clk0_sel.hw,\n\t[CLKID_SD_EMMC_B_CLK0_DIV]  = &gxbb_sd_emmc_b_clk0_div.hw,\n\t[CLKID_SD_EMMC_B_CLK0]\t    = &gxbb_sd_emmc_b_clk0.hw,\n\t[CLKID_SD_EMMC_C_CLK0_SEL]  = &gxbb_sd_emmc_c_clk0_sel.hw,\n\t[CLKID_SD_EMMC_C_CLK0_DIV]  = &gxbb_sd_emmc_c_clk0_div.hw,\n\t[CLKID_SD_EMMC_C_CLK0]\t    = &gxbb_sd_emmc_c_clk0.hw,\n\t[CLKID_VPU_0_SEL]\t    = &gxbb_vpu_0_sel.hw,\n\t[CLKID_VPU_0_DIV]\t    = &gxbb_vpu_0_div.hw,\n\t[CLKID_VPU_0]\t\t    = &gxbb_vpu_0.hw,\n\t[CLKID_VPU_1_SEL]\t    = &gxbb_vpu_1_sel.hw,\n\t[CLKID_VPU_1_DIV]\t    = &gxbb_vpu_1_div.hw,\n\t[CLKID_VPU_1]\t\t    = &gxbb_vpu_1.hw,\n\t[CLKID_VPU]\t\t    = &gxbb_vpu.hw,\n\t[CLKID_VAPB_0_SEL]\t    = &gxbb_vapb_0_sel.hw,\n\t[CLKID_VAPB_0_DIV]\t    = &gxbb_vapb_0_div.hw,\n\t[CLKID_VAPB_0]\t\t    = &gxbb_vapb_0.hw,\n\t[CLKID_VAPB_1_SEL]\t    = &gxbb_vapb_1_sel.hw,\n\t[CLKID_VAPB_1_DIV]\t    = &gxbb_vapb_1_div.hw,\n\t[CLKID_VAPB_1]\t\t    = &gxbb_vapb_1.hw,\n\t[CLKID_VAPB_SEL]\t    = &gxbb_vapb_sel.hw,\n\t[CLKID_VAPB]\t\t    = &gxbb_vapb.hw,\n\t[CLKID_HDMI_PLL_PRE_MULT]   = &gxbb_hdmi_pll_pre_mult.hw,\n\t[CLKID_MPLL0_DIV]\t    = &gxbb_mpll0_div.hw,\n\t[CLKID_MPLL1_DIV]\t    = &gxbb_mpll1_div.hw,\n\t[CLKID_MPLL2_DIV]\t    = &gxbb_mpll2_div.hw,\n\t[CLKID_MPLL_PREDIV]\t    = &gxbb_mpll_prediv.hw,\n\t[CLKID_FCLK_DIV2_DIV]\t    = &gxbb_fclk_div2_div.hw,\n\t[CLKID_FCLK_DIV3_DIV]\t    = &gxbb_fclk_div3_div.hw,\n\t[CLKID_FCLK_DIV4_DIV]\t    = &gxbb_fclk_div4_div.hw,\n\t[CLKID_FCLK_DIV5_DIV]\t    = &gxbb_fclk_div5_div.hw,\n\t[CLKID_FCLK_DIV7_DIV]\t    = &gxbb_fclk_div7_div.hw,\n\t[CLKID_VDEC_1_SEL]\t    = &gxbb_vdec_1_sel.hw,\n\t[CLKID_VDEC_1_DIV]\t    = &gxbb_vdec_1_div.hw,\n\t[CLKID_VDEC_1]\t\t    = &gxbb_vdec_1.hw,\n\t[CLKID_VDEC_HEVC_SEL]\t    = &gxbb_vdec_hevc_sel.hw,\n\t[CLKID_VDEC_HEVC_DIV]\t    = &gxbb_vdec_hevc_div.hw,\n\t[CLKID_VDEC_HEVC]\t    = &gxbb_vdec_hevc.hw,\n\t[CLKID_GEN_CLK_SEL]\t    = &gxbb_gen_clk_sel.hw,\n\t[CLKID_GEN_CLK_DIV]\t    = &gxbb_gen_clk_div.hw,\n\t[CLKID_GEN_CLK]\t\t    = &gxbb_gen_clk.hw,\n\t[CLKID_FIXED_PLL_DCO]\t    = &gxbb_fixed_pll_dco.hw,\n\t[CLKID_HDMI_PLL_DCO]\t    = &gxbb_hdmi_pll_dco.hw,\n\t[CLKID_HDMI_PLL_OD]\t    = &gxbb_hdmi_pll_od.hw,\n\t[CLKID_HDMI_PLL_OD2]\t    = &gxbb_hdmi_pll_od2.hw,\n\t[CLKID_SYS_PLL_DCO]\t    = &gxbb_sys_pll_dco.hw,\n\t[CLKID_GP0_PLL_DCO]\t    = &gxbb_gp0_pll_dco.hw,\n\t[CLKID_VID_PLL_DIV]\t    = &gxbb_vid_pll_div.hw,\n\t[CLKID_VID_PLL_SEL]\t    = &gxbb_vid_pll_sel.hw,\n\t[CLKID_VID_PLL]\t\t    = &gxbb_vid_pll.hw,\n\t[CLKID_VCLK_SEL]\t    = &gxbb_vclk_sel.hw,\n\t[CLKID_VCLK2_SEL]\t    = &gxbb_vclk2_sel.hw,\n\t[CLKID_VCLK_INPUT]\t    = &gxbb_vclk_input.hw,\n\t[CLKID_VCLK2_INPUT]\t    = &gxbb_vclk2_input.hw,\n\t[CLKID_VCLK_DIV]\t    = &gxbb_vclk_div.hw,\n\t[CLKID_VCLK2_DIV]\t    = &gxbb_vclk2_div.hw,\n\t[CLKID_VCLK]\t\t    = &gxbb_vclk.hw,\n\t[CLKID_VCLK2]\t\t    = &gxbb_vclk2.hw,\n\t[CLKID_VCLK_DIV1]\t    = &gxbb_vclk_div1.hw,\n\t[CLKID_VCLK_DIV2_EN]\t    = &gxbb_vclk_div2_en.hw,\n\t[CLKID_VCLK_DIV2]\t    = &gxbb_vclk_div2.hw,\n\t[CLKID_VCLK_DIV4_EN]\t    = &gxbb_vclk_div4_en.hw,\n\t[CLKID_VCLK_DIV4]\t    = &gxbb_vclk_div4.hw,\n\t[CLKID_VCLK_DIV6_EN]\t    = &gxbb_vclk_div6_en.hw,\n\t[CLKID_VCLK_DIV6]\t    = &gxbb_vclk_div6.hw,\n\t[CLKID_VCLK_DIV12_EN]\t    = &gxbb_vclk_div12_en.hw,\n\t[CLKID_VCLK_DIV12]\t    = &gxbb_vclk_div12.hw,\n\t[CLKID_VCLK2_DIV1]\t    = &gxbb_vclk2_div1.hw,\n\t[CLKID_VCLK2_DIV2_EN]\t    = &gxbb_vclk2_div2_en.hw,\n\t[CLKID_VCLK2_DIV2]\t    = &gxbb_vclk2_div2.hw,\n\t[CLKID_VCLK2_DIV4_EN]\t    = &gxbb_vclk2_div4_en.hw,\n\t[CLKID_VCLK2_DIV4]\t    = &gxbb_vclk2_div4.hw,\n\t[CLKID_VCLK2_DIV6_EN]\t    = &gxbb_vclk2_div6_en.hw,\n\t[CLKID_VCLK2_DIV6]\t    = &gxbb_vclk2_div6.hw,\n\t[CLKID_VCLK2_DIV12_EN]\t    = &gxbb_vclk2_div12_en.hw,\n\t[CLKID_VCLK2_DIV12]\t    = &gxbb_vclk2_div12.hw,\n\t[CLKID_CTS_ENCI_SEL]\t    = &gxbb_cts_enci_sel.hw,\n\t[CLKID_CTS_ENCP_SEL]\t    = &gxbb_cts_encp_sel.hw,\n\t[CLKID_CTS_VDAC_SEL]\t    = &gxbb_cts_vdac_sel.hw,\n\t[CLKID_HDMI_TX_SEL]\t    = &gxbb_hdmi_tx_sel.hw,\n\t[CLKID_CTS_ENCI]\t    = &gxbb_cts_enci.hw,\n\t[CLKID_CTS_ENCP]\t    = &gxbb_cts_encp.hw,\n\t[CLKID_CTS_VDAC]\t    = &gxbb_cts_vdac.hw,\n\t[CLKID_HDMI_TX]\t\t    = &gxbb_hdmi_tx.hw,\n\t[CLKID_HDMI_SEL]\t    = &gxbb_hdmi_sel.hw,\n\t[CLKID_HDMI_DIV]\t    = &gxbb_hdmi_div.hw,\n\t[CLKID_HDMI]\t\t    = &gxbb_hdmi.hw,\n};\n\nstatic struct clk_hw *gxl_hw_clks[] = {\n\t[CLKID_SYS_PLL]\t\t    = &gxbb_sys_pll.hw,\n\t[CLKID_HDMI_PLL]\t    = &gxl_hdmi_pll.hw,\n\t[CLKID_FIXED_PLL]\t    = &gxbb_fixed_pll.hw,\n\t[CLKID_FCLK_DIV2]\t    = &gxbb_fclk_div2.hw,\n\t[CLKID_FCLK_DIV3]\t    = &gxbb_fclk_div3.hw,\n\t[CLKID_FCLK_DIV4]\t    = &gxbb_fclk_div4.hw,\n\t[CLKID_FCLK_DIV5]\t    = &gxbb_fclk_div5.hw,\n\t[CLKID_FCLK_DIV7]\t    = &gxbb_fclk_div7.hw,\n\t[CLKID_GP0_PLL]\t\t    = &gxbb_gp0_pll.hw,\n\t[CLKID_MPEG_SEL]\t    = &gxbb_mpeg_clk_sel.hw,\n\t[CLKID_MPEG_DIV]\t    = &gxbb_mpeg_clk_div.hw,\n\t[CLKID_CLK81]\t\t    = &gxbb_clk81.hw,\n\t[CLKID_MPLL0]\t\t    = &gxbb_mpll0.hw,\n\t[CLKID_MPLL1]\t\t    = &gxbb_mpll1.hw,\n\t[CLKID_MPLL2]\t\t    = &gxbb_mpll2.hw,\n\t[CLKID_DDR]\t\t    = &gxbb_ddr.hw,\n\t[CLKID_DOS]\t\t    = &gxbb_dos.hw,\n\t[CLKID_ISA]\t\t    = &gxbb_isa.hw,\n\t[CLKID_PL301]\t\t    = &gxbb_pl301.hw,\n\t[CLKID_PERIPHS]\t\t    = &gxbb_periphs.hw,\n\t[CLKID_SPICC]\t\t    = &gxbb_spicc.hw,\n\t[CLKID_I2C]\t\t    = &gxbb_i2c.hw,\n\t[CLKID_SAR_ADC]\t\t    = &gxbb_sar_adc.hw,\n\t[CLKID_SMART_CARD]\t    = &gxbb_smart_card.hw,\n\t[CLKID_RNG0]\t\t    = &gxbb_rng0.hw,\n\t[CLKID_UART0]\t\t    = &gxbb_uart0.hw,\n\t[CLKID_SDHC]\t\t    = &gxbb_sdhc.hw,\n\t[CLKID_STREAM]\t\t    = &gxbb_stream.hw,\n\t[CLKID_ASYNC_FIFO]\t    = &gxbb_async_fifo.hw,\n\t[CLKID_SDIO]\t\t    = &gxbb_sdio.hw,\n\t[CLKID_ABUF]\t\t    = &gxbb_abuf.hw,\n\t[CLKID_HIU_IFACE]\t    = &gxbb_hiu_iface.hw,\n\t[CLKID_ASSIST_MISC]\t    = &gxbb_assist_misc.hw,\n\t[CLKID_SPI]\t\t    = &gxbb_spi.hw,\n\t[CLKID_I2S_SPDIF]\t    = &gxbb_i2s_spdif.hw,\n\t[CLKID_ETH]\t\t    = &gxbb_eth.hw,\n\t[CLKID_DEMUX]\t\t    = &gxbb_demux.hw,\n\t[CLKID_AIU_GLUE]\t    = &gxbb_aiu_glue.hw,\n\t[CLKID_IEC958]\t\t    = &gxbb_iec958.hw,\n\t[CLKID_I2S_OUT]\t\t    = &gxbb_i2s_out.hw,\n\t[CLKID_AMCLK]\t\t    = &gxbb_amclk.hw,\n\t[CLKID_AIFIFO2]\t\t    = &gxbb_aififo2.hw,\n\t[CLKID_MIXER]\t\t    = &gxbb_mixer.hw,\n\t[CLKID_MIXER_IFACE]\t    = &gxbb_mixer_iface.hw,\n\t[CLKID_ADC]\t\t    = &gxbb_adc.hw,\n\t[CLKID_BLKMV]\t\t    = &gxbb_blkmv.hw,\n\t[CLKID_AIU]\t\t    = &gxbb_aiu.hw,\n\t[CLKID_UART1]\t\t    = &gxbb_uart1.hw,\n\t[CLKID_G2D]\t\t    = &gxbb_g2d.hw,\n\t[CLKID_USB0]\t\t    = &gxbb_usb0.hw,\n\t[CLKID_USB1]\t\t    = &gxbb_usb1.hw,\n\t[CLKID_RESET]\t\t    = &gxbb_reset.hw,\n\t[CLKID_NAND]\t\t    = &gxbb_nand.hw,\n\t[CLKID_DOS_PARSER]\t    = &gxbb_dos_parser.hw,\n\t[CLKID_USB]\t\t    = &gxbb_usb.hw,\n\t[CLKID_VDIN1]\t\t    = &gxbb_vdin1.hw,\n\t[CLKID_AHB_ARB0]\t    = &gxbb_ahb_arb0.hw,\n\t[CLKID_EFUSE]\t\t    = &gxbb_efuse.hw,\n\t[CLKID_BOOT_ROM]\t    = &gxbb_boot_rom.hw,\n\t[CLKID_AHB_DATA_BUS]\t    = &gxbb_ahb_data_bus.hw,\n\t[CLKID_AHB_CTRL_BUS]\t    = &gxbb_ahb_ctrl_bus.hw,\n\t[CLKID_HDMI_INTR_SYNC]\t    = &gxbb_hdmi_intr_sync.hw,\n\t[CLKID_HDMI_PCLK]\t    = &gxbb_hdmi_pclk.hw,\n\t[CLKID_USB1_DDR_BRIDGE]\t    = &gxbb_usb1_ddr_bridge.hw,\n\t[CLKID_USB0_DDR_BRIDGE]\t    = &gxbb_usb0_ddr_bridge.hw,\n\t[CLKID_MMC_PCLK]\t    = &gxbb_mmc_pclk.hw,\n\t[CLKID_DVIN]\t\t    = &gxbb_dvin.hw,\n\t[CLKID_UART2]\t\t    = &gxbb_uart2.hw,\n\t[CLKID_SANA]\t\t    = &gxbb_sana.hw,\n\t[CLKID_VPU_INTR]\t    = &gxbb_vpu_intr.hw,\n\t[CLKID_SEC_AHB_AHB3_BRIDGE] = &gxbb_sec_ahb_ahb3_bridge.hw,\n\t[CLKID_CLK81_A53]\t    = &gxbb_clk81_a53.hw,\n\t[CLKID_VCLK2_VENCI0]\t    = &gxbb_vclk2_venci0.hw,\n\t[CLKID_VCLK2_VENCI1]\t    = &gxbb_vclk2_venci1.hw,\n\t[CLKID_VCLK2_VENCP0]\t    = &gxbb_vclk2_vencp0.hw,\n\t[CLKID_VCLK2_VENCP1]\t    = &gxbb_vclk2_vencp1.hw,\n\t[CLKID_GCLK_VENCI_INT0]\t    = &gxbb_gclk_venci_int0.hw,\n\t[CLKID_GCLK_VENCI_INT]\t    = &gxbb_gclk_vencp_int.hw,\n\t[CLKID_DAC_CLK]\t\t    = &gxbb_dac_clk.hw,\n\t[CLKID_AOCLK_GATE]\t    = &gxbb_aoclk_gate.hw,\n\t[CLKID_IEC958_GATE]\t    = &gxbb_iec958_gate.hw,\n\t[CLKID_ENC480P]\t\t    = &gxbb_enc480p.hw,\n\t[CLKID_RNG1]\t\t    = &gxbb_rng1.hw,\n\t[CLKID_GCLK_VENCI_INT1]\t    = &gxbb_gclk_venci_int1.hw,\n\t[CLKID_VCLK2_VENCLMCC]\t    = &gxbb_vclk2_venclmcc.hw,\n\t[CLKID_VCLK2_VENCL]\t    = &gxbb_vclk2_vencl.hw,\n\t[CLKID_VCLK_OTHER]\t    = &gxbb_vclk_other.hw,\n\t[CLKID_EDP]\t\t    = &gxbb_edp.hw,\n\t[CLKID_AO_MEDIA_CPU]\t    = &gxbb_ao_media_cpu.hw,\n\t[CLKID_AO_AHB_SRAM]\t    = &gxbb_ao_ahb_sram.hw,\n\t[CLKID_AO_AHB_BUS]\t    = &gxbb_ao_ahb_bus.hw,\n\t[CLKID_AO_IFACE]\t    = &gxbb_ao_iface.hw,\n\t[CLKID_AO_I2C]\t\t    = &gxbb_ao_i2c.hw,\n\t[CLKID_SD_EMMC_A]\t    = &gxbb_emmc_a.hw,\n\t[CLKID_SD_EMMC_B]\t    = &gxbb_emmc_b.hw,\n\t[CLKID_SD_EMMC_C]\t    = &gxbb_emmc_c.hw,\n\t[CLKID_SAR_ADC_CLK]\t    = &gxbb_sar_adc_clk.hw,\n\t[CLKID_SAR_ADC_SEL]\t    = &gxbb_sar_adc_clk_sel.hw,\n\t[CLKID_SAR_ADC_DIV]\t    = &gxbb_sar_adc_clk_div.hw,\n\t[CLKID_MALI_0_SEL]\t    = &gxbb_mali_0_sel.hw,\n\t[CLKID_MALI_0_DIV]\t    = &gxbb_mali_0_div.hw,\n\t[CLKID_MALI_0]\t\t    = &gxbb_mali_0.hw,\n\t[CLKID_MALI_1_SEL]\t    = &gxbb_mali_1_sel.hw,\n\t[CLKID_MALI_1_DIV]\t    = &gxbb_mali_1_div.hw,\n\t[CLKID_MALI_1]\t\t    = &gxbb_mali_1.hw,\n\t[CLKID_MALI]\t\t    = &gxbb_mali.hw,\n\t[CLKID_CTS_AMCLK]\t    = &gxbb_cts_amclk.hw,\n\t[CLKID_CTS_AMCLK_SEL]\t    = &gxbb_cts_amclk_sel.hw,\n\t[CLKID_CTS_AMCLK_DIV]\t    = &gxbb_cts_amclk_div.hw,\n\t[CLKID_CTS_MCLK_I958]\t    = &gxbb_cts_mclk_i958.hw,\n\t[CLKID_CTS_MCLK_I958_SEL]   = &gxbb_cts_mclk_i958_sel.hw,\n\t[CLKID_CTS_MCLK_I958_DIV]   = &gxbb_cts_mclk_i958_div.hw,\n\t[CLKID_CTS_I958]\t    = &gxbb_cts_i958.hw,\n\t[CLKID_32K_CLK]\t\t    = &gxbb_32k_clk.hw,\n\t[CLKID_32K_CLK_SEL]\t    = &gxbb_32k_clk_sel.hw,\n\t[CLKID_32K_CLK_DIV]\t    = &gxbb_32k_clk_div.hw,\n\t[CLKID_SD_EMMC_A_CLK0_SEL]  = &gxbb_sd_emmc_a_clk0_sel.hw,\n\t[CLKID_SD_EMMC_A_CLK0_DIV]  = &gxbb_sd_emmc_a_clk0_div.hw,\n\t[CLKID_SD_EMMC_A_CLK0]\t    = &gxbb_sd_emmc_a_clk0.hw,\n\t[CLKID_SD_EMMC_B_CLK0_SEL]  = &gxbb_sd_emmc_b_clk0_sel.hw,\n\t[CLKID_SD_EMMC_B_CLK0_DIV]  = &gxbb_sd_emmc_b_clk0_div.hw,\n\t[CLKID_SD_EMMC_B_CLK0]\t    = &gxbb_sd_emmc_b_clk0.hw,\n\t[CLKID_SD_EMMC_C_CLK0_SEL]  = &gxbb_sd_emmc_c_clk0_sel.hw,\n\t[CLKID_SD_EMMC_C_CLK0_DIV]  = &gxbb_sd_emmc_c_clk0_div.hw,\n\t[CLKID_SD_EMMC_C_CLK0]\t    = &gxbb_sd_emmc_c_clk0.hw,\n\t[CLKID_VPU_0_SEL]\t    = &gxbb_vpu_0_sel.hw,\n\t[CLKID_VPU_0_DIV]\t    = &gxbb_vpu_0_div.hw,\n\t[CLKID_VPU_0]\t\t    = &gxbb_vpu_0.hw,\n\t[CLKID_VPU_1_SEL]\t    = &gxbb_vpu_1_sel.hw,\n\t[CLKID_VPU_1_DIV]\t    = &gxbb_vpu_1_div.hw,\n\t[CLKID_VPU_1]\t\t    = &gxbb_vpu_1.hw,\n\t[CLKID_VPU]\t\t    = &gxbb_vpu.hw,\n\t[CLKID_VAPB_0_SEL]\t    = &gxbb_vapb_0_sel.hw,\n\t[CLKID_VAPB_0_DIV]\t    = &gxbb_vapb_0_div.hw,\n\t[CLKID_VAPB_0]\t\t    = &gxbb_vapb_0.hw,\n\t[CLKID_VAPB_1_SEL]\t    = &gxbb_vapb_1_sel.hw,\n\t[CLKID_VAPB_1_DIV]\t    = &gxbb_vapb_1_div.hw,\n\t[CLKID_VAPB_1]\t\t    = &gxbb_vapb_1.hw,\n\t[CLKID_VAPB_SEL]\t    = &gxbb_vapb_sel.hw,\n\t[CLKID_VAPB]\t\t    = &gxbb_vapb.hw,\n\t[CLKID_MPLL0_DIV]\t    = &gxl_mpll0_div.hw,\n\t[CLKID_MPLL1_DIV]\t    = &gxbb_mpll1_div.hw,\n\t[CLKID_MPLL2_DIV]\t    = &gxbb_mpll2_div.hw,\n\t[CLKID_MPLL_PREDIV]\t    = &gxbb_mpll_prediv.hw,\n\t[CLKID_FCLK_DIV2_DIV]\t    = &gxbb_fclk_div2_div.hw,\n\t[CLKID_FCLK_DIV3_DIV]\t    = &gxbb_fclk_div3_div.hw,\n\t[CLKID_FCLK_DIV4_DIV]\t    = &gxbb_fclk_div4_div.hw,\n\t[CLKID_FCLK_DIV5_DIV]\t    = &gxbb_fclk_div5_div.hw,\n\t[CLKID_FCLK_DIV7_DIV]\t    = &gxbb_fclk_div7_div.hw,\n\t[CLKID_VDEC_1_SEL]\t    = &gxbb_vdec_1_sel.hw,\n\t[CLKID_VDEC_1_DIV]\t    = &gxbb_vdec_1_div.hw,\n\t[CLKID_VDEC_1]\t\t    = &gxbb_vdec_1.hw,\n\t[CLKID_VDEC_HEVC_SEL]\t    = &gxbb_vdec_hevc_sel.hw,\n\t[CLKID_VDEC_HEVC_DIV]\t    = &gxbb_vdec_hevc_div.hw,\n\t[CLKID_VDEC_HEVC]\t    = &gxbb_vdec_hevc.hw,\n\t[CLKID_GEN_CLK_SEL]\t    = &gxbb_gen_clk_sel.hw,\n\t[CLKID_GEN_CLK_DIV]\t    = &gxbb_gen_clk_div.hw,\n\t[CLKID_GEN_CLK]\t\t    = &gxbb_gen_clk.hw,\n\t[CLKID_FIXED_PLL_DCO]\t    = &gxbb_fixed_pll_dco.hw,\n\t[CLKID_HDMI_PLL_DCO]\t    = &gxl_hdmi_pll_dco.hw,\n\t[CLKID_HDMI_PLL_OD]\t    = &gxl_hdmi_pll_od.hw,\n\t[CLKID_HDMI_PLL_OD2]\t    = &gxl_hdmi_pll_od2.hw,\n\t[CLKID_SYS_PLL_DCO]\t    = &gxbb_sys_pll_dco.hw,\n\t[CLKID_GP0_PLL_DCO]\t    = &gxl_gp0_pll_dco.hw,\n\t[CLKID_VID_PLL_DIV]\t    = &gxbb_vid_pll_div.hw,\n\t[CLKID_VID_PLL_SEL]\t    = &gxbb_vid_pll_sel.hw,\n\t[CLKID_VID_PLL]\t\t    = &gxbb_vid_pll.hw,\n\t[CLKID_VCLK_SEL]\t    = &gxbb_vclk_sel.hw,\n\t[CLKID_VCLK2_SEL]\t    = &gxbb_vclk2_sel.hw,\n\t[CLKID_VCLK_INPUT]\t    = &gxbb_vclk_input.hw,\n\t[CLKID_VCLK2_INPUT]\t    = &gxbb_vclk2_input.hw,\n\t[CLKID_VCLK_DIV]\t    = &gxbb_vclk_div.hw,\n\t[CLKID_VCLK2_DIV]\t    = &gxbb_vclk2_div.hw,\n\t[CLKID_VCLK]\t\t    = &gxbb_vclk.hw,\n\t[CLKID_VCLK2]\t\t    = &gxbb_vclk2.hw,\n\t[CLKID_VCLK_DIV1]\t    = &gxbb_vclk_div1.hw,\n\t[CLKID_VCLK_DIV2_EN]\t    = &gxbb_vclk_div2_en.hw,\n\t[CLKID_VCLK_DIV2]\t    = &gxbb_vclk_div2.hw,\n\t[CLKID_VCLK_DIV4_EN]\t    = &gxbb_vclk_div4_en.hw,\n\t[CLKID_VCLK_DIV4]\t    = &gxbb_vclk_div4.hw,\n\t[CLKID_VCLK_DIV6_EN]\t    = &gxbb_vclk_div6_en.hw,\n\t[CLKID_VCLK_DIV6]\t    = &gxbb_vclk_div6.hw,\n\t[CLKID_VCLK_DIV12_EN]\t    = &gxbb_vclk_div12_en.hw,\n\t[CLKID_VCLK_DIV12]\t    = &gxbb_vclk_div12.hw,\n\t[CLKID_VCLK2_DIV1]\t    = &gxbb_vclk2_div1.hw,\n\t[CLKID_VCLK2_DIV2_EN]\t    = &gxbb_vclk2_div2_en.hw,\n\t[CLKID_VCLK2_DIV2]\t    = &gxbb_vclk2_div2.hw,\n\t[CLKID_VCLK2_DIV4_EN]\t    = &gxbb_vclk2_div4_en.hw,\n\t[CLKID_VCLK2_DIV4]\t    = &gxbb_vclk2_div4.hw,\n\t[CLKID_VCLK2_DIV6_EN]\t    = &gxbb_vclk2_div6_en.hw,\n\t[CLKID_VCLK2_DIV6]\t    = &gxbb_vclk2_div6.hw,\n\t[CLKID_VCLK2_DIV12_EN]\t    = &gxbb_vclk2_div12_en.hw,\n\t[CLKID_VCLK2_DIV12]\t    = &gxbb_vclk2_div12.hw,\n\t[CLKID_CTS_ENCI_SEL]\t    = &gxbb_cts_enci_sel.hw,\n\t[CLKID_CTS_ENCP_SEL]\t    = &gxbb_cts_encp_sel.hw,\n\t[CLKID_CTS_VDAC_SEL]\t    = &gxbb_cts_vdac_sel.hw,\n\t[CLKID_HDMI_TX_SEL]\t    = &gxbb_hdmi_tx_sel.hw,\n\t[CLKID_CTS_ENCI]\t    = &gxbb_cts_enci.hw,\n\t[CLKID_CTS_ENCP]\t    = &gxbb_cts_encp.hw,\n\t[CLKID_CTS_VDAC]\t    = &gxbb_cts_vdac.hw,\n\t[CLKID_HDMI_TX]\t\t    = &gxbb_hdmi_tx.hw,\n\t[CLKID_HDMI_SEL]\t    = &gxbb_hdmi_sel.hw,\n\t[CLKID_HDMI_DIV]\t    = &gxbb_hdmi_div.hw,\n\t[CLKID_HDMI]\t\t    = &gxbb_hdmi.hw,\n\t[CLKID_ACODEC]\t\t    = &gxl_acodec.hw,\n};\n\nstatic struct clk_regmap *const gxbb_clk_regmaps[] = {\n\t&gxbb_clk81,\n\t&gxbb_ddr,\n\t&gxbb_dos,\n\t&gxbb_isa,\n\t&gxbb_pl301,\n\t&gxbb_periphs,\n\t&gxbb_spicc,\n\t&gxbb_i2c,\n\t&gxbb_sar_adc,\n\t&gxbb_smart_card,\n\t&gxbb_rng0,\n\t&gxbb_uart0,\n\t&gxbb_sdhc,\n\t&gxbb_stream,\n\t&gxbb_async_fifo,\n\t&gxbb_sdio,\n\t&gxbb_abuf,\n\t&gxbb_hiu_iface,\n\t&gxbb_assist_misc,\n\t&gxbb_spi,\n\t&gxbb_i2s_spdif,\n\t&gxbb_eth,\n\t&gxbb_demux,\n\t&gxbb_aiu_glue,\n\t&gxbb_iec958,\n\t&gxbb_i2s_out,\n\t&gxbb_amclk,\n\t&gxbb_aififo2,\n\t&gxbb_mixer,\n\t&gxbb_mixer_iface,\n\t&gxbb_adc,\n\t&gxbb_blkmv,\n\t&gxbb_aiu,\n\t&gxbb_uart1,\n\t&gxbb_g2d,\n\t&gxbb_usb0,\n\t&gxbb_usb1,\n\t&gxbb_reset,\n\t&gxbb_nand,\n\t&gxbb_dos_parser,\n\t&gxbb_usb,\n\t&gxbb_vdin1,\n\t&gxbb_ahb_arb0,\n\t&gxbb_efuse,\n\t&gxbb_boot_rom,\n\t&gxbb_ahb_data_bus,\n\t&gxbb_ahb_ctrl_bus,\n\t&gxbb_hdmi_intr_sync,\n\t&gxbb_hdmi_pclk,\n\t&gxbb_usb1_ddr_bridge,\n\t&gxbb_usb0_ddr_bridge,\n\t&gxbb_mmc_pclk,\n\t&gxbb_dvin,\n\t&gxbb_uart2,\n\t&gxbb_sana,\n\t&gxbb_vpu_intr,\n\t&gxbb_sec_ahb_ahb3_bridge,\n\t&gxbb_clk81_a53,\n\t&gxbb_vclk2_venci0,\n\t&gxbb_vclk2_venci1,\n\t&gxbb_vclk2_vencp0,\n\t&gxbb_vclk2_vencp1,\n\t&gxbb_gclk_venci_int0,\n\t&gxbb_gclk_vencp_int,\n\t&gxbb_dac_clk,\n\t&gxbb_aoclk_gate,\n\t&gxbb_iec958_gate,\n\t&gxbb_enc480p,\n\t&gxbb_rng1,\n\t&gxbb_gclk_venci_int1,\n\t&gxbb_vclk2_venclmcc,\n\t&gxbb_vclk2_vencl,\n\t&gxbb_vclk_other,\n\t&gxbb_edp,\n\t&gxbb_ao_media_cpu,\n\t&gxbb_ao_ahb_sram,\n\t&gxbb_ao_ahb_bus,\n\t&gxbb_ao_iface,\n\t&gxbb_ao_i2c,\n\t&gxbb_emmc_a,\n\t&gxbb_emmc_b,\n\t&gxbb_emmc_c,\n\t&gxbb_sar_adc_clk,\n\t&gxbb_mali_0,\n\t&gxbb_mali_1,\n\t&gxbb_cts_amclk,\n\t&gxbb_cts_mclk_i958,\n\t&gxbb_32k_clk,\n\t&gxbb_sd_emmc_a_clk0,\n\t&gxbb_sd_emmc_b_clk0,\n\t&gxbb_sd_emmc_c_clk0,\n\t&gxbb_vpu_0,\n\t&gxbb_vpu_1,\n\t&gxbb_vapb_0,\n\t&gxbb_vapb_1,\n\t&gxbb_vapb,\n\t&gxbb_mpeg_clk_div,\n\t&gxbb_sar_adc_clk_div,\n\t&gxbb_mali_0_div,\n\t&gxbb_mali_1_div,\n\t&gxbb_cts_mclk_i958_div,\n\t&gxbb_32k_clk_div,\n\t&gxbb_sd_emmc_a_clk0_div,\n\t&gxbb_sd_emmc_b_clk0_div,\n\t&gxbb_sd_emmc_c_clk0_div,\n\t&gxbb_vpu_0_div,\n\t&gxbb_vpu_1_div,\n\t&gxbb_vapb_0_div,\n\t&gxbb_vapb_1_div,\n\t&gxbb_mpeg_clk_sel,\n\t&gxbb_sar_adc_clk_sel,\n\t&gxbb_mali_0_sel,\n\t&gxbb_mali_1_sel,\n\t&gxbb_mali,\n\t&gxbb_cts_amclk_sel,\n\t&gxbb_cts_mclk_i958_sel,\n\t&gxbb_cts_i958,\n\t&gxbb_32k_clk_sel,\n\t&gxbb_sd_emmc_a_clk0_sel,\n\t&gxbb_sd_emmc_b_clk0_sel,\n\t&gxbb_sd_emmc_c_clk0_sel,\n\t&gxbb_vpu_0_sel,\n\t&gxbb_vpu_1_sel,\n\t&gxbb_vpu,\n\t&gxbb_vapb_0_sel,\n\t&gxbb_vapb_1_sel,\n\t&gxbb_vapb_sel,\n\t&gxbb_mpll0,\n\t&gxbb_mpll1,\n\t&gxbb_mpll2,\n\t&gxbb_mpll0_div,\n\t&gxbb_mpll1_div,\n\t&gxbb_mpll2_div,\n\t&gxbb_cts_amclk_div,\n\t&gxbb_fixed_pll,\n\t&gxbb_sys_pll,\n\t&gxbb_mpll_prediv,\n\t&gxbb_fclk_div2,\n\t&gxbb_fclk_div3,\n\t&gxbb_fclk_div4,\n\t&gxbb_fclk_div5,\n\t&gxbb_fclk_div7,\n\t&gxbb_vdec_1_sel,\n\t&gxbb_vdec_1_div,\n\t&gxbb_vdec_1,\n\t&gxbb_vdec_hevc_sel,\n\t&gxbb_vdec_hevc_div,\n\t&gxbb_vdec_hevc,\n\t&gxbb_gen_clk_sel,\n\t&gxbb_gen_clk_div,\n\t&gxbb_gen_clk,\n\t&gxbb_fixed_pll_dco,\n\t&gxbb_sys_pll_dco,\n\t&gxbb_gp0_pll,\n\t&gxbb_vid_pll,\n\t&gxbb_vid_pll_sel,\n\t&gxbb_vid_pll_div,\n\t&gxbb_vclk,\n\t&gxbb_vclk_sel,\n\t&gxbb_vclk_div,\n\t&gxbb_vclk_input,\n\t&gxbb_vclk_div1,\n\t&gxbb_vclk_div2_en,\n\t&gxbb_vclk_div4_en,\n\t&gxbb_vclk_div6_en,\n\t&gxbb_vclk_div12_en,\n\t&gxbb_vclk2,\n\t&gxbb_vclk2_sel,\n\t&gxbb_vclk2_div,\n\t&gxbb_vclk2_input,\n\t&gxbb_vclk2_div1,\n\t&gxbb_vclk2_div2_en,\n\t&gxbb_vclk2_div4_en,\n\t&gxbb_vclk2_div6_en,\n\t&gxbb_vclk2_div12_en,\n\t&gxbb_cts_enci,\n\t&gxbb_cts_enci_sel,\n\t&gxbb_cts_encp,\n\t&gxbb_cts_encp_sel,\n\t&gxbb_cts_vdac,\n\t&gxbb_cts_vdac_sel,\n\t&gxbb_hdmi_tx,\n\t&gxbb_hdmi_tx_sel,\n\t&gxbb_hdmi_sel,\n\t&gxbb_hdmi_div,\n\t&gxbb_hdmi,\n\t&gxbb_gp0_pll_dco,\n\t&gxbb_hdmi_pll,\n\t&gxbb_hdmi_pll_od,\n\t&gxbb_hdmi_pll_od2,\n\t&gxbb_hdmi_pll_dco,\n};\n\nstatic struct clk_regmap *const gxl_clk_regmaps[] = {\n\t&gxbb_clk81,\n\t&gxbb_ddr,\n\t&gxbb_dos,\n\t&gxbb_isa,\n\t&gxbb_pl301,\n\t&gxbb_periphs,\n\t&gxbb_spicc,\n\t&gxbb_i2c,\n\t&gxbb_sar_adc,\n\t&gxbb_smart_card,\n\t&gxbb_rng0,\n\t&gxbb_uart0,\n\t&gxbb_sdhc,\n\t&gxbb_stream,\n\t&gxbb_async_fifo,\n\t&gxbb_sdio,\n\t&gxbb_abuf,\n\t&gxbb_hiu_iface,\n\t&gxbb_assist_misc,\n\t&gxbb_spi,\n\t&gxbb_i2s_spdif,\n\t&gxbb_eth,\n\t&gxbb_demux,\n\t&gxbb_aiu_glue,\n\t&gxbb_iec958,\n\t&gxbb_i2s_out,\n\t&gxbb_amclk,\n\t&gxbb_aififo2,\n\t&gxbb_mixer,\n\t&gxbb_mixer_iface,\n\t&gxbb_adc,\n\t&gxbb_blkmv,\n\t&gxbb_aiu,\n\t&gxbb_uart1,\n\t&gxbb_g2d,\n\t&gxbb_usb0,\n\t&gxbb_usb1,\n\t&gxbb_reset,\n\t&gxbb_nand,\n\t&gxbb_dos_parser,\n\t&gxbb_usb,\n\t&gxbb_vdin1,\n\t&gxbb_ahb_arb0,\n\t&gxbb_efuse,\n\t&gxbb_boot_rom,\n\t&gxbb_ahb_data_bus,\n\t&gxbb_ahb_ctrl_bus,\n\t&gxbb_hdmi_intr_sync,\n\t&gxbb_hdmi_pclk,\n\t&gxbb_usb1_ddr_bridge,\n\t&gxbb_usb0_ddr_bridge,\n\t&gxbb_mmc_pclk,\n\t&gxbb_dvin,\n\t&gxbb_uart2,\n\t&gxbb_sana,\n\t&gxbb_vpu_intr,\n\t&gxbb_sec_ahb_ahb3_bridge,\n\t&gxbb_clk81_a53,\n\t&gxbb_vclk2_venci0,\n\t&gxbb_vclk2_venci1,\n\t&gxbb_vclk2_vencp0,\n\t&gxbb_vclk2_vencp1,\n\t&gxbb_gclk_venci_int0,\n\t&gxbb_gclk_vencp_int,\n\t&gxbb_dac_clk,\n\t&gxbb_aoclk_gate,\n\t&gxbb_iec958_gate,\n\t&gxbb_enc480p,\n\t&gxbb_rng1,\n\t&gxbb_gclk_venci_int1,\n\t&gxbb_vclk2_venclmcc,\n\t&gxbb_vclk2_vencl,\n\t&gxbb_vclk_other,\n\t&gxbb_edp,\n\t&gxbb_ao_media_cpu,\n\t&gxbb_ao_ahb_sram,\n\t&gxbb_ao_ahb_bus,\n\t&gxbb_ao_iface,\n\t&gxbb_ao_i2c,\n\t&gxbb_emmc_a,\n\t&gxbb_emmc_b,\n\t&gxbb_emmc_c,\n\t&gxbb_sar_adc_clk,\n\t&gxbb_mali_0,\n\t&gxbb_mali_1,\n\t&gxbb_cts_amclk,\n\t&gxbb_cts_mclk_i958,\n\t&gxbb_32k_clk,\n\t&gxbb_sd_emmc_a_clk0,\n\t&gxbb_sd_emmc_b_clk0,\n\t&gxbb_sd_emmc_c_clk0,\n\t&gxbb_vpu_0,\n\t&gxbb_vpu_1,\n\t&gxbb_vapb_0,\n\t&gxbb_vapb_1,\n\t&gxbb_vapb,\n\t&gxbb_mpeg_clk_div,\n\t&gxbb_sar_adc_clk_div,\n\t&gxbb_mali_0_div,\n\t&gxbb_mali_1_div,\n\t&gxbb_cts_mclk_i958_div,\n\t&gxbb_32k_clk_div,\n\t&gxbb_sd_emmc_a_clk0_div,\n\t&gxbb_sd_emmc_b_clk0_div,\n\t&gxbb_sd_emmc_c_clk0_div,\n\t&gxbb_vpu_0_div,\n\t&gxbb_vpu_1_div,\n\t&gxbb_vapb_0_div,\n\t&gxbb_vapb_1_div,\n\t&gxbb_mpeg_clk_sel,\n\t&gxbb_sar_adc_clk_sel,\n\t&gxbb_mali_0_sel,\n\t&gxbb_mali_1_sel,\n\t&gxbb_mali,\n\t&gxbb_cts_amclk_sel,\n\t&gxbb_cts_mclk_i958_sel,\n\t&gxbb_cts_i958,\n\t&gxbb_32k_clk_sel,\n\t&gxbb_sd_emmc_a_clk0_sel,\n\t&gxbb_sd_emmc_b_clk0_sel,\n\t&gxbb_sd_emmc_c_clk0_sel,\n\t&gxbb_vpu_0_sel,\n\t&gxbb_vpu_1_sel,\n\t&gxbb_vpu,\n\t&gxbb_vapb_0_sel,\n\t&gxbb_vapb_1_sel,\n\t&gxbb_vapb_sel,\n\t&gxbb_mpll0,\n\t&gxbb_mpll1,\n\t&gxbb_mpll2,\n\t&gxl_mpll0_div,\n\t&gxbb_mpll1_div,\n\t&gxbb_mpll2_div,\n\t&gxbb_cts_amclk_div,\n\t&gxbb_fixed_pll,\n\t&gxbb_sys_pll,\n\t&gxbb_mpll_prediv,\n\t&gxbb_fclk_div2,\n\t&gxbb_fclk_div3,\n\t&gxbb_fclk_div4,\n\t&gxbb_fclk_div5,\n\t&gxbb_fclk_div7,\n\t&gxbb_vdec_1_sel,\n\t&gxbb_vdec_1_div,\n\t&gxbb_vdec_1,\n\t&gxbb_vdec_hevc_sel,\n\t&gxbb_vdec_hevc_div,\n\t&gxbb_vdec_hevc,\n\t&gxbb_gen_clk_sel,\n\t&gxbb_gen_clk_div,\n\t&gxbb_gen_clk,\n\t&gxbb_fixed_pll_dco,\n\t&gxbb_sys_pll_dco,\n\t&gxbb_gp0_pll,\n\t&gxbb_vid_pll,\n\t&gxbb_vid_pll_sel,\n\t&gxbb_vid_pll_div,\n\t&gxbb_vclk,\n\t&gxbb_vclk_sel,\n\t&gxbb_vclk_div,\n\t&gxbb_vclk_input,\n\t&gxbb_vclk_div1,\n\t&gxbb_vclk_div2_en,\n\t&gxbb_vclk_div4_en,\n\t&gxbb_vclk_div6_en,\n\t&gxbb_vclk_div12_en,\n\t&gxbb_vclk2,\n\t&gxbb_vclk2_sel,\n\t&gxbb_vclk2_div,\n\t&gxbb_vclk2_input,\n\t&gxbb_vclk2_div1,\n\t&gxbb_vclk2_div2_en,\n\t&gxbb_vclk2_div4_en,\n\t&gxbb_vclk2_div6_en,\n\t&gxbb_vclk2_div12_en,\n\t&gxbb_cts_enci,\n\t&gxbb_cts_enci_sel,\n\t&gxbb_cts_encp,\n\t&gxbb_cts_encp_sel,\n\t&gxbb_cts_vdac,\n\t&gxbb_cts_vdac_sel,\n\t&gxbb_hdmi_tx,\n\t&gxbb_hdmi_tx_sel,\n\t&gxbb_hdmi_sel,\n\t&gxbb_hdmi_div,\n\t&gxbb_hdmi,\n\t&gxl_gp0_pll_dco,\n\t&gxl_hdmi_pll,\n\t&gxl_hdmi_pll_od,\n\t&gxl_hdmi_pll_od2,\n\t&gxl_hdmi_pll_dco,\n\t&gxl_acodec,\n};\n\nstatic const struct meson_eeclkc_data gxbb_clkc_data = {\n\t.regmap_clks = gxbb_clk_regmaps,\n\t.regmap_clk_num = ARRAY_SIZE(gxbb_clk_regmaps),\n\t.hw_clks = {\n\t\t.hws = gxbb_hw_clks,\n\t\t.num = ARRAY_SIZE(gxbb_hw_clks),\n\t},\n};\n\nstatic const struct meson_eeclkc_data gxl_clkc_data = {\n\t.regmap_clks = gxl_clk_regmaps,\n\t.regmap_clk_num = ARRAY_SIZE(gxl_clk_regmaps),\n\t.hw_clks = {\n\t\t.hws = gxl_hw_clks,\n\t\t.num = ARRAY_SIZE(gxl_hw_clks),\n\t},\n};\n\nstatic const struct of_device_id clkc_match_table[] = {\n\t{ .compatible = \"amlogic,gxbb-clkc\", .data = &gxbb_clkc_data },\n\t{ .compatible = \"amlogic,gxl-clkc\", .data = &gxl_clkc_data },\n\t{},\n};\nMODULE_DEVICE_TABLE(of, clkc_match_table);\n\nstatic struct platform_driver gxbb_driver = {\n\t.probe\t\t= meson_eeclkc_probe,\n\t.driver\t\t= {\n\t\t.name\t= \"gxbb-clkc\",\n\t\t.of_match_table = clkc_match_table,\n\t},\n};\n\nmodule_platform_driver(gxbb_driver);\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}