#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Feb 18 16:18:26 2025
# Process ID: 5272
# Current directory: C:/Users/Mariam Tamer/OneDrive/Desktop/GP/GP_Collision/GP_Collision/Graduation_Project/ABS_Testing/ABS_Testing.runs/impl_1
# Command line: vivado.exe -log ABS_Controller.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ABS_Controller.tcl -notrace
# Log file: C:/Users/Mariam Tamer/OneDrive/Desktop/GP/GP_Collision/GP_Collision/Graduation_Project/ABS_Testing/ABS_Testing.runs/impl_1/ABS_Controller.vdi
# Journal file: C:/Users/Mariam Tamer/OneDrive/Desktop/GP/GP_Collision/GP_Collision/Graduation_Project/ABS_Testing/ABS_Testing.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source ABS_Controller.tcl -notrace
Command: open_checkpoint {C:/Users/Mariam Tamer/OneDrive/Desktop/GP/GP_Collision/GP_Collision/Graduation_Project/ABS_Testing/ABS_Testing.runs/impl_1/ABS_Controller.dcp}

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 228.336 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a200tffg1156-3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.240 . Memory (MB): peak = 1225.457 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.240 . Memory (MB): peak = 1225.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:38 ; elapsed = 00:01:36 . Memory (MB): peak = 1225.457 ; gain = 1006.488
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1230.078 ; gain = 4.621

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 237e50249

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1230.078 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 237e50249

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1230.078 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 237e50249

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1230.078 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 237e50249

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1230.078 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 237e50249

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1230.078 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 237e50249

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1230.078 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 237e50249

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 1230.078 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1230.078 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 237e50249

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1230.078 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 237e50249

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1230.078 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 237e50249

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1230.078 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1230.078 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Mariam Tamer/OneDrive/Desktop/GP/GP_Collision/GP_Collision/Graduation_Project/ABS_Testing/ABS_Testing.runs/impl_1/ABS_Controller_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ABS_Controller_drc_opted.rpt -pb ABS_Controller_drc_opted.pb -rpx ABS_Controller_drc_opted.rpx
Command: report_drc -file ABS_Controller_drc_opted.rpt -pb ABS_Controller_drc_opted.pb -rpx ABS_Controller_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Mariam Tamer/OneDrive/Desktop/GP/GP_Collision/GP_Collision/Graduation_Project/ABS_Testing/ABS_Testing.runs/impl_1/ABS_Controller_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1230.078 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1230.078 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15214e91b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1230.078 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1230.078 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1be90c11d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1236.281 ; gain = 6.203

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22261cad8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1237.930 ; gain = 7.852

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22261cad8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1237.930 ; gain = 7.852
Phase 1 Placer Initialization | Checksum: 22261cad8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1237.930 ; gain = 7.852

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d9203526

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1237.930 ; gain = 7.852

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1237.930 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1c6cca9b8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1237.930 ; gain = 7.852
Phase 2 Global Placement | Checksum: 1c4da4813

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1237.930 ; gain = 7.852

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c4da4813

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1237.930 ; gain = 7.852

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c839d63e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1237.930 ; gain = 7.852

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 229114d84

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1237.930 ; gain = 7.852

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 229114d84

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1237.930 ; gain = 7.852

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2a887a713

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1237.930 ; gain = 7.852

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1edaf433d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1237.930 ; gain = 7.852

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1edaf433d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1237.930 ; gain = 7.852
Phase 3 Detail Placement | Checksum: 1edaf433d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1237.930 ; gain = 7.852

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 107b5742e

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 107b5742e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1275.113 ; gain = 45.035
INFO: [Place 30-746] Post Placement Timing Summary WNS=18.940. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 18c3e817e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1275.113 ; gain = 45.035
Phase 4.1 Post Commit Optimization | Checksum: 18c3e817e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1275.113 ; gain = 45.035

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18c3e817e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1275.113 ; gain = 45.035

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 18c3e817e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1275.113 ; gain = 45.035

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 129f2da7d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1275.113 ; gain = 45.035
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 129f2da7d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1275.113 ; gain = 45.035
Ending Placer Task | Checksum: 8c2e7755

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1275.113 ; gain = 45.035
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1275.113 ; gain = 45.035
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1275.113 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Mariam Tamer/OneDrive/Desktop/GP/GP_Collision/GP_Collision/Graduation_Project/ABS_Testing/ABS_Testing.runs/impl_1/ABS_Controller_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ABS_Controller_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.410 . Memory (MB): peak = 1276.430 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ABS_Controller_utilization_placed.rpt -pb ABS_Controller_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.334 . Memory (MB): peak = 1276.430 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ABS_Controller_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1276.430 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 2b0edc08 ConstDB: 0 ShapeSum: 611f9b4d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15e73dc8a

Time (s): cpu = 00:01:29 ; elapsed = 00:02:41 . Memory (MB): peak = 1494.887 ; gain = 218.457
Post Restoration Checksum: NetGraph: d6162760 NumContArr: 885db52a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15e73dc8a

Time (s): cpu = 00:01:30 ; elapsed = 00:02:42 . Memory (MB): peak = 1494.887 ; gain = 218.457

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15e73dc8a

Time (s): cpu = 00:01:30 ; elapsed = 00:02:42 . Memory (MB): peak = 1501.195 ; gain = 224.766

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15e73dc8a

Time (s): cpu = 00:01:30 ; elapsed = 00:02:42 . Memory (MB): peak = 1501.195 ; gain = 224.766
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 254d86daf

Time (s): cpu = 00:01:30 ; elapsed = 00:02:43 . Memory (MB): peak = 1512.105 ; gain = 235.676
INFO: [Route 35-416] Intermediate Timing Summary | WNS=18.881 | TNS=0.000  | WHS=-0.098 | THS=-0.195 |

Phase 2 Router Initialization | Checksum: 2a4e0a861

Time (s): cpu = 00:01:30 ; elapsed = 00:02:43 . Memory (MB): peak = 1512.105 ; gain = 235.676

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 11c8520ea

Time (s): cpu = 00:01:30 ; elapsed = 00:02:43 . Memory (MB): peak = 1512.105 ; gain = 235.676

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=18.942 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d8e4261a

Time (s): cpu = 00:01:30 ; elapsed = 00:02:43 . Memory (MB): peak = 1512.105 ; gain = 235.676
Phase 4 Rip-up And Reroute | Checksum: 1d8e4261a

Time (s): cpu = 00:01:30 ; elapsed = 00:02:43 . Memory (MB): peak = 1512.105 ; gain = 235.676

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d8e4261a

Time (s): cpu = 00:01:30 ; elapsed = 00:02:43 . Memory (MB): peak = 1512.105 ; gain = 235.676

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d8e4261a

Time (s): cpu = 00:01:30 ; elapsed = 00:02:43 . Memory (MB): peak = 1512.105 ; gain = 235.676
Phase 5 Delay and Skew Optimization | Checksum: 1d8e4261a

Time (s): cpu = 00:01:30 ; elapsed = 00:02:43 . Memory (MB): peak = 1512.105 ; gain = 235.676

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21908d375

Time (s): cpu = 00:01:30 ; elapsed = 00:02:43 . Memory (MB): peak = 1512.105 ; gain = 235.676
INFO: [Route 35-416] Intermediate Timing Summary | WNS=19.019 | TNS=0.000  | WHS=0.258  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 21908d375

Time (s): cpu = 00:01:30 ; elapsed = 00:02:43 . Memory (MB): peak = 1512.105 ; gain = 235.676
Phase 6 Post Hold Fix | Checksum: 21908d375

Time (s): cpu = 00:01:30 ; elapsed = 00:02:43 . Memory (MB): peak = 1512.105 ; gain = 235.676

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000344164 %
  Global Horizontal Routing Utilization  = 0.000660939 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 21908d375

Time (s): cpu = 00:01:31 ; elapsed = 00:02:43 . Memory (MB): peak = 1512.105 ; gain = 235.676

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 21908d375

Time (s): cpu = 00:01:31 ; elapsed = 00:02:43 . Memory (MB): peak = 1513.785 ; gain = 237.355

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2549ba961

Time (s): cpu = 00:01:31 ; elapsed = 00:02:43 . Memory (MB): peak = 1513.785 ; gain = 237.355

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=19.019 | TNS=0.000  | WHS=0.258  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2549ba961

Time (s): cpu = 00:01:31 ; elapsed = 00:02:43 . Memory (MB): peak = 1513.785 ; gain = 237.355
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:31 ; elapsed = 00:02:43 . Memory (MB): peak = 1513.785 ; gain = 237.355

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:33 ; elapsed = 00:02:46 . Memory (MB): peak = 1513.785 ; gain = 237.355
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1513.785 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Mariam Tamer/OneDrive/Desktop/GP/GP_Collision/GP_Collision/Graduation_Project/ABS_Testing/ABS_Testing.runs/impl_1/ABS_Controller_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ABS_Controller_drc_routed.rpt -pb ABS_Controller_drc_routed.pb -rpx ABS_Controller_drc_routed.rpx
Command: report_drc -file ABS_Controller_drc_routed.rpt -pb ABS_Controller_drc_routed.pb -rpx ABS_Controller_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Mariam Tamer/OneDrive/Desktop/GP/GP_Collision/GP_Collision/Graduation_Project/ABS_Testing/ABS_Testing.runs/impl_1/ABS_Controller_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ABS_Controller_methodology_drc_routed.rpt -pb ABS_Controller_methodology_drc_routed.pb -rpx ABS_Controller_methodology_drc_routed.rpx
Command: report_methodology -file ABS_Controller_methodology_drc_routed.rpt -pb ABS_Controller_methodology_drc_routed.pb -rpx ABS_Controller_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Mariam Tamer/OneDrive/Desktop/GP/GP_Collision/GP_Collision/Graduation_Project/ABS_Testing/ABS_Testing.runs/impl_1/ABS_Controller_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ABS_Controller_power_routed.rpt -pb ABS_Controller_power_summary_routed.pb -rpx ABS_Controller_power_routed.rpx
Command: report_power -file ABS_Controller_power_routed.rpt -pb ABS_Controller_power_summary_routed.pb -rpx ABS_Controller_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ABS_Controller_route_status.rpt -pb ABS_Controller_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ABS_Controller_timing_summary_routed.rpt -pb ABS_Controller_timing_summary_routed.pb -rpx ABS_Controller_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ABS_Controller_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file ABS_Controller_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1533.844 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ABS_Controller_bus_skew_routed.rpt -pb ABS_Controller_bus_skew_routed.pb -rpx ABS_Controller_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Feb 18 16:23:39 2025...
