<p align="center">
  <img src="image1.jpeg" alt="Virendra Pratap Singh Bisht" width="200" style="border-radius: 50%;" />
</p>

# Virendra Pratap Singh Bisht

ğŸ“ India  
ğŸ“ +91-7428845791  
ğŸ“§ virendraprataps872@gmail.com  

---

## ğŸ‘¨â€ğŸ’» About Me

Aspiring **VLSI Engineer** and final-year **Electronics & Communication Engineering** student with a strong foundation in **digital and analog circuit design**, **RTL development**, **FPGA implementation**, and **simulation workflows**.

Hands-on experience in designing, simulating, and validating digital modules using **Verilog/SystemVerilog**, debugging FPGA designs, and working with **UNIX/Bash scripting**. Actively interested in semiconductor product development across **RTL design**, **verification**, and **mixed-signal engineering**.

---

## ğŸ› ï¸ Technical Skills

### Hardware Description Languages (HDL)
- Verilog  
- SystemVerilog  

### RTL Design
- Combinational & Sequential Logic  
- Finite State Machines (FSMs)  
- Counters & Multiplexers  

### Verification
- Testbench Development  
- Assertions  
- Functional Coverage  
- Scoreboards  

### Tools & Scripting
- FPGA Simulation & Synthesis  
- UNIX Commands  
- Bash (Fundamentals)  

### Programming
- **C**: Pointers, Structures, DMA  
- **C++**: OOP Basics  

### Core Strengths
- RTL Simulation  
- Debugging Logic Modules  
- Synthesis Basics  

---

## ğŸ“š Coursework & Training

### Academic Coursework
- Digital Electronics  
- CMOS Basics  
- VLSI Design  
- Static Timing Analysis (STA) Fundamentals  
- Computer Architecture  

### Pine Training Academy â€“ VLSI Design & Verification
- Verilog & SystemVerilog  
- UVM Basics  
- UNIX & Shell Scripting  
- C/C++ for Testbench Automation  
- Testbench Architecture  
- Coverage Basics  
- Simulation Flow  

### Foundational Digital Design Program (6 Weeks)
- RTL Design using Verilog & Schematics  
- FPGA Implementation (Vivado / Xilinx ISE)  
- Practical Design of Counters, FSMs, and Multiplexers  

---

## ğŸš€ Projects

### ğŸ”¹ Digital Frequency Divider (100 MHz â†’ 1 Hz)
**Tech Stack:** Verilog, Xilinx ISE, Nexys A7  
- Designed a 26-bit counter-based frequency divider  
- Generated a stable 1 Hz clock signal  
- Improved timing stability and reduced jitter through iterative simulation  
- Strengthened understanding of timing constraints and sequential logic  

---

### ğŸ”¹ Digital Stopwatch (HH:MM:SS:MS)
**Tech Stack:** Verilog, Xilinx ISE, Nexys A7  
- Designed multi-clock dividers for accurate time-base generation  
- Implemented glitch-free display multiplexing  
- Ensured stable real-time operation on FPGA  
- Enhanced FSM design and FPGA debugging skills  

---

### ğŸ”¹ 80% Duty-Cycle Clock Generator
**Tech Stack:** Verilog, Vivado  
- Implemented precise 80% duty-cycle control using counter-driven pulse logic  
- Verified waveform correctness through simulation  
- Improved understanding of pulse-width modulation and timing behavior  

---

### ğŸ”¹ Sequence Detector (Moore & Mealy FSM)
**Tech Stack:** Verilog, Vivado  
- Designed both Moore and Mealy FSM architectures  
- Reduced redundant state transitions  
- Verified correct state behavior using simulation  
- Gained clarity on architectural trade-offs between FSM types  

---

## ğŸ“ Education

**B.Tech â€“ Electronics & Communication Engineering**  
KIET Group of Institutions, Ghaziabad  
ğŸ“… Sep 2022 â€“ Jun 2026  

**Class XII (ISC)** â€“ 76%  
Holy Trinity Church School, 2021  

**Class X (ICSE)** â€“ 70%  
Holy Trinity Church School, 2019  

---

## ğŸ“Œ Interests

- RTL Design & Verification  
- FPGA-Based Prototyping  
- Semiconductor Product Development  
- Mixed-Signal Systems  

---

## ğŸ¤ Connect

If you're interested in **VLSI projects**, **RTL design**, or **verification collaboration**, feel free to reach out!
