X86_64 Z6.4+mfence+mfence+po-po
"MFencedWW Coe MFencedWR Fre PodWR PodRR Fre"
Cycle=Fre PodWR PodRR Fre MFencedWW Coe MFencedWR
Relax=PodWR
Safe=Fre Coe PodRR MFencedWW MFencedWR
Generator=diy7 (version 7.55+01(dev))
Prefetch=0:x=F,0:y=W,1:y=F,1:z=T,2:z=F,2:x=T
Com=Co Fr Fr
Orig=MFencedWW Coe MFencedWR Fre PodWR PodRR Fre
Align=
{
uint64_t z; uint64_t y; uint64_t x; uint64_t a; uint64_t 2:rbx; uint64_t 1:rax;

}
 P0          | P1            | P2            ;
 movq $1,(x) | movq $2,(y)   | movq $1,(z)   ;
 mfence      | mfence        | movq (a),%rax ;
 movq $1,(y) | movq (z),%rax | movq (x),%rbx ;
exists (y=2 /\ 1:rax=0 /\ 2:rbx=0)
