Warning (10268): Verilog HDL information at task2.sv(38): always construct contains both blocking and non-blocking assignments File: C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task2/task2.sv Line: 38
Info (10281): Verilog HDL Declaration information at task2.sv(10): object "done" differs only in case from object "DONE" in the same scope File: C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task2/task2.sv Line: 10
Info (10281): Verilog HDL Declaration information at fillscreen.sv(3): object "vga_x" differs only in case from object "VGA_X" in the same scope File: C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task2/fillscreen.sv Line: 3
Info (10281): Verilog HDL Declaration information at fillscreen.sv(3): object "vga_y" differs only in case from object "VGA_Y" in the same scope File: C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task2/fillscreen.sv Line: 3
Info (10281): Verilog HDL Declaration information at fillscreen.sv(2): object "done" differs only in case from object "DONE" in the same scope File: C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task2/fillscreen.sv Line: 2
