# Hard PCI logic

TODO: reverse, document

{{tile virtex2 REG_L}}
{{tile virtex2 REG_R}}
