{"&cites=4063580749030258469&as_sdt=2005&sciodt=0,5&hl=en":[{"title":"Memory coherence in shared virtual memory systems","url":"https://dl.acm.org/doi/abs/10.1145/75104.75105","authors":["K Li","K Li P Hudak"],"year":1989,"numCitations":2036,"pdf":"http://196.189.45.87/bitstream/123456789/87853/20/3%20-%20Algorithms%20for%20Scalable%20Synchronization%20on%20SharedMemory%20Multiprocessor.pdf","citationUrl":"http://scholar.google.com/scholar?cites=6112614815415691041&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:IWek4cle1FQJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=6112614815415691041&hl=en&as_sdt=2005&sciodt=0,5","publication":"dl.acm.org","p":1,"exp":1596876816801},{"title":"Debunking the 100X GPU vs. CPU myth: an evaluation of throughput computing on CPU and GPU","url":"https://dl.acm.org/doi/abs/10.1145/1815961.1816021","authors":["VW Lee","VW Lee C Kim","VW Lee C Kim J Chhugani","VW Lee C Kim J Chhugani M Deisher","VW Lee C Kim J Chhugani M Deisher D Kim…"],"year":2010,"numCitations":1017,"pdf":"http://www.academia.edu/download/44352770/Debunking_the_100X_GPU_vs._CPU_myth_an_e20160403-24068-1lejaes.pdf","citationUrl":"http://scholar.google.com/scholar?cites=10799162128491719121&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:0amZTL1U3pUJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=10799162128491719121&hl=en&as_sdt=2005&sciodt=0,5","publication":"dl.acm.org"},{"title":"A durable and energy efficient main memory using phase change memory technology","url":"https://dl.acm.org/doi/abs/10.1145/1555815.1555759","authors":["P Zhou","P Zhou B Zhao","P Zhou B Zhao J Yang","P Zhou B Zhao J Yang Y Zhang"],"year":2009,"numCitations":983,"pdf":"https://people.cs.pitt.edu/~zhangyt/research/isca09.pdf","citationUrl":"http://scholar.google.com/scholar?cites=10686130414215929367&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:F57Wgv7CTJQJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=10686130414215929367&hl=en&as_sdt=2005&sciodt=0,5","publication":"dl.acm.org"},{"title":"3D-stacked memory architectures for multi-core processors","url":"https://dl.acm.org/doi/abs/10.1145/1394608.1382159","authors":["GH Loh"],"year":2008,"numCitations":799,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.157.3309&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=8114383035670785775&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:7-6cDGEUnHAJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=8114383035670785775&hl=en&as_sdt=2005&sciodt=0,5","publication":"dl.acm.org"},{"title":"Optimizing NUCA organizations and wiring alternatives for large caches with CACTI 6.0","url":"https://ieeexplore.ieee.org/abstract/document/4408241/","authors":["N Muralimanohar","N Muralimanohar R Balasubramonian…"],"year":2007,"numCitations":624,"pdf":"https://core.ac.uk/download/pdf/206162192.pdf","citationUrl":"http://scholar.google.com/scholar?cites=5913266097339295577&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:WedEii8kEFIJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=5913266097339295577&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"RAIDR: Retention-aware intelligent DRAM refresh","url":"https://dl.acm.org/doi/abs/10.1145/2366231.2337161","authors":["J Liu","J Liu B Jaiyen","J Liu B Jaiyen R Veras","J Liu B Jaiyen R Veras O Mutlu"],"year":2012,"numCitations":476,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.1034.5248&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=11955247577080708619&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:C76-aVSS6aUJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=11955247577080708619&hl=en&as_sdt=2005&sciodt=0,5","publication":"dl.acm.org"},{"title":"A novel architecture of the 3D stacked MRAM L2 cache for CMPs","url":"https://ieeexplore.ieee.org/abstract/document/4798259/","authors":["G Sun","G Sun X Dong","G Sun X Dong Y Xie","G Sun X Dong Y Xie J Li…"],"year":2009,"numCitations":462,"pdf":"https://seal.ece.ucsb.edu/sites/seal.ece.ucsb.edu/files/publications/04798259.pdf","citationUrl":"http://scholar.google.com/scholar?cites=15340818427040798350&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:jpaIixSJ5dQJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=15340818427040798350&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Hybrid cache architecture with disparate memory technologies","url":"https://dl.acm.org/doi/abs/10.1145/1555815.1555761","authors":["X Wu","X Wu J Li","X Wu J Li L Zhang","X Wu J Li L Zhang E Speight","X Wu J Li L Zhang E Speight R Rajamony…"],"year":2009,"numCitations":413,"pdf":"https://seal.ece.ucsb.edu/sites/seal.ece.ucsb.edu/files/publications/2009-ISCA.pdf","citationUrl":"http://scholar.google.com/scholar?cites=12466897642247448043&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:62VQaVpRA60J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=12466897642247448043&hl=en&as_sdt=2005&sciodt=0,5","publication":"dl.acm.org"},{"title":"3-D hyperintegration and packaging technologies for micro-nano systems","url":"https://ieeexplore.ieee.org/abstract/document/4796284/","authors":["JQ Lu"],"year":2009,"numCitations":380,"pdf":"http://homepages.rpi.edu/~luj/Papers/Luj1.pdf","citationUrl":"http://scholar.google.com/scholar?cites=3105249491764239669&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:Nd2R3_UPGCsJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=3105249491764239669&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement","url":"https://ieeexplore.ieee.org/abstract/document/4555878/","authors":["X Dong","X Dong X Wu","X Dong X Wu G Sun","X Dong X Wu G Sun Y Xie","X Dong X Wu G Sun Y Xie H Li…"],"year":2008,"numCitations":361,"pdf":"https://seal.ece.ucsb.edu/sites/default/files/publications/2008_04555878.pdf","citationUrl":"http://scholar.google.com/scholar?cites=15749607114445889784&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:-CCDwDnYkdoJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=15749607114445889784&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"}]}