
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP3 for linux64 - Apr 21, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# ECE552 Extra Credit
read_file -format sverilog {mul_inner.sv}
Loading db file '/cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db'
Loading db file '/cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt0p85v25c'
  Loading link library 'saed32io_wb_tt1p05v25c_2p5v'
  Loading link library 'gtech'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/binaryparallel/mul_inner.sv
Presto compilation completed successfully.
Loaded 1 design.
Current design is 'mul_inner'.
mul_inner
set current_design mul_inner
mul_inner
link

  Linking design 'mul_inner'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  mul_inner                   /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/binaryparallel/mul_inner.db
  saed32rvt_tt0p85v25c (library) /cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db
  saed32io_wb_tt1p05v25c_2p5v (library) /cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db

1
###########################################
# Define clock and set don't mess with it #
###########################################
# clk with frequency of 400 MHz
create_clock -name "clk" -period 2.5 -waveform { 0 1.25 } { clk }
Warning: Can't find object 'clk' in design 'mul_inner'. (UID-95)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
0
set_dont_touch_network [find port clk]
Warning: Can't find port 'clk' in design 'mul_inner'. (UID-95)
Error: Value for list '<object_list>' must have 1 elements. (CMD-036)
0
# pointer to all inputs except clk
set prim_inputs [remove_from_collection [all_inputs] [find port clk]]
Warning: Can't find port 'clk' in design 'mul_inner'. (UID-95)
{i_data0[7] i_data0[6] i_data0[5] i_data0[4] i_data0[3] i_data0[2] i_data0[1] i_data0[0] i_data1[7] i_data1[6] i_data1[5] i_data1[4] i_data1[3] i_data1[2] i_data1[1] i_data1[0]}
# pointer to all inputs except clk and rst_n
set prim_inputs_no_rst [remove_from_collection $prim_inputs [find port rst_n]]
Warning: Can't find port 'rst_n' in design 'mul_inner'. (UID-95)
{i_data0[7] i_data0[6] i_data0[5] i_data0[4] i_data0[3] i_data0[2] i_data0[1] i_data0[0] i_data1[7] i_data1[6] i_data1[5] i_data1[4] i_data1[3] i_data1[2] i_data1[1] i_data1[0]}
# Set clk uncertainty (skew)
set_clock_uncertainty 0.15 clk
Warning: Can't find object 'clk' in design 'mul_inner'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
#########################################
# Set input delay & drive on all inputs #
#########################################
set_input_delay -clock clk 0.25 [copy_collection $prim_inputs]
Warning: Can't find clock 'clk' in design 'mul_inner'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
0
#set_driving_cell -lib_cell ND2D2BWP -library tcbn40lpbwptc $prim_inputs_no_rst
# rst_n goes to many places so don't touch
set_dont_touch_network [find port rst_n]
Warning: Can't find port 'rst_n' in design 'mul_inner'. (UID-95)
Error: Value for list '<object_list>' must have 1 elements. (CMD-036)
0
##########################################
# Set output delay & load on all outputs #
##########################################
set_output_delay -clock clk 0.5 [all_outputs]
Warning: Can't find clock 'clk' in design 'mul_inner'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
0
set_load 0.1 [all_outputs]
1
#############################################################
# Wire load model allows it to estimate internal parasitics #
#############################################################
# set_wire_load_model -name TSMC32K_Lowk_Conservative -library tcbn40lpbwptc
######################################################
# Max transition time is important for Hot-E reasons #
######################################################
set_max_transition 0.1 [current_design]
1
########################################
# Now actually synthesize for 1st time #
########################################
compile -map_effort medium
Warning: Setting attribute 'fix_multiple_port_nets' on design 'mul_inner'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Warning: Operating condition tt0p85v25c set on design mul_inner has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mul_inner'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'mul_inner' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mul_inner_DW02_mult_0'
  Processing 'mul_inner_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04     570.6      0.00       0.0       0.0                          
    0:00:04     570.6      0.00       0.0       0.0                          
    0:00:04     570.6      0.00       0.0       0.0                          
    0:00:04     570.6      0.00       0.0       0.0                          
    0:00:04     570.6      0.00       0.0       0.0                          
    0:00:04     552.5      0.00       0.0       0.0                          
    0:00:04     552.5      0.00       0.0       0.0                          
    0:00:04     552.5      0.00       0.0       0.0                          
    0:00:04     552.5      0.00       0.0       0.0                          
    0:00:04     552.5      0.00       0.0       0.0                          
    0:00:04     552.5      0.00       0.0       0.0                          
    0:00:04     552.5      0.00       0.0       0.0                          
    0:00:04     552.5      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04     552.5      0.00       0.0       0.0                          
    0:00:04     552.5      0.00       0.0       0.0                          
    0:00:04     552.5      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04     552.5      0.00       0.0       0.0                          
    0:00:04     552.5      0.00       0.0       0.0                          
    0:00:04     552.5      0.00       0.0       0.0                          
    0:00:04     552.5      0.00       0.0       0.0                          
    0:00:04     552.5      0.00       0.0       0.0                          
    0:00:04     552.5      0.00       0.0       0.0                          
    0:00:04     552.3      0.00       0.0       0.0                          
    0:00:04     552.3      0.00       0.0       0.0                          
    0:00:04     552.3      0.00       0.0       0.0                          
    0:00:04     552.3      0.00       0.0       0.0                          
    0:00:04     552.3      0.00       0.0       0.0                          
    0:00:04     552.3      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Tue Mar 23 15:25:34 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      9
    Unconnected ports (LINT-28)                                     9

Cells                                                              10
    Connected to power or ground (LINT-32)                          8
    Nets connected to multiple pins on same cell (LINT-33)          2
--------------------------------------------------------------------------------

Warning: In design 'mul_inner_DW02_mult_0', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_DW01_add_0', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_DW01_add_0', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_DW01_add_0', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_DW01_add_0', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_DW01_add_0', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_DW01_add_0', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_DW01_add_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_DW01_add_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner', a pin on submodule 'mult_12' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 1. 
Warning: In design 'mul_inner_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'mul_inner_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 0. 
Warning: In design 'mul_inner_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'mul_inner_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 0. 
Warning: In design 'mul_inner_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 0. 
Warning: In design 'mul_inner_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 0. 
Warning: In design 'mul_inner_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'mul_inner_DW02_mult_0', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'n12' is connected to pins 'B[5]', 'B[4]'', 'B[3]', 'B[2]', 'B[1]'.
Warning: In design 'mul_inner_DW02_mult_0', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'B[0]', 'CI''.
1
# Unflatten design now that its compiled
ungroup -all -flatten
Information: Updating graph... (UID-83)
1
# force hold time to be met for all flops
set_fix_hold clk
Warning: Can't find clock 'clk' in design 'mul_inner'. (UID-95)
Error: Value for list '<clock_list>' must have 1 elements. (CMD-036)
0
# Compile again with higher effort
compile -map_effort high
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)

Information: There are 3 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design mul_inner has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mul_inner'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'mul_inner' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Structuring 'mul_inner'
  Mapping 'mul_inner'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05     513.1      0.00       0.0       0.0                          
    0:00:05     513.1      0.00       0.0       0.0                          
    0:00:05     513.1      0.00       0.0       0.0                          
    0:00:05     513.1      0.00       0.0       0.0                          
    0:00:05     513.1      0.00       0.0       0.0                          
    0:00:05     513.1      0.00       0.0       0.0                          
    0:00:05     513.1      0.00       0.0       0.0                          
    0:00:05     513.1      0.00       0.0       0.0                          
    0:00:05     513.1      0.00       0.0       0.0                          
    0:00:05     513.1      0.00       0.0       0.0                          
    0:00:05     513.1      0.00       0.0       0.0                          
    0:00:05     513.1      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05     513.1      0.00       0.0       0.0                          
    0:00:05     513.1      0.00       0.0       0.0                          
    0:00:05     513.1      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05     513.1      0.00       0.0       0.0                          
    0:00:05     513.1      0.00       0.0       0.0                          
    0:00:05     513.1      0.00       0.0       0.0                          
    0:00:05     513.1      0.00       0.0       0.0                          
    0:00:05     513.1      0.00       0.0       0.0                          
    0:00:05     513.1      0.00       0.0       0.0                          
    0:00:05     513.1      0.00       0.0       0.0                          
    0:00:05     513.1      0.00       0.0       0.0                          
    0:00:05     513.1      0.00       0.0       0.0                          
    0:00:05     513.1      0.00       0.0       0.0                          
    0:00:05     513.1      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design
1
#############################################
# Take a look at area, max, and min timings #
#############################################
report_area > mul_inner_area.txt
report_power > mul_inner_power.txt
report_timing -delay min > mul_inner_min_delay.txt
report_timing -delay max > mul_inner_max_delay.txt
#### write out final netlist ######
write -format verilog mul_inner -output mul_inner.vg
Writing verilog file '/filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/binaryparallel/mul_inner.vg'.
1
exit
Memory usage for this session 142 Mbytes.
Memory usage for this session including child processes 142 Mbytes.
CPU usage for this session 4 seconds ( 0.00 hours ).
Elapsed time for this session 7 seconds ( 0.00 hours ).

Thank you...
