Gordon J. Brebner, A Virtual Hardware Operating System for the Xilinx XC6200, Proceedings of the 6th International Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers, p.327-336, September 23-25, 1996
Brebner, G. 1997. CHASTE: A hardware/software co-design testbed for the Xilinx XC6200. In Reconfigurable Architectures Workshop, Geneva, Switzerland, April 1997, R. W. Hartenstein and V. K. Prasanna, eds. IT Press, Verlag, 16--23.
Timothy J. Callahan , John R. Hauser , John Wawrzynek, The Garp Architecture and C Compiler, Computer, v.33 n.4, p.62-69, April 2000[doi>10.1109/2.839323]
Andreas Dandalis , Viktor K. Prasanna, Configuration compression for FPGA-based embedded systems, Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays, p.173-182, February 2001, Monterey, California, USA[doi>10.1145/360276.360342]
Diana, L. and Kahn, J. M. 1999. Rate-adaptive modulation techniques for infrared wireless communications. In Proceedings of the IEEE International Conference on Communications, Vancouver, B. C., Canada, June 1999, 597--603.
Matthias Dyer , Christian Plessl , Marco Platzner, Partially Reconfigurable Cores for Xilinx Virtex, Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications, p.292-301, September 02-04, 2002
Faura, J., Moreno, J. M., Madrenas, J., and Insenser, J. M. 1997. VHDL modelling of fast dynamic reconfiguration on novel multicontext RAM-based field-programmable devices. In Proceedings of the SIG-VHDL Spring'97 Working Conference, Toledo, Spain, April 1997, 171--177.
Maya B. Gokhale , Janice M. Stone , Jeff Arnold , Mirek Kalinowski, Stream-Oriented FPGA Computing in the Streams-C High Level Language, Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines, p.49, April 17-19, 2000
Goldsmith, A. J. and Chua, S. G. 1998. Adaptive coded modulation for fading channels. IEEE Trans. Commun. 46, 5, 595--602.
Guccione, S., Levi, D., and Sundararajan, P. 1999. JBits: Java-based interface for reconfigurable computing. In Military and Aerospace Applications of Programmable Devices and Technologies Conference, Laurel, MD, September 1999.
Hagenauer, J. and Stockhammer, T., 1999. Channel coding and transmission aspects for wireless multimedia. Proc. IEEE 87, 10, 1764--1777.
Edson L. Horta , John W. Lockwood , David E. Taylor , David Parlour, Dynamic hardware plugins in an FPGA with partial run-time reconfiguration, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514007]
Brad Hutchings , Brent Nelson , Michael J. Wirthlin, Designing and Debugging Custom Computing Applications, IEEE Design & Test, v.17 n.1, p.20-28, January 2000[doi>10.1109/54.825674]
Eric Keller, JRoute: A Run-Time Routing API for FPGA Hardware, Proceedings of the 15 IPDPS 2000 Workshops on Parallel and Distributed Processing, p.874-881, May 01-05, 2000
Kwiat, K. and Debany, W. 1996. Reconfigurable logic modelling. Integrated System Design (Dec.).
Yanbing Li , Tim Callahan , Ervan Darnell , Randolph Harr , Uday Kurkure , Jon Stockwood, Hardware-software co-design of embedded reconfigurable architectures, Proceedings of the 37th Annual Design Automation Conference, p.507-512, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337559]
Wayne Luk , Steve McKeever, Pebble: A Language for Parametrised and Reconfigurable Hardware Design, Proceedings of the 8th International Workshop on Field-Programmable Logic and Applications, From FPGAs to Computing Paradigm, p.9-18, August 31-September 03, 1998
Patrick Lysaght , Jon Stockwood, A simulation tool for dynamically reconfigurable field programmable gate arrays, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.4 n.3, p.381-390, Sept. 1996[doi>10.1109/92.532038]
MacBeth, J., 2003. Dynamically Reconfigurable Intellectual Property Cores (DRIP Cores). Ph.D. Thesis, University of Strathclyde, UK.
Nicholas McKay , Satnam Singh, Debugging Techniques for Dynamically Reconfigurable Hardware, Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.114, April 21-23, 1999
McMillan, S. and Guccione, S. 2000. Partial run-time reconfiguration using JRTR. In Field Programmable Logic and Applications, Villach, Austria, August 2000, R. W. Hartenstein and H. Grunbacher, eds. Springer-Verlag, Berlin, 352--360.
McMillan, S., Blodget, B., and Guccione, S. 2000. VirtexDS: A device simulator for Virtex. Reconfigurable Technology: FPGAs for Computing and Applications II. Proc. SPIE 4212, Bellingham, WA, November 2000.
B. Pandita , S. K. Roy, Design and Implementation of Viterbi Decoder Using FPGAs, Proceedings of the 12th International Conference on VLSI Design - 'VLSI for the Information Appliance', p.611, January 10-13, 1999
Ian Robertson , James Irvine , Patrick Lysaght , David Robinson, Timing verification of dynamically reconfigurable logic for the xilinx virtex FPGA series, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, February 24-26, 2002, Monterey, California, USA[doi>10.1145/503048.503068]
Ian Robertson , James Irvine , Patrick Lysaght , David Robinson, Improved Functional Simulation of Dynamically Reconfigurable Logic, Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications, p.152-161, September 02-04, 2002
Robinson, D. 2002. Simulation and Control of Dynamically Reconfigurable Logic Circuits. Ph.D. Thesis, University of Strathclyde, UK.
Robinson, D. and Lysaght, P. 2000a. Methods of exploiting simulation technology for simulating the timing of dynamically reconfigurable logic. IEE Proc. Comput. Digital Tech. 147, 3, 175--180.
Robinson, D. and Lysaght, P. 2000b. Verification of dynamically reconfigurable logic. In Field Programmable Logic and Applications, Villach, Austria, August 2000, R. W. Hartenstein and H. Grunbacher, eds. Springer-Verlag, Berlin, 141--150.
N. Shirazi , W. Luk , P. Y. K. Cheung, Automating Production of Run-Time Reconfigurable Designs, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.147, April 15-17, 1998
Satnam Singh , Phil James-Roxby, Lava and JBits: From HDL to Bitstream in Seconds, Proceedings of the the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.91-100, April 29-May 02, 2001[doi>10.1109/FCCM.2001.28]
Sriram Swaminathan , Russell Tessier , Dennis Goeckel , Wayne Burleson, A dynamically reconfigurable adaptive viterbi decoder, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, February 24-26, 2002, Monterey, California, USA[doi>10.1145/503048.503081]
Steve Trimberger, Scheduling designs into a time-multiplexed FPGA, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.153-160, February 22-25, 1998, Monterey, California, USA[doi>10.1145/275107.275135]
Justin L. Tripp , Preston A. Jackson , Brad Hutchings, Sea Cucumber: A Synthesizing Compiler for FPGAs, Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications, p.875-885, September 02-04, 2002
Milan Vasilko, DYNASTY: A Temporal Floorplanning Based CAD Framework for Dynamically Reconfigurable Logic Systems, Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications, p.124-133, August 30-September 01, 1999
Vasilko, M. and Cabanis, D. 1999. A technique for modelling dynamic reconfiguration with improved simulation accuracy. IEICE Trans. Fundam. Electron., Commun. Comput. Sci. E82-A, 11, 2465--2474.
Xilinx, Inc. 2002. XAPP290: An Implementation Flow for Active Partial Reconfiguration Using 4.2i, Application Note, version 0.7, March 2002.
Yang, J., Khandani, A. K., and Tin, N. 2002. Adaptive Modulation and Coding in 3G Wireless Systems. Technical Report UW-E&CE;&num;&num;2002-15, University of Waterloo, Waterloo, Ontario, Canada.
Yeh, D., Feygin, G., and Chow, P. 1996. RACER: A reconfigurable constraint-length 14 Viterbi decoder. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, California, USA, April 1996, K. L. Pocek and J. Arnold, eds. IEEE Computer Society Press, 60--69.
