$date
	Wed Feb 26 14:12:57 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_full_adder_4bit $end
$var wire 4 ! S_o [3:0] $end
$var wire 1 " C_o $end
$var reg 4 # A_i [3:0] $end
$var reg 4 $ B_i [3:0] $end
$var reg 1 % C_i $end
$scope module u_full_adder_4bit $end
$var wire 4 & A_i [3:0] $end
$var wire 4 ' B_i [3:0] $end
$var wire 1 % C_i $end
$var wire 4 ( S_o [3:0] $end
$var wire 6 ) C_w [5:0] $end
$var wire 1 " C_o $end
$scope module u_full_adder_0 $end
$var wire 1 * A_i $end
$var wire 1 + B_i $end
$var wire 1 , C_i $end
$var wire 1 - C_o $end
$var wire 1 . S_o $end
$upscope $end
$scope module u_full_adder_1 $end
$var wire 1 / A_i $end
$var wire 1 0 B_i $end
$var wire 1 1 C_i $end
$var wire 1 2 C_o $end
$var wire 1 3 S_o $end
$upscope $end
$scope module u_full_adder_2 $end
$var wire 1 4 A_i $end
$var wire 1 5 B_i $end
$var wire 1 6 C_i $end
$var wire 1 7 C_o $end
$var wire 1 8 S_o $end
$upscope $end
$scope module u_full_adder_3 $end
$var wire 1 9 A_i $end
$var wire 1 : B_i $end
$var wire 1 ; C_i $end
$var wire 1 < C_o $end
$var wire 1 = S_o $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1=
0<
0;
0:
19
18
07
06
15
04
13
02
01
00
1/
1.
0-
0,
1+
0*
bz00000 )
b1111 (
b101 '
b1010 &
0%
b101 $
b1010 #
0"
b1111 !
$end
#5
1;
17
08
16
11
13
12
0.
bz01110 )
1-
b1010 !
b1010 (
1=
10
1*
09
b111 $
b111 '
b11 #
b11 &
#10
0=
0;
03
07
01
18
b101 !
b101 (
1.
bz00100 )
0-
05
0*
b11 $
b11 '
b10 #
b10 &
