	component processor is
		port (
			clk_clk                    : in  std_logic                     := 'X';             -- clk
			datos_muestreados_in_valid : in  std_logic                     := 'X';             -- valid
			datos_muestreados_in_data  : in  std_logic_vector(31 downto 0) := (others => 'X'); -- data
			datos_muestreados_in_ready : out std_logic;                                        -- ready
			fifo_1_in_valid            : in  std_logic                     := 'X';             -- valid
			fifo_1_in_data             : in  std_logic_vector(31 downto 0) := (others => 'X'); -- data
			fifo_1_in_ready            : out std_logic;                                        -- ready
			fifo_2_in_valid            : in  std_logic                     := 'X';             -- valid
			fifo_2_in_data             : in  std_logic_vector(31 downto 0) := (others => 'X'); -- data
			fifo_2_in_ready            : out std_logic;                                        -- ready
			fifo_3_in_valid            : in  std_logic                     := 'X';             -- valid
			fifo_3_in_data             : in  std_logic_vector(31 downto 0) := (others => 'X'); -- data
			fifo_3_in_ready            : out std_logic;                                        -- ready
			fifo_4_in_valid            : in  std_logic                     := 'X';             -- valid
			fifo_4_in_data             : in  std_logic_vector(31 downto 0) := (others => 'X'); -- data
			fifo_4_in_ready            : out std_logic;                                        -- ready
			reset_reset_n              : in  std_logic                     := 'X'              -- reset_n
		);
	end component processor;

