Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/paul/Projects/mega65/mega65-r2-max10/intclock.qsys --block-symbol-file --output-directory=/home/paul/Projects/mega65/mega65-r2-max10/intclock --family="MAX 10" --part=10M08SAU169C8G
Progress: Loading mega65-r2-max10/intclock.qsys
Progress: Reading input file
Progress: Adding int_osc_0 [altera_int_osc 18.1]
Progress: Parameterizing module int_osc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/paul/Projects/mega65/mega65-r2-max10/intclock.qsys --synthesis=VHDL --output-directory=/home/paul/Projects/mega65/mega65-r2-max10/intclock/synthesis --family="MAX 10" --part=10M08SAU169C8G
Progress: Loading mega65-r2-max10/intclock.qsys
Progress: Reading input file
Progress: Adding int_osc_0 [altera_int_osc 18.1]
Progress: Parameterizing module int_osc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: intclock: Generating intclock "intclock" for QUARTUS_SYNTH
Info: int_osc_0: Generating top-level entity altera_int_osc.
Info: int_osc_0: "intclock" instantiated altera_int_osc "int_osc_0"
Info: intclock: Done "intclock" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
