Performed a total of 0 changes.

10.165. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_simple_dp_synch_undefined_collision_512x16_block'.
Removed a total of 0 cells.

10.166. Executing OPT_SHARE pass.

10.167. Executing OPT_DFF pass (perform DFF optimizations).

10.168. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_simple_dp_synch_undefined_collision_512x16_block..

10.169. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_simple_dp_synch_undefined_collision_512x16_block.
MAX OPT ITERATION = 1

10.170. Executing HIERARCHY pass (managing design hierarchy).

10.170.1. Analyzing design hierarchy..
Top module:  \ram_simple_dp_synch_undefined_collision_512x16_block

10.170.2. Analyzing design hierarchy..
Top module:  \ram_simple_dp_synch_undefined_collision_512x16_block
Removed 0 unused modules.

10.171. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_simple_dp_synch_undefined_collision_512x16_block..

10.172. Printing statistics.

=== ram_simple_dp_synch_undefined_collision_512x16_block ===

   Number of wires:                 12
   Number of wire bits:            126
   Number of public wires:           7
   Number of public wire bits:      53
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     RS_TDP36K                       1

10.173. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\llatch' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\llatch'.
Replacing existing blackbox module `\llatchn' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\llatchn'.
Replacing existing blackbox module `\llatchr' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\llatchr'.
Replacing existing blackbox module `\llatchs' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\llatchs'.
Replacing existing blackbox module `\llatchnr' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\llatchnr'.
Replacing existing blackbox module `\llatchns' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\llatchns'.
Replacing existing blackbox module `\llatchsre' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:223.1-243.10.
Generating RTLIL representation for module `\llatchsre'.
Replacing existing blackbox module `\llatchnsre' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:265.1-285.10.
Generating RTLIL representation for module `\llatchnsre'.
Successfully finished Verilog frontend.

10.174. Executing FLATTEN pass (flatten design).
Deleting now unused module llatchnsre.
Deleting now unused module llatch.
Deleting now unused module llatchs.
Deleting now unused module llatchnr.
Deleting now unused module llatchsre.
Deleting now unused module llatchn.
Deleting now unused module llatchr.
Deleting now unused module llatchns.

10.175. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_simple_dp_synch_undefined_collision_512x16_block..

10.176. Printing statistics.

=== ram_simple_dp_synch_undefined_collision_512x16_block ===

   Number of wires:                 12
   Number of wire bits:            126
   Number of public wires:           7
   Number of public wire bits:      53
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     RS_TDP36K                       1

11. Executing Verilog backend.
Dumping module `\ram_simple_dp_synch_undefined_collision_512x16_block'.

12. Executing BLIF backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: afdb6b34e8, CPU: user 0.39s system 0.05s, MEM: 37.05 MB peak
Yosys 0.18+10 (git sha1 fda106c2f, gcc 11.2.1 -fPIC -Os)
Time spent: 58% 19x read_verilog (0 sec), 9% 9x techmap (0 sec), ...
INFO: SYN: Design ram_simple_dp_synch_undefined_collision_512x16_block is synthesized
