Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 259efc0b753d4284a9a547a77ae4cefa --debug typical --relax --mt 8 -L blk_mem_gen_v8_3_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mainBus_behav xil_defaultlib.mainBus xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.global
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture maincontrol of entity xil_defaultlib.MainController [maincontroller_default]
Compiling architecture actrl of entity xil_defaultlib.OpcodeGen [opcodegen_default]
Compiling architecture bctrl of entity xil_defaultlib.FlagCtrl [flagctrl_default]
Compiling architecture statefsm of entity xil_defaultlib.StateController [statecontroller_default]
Compiling architecture mastercontrol of entity xil_defaultlib.MasterController [mastercontroller_default]
Compiling architecture func4 of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture func3 of entity xil_defaultlib.multiplier [multiplier_default]
Compiling architecture func2 of entity xil_defaultlib.shifter [shifter_default]
Compiling architecture func1 of entity xil_defaultlib.ALU [alu_default]
Compiling architecture datapath of entity xil_defaultlib.MainDataPath [maindatapath_default]
Compiling architecture masterprocessor of entity xil_defaultlib.MainProcessor [mainprocessor_default]
Compiling architecture masterproc of entity xil_defaultlib.MasterInterfaceProc [masterinterfaceproc_default]
Compiling architecture func5 of entity xil_defaultlib.ProcessorMemoryPath [processormemorypath_default]
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_outpu...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="art...
Compiling module xil_defaultlib.BRAM_blk_mem_gen_0_0
Compiling architecture structure of entity xil_defaultlib.BRAM [bram_default]
Compiling architecture structure of entity xil_defaultlib.BRAM_wrapper [bram_wrapper_default]
Compiling architecture func0 of entity xil_defaultlib.MemoryModule [memorymodule_default]
Compiling architecture slavememory of entity xil_defaultlib.SlaveInterfaceMemory [slaveinterfacememory_default]
Compiling architecture masterswitch of entity xil_defaultlib.MasterInterfaceSwitch [masterinterfaceswitch_default]
Compiling architecture segment of entity xil_defaultlib.Display [display_default]
Compiling architecture main of entity xil_defaultlib.mainbus
Built simulation snapshot mainBus_behav
