<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'adders_io' consists of the following:&#x9;wire read operation ('in2', adders_io.c:48) on port 'in2' (adders_io.c:48) [11]  (0 ns)&#xD;&#xA;&#x9;'add' operation ('add_ln50', adders_io.c:50) [14]  (0.731 ns)&#xD;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1016.html" projectName="adders_io_prj" solutionName="solution1" date="2023-10-05T19:38:36.679+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (0.731ns) exceeds the target (target clock period: 0.5ns, clock uncertainty: 0.135ns, effective delay budget: 0.365ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-871.html" projectName="adders_io_prj" solutionName="solution1" date="2023-10-05T19:38:36.664+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-1015] Estimated delay Estimated delay (0.731ns)  of 'add' operation ('add_ln50', adders_io.c:50) exceeds the target cycle time (target cycle time: 0.5ns, clock uncertainty: 0.135ns, effective cycle time: 0.365ns).&#xD;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1015 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1015.html" projectName="adders_io_prj" solutionName="solution1" date="2023-10-05T19:38:36.664+0300" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
