[INF:CM0023] Creating log file ../../build/tests/UnitPartSelect/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

LIB:  work
FILE: top.sv
n<> u<0> t<Null_rule> p<518> s<517> l<1>
n<> u<1> t<Module_keyword> p<5> s<2> l<1>
n<toto> u<2> t<StringConst> p<5> s<4> l<1>
n<> u<3> t<Port> p<4> l<1>
n<> u<4> t<List_of_ports> p<5> c<3> l<1>
n<> u<5> t<Module_nonansi_header> p<147> c<1> s<22> l<1>
n<> u<6> t<Data_type_or_implicit> p<16> s<15> l<3>
n<IDLE> u<7> t<StringConst> p<14> s<13> l<3>
n<0> u<8> t<IntConst> p<9> l<3>
n<> u<9> t<Primary_literal> p<10> c<8> l<3>
n<> u<10> t<Constant_primary> p<11> c<9> l<3>
n<> u<11> t<Constant_expression> p<12> c<10> l<3>
n<> u<12> t<Constant_mintypmax_expression> p<13> c<11> l<3>
n<> u<13> t<Constant_param_expression> p<14> c<12> l<3>
n<> u<14> t<Param_assignment> p<15> c<7> l<3>
n<> u<15> t<List_of_param_assignments> p<16> c<14> l<3>
n<> u<16> t<Parameter_declaration> p<17> c<6> l<3>
n<> u<17> t<Package_or_generate_item_declaration> p<18> c<16> l<3>
n<> u<18> t<Module_or_generate_item_declaration> p<19> c<17> l<3>
n<> u<19> t<Module_common_item> p<20> c<18> l<3>
n<> u<20> t<Module_or_generate_item> p<21> c<19> l<3>
n<> u<21> t<Non_port_module_item> p<22> c<20> l<3>
n<> u<22> t<Module_item> p<147> c<21> s<47> l<3>
n<> u<23> t<IntVec_TypeReg> p<34> s<33> l<5>
n<3> u<24> t<IntConst> p<25> l<5>
n<> u<25> t<Primary_literal> p<26> c<24> l<5>
n<> u<26> t<Constant_primary> p<27> c<25> l<5>
n<> u<27> t<Constant_expression> p<32> c<26> s<31> l<5>
n<0> u<28> t<IntConst> p<29> l<5>
n<> u<29> t<Primary_literal> p<30> c<28> l<5>
n<> u<30> t<Constant_primary> p<31> c<29> l<5>
n<> u<31> t<Constant_expression> p<32> c<30> l<5>
n<> u<32> t<Constant_range> p<33> c<27> l<5>
n<> u<33> t<Packed_dimension> p<34> c<32> l<5>
n<> u<34> t<Data_type> p<40> c<23> s<39> l<5>
n<state> u<35> t<StringConst> p<36> l<5>
n<> u<36> t<Variable_decl_assignment> p<39> c<35> s<38> l<5>
n<next> u<37> t<StringConst> p<38> l<5>
n<> u<38> t<Variable_decl_assignment> p<39> c<37> l<5>
n<> u<39> t<List_of_variable_decl_assignments> p<40> c<36> l<5>
n<> u<40> t<Variable_declaration> p<41> c<34> l<5>
n<> u<41> t<Data_declaration> p<42> c<40> l<5>
n<> u<42> t<Package_or_generate_item_declaration> p<43> c<41> l<5>
n<> u<43> t<Module_or_generate_item_declaration> p<44> c<42> l<5>
n<> u<44> t<Module_common_item> p<45> c<43> l<5>
n<> u<45> t<Module_or_generate_item> p<46> c<44> l<5>
n<> u<46> t<Non_port_module_item> p<47> c<45> l<5>
n<> u<47> t<Module_item> p<147> c<46> s<146> l<5>
n<> u<48> t<AlwaysKeywd_Always> p<142> s<141> l<7>
n<> u<49> t<Edge_Posedge> p<54> s<53> l<7>
n<clk> u<50> t<StringConst> p<51> l<7>
n<> u<51> t<Primary_literal> p<52> c<50> l<7>
n<> u<52> t<Primary> p<53> c<51> l<7>
n<> u<53> t<Expression> p<54> c<52> l<7>
n<> u<54> t<Event_expression> p<55> c<49> l<7>
n<> u<55> t<Event_control> p<56> c<54> l<7>
n<> u<56> t<Procedural_timing_control> p<139> c<55> s<138> l<7>
n<state> u<57> t<StringConst> p<58> l<9>
n<> u<58> t<Hierarchical_identifier> p<65> c<57> s<64> l<9>
n<IDLE> u<59> t<StringConst> p<60> l<9>
n<> u<60> t<Primary_literal> p<61> c<59> l<9>
n<> u<61> t<Primary> p<62> c<60> l<9>
n<> u<62> t<Expression> p<63> c<61> l<9>
n<> u<63> t<Bit_select> p<64> c<62> l<9>
n<> u<64> t<Select> p<65> c<63> l<9>
n<> u<65> t<Variable_lvalue> p<70> c<58> s<69> l<9>
n<> u<66> t<Number_1Tickb1> p<67> l<9>
n<> u<67> t<Primary_literal> p<68> c<66> l<9>
n<> u<68> t<Primary> p<69> c<67> l<9>
n<> u<69> t<Expression> p<70> c<68> l<9>
n<> u<70> t<Nonblocking_assignment> p<71> c<65> l<9>
n<> u<71> t<Statement_item> p<72> c<70> l<9>
n<> u<72> t<Statement> p<73> c<71> l<9>
n<> u<73> t<Statement_or_null> p<135> c<72> s<100> l<9>
n<InterruptStatus> u<74> t<StringConst> p<81> s<80> l<11>
n<0> u<75> t<IntConst> p<76> l<11>
n<> u<76> t<Primary_literal> p<77> c<75> l<11>
n<> u<77> t<Primary> p<78> c<76> l<11>
n<> u<78> t<Expression> p<79> c<77> l<11>
n<> u<79> t<Bit_select> p<80> c<78> l<11>
n<> u<80> t<Select> p<81> c<79> l<11>
n<> u<81> t<Complex_func_call> p<82> c<74> l<11>
n<> u<82> t<Primary> p<83> c<81> l<11>
n<> u<83> t<Expression> p<89> c<82> s<88> l<11>
n<0> u<84> t<IntConst> p<85> l<11>
n<> u<85> t<Primary_literal> p<86> c<84> l<11>
n<> u<86> t<Primary> p<87> c<85> l<11>
n<> u<87> t<Expression> p<89> c<86> l<11>
n<> u<88> t<BinOp_Equiv> p<89> s<87> l<11>
n<> u<89> t<Expression> p<90> c<83> l<11>
n<> u<90> t<Expression_or_cond_pattern> p<91> c<89> l<11>
n<> u<91> t<Cond_predicate> p<97> c<90> s<96> l<11>
n<> u<92> t<End> p<93> l<12>
n<> u<93> t<Seq_block> p<94> c<92> l<11>
n<> u<94> t<Statement_item> p<95> c<93> l<11>
n<> u<95> t<Statement> p<96> c<94> l<11>
n<> u<96> t<Statement_or_null> p<97> c<95> l<11>
n<> u<97> t<Conditional_statement> p<98> c<91> l<11>
n<> u<98> t<Statement_item> p<99> c<97> l<11>
n<> u<99> t<Statement> p<100> c<98> l<11>
n<> u<100> t<Statement_or_null> p<135> c<99> s<133> l<11>
n<ConnectionState> u<101> t<StringConst> p<114> s<113> l<14>
n<> u<102> t<Bit_select> p<113> s<112> l<14>
n<3> u<103> t<IntConst> p<104> l<14>
n<> u<104> t<Primary_literal> p<105> c<103> l<14>
n<> u<105> t<Constant_primary> p<106> c<104> l<14>
n<> u<106> t<Constant_expression> p<111> c<105> s<110> l<14>
n<0> u<107> t<IntConst> p<108> l<14>
n<> u<108> t<Primary_literal> p<109> c<107> l<14>
n<> u<109> t<Constant_primary> p<110> c<108> l<14>
n<> u<110> t<Constant_expression> p<111> c<109> l<14>
n<> u<111> t<Constant_range> p<112> c<106> l<14>
n<> u<112> t<Part_select_range> p<113> c<111> l<14>
n<> u<113> t<Select> p<114> c<102> l<14>
n<> u<114> t<Complex_func_call> p<115> c<101> l<14>
n<> u<115> t<Primary> p<116> c<114> l<14>
n<> u<116> t<Expression> p<122> c<115> s<121> l<14>
n<ESTABLISHED> u<117> t<StringConst> p<118> l<14>
n<> u<118> t<Primary_literal> p<119> c<117> l<14>
n<> u<119> t<Primary> p<120> c<118> l<14>
n<> u<120> t<Expression> p<122> c<119> l<14>
n<> u<121> t<BinOp_Not> p<122> s<120> l<14>
n<> u<122> t<Expression> p<123> c<116> l<14>
n<> u<123> t<Expression_or_cond_pattern> p<124> c<122> l<14>
n<> u<124> t<Cond_predicate> p<130> c<123> s<129> l<14>
n<> u<125> t<End> p<126> l<15>
n<> u<126> t<Seq_block> p<127> c<125> l<14>
n<> u<127> t<Statement_item> p<128> c<126> l<14>
n<> u<128> t<Statement> p<129> c<127> l<14>
n<> u<129> t<Statement_or_null> p<130> c<128> l<14>
n<> u<130> t<Conditional_statement> p<131> c<124> l<14>
n<> u<131> t<Statement_item> p<132> c<130> l<14>
n<> u<132> t<Statement> p<133> c<131> l<14>
n<> u<133> t<Statement_or_null> p<135> c<132> s<134> l<14>
n<> u<134> t<End> p<135> l<17>
n<> u<135> t<Seq_block> p<136> c<73> l<7>
n<> u<136> t<Statement_item> p<137> c<135> l<7>
n<> u<137> t<Statement> p<138> c<136> l<7>
n<> u<138> t<Statement_or_null> p<139> c<137> l<7>
n<> u<139> t<Procedural_timing_control_statement> p<140> c<56> l<7>
n<> u<140> t<Statement_item> p<141> c<139> l<7>
n<> u<141> t<Statement> p<142> c<140> l<7>
n<> u<142> t<Always_construct> p<143> c<48> l<7>
n<> u<143> t<Module_common_item> p<144> c<142> l<7>
n<> u<144> t<Module_or_generate_item> p<145> c<143> l<7>
n<> u<145> t<Non_port_module_item> p<146> c<144> l<7>
n<> u<146> t<Module_item> p<147> c<145> l<7>
n<> u<147> t<Module_declaration> p<148> c<5> l<1>
n<> u<148> t<Description> p<517> c<147> s<273> l<1>
n<> u<149> t<Module_keyword> p<164> s<150> l<21>
n<dut> u<150> t<StringConst> p<164> s<163> l<21>
n<a> u<151> t<StringConst> p<154> s<153> l<21>
n<> u<152> t<Constant_bit_select> p<153> l<21>
n<> u<153> t<Constant_select> p<154> c<152> l<21>
n<> u<154> t<Port_reference> p<155> c<151> l<21>
n<> u<155> t<Port_expression> p<156> c<154> l<21>
n<> u<156> t<Port> p<163> c<155> s<162> l<21>
n<o> u<157> t<StringConst> p<160> s<159> l<21>
n<> u<158> t<Constant_bit_select> p<159> l<21>
n<> u<159> t<Constant_select> p<160> c<158> l<21>
n<> u<160> t<Port_reference> p<161> c<157> l<21>
n<> u<161> t<Port_expression> p<162> c<160> l<21>
n<> u<162> t<Port> p<163> c<161> l<21>
n<> u<163> t<List_of_ports> p<164> c<156> l<21>
n<> u<164> t<Module_nonansi_header> p<272> c<149> s<181> l<21>
n<3> u<165> t<IntConst> p<166> l<22>
n<> u<166> t<Primary_literal> p<167> c<165> l<22>
n<> u<167> t<Constant_primary> p<168> c<166> l<22>
n<> u<168> t<Constant_expression> p<173> c<167> s<172> l<22>
n<0> u<169> t<IntConst> p<170> l<22>
n<> u<170> t<Primary_literal> p<171> c<169> l<22>
n<> u<171> t<Constant_primary> p<172> c<170> l<22>
n<> u<172> t<Constant_expression> p<173> c<171> l<22>
n<> u<173> t<Constant_range> p<174> c<168> l<22>
n<> u<174> t<Packed_dimension> p<175> c<173> l<22>
n<> u<175> t<Data_type_or_implicit> p<176> c<174> l<22>
n<> u<176> t<Net_port_type> p<179> c<175> s<178> l<22>
n<a> u<177> t<StringConst> p<178> l<22>
n<> u<178> t<List_of_port_identifiers> p<179> c<177> l<22>
n<> u<179> t<Input_declaration> p<180> c<176> l<22>
n<> u<180> t<Port_declaration> p<181> c<179> l<22>
n<> u<181> t<Module_item> p<272> c<180> s<198> l<22>
n<2> u<182> t<IntConst> p<183> l<23>
n<> u<183> t<Primary_literal> p<184> c<182> l<23>
n<> u<184> t<Constant_primary> p<185> c<183> l<23>
n<> u<185> t<Constant_expression> p<190> c<184> s<189> l<23>
n<0> u<186> t<IntConst> p<187> l<23>
n<> u<187> t<Primary_literal> p<188> c<186> l<23>
n<> u<188> t<Constant_primary> p<189> c<187> l<23>
n<> u<189> t<Constant_expression> p<190> c<188> l<23>
n<> u<190> t<Constant_range> p<191> c<185> l<23>
n<> u<191> t<Packed_dimension> p<192> c<190> l<23>
n<> u<192> t<Data_type_or_implicit> p<193> c<191> l<23>
n<> u<193> t<Net_port_type> p<196> c<192> s<195> l<23>
n<o> u<194> t<StringConst> p<195> l<23>
n<> u<195> t<List_of_port_identifiers> p<196> c<194> l<23>
n<> u<196> t<Output_declaration> p<197> c<193> l<23>
n<> u<197> t<Port_declaration> p<198> c<196> l<23>
n<> u<198> t<Module_item> p<272> c<197> s<220> l<23>
n<> u<199> t<NetType_Wire> p<214> s<210> l<24>
n<3> u<200> t<IntConst> p<201> l<24>
n<> u<201> t<Primary_literal> p<202> c<200> l<24>
n<> u<202> t<Constant_primary> p<203> c<201> l<24>
n<> u<203> t<Constant_expression> p<208> c<202> s<207> l<24>
n<0> u<204> t<IntConst> p<205> l<24>
n<> u<205> t<Primary_literal> p<206> c<204> l<24>
n<> u<206> t<Constant_primary> p<207> c<205> l<24>
n<> u<207> t<Constant_expression> p<208> c<206> l<24>
n<> u<208> t<Constant_range> p<209> c<203> l<24>
n<> u<209> t<Packed_dimension> p<210> c<208> l<24>
n<> u<210> t<Data_type_or_implicit> p<214> c<209> s<213> l<24>
n<a> u<211> t<StringConst> p<212> l<24>
n<> u<212> t<Net_decl_assignment> p<213> c<211> l<24>
n<> u<213> t<List_of_net_decl_assignments> p<214> c<212> l<24>
n<> u<214> t<Net_declaration> p<215> c<199> l<24>
n<> u<215> t<Package_or_generate_item_declaration> p<216> c<214> l<24>
n<> u<216> t<Module_or_generate_item_declaration> p<217> c<215> l<24>
n<> u<217> t<Module_common_item> p<218> c<216> l<24>
n<> u<218> t<Module_or_generate_item> p<219> c<217> l<24>
n<> u<219> t<Non_port_module_item> p<220> c<218> l<24>
n<> u<220> t<Module_item> p<272> c<219> s<243> l<24>
n<> u<221> t<IntVec_TypeReg> p<232> s<231> l<25>
n<2> u<222> t<IntConst> p<223> l<25>
n<> u<223> t<Primary_literal> p<224> c<222> l<25>
n<> u<224> t<Constant_primary> p<225> c<223> l<25>
n<> u<225> t<Constant_expression> p<230> c<224> s<229> l<25>
n<0> u<226> t<IntConst> p<227> l<25>
n<> u<227> t<Primary_literal> p<228> c<226> l<25>
n<> u<228> t<Constant_primary> p<229> c<227> l<25>
n<> u<229> t<Constant_expression> p<230> c<228> l<25>
n<> u<230> t<Constant_range> p<231> c<225> l<25>
n<> u<231> t<Packed_dimension> p<232> c<230> l<25>
n<> u<232> t<Data_type> p<236> c<221> s<235> l<25>
n<o> u<233> t<StringConst> p<234> l<25>
n<> u<234> t<Variable_decl_assignment> p<235> c<233> l<25>
n<> u<235> t<List_of_variable_decl_assignments> p<236> c<234> l<25>
n<> u<236> t<Variable_declaration> p<237> c<232> l<25>
n<> u<237> t<Data_declaration> p<238> c<236> l<25>
n<> u<238> t<Package_or_generate_item_declaration> p<239> c<237> l<25>
n<> u<239> t<Module_or_generate_item_declaration> p<240> c<238> l<25>
n<> u<240> t<Module_common_item> p<241> c<239> l<25>
n<> u<241> t<Module_or_generate_item> p<242> c<240> l<25>
n<> u<242> t<Non_port_module_item> p<243> c<241> l<25>
n<> u<243> t<Module_item> p<272> c<242> s<271> l<25>
n<o> u<244> t<StringConst> p<245> l<26>
n<> u<245> t<Ps_or_hierarchical_identifier> p<248> c<244> s<247> l<26>
n<> u<246> t<Constant_bit_select> p<247> l<26>
n<> u<247> t<Constant_select> p<248> c<246> l<26>
n<> u<248> t<Net_lvalue> p<265> c<245> s<264> l<26>
n<a> u<249> t<StringConst> p<262> s<261> l<26>
n<> u<250> t<Bit_select> p<261> s<260> l<26>
n<3> u<251> t<IntConst> p<252> l<26>
n<> u<252> t<Primary_literal> p<253> c<251> l<26>
n<> u<253> t<Constant_primary> p<254> c<252> l<26>
n<> u<254> t<Constant_expression> p<259> c<253> s<258> l<26>
n<1> u<255> t<IntConst> p<256> l<26>
n<> u<256> t<Primary_literal> p<257> c<255> l<26>
n<> u<257> t<Constant_primary> p<258> c<256> l<26>
n<> u<258> t<Constant_expression> p<259> c<257> l<26>
n<> u<259> t<Constant_range> p<260> c<254> l<26>
n<> u<260> t<Part_select_range> p<261> c<259> l<26>
n<> u<261> t<Select> p<262> c<250> l<26>
n<> u<262> t<Complex_func_call> p<263> c<249> l<26>
n<> u<263> t<Primary> p<264> c<262> l<26>
n<> u<264> t<Expression> p<265> c<263> l<26>
n<> u<265> t<Net_assignment> p<266> c<248> l<26>
n<> u<266> t<List_of_net_assignments> p<267> c<265> l<26>
n<> u<267> t<Continuous_assign> p<268> c<266> l<26>
n<> u<268> t<Module_common_item> p<269> c<267> l<26>
n<> u<269> t<Module_or_generate_item> p<270> c<268> l<26>
n<> u<270> t<Non_port_module_item> p<271> c<269> l<26>
n<> u<271> t<Module_item> p<272> c<270> l<26>
n<> u<272> t<Module_declaration> p<273> c<164> l<21>
n<> u<273> t<Description> p<517> c<272> s<416> l<21>
n<> u<274> t<Module_keyword> p<309> s<275> l<30>
n<dut_part_select> u<275> t<StringConst> p<309> s<308> l<30>
n<> u<276> t<PortDir_Inp> p<289> s<288> l<30>
n<2> u<277> t<IntConst> p<278> l<30>
n<> u<278> t<Primary_literal> p<279> c<277> l<30>
n<> u<279> t<Constant_primary> p<280> c<278> l<30>
n<> u<280> t<Constant_expression> p<285> c<279> s<284> l<30>
n<0> u<281> t<IntConst> p<282> l<30>
n<> u<282> t<Primary_literal> p<283> c<281> l<30>
n<> u<283> t<Constant_primary> p<284> c<282> l<30>
n<> u<284> t<Constant_expression> p<285> c<283> l<30>
n<> u<285> t<Constant_range> p<286> c<280> l<30>
n<> u<286> t<Packed_dimension> p<287> c<285> l<30>
n<> u<287> t<Data_type_or_implicit> p<288> c<286> l<30>
n<> u<288> t<Net_port_type> p<289> c<287> l<30>
n<> u<289> t<Net_port_header> p<291> c<276> s<290> l<30>
n<a> u<290> t<StringConst> p<291> l<30>
n<> u<291> t<Ansi_port_declaration> p<308> c<289> s<307> l<30>
n<> u<292> t<PortDir_Out> p<305> s<304> l<30>
n<2> u<293> t<IntConst> p<294> l<30>
n<> u<294> t<Primary_literal> p<295> c<293> l<30>
n<> u<295> t<Constant_primary> p<296> c<294> l<30>
n<> u<296> t<Constant_expression> p<301> c<295> s<300> l<30>
n<0> u<297> t<IntConst> p<298> l<30>
n<> u<298> t<Primary_literal> p<299> c<297> l<30>
n<> u<299> t<Constant_primary> p<300> c<298> l<30>
n<> u<300> t<Constant_expression> p<301> c<299> l<30>
n<> u<301> t<Constant_range> p<302> c<296> l<30>
n<> u<302> t<Packed_dimension> p<303> c<301> l<30>
n<> u<303> t<Data_type_or_implicit> p<304> c<302> l<30>
n<> u<304> t<Net_port_type> p<305> c<303> l<30>
n<> u<305> t<Net_port_header> p<307> c<292> s<306> l<30>
n<b> u<306> t<StringConst> p<307> l<30>
n<> u<307> t<Ansi_port_declaration> p<308> c<305> l<30>
n<> u<308> t<List_of_port_declarations> p<309> c<291> l<30>
n<> u<309> t<Module_ansi_header> p<415> c<274> s<330> l<30>
n<> u<310> t<NetType_Wire> p<325> s<321> l<31>
n<2> u<311> t<IntConst> p<312> l<31>
n<> u<312> t<Primary_literal> p<313> c<311> l<31>
n<> u<313> t<Constant_primary> p<314> c<312> l<31>
n<> u<314> t<Constant_expression> p<319> c<313> s<318> l<31>
n<0> u<315> t<IntConst> p<316> l<31>
n<> u<316> t<Primary_literal> p<317> c<315> l<31>
n<> u<317> t<Constant_primary> p<318> c<316> l<31>
n<> u<318> t<Constant_expression> p<319> c<317> l<31>
n<> u<319> t<Constant_range> p<320> c<314> l<31>
n<> u<320> t<Packed_dimension> p<321> c<319> l<31>
n<> u<321> t<Data_type_or_implicit> p<325> c<320> s<324> l<31>
n<a> u<322> t<StringConst> p<323> l<31>
n<> u<323> t<Net_decl_assignment> p<324> c<322> l<31>
n<> u<324> t<List_of_net_decl_assignments> p<325> c<323> l<31>
n<> u<325> t<Net_declaration> p<326> c<310> l<31>
n<> u<326> t<Package_or_generate_item_declaration> p<327> c<325> l<31>
n<> u<327> t<Module_or_generate_item_declaration> p<328> c<326> l<31>
n<> u<328> t<Module_common_item> p<329> c<327> l<31>
n<> u<329> t<Module_or_generate_item> p<330> c<328> l<31>
n<> u<330> t<Non_port_module_item> p<415> c<329> s<352> l<31>
n<> u<331> t<IntVec_TypeReg> p<342> s<341> l<32>
n<2> u<332> t<IntConst> p<333> l<32>
n<> u<333> t<Primary_literal> p<334> c<332> l<32>
n<> u<334> t<Constant_primary> p<335> c<333> l<32>
n<> u<335> t<Constant_expression> p<340> c<334> s<339> l<32>
n<0> u<336> t<IntConst> p<337> l<32>
n<> u<337> t<Primary_literal> p<338> c<336> l<32>
n<> u<338> t<Constant_primary> p<339> c<337> l<32>
n<> u<339> t<Constant_expression> p<340> c<338> l<32>
n<> u<340> t<Constant_range> p<341> c<335> l<32>
n<> u<341> t<Packed_dimension> p<342> c<340> l<32>
n<> u<342> t<Data_type> p<346> c<331> s<345> l<32>
n<b> u<343> t<StringConst> p<344> l<32>
n<> u<344> t<Variable_decl_assignment> p<345> c<343> l<32>
n<> u<345> t<List_of_variable_decl_assignments> p<346> c<344> l<32>
n<> u<346> t<Variable_declaration> p<347> c<342> l<32>
n<> u<347> t<Data_declaration> p<348> c<346> l<32>
n<> u<348> t<Package_or_generate_item_declaration> p<349> c<347> l<32>
n<> u<349> t<Module_or_generate_item_declaration> p<350> c<348> l<32>
n<> u<350> t<Module_common_item> p<351> c<349> l<32>
n<> u<351> t<Module_or_generate_item> p<352> c<350> l<32>
n<> u<352> t<Non_port_module_item> p<415> c<351> s<377> l<32>
n<b> u<353> t<StringConst> p<354> l<33>
n<> u<354> t<Ps_or_hierarchical_identifier> p<361> c<353> s<360> l<33>
n<2> u<355> t<IntConst> p<356> l<33>
n<> u<356> t<Primary_literal> p<357> c<355> l<33>
n<> u<357> t<Constant_primary> p<358> c<356> l<33>
n<> u<358> t<Constant_expression> p<359> c<357> l<33>
n<> u<359> t<Constant_bit_select> p<360> c<358> l<33>
n<> u<360> t<Constant_select> p<361> c<359> l<33>
n<> u<361> t<Net_lvalue> p<372> c<354> s<371> l<33>
n<a> u<362> t<StringConst> p<369> s<368> l<33>
n<0> u<363> t<IntConst> p<364> l<33>
n<> u<364> t<Primary_literal> p<365> c<363> l<33>
n<> u<365> t<Primary> p<366> c<364> l<33>
n<> u<366> t<Expression> p<367> c<365> l<33>
n<> u<367> t<Bit_select> p<368> c<366> l<33>
n<> u<368> t<Select> p<369> c<367> l<33>
n<> u<369> t<Complex_func_call> p<370> c<362> l<33>
n<> u<370> t<Primary> p<371> c<369> l<33>
n<> u<371> t<Expression> p<372> c<370> l<33>
n<> u<372> t<Net_assignment> p<373> c<361> l<33>
n<> u<373> t<List_of_net_assignments> p<374> c<372> l<33>
n<> u<374> t<Continuous_assign> p<375> c<373> l<33>
n<> u<375> t<Module_common_item> p<376> c<374> l<33>
n<> u<376> t<Module_or_generate_item> p<377> c<375> l<33>
n<> u<377> t<Non_port_module_item> p<415> c<376> s<414> l<33>
n<b> u<378> t<StringConst> p<379> l<34>
n<> u<379> t<Ps_or_hierarchical_identifier> p<392> c<378> s<391> l<34>
n<> u<380> t<Constant_bit_select> p<391> s<390> l<34>
n<1> u<381> t<IntConst> p<382> l<34>
n<> u<382> t<Primary_literal> p<383> c<381> l<34>
n<> u<383> t<Constant_primary> p<384> c<382> l<34>
n<> u<384> t<Constant_expression> p<389> c<383> s<388> l<34>
n<0> u<385> t<IntConst> p<386> l<34>
n<> u<386> t<Primary_literal> p<387> c<385> l<34>
n<> u<387> t<Constant_primary> p<388> c<386> l<34>
n<> u<388> t<Constant_expression> p<389> c<387> l<34>
n<> u<389> t<Constant_range> p<390> c<384> l<34>
n<> u<390> t<Constant_part_select_range> p<391> c<389> l<34>
n<> u<391> t<Constant_select> p<392> c<380> l<34>
n<> u<392> t<Net_lvalue> p<409> c<379> s<408> l<34>
n<a> u<393> t<StringConst> p<406> s<405> l<34>
n<> u<394> t<Bit_select> p<405> s<404> l<34>
n<2> u<395> t<IntConst> p<396> l<34>
n<> u<396> t<Primary_literal> p<397> c<395> l<34>
n<> u<397> t<Constant_primary> p<398> c<396> l<34>
n<> u<398> t<Constant_expression> p<403> c<397> s<402> l<34>
n<1> u<399> t<IntConst> p<400> l<34>
n<> u<400> t<Primary_literal> p<401> c<399> l<34>
n<> u<401> t<Constant_primary> p<402> c<400> l<34>
n<> u<402> t<Constant_expression> p<403> c<401> l<34>
n<> u<403> t<Constant_range> p<404> c<398> l<34>
n<> u<404> t<Part_select_range> p<405> c<403> l<34>
n<> u<405> t<Select> p<406> c<394> l<34>
n<> u<406> t<Complex_func_call> p<407> c<393> l<34>
n<> u<407> t<Primary> p<408> c<406> l<34>
n<> u<408> t<Expression> p<409> c<407> l<34>
n<> u<409> t<Net_assignment> p<410> c<392> l<34>
n<> u<410> t<List_of_net_assignments> p<411> c<409> l<34>
n<> u<411> t<Continuous_assign> p<412> c<410> l<34>
n<> u<412> t<Module_common_item> p<413> c<411> l<34>
n<> u<413> t<Module_or_generate_item> p<414> c<412> l<34>
n<> u<414> t<Non_port_module_item> p<415> c<413> l<34>
n<> u<415> t<Module_declaration> p<416> c<309> l<30>
n<> u<416> t<Description> p<517> c<415> s<516> l<30>
n<> u<417> t<Module_keyword> p<452> s<418> l<38>
n<dut_no_decl> u<418> t<StringConst> p<452> s<451> l<38>
n<> u<419> t<PortDir_Inp> p<432> s<431> l<38>
n<2> u<420> t<IntConst> p<421> l<38>
n<> u<421> t<Primary_literal> p<422> c<420> l<38>
n<> u<422> t<Constant_primary> p<423> c<421> l<38>
n<> u<423> t<Constant_expression> p<428> c<422> s<427> l<38>
n<0> u<424> t<IntConst> p<425> l<38>
n<> u<425> t<Primary_literal> p<426> c<424> l<38>
n<> u<426> t<Constant_primary> p<427> c<425> l<38>
n<> u<427> t<Constant_expression> p<428> c<426> l<38>
n<> u<428> t<Constant_range> p<429> c<423> l<38>
n<> u<429> t<Packed_dimension> p<430> c<428> l<38>
n<> u<430> t<Data_type_or_implicit> p<431> c<429> l<38>
n<> u<431> t<Net_port_type> p<432> c<430> l<38>
n<> u<432> t<Net_port_header> p<434> c<419> s<433> l<38>
n<a> u<433> t<StringConst> p<434> l<38>
n<> u<434> t<Ansi_port_declaration> p<451> c<432> s<450> l<38>
n<> u<435> t<PortDir_Out> p<448> s<447> l<38>
n<2> u<436> t<IntConst> p<437> l<38>
n<> u<437> t<Primary_literal> p<438> c<436> l<38>
n<> u<438> t<Constant_primary> p<439> c<437> l<38>
n<> u<439> t<Constant_expression> p<444> c<438> s<443> l<38>
n<0> u<440> t<IntConst> p<441> l<38>
n<> u<441> t<Primary_literal> p<442> c<440> l<38>
n<> u<442> t<Constant_primary> p<443> c<441> l<38>
n<> u<443> t<Constant_expression> p<444> c<442> l<38>
n<> u<444> t<Constant_range> p<445> c<439> l<38>
n<> u<445> t<Packed_dimension> p<446> c<444> l<38>
n<> u<446> t<Data_type_or_implicit> p<447> c<445> l<38>
n<> u<447> t<Net_port_type> p<448> c<446> l<38>
n<> u<448> t<Net_port_header> p<450> c<435> s<449> l<38>
n<b> u<449> t<StringConst> p<450> l<38>
n<> u<450> t<Ansi_port_declaration> p<451> c<448> l<38>
n<> u<451> t<List_of_port_declarations> p<452> c<434> l<38>
n<> u<452> t<Module_ansi_header> p<515> c<417> s<477> l<38>
n<b> u<453> t<StringConst> p<454> l<39>
n<> u<454> t<Ps_or_hierarchical_identifier> p<461> c<453> s<460> l<39>
n<2> u<455> t<IntConst> p<456> l<39>
n<> u<456> t<Primary_literal> p<457> c<455> l<39>
n<> u<457> t<Constant_primary> p<458> c<456> l<39>
n<> u<458> t<Constant_expression> p<459> c<457> l<39>
n<> u<459> t<Constant_bit_select> p<460> c<458> l<39>
n<> u<460> t<Constant_select> p<461> c<459> l<39>
n<> u<461> t<Net_lvalue> p<472> c<454> s<471> l<39>
n<a> u<462> t<StringConst> p<469> s<468> l<39>
n<0> u<463> t<IntConst> p<464> l<39>
n<> u<464> t<Primary_literal> p<465> c<463> l<39>
n<> u<465> t<Primary> p<466> c<464> l<39>
n<> u<466> t<Expression> p<467> c<465> l<39>
n<> u<467> t<Bit_select> p<468> c<466> l<39>
n<> u<468> t<Select> p<469> c<467> l<39>
n<> u<469> t<Complex_func_call> p<470> c<462> l<39>
n<> u<470> t<Primary> p<471> c<469> l<39>
n<> u<471> t<Expression> p<472> c<470> l<39>
n<> u<472> t<Net_assignment> p<473> c<461> l<39>
n<> u<473> t<List_of_net_assignments> p<474> c<472> l<39>
n<> u<474> t<Continuous_assign> p<475> c<473> l<39>
n<> u<475> t<Module_common_item> p<476> c<474> l<39>
n<> u<476> t<Module_or_generate_item> p<477> c<475> l<39>
n<> u<477> t<Non_port_module_item> p<515> c<476> s<514> l<39>
n<b> u<478> t<StringConst> p<479> l<40>
n<> u<479> t<Ps_or_hierarchical_identifier> p<492> c<478> s<491> l<40>
n<> u<480> t<Constant_bit_select> p<491> s<490> l<40>
n<1> u<481> t<IntConst> p<482> l<40>
n<> u<482> t<Primary_literal> p<483> c<481> l<40>
n<> u<483> t<Constant_primary> p<484> c<482> l<40>
n<> u<484> t<Constant_expression> p<489> c<483> s<488> l<40>
n<0> u<485> t<IntConst> p<486> l<40>
n<> u<486> t<Primary_literal> p<487> c<485> l<40>
n<> u<487> t<Constant_primary> p<488> c<486> l<40>
n<> u<488> t<Constant_expression> p<489> c<487> l<40>
n<> u<489> t<Constant_range> p<490> c<484> l<40>
n<> u<490> t<Constant_part_select_range> p<491> c<489> l<40>
n<> u<491> t<Constant_select> p<492> c<480> l<40>
n<> u<492> t<Net_lvalue> p<509> c<479> s<508> l<40>
n<a> u<493> t<StringConst> p<506> s<505> l<40>
n<> u<494> t<Bit_select> p<505> s<504> l<40>
n<2> u<495> t<IntConst> p<496> l<40>
n<> u<496> t<Primary_literal> p<497> c<495> l<40>
n<> u<497> t<Constant_primary> p<498> c<496> l<40>
n<> u<498> t<Constant_expression> p<503> c<497> s<502> l<40>
n<1> u<499> t<IntConst> p<500> l<40>
n<> u<500> t<Primary_literal> p<501> c<499> l<40>
n<> u<501> t<Constant_primary> p<502> c<500> l<40>
n<> u<502> t<Constant_expression> p<503> c<501> l<40>
n<> u<503> t<Constant_range> p<504> c<498> l<40>
n<> u<504> t<Part_select_range> p<505> c<503> l<40>
n<> u<505> t<Select> p<506> c<494> l<40>
n<> u<506> t<Complex_func_call> p<507> c<493> l<40>
n<> u<507> t<Primary> p<508> c<506> l<40>
n<> u<508> t<Expression> p<509> c<507> l<40>
n<> u<509> t<Net_assignment> p<510> c<492> l<40>
n<> u<510> t<List_of_net_assignments> p<511> c<509> l<40>
n<> u<511> t<Continuous_assign> p<512> c<510> l<40>
n<> u<512> t<Module_common_item> p<513> c<511> l<40>
n<> u<513> t<Module_or_generate_item> p<514> c<512> l<40>
n<> u<514> t<Non_port_module_item> p<515> c<513> l<40>
n<> u<515> t<Module_declaration> p<516> c<452> l<38>
n<> u<516> t<Description> p<517> c<515> l<38>
n<> u<517> t<Source_text> p<518> c<148> l<1>
n<> u<518> t<Top_level_rule> l<1>
[WRN:PA0205] top.sv:1: No timescale set for "toto".

[WRN:PA0205] top.sv:21: No timescale set for "dut".

[WRN:PA0205] top.sv:30: No timescale set for "dut_part_select".

[WRN:PA0205] top.sv:38: No timescale set for "dut_no_decl".

[INF:CP0300] Compilation...

[INF:CP0303] top.sv:21: Compile module "work@dut".

[INF:CP0303] top.sv:38: Compile module "work@dut_no_decl".

[INF:CP0303] top.sv:30: Compile module "work@dut_part_select".

[INF:CP0303] top.sv:1: Compile module "work@toto".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[NTE:CP0309] top.sv:38: Implicit port type (wire) for "b".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] top.sv:1: Top level module "work@toto".

[NTE:EL0503] top.sv:21: Top level module "work@dut".

[NTE:EL0503] top.sv:30: Top level module "work@dut_part_select".

[NTE:EL0503] top.sv:38: Top level module "work@dut_no_decl".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 4.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 3.

UHDM HTML COVERAGE REPORT: ../../build/tests/UnitPartSelect/slpp_unit//surelog.uhdm.chk.html
====== UHDM =======
design: (work@toto)
|vpiName:work@toto
|uhdmallPackages:
\_package: builtin (builtin), parent:work@toto
  |vpiDefName:builtin
  |vpiName:builtin
  |vpiClassDefn:
  \_class_defn: (builtin::array), parent:builtin
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue), parent:builtin
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string), parent:builtin
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system), parent:builtin
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4: , parent:work@toto
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:6, parent:work@mailbox
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4: , parent:work@toto
    |vpiIODecl:
    \_io_decl: (bound), parent:work@mailbox::new
      |vpiName:bound
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (work@mailbox::new::bound), line:6, parent:bound
        |vpiFullName:work@mailbox::new::bound
  |vpiMethod:
  \_function: (work@mailbox::num), line:9, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiReturn:
    \_int_var: , line:9
  |vpiMethod:
  \_task: (work@mailbox::put), line:12, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::put
      |vpiName:message
      |vpiDirection:5
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:15, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_put
      |vpiName:message
      |vpiDirection:5
  |vpiMethod:
  \_task: (work@mailbox::get), line:18, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::get
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:21, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiReturn:
    \_int_var: , line:21
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_get
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_task: (work@mailbox::peek), line:24, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::peek
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:27, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiReturn:
    \_int_var: , line:27
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_peek
      |vpiName:message
      |vpiDirection:6
|uhdmallClasses:
\_class_defn: (work@process) ${SURELOG_DIR}/build/bin/sv/builtin.sv:33: , parent:work@toto
  |vpiName:work@process
  |vpiMethod:
  \_function: (work@process::self), line:37, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiReturn:
    \_chandle_var: , line:37
  |vpiMethod:
  \_function: (work@process::status), line:40, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiReturn:
    \_int_var: , line:40
      |vpiTypespec:
      \_enum_typespec: (state), line:35
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED), line:35
          |vpiName:FINISHED
          |INT:0
        |vpiEnumConst:
        \_enum_const: (KILLED), line:35
          |vpiName:KILLED
          |INT:4
        |vpiEnumConst:
        \_enum_const: (RUNNING), line:35
          |vpiName:RUNNING
          |INT:1
        |vpiEnumConst:
        \_enum_const: (SUSPENDED), line:35
          |vpiName:SUSPENDED
          |INT:3
        |vpiEnumConst:
        \_enum_const: (WAITING), line:35
          |vpiName:WAITING
          |INT:2
  |vpiMethod:
  \_task: (work@process::kill), line:43, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiStmt:
    \_begin: (work@process::kill), parent:work@process::kill
      |vpiFullName:work@process::kill
  |vpiMethod:
  \_task: (work@process::await), line:46, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiStmt:
    \_begin: (work@process::await), parent:work@process::await
      |vpiFullName:work@process::await
  |vpiMethod:
  \_task: (work@process::suspend), line:49, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiStmt:
    \_begin: (work@process::suspend), parent:work@process::suspend
      |vpiFullName:work@process::suspend
  |vpiMethod:
  \_task: (work@process::resume), line:52, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiStmt:
    \_begin: (work@process::resume), parent:work@process::resume
      |vpiFullName:work@process::resume
  |vpiTypedef:
  \_enum_typespec: (state), line:35, parent:work@process
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:35, parent:state
      |vpiName:FINISHED
      |INT:0
    |vpiEnumConst:
    \_enum_const: (KILLED), line:35, parent:state
      |vpiName:KILLED
      |INT:4
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:35, parent:state
      |vpiName:RUNNING
      |INT:1
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:35, parent:state
      |vpiName:SUSPENDED
      |INT:3
    |vpiEnumConst:
    \_enum_const: (WAITING), line:35, parent:state
      |vpiName:WAITING
      |INT:2
|uhdmallClasses:
\_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58: , parent:work@toto
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:60, parent:work@semaphore
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58: , parent:work@toto
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::new
      |vpiName:keyCount
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (work@semaphore::new::keyCount), line:60, parent:keyCount
        |vpiFullName:work@semaphore::new::keyCount
  |vpiMethod:
  \_task: (work@semaphore::put), line:63, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::put
      |vpiName:keyCount
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (work@semaphore::put::keyCount), line:63, parent:keyCount
        |vpiFullName:work@semaphore::put::keyCount
  |vpiMethod:
  \_task: (work@semaphore::get), line:66, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::get
      |vpiName:keyCount
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (work@semaphore::get::keyCount), line:66, parent:keyCount
        |vpiFullName:work@semaphore::get::keyCount
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:69, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiReturn:
    \_int_var: , line:69
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::try_get
      |vpiName:keyCount
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (work@semaphore::try_get::keyCount), line:69, parent:keyCount
        |vpiFullName:work@semaphore::try_get::keyCount
|uhdmallModules:
\_module: work@dut (work@dut) top.sv:21: , parent:work@toto
  |vpiDefName:work@dut
  |vpiFullName:work@dut
  |vpiPort:
  \_port: (a), line:21, parent:work@dut
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.a), line:24, parent:work@dut
        |vpiName:a
        |vpiFullName:work@dut.a
        |vpiNetType:1
  |vpiPort:
  \_port: (o), line:21, parent:work@dut
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.o), line:25, parent:work@dut
        |vpiName:o
        |vpiFullName:work@dut.o
        |vpiNetType:48
  |vpiContAssign:
  \_cont_assign: , line:26, parent:work@dut
    |vpiRhs:
    \_part_select: , line:26, parent:work@dut.a
      |vpiConstantSelect:1
      |vpiParent:
      \_ref_obj: a (work@dut.a)
      |vpiLeftRange:
      \_constant: , line:26
        |vpiConstType:9
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
      |vpiRightRange:
      \_constant: , line:26
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
    |vpiLhs:
    \_ref_obj: (work@dut.o), line:26
      |vpiName:o
      |vpiFullName:work@dut.o
  |vpiNet:
  \_logic_net: (work@dut.a), line:24, parent:work@dut
  |vpiNet:
  \_logic_net: (work@dut.o), line:25, parent:work@dut
|uhdmallModules:
\_module: work@dut_no_decl (work@dut_no_decl) top.sv:38: , parent:work@toto
  |vpiDefName:work@dut_no_decl
  |vpiFullName:work@dut_no_decl
  |vpiPort:
  \_port: (a), line:38, parent:work@dut_no_decl
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut_no_decl.a), line:38, parent:work@dut_no_decl
        |vpiName:a
        |vpiFullName:work@dut_no_decl.a
  |vpiPort:
  \_port: (b), line:38, parent:work@dut_no_decl
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut_no_decl.b), line:38, parent:work@dut_no_decl
        |vpiName:b
        |vpiFullName:work@dut_no_decl.b
  |vpiContAssign:
  \_cont_assign: , line:39, parent:work@dut_no_decl
    |vpiRhs:
    \_bit_select: (work@dut_no_decl.a), line:39
      |vpiName:a
      |vpiFullName:work@dut_no_decl.a
      |vpiIndex:
      \_constant: , line:39, parent:work@dut_no_decl.a
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
    |vpiLhs:
    \_bit_select: (work@dut_no_decl.b), line:39
      |vpiName:b
      |vpiFullName:work@dut_no_decl.b
      |vpiIndex:
      \_constant: , line:39, parent:work@dut_no_decl.b
        |vpiConstType:9
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
  |vpiContAssign:
  \_cont_assign: , line:40, parent:work@dut_no_decl
    |vpiRhs:
    \_part_select: , line:40, parent:work@dut_no_decl.a
      |vpiConstantSelect:1
      |vpiParent:
      \_ref_obj: a (work@dut_no_decl.a)
      |vpiLeftRange:
      \_constant: , line:40
        |vpiConstType:9
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
      |vpiRightRange:
      \_constant: , line:40
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
    |vpiLhs:
    \_part_select: , line:40, parent:work@dut_no_decl.b
      |vpiConstantSelect:1
      |vpiParent:
      \_ref_obj: b (work@dut_no_decl.b)
      |vpiLeftRange:
      \_constant: , line:40
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
      |vpiRightRange:
      \_constant: , line:40
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiNet:
  \_logic_net: (work@dut_no_decl.a), line:38, parent:work@dut_no_decl
  |vpiNet:
  \_logic_net: (work@dut_no_decl.b), line:38, parent:work@dut_no_decl
|uhdmallModules:
\_module: work@dut_part_select (work@dut_part_select) top.sv:30: , parent:work@toto
  |vpiDefName:work@dut_part_select
  |vpiFullName:work@dut_part_select
  |vpiPort:
  \_port: (a), line:30, parent:work@dut_part_select
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut_part_select.a), line:31, parent:work@dut_part_select
        |vpiName:a
        |vpiFullName:work@dut_part_select.a
        |vpiNetType:1
  |vpiPort:
  \_port: (b), line:30, parent:work@dut_part_select
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut_part_select.b), line:32, parent:work@dut_part_select
        |vpiName:b
        |vpiFullName:work@dut_part_select.b
        |vpiNetType:48
  |vpiContAssign:
  \_cont_assign: , line:33, parent:work@dut_part_select
    |vpiRhs:
    \_bit_select: (work@dut_part_select.a), line:33
      |vpiName:a
      |vpiFullName:work@dut_part_select.a
      |vpiIndex:
      \_constant: , line:33, parent:work@dut_part_select.a
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
    |vpiLhs:
    \_bit_select: (work@dut_part_select.b), line:33
      |vpiName:b
      |vpiFullName:work@dut_part_select.b
      |vpiIndex:
      \_constant: , line:33, parent:work@dut_part_select.b
        |vpiConstType:9
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
  |vpiContAssign:
  \_cont_assign: , line:34, parent:work@dut_part_select
    |vpiRhs:
    \_part_select: , line:34, parent:work@dut_part_select.a
      |vpiConstantSelect:1
      |vpiParent:
      \_ref_obj: a (work@dut_part_select.a)
      |vpiLeftRange:
      \_constant: , line:34
        |vpiConstType:9
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
      |vpiRightRange:
      \_constant: , line:34
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
    |vpiLhs:
    \_part_select: , line:34, parent:work@dut_part_select.b
      |vpiConstantSelect:1
      |vpiParent:
      \_ref_obj: b (work@dut_part_select.b)
      |vpiLeftRange:
      \_constant: , line:34
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
      |vpiRightRange:
      \_constant: , line:34
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiNet:
  \_logic_net: (work@dut_part_select.a), line:30, parent:work@dut_part_select
    |vpiName:a
    |vpiFullName:work@dut_part_select.a
  |vpiNet:
  \_logic_net: (work@dut_part_select.b), line:30, parent:work@dut_part_select
    |vpiName:b
    |vpiFullName:work@dut_part_select.b
  |vpiNet:
  \_logic_net: (work@dut_part_select.a), line:31, parent:work@dut_part_select
  |vpiNet:
  \_logic_net: (work@dut_part_select.b), line:32, parent:work@dut_part_select
|uhdmallModules:
\_module: work@toto (work@toto) top.sv:1: , parent:work@toto
  |vpiDefName:work@toto
  |vpiFullName:work@toto
  |vpiProcess:
  \_always: , line:7, parent:work@toto
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , line:7
      |vpiCondition:
      \_operation: , line:7
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@toto.clk), line:7
          |vpiName:clk
          |vpiFullName:work@toto.clk
      |vpiStmt:
      \_begin: (work@toto), line:7
        |vpiFullName:work@toto
        |vpiStmt:
        \_assignment: , line:9, parent:work@toto
          |vpiOpType:82
          |vpiLhs:
          \_bit_select: (work@toto.state), line:9
            |vpiName:state
            |vpiFullName:work@toto.state
            |vpiIndex:
            \_ref_obj: (work@toto.IDLE), line:9, parent:work@toto
              |vpiName:IDLE
              |vpiFullName:work@toto.IDLE
              |vpiActual:
              \_parameter: (work@toto.IDLE), line:3, parent:work@toto
                |vpiName:IDLE
                |vpiFullName:work@toto.IDLE
                |UINT:0
          |vpiRhs:
          \_constant: , line:9
            |vpiConstType:3
            |vpiDecompile:1'b1
            |vpiSize:1
            |BIN:1
        |vpiStmt:
        \_if_stmt: , line:11, parent:work@toto
          |vpiCondition:
          \_operation: , line:11
            |vpiOpType:14
            |vpiOperand:
            \_bit_select: (work@toto.InterruptStatus), line:11
              |vpiName:InterruptStatus
              |vpiFullName:work@toto.InterruptStatus
              |vpiIndex:
              \_constant: , line:11, parent:work@toto.InterruptStatus
                |vpiConstType:9
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
            |vpiOperand:
            \_constant: , line:11
              |vpiConstType:9
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
          |vpiStmt:
          \_begin: (work@toto), line:11
            |vpiFullName:work@toto
        |vpiStmt:
        \_if_stmt: , line:14, parent:work@toto
          |vpiCondition:
          \_operation: , line:14
            |vpiOpType:15
            |vpiOperand:
            \_part_select: , line:14, parent:work@toto.ConnectionState
              |vpiConstantSelect:1
              |vpiParent:
              \_ref_obj: ConnectionState (work@toto.ConnectionState)
              |vpiLeftRange:
              \_constant: , line:14
                |vpiConstType:9
                |vpiDecompile:3
                |vpiSize:64
                |UINT:3
              |vpiRightRange:
              \_constant: , line:14
                |vpiConstType:9
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
            |vpiOperand:
            \_ref_obj: (work@toto.ESTABLISHED), line:14
              |vpiName:ESTABLISHED
              |vpiFullName:work@toto.ESTABLISHED
          |vpiStmt:
          \_begin: (work@toto), line:14
            |vpiFullName:work@toto
  |vpiNet:
  \_logic_net: (work@toto.state), line:5, parent:work@toto
    |vpiName:state
    |vpiFullName:work@toto.state
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@toto.next), line:5, parent:work@toto
    |vpiName:next
    |vpiFullName:work@toto.next
    |vpiNetType:48
  |vpiParamAssign:
  \_param_assign: , line:3, parent:work@toto
    |vpiRhs:
    \_constant: , line:3
      |vpiConstType:9
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
    |vpiLhs:
    \_parameter: (work@toto.IDLE), line:3, parent:work@toto
      |vpiName:IDLE
      |vpiFullName:work@toto.IDLE
  |vpiParameter:
  \_parameter: (work@toto.IDLE), line:3, parent:work@toto
|uhdmtopModules:
\_module: work@toto (work@toto) top.sv:1: 
  |vpiDefName:work@toto
  |vpiName:work@toto
  |vpiProcess:
  \_always: , line:7, parent:work@toto
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , line:7
      |vpiCondition:
      \_operation: , line:7
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@toto.clk), line:7
          |vpiName:clk
          |vpiFullName:work@toto.clk
      |vpiStmt:
      \_begin: (work@toto), line:7
        |vpiFullName:work@toto
        |vpiStmt:
        \_assignment: , line:9, parent:work@toto
          |vpiOpType:82
          |vpiLhs:
          \_bit_select: (work@toto.state), line:9
            |vpiName:state
            |vpiFullName:work@toto.state
            |vpiIndex:
            \_ref_obj: (work@toto.state.IDLE), line:9, parent:work@toto.state
              |vpiName:IDLE
              |vpiFullName:work@toto.state.IDLE
              |vpiActual:
              \_parameter: (work@toto.IDLE), line:3, parent:work@toto
                |vpiName:IDLE
                |vpiFullName:work@toto.IDLE
                |UINT:0
          |vpiRhs:
          \_constant: , line:9
            |vpiConstType:3
            |vpiDecompile:1'b1
            |vpiSize:1
            |BIN:1
        |vpiStmt:
        \_if_stmt: , line:11, parent:work@toto
          |vpiCondition:
          \_operation: , line:11
            |vpiOpType:14
            |vpiOperand:
            \_bit_select: (work@toto.InterruptStatus), line:11
              |vpiName:InterruptStatus
              |vpiFullName:work@toto.InterruptStatus
              |vpiIndex:
              \_constant: , line:11, parent:work@toto.InterruptStatus
                |vpiConstType:9
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
            |vpiOperand:
            \_constant: , line:11
              |vpiConstType:9
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
          |vpiStmt:
          \_begin: (work@toto), line:11
            |vpiFullName:work@toto
        |vpiStmt:
        \_if_stmt: , line:14, parent:work@toto
          |vpiCondition:
          \_operation: , line:14
            |vpiOpType:15
            |vpiOperand:
            \_part_select: , line:14, parent:work@toto.ConnectionState
              |vpiConstantSelect:1
              |vpiParent:
              \_ref_obj: (work@toto.ConnectionState)
              |vpiLeftRange:
              \_constant: , line:14
                |vpiConstType:9
                |vpiDecompile:3
                |vpiSize:64
                |UINT:3
              |vpiRightRange:
              \_constant: , line:14
                |vpiConstType:9
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
            |vpiOperand:
            \_ref_obj: (work@toto.ESTABLISHED), line:14
              |vpiName:ESTABLISHED
              |vpiFullName:work@toto.ESTABLISHED
          |vpiStmt:
          \_begin: (work@toto), line:14
            |vpiFullName:work@toto
  |vpiNet:
  \_logic_net: (work@toto.state), line:5, parent:work@toto
    |vpiName:state
    |vpiFullName:work@toto.state
    |vpiNetType:48
    |vpiRange:
    \_range: , line:5
      |vpiLeftRange:
      \_constant: , line:5
        |vpiConstType:9
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
      |vpiRightRange:
      \_constant: , line:5
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiNet:
  \_logic_net: (work@toto.next), line:5, parent:work@toto
    |vpiName:next
    |vpiFullName:work@toto.next
    |vpiNetType:48
    |vpiRange:
    \_range: , line:5
      |vpiLeftRange:
      \_constant: , line:5
        |vpiConstType:9
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
      |vpiRightRange:
      \_constant: , line:5
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiParamAssign:
  \_param_assign: , line:3, parent:work@toto
    |vpiRhs:
    \_constant: , line:3
      |vpiConstType:9
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
    |vpiLhs:
    \_parameter: (work@toto.IDLE), line:3, parent:work@toto
  |vpiParameter:
  \_parameter: (work@toto.IDLE), line:3, parent:work@toto
|uhdmtopModules:
\_module: work@dut (work@dut) top.sv:21: 
  |vpiDefName:work@dut
  |vpiName:work@dut
  |vpiPort:
  \_port: (a), line:21, parent:work@dut
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.a), line:24, parent:work@dut
        |vpiName:a
        |vpiFullName:work@dut.a
        |vpiNetType:1
        |vpiRange:
        \_range: , line:24
          |vpiLeftRange:
          \_constant: , line:24
            |vpiConstType:9
            |vpiDecompile:3
            |vpiSize:64
            |UINT:3
          |vpiRightRange:
          \_constant: , line:24
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
  |vpiPort:
  \_port: (o), line:21, parent:work@dut
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.o), line:25, parent:work@dut
        |vpiName:o
        |vpiFullName:work@dut.o
        |vpiNetType:48
        |vpiRange:
        \_range: , line:25
          |vpiLeftRange:
          \_constant: , line:25
            |vpiConstType:9
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
          |vpiRightRange:
          \_constant: , line:25
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
  |vpiContAssign:
  \_cont_assign: , line:26, parent:work@dut
    |vpiRhs:
    \_part_select: , line:26, parent:work@dut.a
      |vpiConstantSelect:1
      |vpiParent:
      \_ref_obj: (work@dut.a)
      |vpiLeftRange:
      \_constant: , line:26
        |vpiConstType:9
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
      |vpiRightRange:
      \_constant: , line:26
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
    |vpiLhs:
    \_ref_obj: (work@dut.o), line:26
      |vpiName:o
      |vpiFullName:work@dut.o
      |vpiActual:
      \_logic_net: (work@dut.o), line:25, parent:work@dut
  |vpiNet:
  \_logic_net: (work@dut.a), line:24, parent:work@dut
  |vpiNet:
  \_logic_net: (work@dut.o), line:25, parent:work@dut
|uhdmtopModules:
\_module: work@dut_part_select (work@dut_part_select) top.sv:30: 
  |vpiDefName:work@dut_part_select
  |vpiName:work@dut_part_select
  |vpiPort:
  \_port: (a), line:30, parent:work@dut_part_select
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut_part_select.a), line:30, parent:work@dut_part_select
        |vpiName:a
        |vpiFullName:work@dut_part_select.a
        |vpiRange:
        \_range: , line:30
          |vpiLeftRange:
          \_constant: , line:30
            |vpiConstType:9
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
          |vpiRightRange:
          \_constant: , line:30
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
  |vpiPort:
  \_port: (b), line:30, parent:work@dut_part_select
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut_part_select.b), line:30, parent:work@dut_part_select
        |vpiName:b
        |vpiFullName:work@dut_part_select.b
        |vpiRange:
        \_range: , line:30
          |vpiLeftRange:
          \_constant: , line:30
            |vpiConstType:9
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
          |vpiRightRange:
          \_constant: , line:30
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
  |vpiContAssign:
  \_cont_assign: , line:33, parent:work@dut_part_select
    |vpiRhs:
    \_bit_select: (work@dut_part_select.a), line:33
      |vpiName:a
      |vpiFullName:work@dut_part_select.a
      |vpiIndex:
      \_constant: , line:33, parent:work@dut_part_select.a
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
    |vpiLhs:
    \_bit_select: (work@dut_part_select.b), line:33
      |vpiName:b
      |vpiFullName:work@dut_part_select.b
      |vpiIndex:
      \_constant: , line:33, parent:work@dut_part_select.b
        |vpiConstType:9
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
  |vpiContAssign:
  \_cont_assign: , line:34, parent:work@dut_part_select
    |vpiRhs:
    \_part_select: , line:34, parent:work@dut_part_select.a
      |vpiConstantSelect:1
      |vpiParent:
      \_ref_obj: (work@dut_part_select.a)
      |vpiLeftRange:
      \_constant: , line:34
        |vpiConstType:9
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
      |vpiRightRange:
      \_constant: , line:34
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
    |vpiLhs:
    \_part_select: , line:34, parent:work@dut_part_select.b
      |vpiConstantSelect:1
      |vpiParent:
      \_ref_obj: (work@dut_part_select.b)
      |vpiLeftRange:
      \_constant: , line:34
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
      |vpiRightRange:
      \_constant: , line:34
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiNet:
  \_logic_net: (work@dut_part_select.a), line:30, parent:work@dut_part_select
  |vpiNet:
  \_logic_net: (work@dut_part_select.b), line:30, parent:work@dut_part_select
  |vpiNet:
  \_logic_net: (work@dut_part_select.a), line:31, parent:work@dut_part_select
    |vpiName:a
    |vpiFullName:work@dut_part_select.a
    |vpiNetType:1
    |vpiRange:
    \_range: , line:31
      |vpiLeftRange:
      \_constant: , line:31
        |vpiConstType:9
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
      |vpiRightRange:
      \_constant: , line:31
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiNet:
  \_logic_net: (work@dut_part_select.b), line:32, parent:work@dut_part_select
    |vpiName:b
    |vpiFullName:work@dut_part_select.b
    |vpiNetType:48
    |vpiRange:
    \_range: , line:32
      |vpiLeftRange:
      \_constant: , line:32
        |vpiConstType:9
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
      |vpiRightRange:
      \_constant: , line:32
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
|uhdmtopModules:
\_module: work@dut_no_decl (work@dut_no_decl) top.sv:38: 
  |vpiDefName:work@dut_no_decl
  |vpiName:work@dut_no_decl
  |vpiPort:
  \_port: (a), line:38, parent:work@dut_no_decl
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut_no_decl.a), line:38, parent:work@dut_no_decl
        |vpiName:a
        |vpiFullName:work@dut_no_decl.a
        |vpiRange:
        \_range: , line:38
          |vpiLeftRange:
          \_constant: , line:38
            |vpiConstType:9
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
          |vpiRightRange:
          \_constant: , line:38
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
  |vpiPort:
  \_port: (b), line:38, parent:work@dut_no_decl
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut_no_decl.b), line:38, parent:work@dut_no_decl
        |vpiName:b
        |vpiFullName:work@dut_no_decl.b
        |vpiRange:
        \_range: , line:38
          |vpiLeftRange:
          \_constant: , line:38
            |vpiConstType:9
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
          |vpiRightRange:
          \_constant: , line:38
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
  |vpiContAssign:
  \_cont_assign: , line:39, parent:work@dut_no_decl
    |vpiRhs:
    \_bit_select: (work@dut_no_decl.a), line:39
      |vpiName:a
      |vpiFullName:work@dut_no_decl.a
      |vpiIndex:
      \_constant: , line:39, parent:work@dut_no_decl.a
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
    |vpiLhs:
    \_bit_select: (work@dut_no_decl.b), line:39
      |vpiName:b
      |vpiFullName:work@dut_no_decl.b
      |vpiIndex:
      \_constant: , line:39, parent:work@dut_no_decl.b
        |vpiConstType:9
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
  |vpiContAssign:
  \_cont_assign: , line:40, parent:work@dut_no_decl
    |vpiRhs:
    \_part_select: , line:40, parent:work@dut_no_decl.a
      |vpiConstantSelect:1
      |vpiParent:
      \_ref_obj: (work@dut_no_decl.a)
      |vpiLeftRange:
      \_constant: , line:40
        |vpiConstType:9
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
      |vpiRightRange:
      \_constant: , line:40
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
    |vpiLhs:
    \_part_select: , line:40, parent:work@dut_no_decl.b
      |vpiConstantSelect:1
      |vpiParent:
      \_ref_obj: (work@dut_no_decl.b)
      |vpiLeftRange:
      \_constant: , line:40
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
      |vpiRightRange:
      \_constant: , line:40
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiNet:
  \_logic_net: (work@dut_no_decl.a), line:38, parent:work@dut_no_decl
  |vpiNet:
  \_logic_net: (work@dut_no_decl.b), line:38, parent:work@dut_no_decl
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 10

