Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Fri Jan 26 17:00:41 2018
| Host         : ocaepc57 running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 426 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     24.941        0.000                      0                 1769        0.024        0.000                      0                 1769        2.000        0.000                       0                   432  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
pl_clk                  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pl_clk                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         24.941        0.000                      0                 1769        0.184        0.000                      0                 1769       19.020        0.000                       0                   428  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       24.954        0.000                      0                 1769        0.184        0.000                      0                 1769       19.020        0.000                       0                   428  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         24.941        0.000                      0                 1769        0.024        0.000                      0                 1769  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       24.941        0.000                      0                 1769        0.024        0.000                      0                 1769  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pl_clk
  To Clock:  pl_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pl_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pl_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  mire/ck/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  mire/ck/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  mire/ck/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  mire/ck/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  mire/ck/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  mire/ck/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       24.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.941ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.780ns  (logic 5.672ns (41.161%)  route 8.108ns (58.839%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.443     5.157    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT4 (Prop_lut4_I1_O)        0.124     5.281 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.465     5.745    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.143 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.143    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.477 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/O[1]
                         net (fo=1, routed)           0.584     7.061    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[5]
    SLICE_X22Y54         LUT2 (Prop_lut2_I1_O)        0.303     7.364 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.364    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.914 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.914    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.248 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[1]
                         net (fo=2, routed)           1.016     9.264    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_6
    SLICE_X23Y61         LUT4 (Prop_lut4_I3_O)        0.332     9.596 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[5]_INST_0/O
                         net (fo=19, routed)          3.535    13.131    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[5]
    RAMB36_X2Y15         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.517    38.685    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.172    
                         clock uncertainty           -0.160    39.012    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.940    38.072    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.072    
                         arrival time                         -13.131    
  -------------------------------------------------------------------
                         slack                                 24.941    

Slack (MET) :             25.219ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.504ns  (logic 5.622ns (41.633%)  route 7.882ns (58.367%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.291     5.005    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.129 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_16/O
                         net (fo=2, routed)           0.798     5.926    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_16_n_0
    SLICE_X23Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.050 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     6.050    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_20_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.582 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.582    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.916 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_6/O[1]
                         net (fo=1, routed)           0.584     7.500    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[9]
    SLICE_X22Y55         LUT2 (Prop_lut2_I1_O)        0.303     7.803 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.803    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_4_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.383 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[2]
                         net (fo=2, routed)           0.945     9.328    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_5
    SLICE_X22Y60         LUT4 (Prop_lut4_I3_O)        0.328     9.656 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[6]_INST_0/O
                         net (fo=19, routed)          3.199    12.855    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[6]
    RAMB36_X2Y15         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.517    38.685    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.172    
                         clock uncertainty           -0.160    39.012    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.939    38.073    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.073    
                         arrival time                         -12.855    
  -------------------------------------------------------------------
                         slack                                 25.219    

Slack (MET) :             25.290ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.437ns  (logic 5.672ns (42.213%)  route 7.765ns (57.787%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 38.690 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.443     5.157    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT4 (Prop_lut4_I1_O)        0.124     5.281 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.465     5.745    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.143 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.143    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.477 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/O[1]
                         net (fo=1, routed)           0.584     7.061    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[5]
    SLICE_X22Y54         LUT2 (Prop_lut2_I1_O)        0.303     7.364 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.364    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.914 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.914    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.248 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[1]
                         net (fo=2, routed)           1.016     9.264    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_6
    SLICE_X23Y61         LUT4 (Prop_lut4_I3_O)        0.332     9.596 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[5]_INST_0/O
                         net (fo=19, routed)          3.192    12.787    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/dina[5]
    RAMB36_X2Y16         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.522    38.690    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.177    
                         clock uncertainty           -0.160    39.017    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.940    38.077    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.077    
                         arrival time                         -12.787    
  -------------------------------------------------------------------
                         slack                                 25.290    

Slack (MET) :             25.426ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.302ns  (logic 5.622ns (42.266%)  route 7.680ns (57.734%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 38.690 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.291     5.005    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.129 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_16/O
                         net (fo=2, routed)           0.798     5.926    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_16_n_0
    SLICE_X23Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.050 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     6.050    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_20_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.582 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.582    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.916 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_6/O[1]
                         net (fo=1, routed)           0.584     7.500    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[9]
    SLICE_X22Y55         LUT2 (Prop_lut2_I1_O)        0.303     7.803 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.803    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_4_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.383 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[2]
                         net (fo=2, routed)           0.945     9.328    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_5
    SLICE_X22Y60         LUT4 (Prop_lut4_I3_O)        0.328     9.656 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[6]_INST_0/O
                         net (fo=19, routed)          2.997    12.652    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/dina[6]
    RAMB36_X2Y16         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.522    38.690    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.177    
                         clock uncertainty           -0.160    39.017    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.939    38.078    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.078    
                         arrival time                         -12.652    
  -------------------------------------------------------------------
                         slack                                 25.426    

Slack (MET) :             25.454ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.276ns  (logic 5.672ns (42.722%)  route 7.604ns (57.278%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 38.694 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.443     5.157    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT4 (Prop_lut4_I1_O)        0.124     5.281 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.465     5.745    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.143 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.143    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.477 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/O[1]
                         net (fo=1, routed)           0.584     7.061    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[5]
    SLICE_X22Y54         LUT2 (Prop_lut2_I1_O)        0.303     7.364 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.364    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.914 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.914    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.248 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[1]
                         net (fo=2, routed)           1.016     9.264    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_6
    SLICE_X23Y61         LUT4 (Prop_lut4_I3_O)        0.332     9.596 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[5]_INST_0/O
                         net (fo=19, routed)          3.031    12.627    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[5]
    RAMB36_X2Y17         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.526    38.694    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.181    
                         clock uncertainty           -0.160    39.021    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.940    38.081    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.081    
                         arrival time                         -12.627    
  -------------------------------------------------------------------
                         slack                                 25.454    

Slack (MET) :             25.482ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.247ns  (logic 5.686ns (42.924%)  route 7.561ns (57.076%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 38.697 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.291     5.005    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.129 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_16/O
                         net (fo=2, routed)           0.798     5.926    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_16_n_0
    SLICE_X23Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.050 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     6.050    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_20_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.582 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.582    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.916 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_6/O[1]
                         net (fo=1, routed)           0.584     7.500    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[9]
    SLICE_X22Y55         LUT2 (Prop_lut2_I1_O)        0.303     7.803 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.803    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_4_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.443 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[3]
                         net (fo=2, routed)           1.069     9.513    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_4
    SLICE_X22Y61         LUT4 (Prop_lut4_I3_O)        0.332     9.845 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0/O
                         net (fo=19, routed)          2.753    12.598    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y19         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.529    38.697    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.184    
                         clock uncertainty           -0.160    39.024    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.945    38.079    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.079    
                         arrival time                         -12.598    
  -------------------------------------------------------------------
                         slack                                 25.482    

Slack (MET) :             25.492ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.236ns  (logic 5.555ns (41.968%)  route 7.681ns (58.032%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 38.697 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.443     5.157    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT4 (Prop_lut4_I1_O)        0.124     5.281 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.465     5.745    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.143 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.143    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.477 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/O[1]
                         net (fo=1, routed)           0.584     7.061    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[5]
    SLICE_X22Y54         LUT2 (Prop_lut2_I1_O)        0.303     7.364 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.364    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.914 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.914    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.136 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[0]
                         net (fo=2, routed)           1.339     9.475    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_7
    SLICE_X23Y61         LUT4 (Prop_lut4_I3_O)        0.327     9.802 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[4]_INST_0/O
                         net (fo=19, routed)          2.785    12.587    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y19         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.529    38.697    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.184    
                         clock uncertainty           -0.160    39.024    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.945    38.079    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.079    
                         arrival time                         -12.587    
  -------------------------------------------------------------------
                         slack                                 25.492    

Slack (MET) :             25.510ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.218ns  (logic 5.555ns (42.026%)  route 7.663ns (57.974%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 38.697 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.443     5.157    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT4 (Prop_lut4_I1_O)        0.124     5.281 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.465     5.745    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.143 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.143    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.477 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/O[1]
                         net (fo=1, routed)           0.584     7.061    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[5]
    SLICE_X22Y54         LUT2 (Prop_lut2_I1_O)        0.303     7.364 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.364    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.914 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.914    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.136 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[0]
                         net (fo=2, routed)           1.339     9.475    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_7
    SLICE_X23Y61         LUT4 (Prop_lut4_I3_O)        0.327     9.802 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[4]_INST_0/O
                         net (fo=19, routed)          2.767    12.569    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[4]
    RAMB36_X2Y18         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.529    38.697    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.184    
                         clock uncertainty           -0.160    39.024    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.945    38.079    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.079    
                         arrival time                         -12.569    
  -------------------------------------------------------------------
                         slack                                 25.510    

Slack (MET) :             25.514ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.207ns  (logic 5.330ns (40.359%)  route 7.877ns (59.641%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.443     5.157    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT4 (Prop_lut4_I1_O)        0.124     5.281 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.465     5.745    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.143 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.143    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.477 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/O[1]
                         net (fo=1, routed)           0.584     7.061    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[5]
    SLICE_X22Y54         LUT2 (Prop_lut2_I1_O)        0.303     7.364 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.364    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.944 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1/O[2]
                         net (fo=2, routed)           0.826     8.770    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1_n_5
    SLICE_X24Y59         LUT4 (Prop_lut4_I3_O)        0.294     9.064 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[2]_INST_0/O
                         net (fo=19, routed)          3.493    12.557    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[2]
    RAMB36_X2Y15         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.517    38.685    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.172    
                         clock uncertainty           -0.160    39.012    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.941    38.071    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.071    
                         arrival time                         -12.557    
  -------------------------------------------------------------------
                         slack                                 25.514    

Slack (MET) :             25.549ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.179ns  (logic 5.555ns (42.152%)  route 7.624ns (57.848%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 38.696 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.443     5.157    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT4 (Prop_lut4_I1_O)        0.124     5.281 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.465     5.745    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.143 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.143    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.477 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/O[1]
                         net (fo=1, routed)           0.584     7.061    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[5]
    SLICE_X22Y54         LUT2 (Prop_lut2_I1_O)        0.303     7.364 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.364    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.914 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.914    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.136 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[0]
                         net (fo=2, routed)           1.339     9.475    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_7
    SLICE_X23Y61         LUT4 (Prop_lut4_I3_O)        0.327     9.802 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[4]_INST_0/O
                         net (fo=19, routed)          2.728    12.529    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y18         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.528    38.696    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.183    
                         clock uncertainty           -0.160    39.023    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.945    38.078    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.078    
                         arrival time                         -12.529    
  -------------------------------------------------------------------
                         slack                                 25.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 mire/vga_dbg_reg[data][1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/VGA_Go_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.216%)  route 0.113ns (40.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.549    -0.512    mire/vga_clk
    SLICE_X32Y72         FDRE                                         r  mire/vga_dbg_reg[data][1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  mire/vga_dbg_reg[data][1][5]/Q
                         net (fo=1, routed)           0.113    -0.235    mire/vga_dbg_reg[data_n_0_][1][5]
    SLICE_X34Y72         FDRE                                         r  mire/VGA_Go_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.816    -0.747    mire/vga_clk
    SLICE_X34Y72         FDRE                                         r  mire/VGA_Go_reg[5]/C
                         clock pessimism              0.268    -0.479    
    SLICE_X34Y72         FDRE (Hold_fdre_C_D)         0.060    -0.419    mire/VGA_Go_reg[5]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 mire/rd/vga_out_reg[data][1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/vga_dbg_reg[data][1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.549    -0.512    mire/rd/clk
    SLICE_X31Y71         FDRE                                         r  mire/rd/vga_out_reg[data][1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  mire/rd/vga_out_reg[data][1][6]/Q
                         net (fo=1, routed)           0.140    -0.231    mire/vga_out[data][1][6]
    SLICE_X30Y71         LUT6 (Prop_lut6_I5_O)        0.045    -0.186 r  mire/vga_dbg[data][1][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    mire/vga_debug_data[1][6]
    SLICE_X30Y71         FDRE                                         r  mire/vga_dbg_reg[data][1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.816    -0.747    mire/vga_clk
    SLICE_X30Y71         FDRE                                         r  mire/vga_dbg_reg[data][1][6]/C
                         clock pessimism              0.248    -0.499    
    SLICE_X30Y71         FDRE (Hold_fdre_C_D)         0.120    -0.379    mire/vga_dbg_reg[data][1][6]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 mire/vga_dbg_reg[data][1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/VGA_Go_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.397%)  route 0.117ns (41.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.549    -0.512    mire/vga_clk
    SLICE_X32Y71         FDRE                                         r  mire/vga_dbg_reg[data][1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  mire/vga_dbg_reg[data][1][2]/Q
                         net (fo=1, routed)           0.117    -0.231    mire/vga_dbg_reg[data_n_0_][1][2]
    SLICE_X34Y71         FDRE                                         r  mire/VGA_Go_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.817    -0.746    mire/vga_clk
    SLICE_X34Y71         FDRE                                         r  mire/VGA_Go_reg[2]/C
                         clock pessimism              0.268    -0.478    
    SLICE_X34Y71         FDRE (Hold_fdre_C_D)         0.053    -0.425    mire/VGA_Go_reg[2]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 mire/conv/apply_conv_core_inst/CONV_K_W_mux_3_itm_4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/conv/apply_conv_core_inst/CONV_K_W_mux_3_itm_5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.556    -0.505    mire/conv/apply_conv_core_inst/clk
    SLICE_X24Y53         FDRE                                         r  mire/conv/apply_conv_core_inst/CONV_K_W_mux_3_itm_4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  mire/conv/apply_conv_core_inst/CONV_K_W_mux_3_itm_4_reg[0]/Q
                         net (fo=1, routed)           0.113    -0.228    mire/conv/apply_conv_core_inst/CONV_K_W_mux_3_itm_4[0]
    SLICE_X25Y53         FDRE                                         r  mire/conv/apply_conv_core_inst/CONV_K_W_mux_3_itm_5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.825    -0.738    mire/conv/apply_conv_core_inst/clk
    SLICE_X25Y53         FDRE                                         r  mire/conv/apply_conv_core_inst/CONV_K_W_mux_3_itm_5_reg[0]/C
                         clock pessimism              0.246    -0.492    
    SLICE_X25Y53         FDRE (Hold_fdre_C_D)         0.070    -0.422    mire/conv/apply_conv_core_inst/CONV_K_W_mux_3_itm_5_reg[0]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 mire/rd/vga_q_q_reg[data][1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/rd/vga_out_reg[data][1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.547    -0.514    mire/rd/clk
    SLICE_X30Y73         FDRE                                         r  mire/rd/vga_q_q_reg[data][1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  mire/rd/vga_q_q_reg[data][1][3]/Q
                         net (fo=1, routed)           0.116    -0.234    mire/rd/vga_q_q_reg[data_n_0_][1][3]
    SLICE_X31Y71         FDRE                                         r  mire/rd/vga_out_reg[data][1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.816    -0.747    mire/rd/clk
    SLICE_X31Y71         FDRE                                         r  mire/rd/vga_out_reg[data][1][3]/C
                         clock pessimism              0.249    -0.498    
    SLICE_X31Y71         FDRE (Hold_fdre_C_D)         0.070    -0.428    mire/rd/vga_out_reg[data][1][3]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 mire/rd/vga_q_q_reg[data][1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/rd/vga_out_reg[data][1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.547    -0.514    mire/rd/clk
    SLICE_X30Y73         FDRE                                         r  mire/rd/vga_q_q_reg[data][1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  mire/rd/vga_q_q_reg[data][1][5]/Q
                         net (fo=1, routed)           0.116    -0.234    mire/rd/vga_q_q_reg[data_n_0_][1][5]
    SLICE_X31Y73         FDRE                                         r  mire/rd/vga_out_reg[data][1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.813    -0.750    mire/rd/clk
    SLICE_X31Y73         FDRE                                         r  mire/rd/vga_out_reg[data][1][5]/C
                         clock pessimism              0.249    -0.501    
    SLICE_X31Y73         FDRE (Hold_fdre_C_D)         0.071    -0.430    mire/rd/vga_out_reg[data][1][5]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mire/rd/vga_q_q_reg[data][2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/rd/vga_out_reg[data][2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.653%)  route 0.102ns (38.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.549    -0.512    mire/rd/clk
    SLICE_X28Y71         FDRE                                         r  mire/rd/vga_q_q_reg[data][2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  mire/rd/vga_q_q_reg[data][2][4]/Q
                         net (fo=1, routed)           0.102    -0.246    mire/rd/vga_q_q_reg[data_n_0_][2][4]
    SLICE_X30Y71         FDRE                                         r  mire/rd/vga_out_reg[data][2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.816    -0.747    mire/rd/clk
    SLICE_X30Y71         FDRE                                         r  mire/rd/vga_out_reg[data][2][4]/C
                         clock pessimism              0.249    -0.498    
    SLICE_X30Y71         FDRE (Hold_fdre_C_D)         0.053    -0.445    mire/rd/vga_out_reg[data][2][4]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 mire/vga_dbg_reg[data][0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/VGA_Ro_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.550    -0.511    mire/vga_clk
    SLICE_X32Y70         FDRE                                         r  mire/vga_dbg_reg[data][0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  mire/vga_dbg_reg[data][0][7]/Q
                         net (fo=1, routed)           0.116    -0.231    mire/vga_dbg_reg[data_n_0_][0][7]
    SLICE_X33Y70         FDRE                                         r  mire/VGA_Ro_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.817    -0.746    mire/vga_clk
    SLICE_X33Y70         FDRE                                         r  mire/VGA_Ro_reg[7]/C
                         clock pessimism              0.248    -0.498    
    SLICE_X33Y70         FDRE (Hold_fdre_C_D)         0.066    -0.432    mire/VGA_Ro_reg[7]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 mire/vga_dbg_reg[data][2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/VGA_Bo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.549    -0.512    mire/vga_clk
    SLICE_X34Y72         FDRE                                         r  mire/vga_dbg_reg[data][2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  mire/vga_dbg_reg[data][2][5]/Q
                         net (fo=1, routed)           0.116    -0.232    mire/vga_dbg_reg[data_n_0_][2][5]
    SLICE_X35Y72         FDRE                                         r  mire/VGA_Bo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.816    -0.747    mire/vga_clk
    SLICE_X35Y72         FDRE                                         r  mire/VGA_Bo_reg[5]/C
                         clock pessimism              0.248    -0.499    
    SLICE_X35Y72         FDRE (Hold_fdre_C_D)         0.066    -0.433    mire/VGA_Bo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 mire/rd/vga_q_q_reg[data][2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/rd/vga_out_reg[data][2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.185%)  route 0.158ns (52.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.549    -0.512    mire/rd/clk
    SLICE_X27Y71         FDRE                                         r  mire/rd/vga_q_q_reg[data][2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  mire/rd/vga_q_q_reg[data][2][3]/Q
                         net (fo=1, routed)           0.158    -0.213    mire/rd/vga_q_q_reg[data_n_0_][2][3]
    SLICE_X30Y71         FDRE                                         r  mire/rd/vga_out_reg[data][2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.816    -0.747    mire/rd/clk
    SLICE_X30Y71         FDRE                                         r  mire/rd/vga_out_reg[data][2][3]/C
                         clock pessimism              0.268    -0.479    
    SLICE_X30Y71         FDRE (Hold_fdre_C_D)         0.060    -0.419    mire/rd/vga_out_reg[data][2][3]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mire/ck/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X2Y7      mire/conv/pad_input_rsc_comp/mem_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y10     mire/conv/pad_input_rsc_comp/mem_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X2Y8      mire/conv/pad_input_rsc_comp/mem_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y11     mire/conv/pad_input_rsc_comp/mem_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X0Y9      mire/conv/pad_input_rsc_comp/mem_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X0Y7      mire/conv/pad_input_rsc_comp/mem_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X0Y10     mire/conv/pad_input_rsc_comp/mem_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X0Y8      mire/conv/pad_input_rsc_comp/mem_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X2Y11     mire/conv/pad_input_rsc_comp/mem_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y9      mire/conv/pad_input_rsc_comp/mem_reg_1_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  mire/ck/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X24Y64     mire/rd/vga_q_q_reg[sync][c][0][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X24Y64     mire/rd/vga_q_q_reg[sync][c][0][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X24Y64     mire/rd/vga_q_q_reg[sync][c][0][2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X24Y64     mire/rd/vga_q_q_reg[sync][c][0][3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X24Y64     mire/rd/vga_q_q_reg[sync][c][0][4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X34Y63     mire/rd/vga_q_q_reg[sync][Hsync]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X32Y65     mire/rd/vga_q_q_reg[sync][Vsync]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X32Y65     mire/rd/vga_q_q_reg[sync][Vsync]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X24Y64     mire/rd/vga_q_q_reg[sync][c][0][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X24Y64     mire/rd/vga_q_q_reg[sync][c][0][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X34Y63     mire/rd/vga_q_q_reg[sync][Hsync]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X32Y65     mire/rd/vga_q_q_reg[sync][Vsync]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X24Y64     mire/rd/vga_q_q_reg[sync][c][0][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X24Y64     mire/rd/vga_q_q_reg[sync][c][0][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X24Y64     mire/rd/vga_q_q_reg[sync][c][0][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X24Y64     mire/rd/vga_q_q_reg[sync][c][0][3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X24Y64     mire/rd/vga_q_q_reg[sync][c][0][4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X34Y63     mire/rd/vga_q_q_reg[sync][Hsync]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X32Y65     mire/rd/vga_q_q_reg[sync][Vsync]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X24Y64     mire/rd/vga_q_q_reg[sync][c][0][0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mire/ck/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   mire/ck/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  mire/ck/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  mire/ck/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  mire/ck/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  mire/ck/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pl_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  mire/ck/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  mire/ck/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  mire/ck/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  mire/ck/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  mire/ck/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  mire/ck/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       24.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.954ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.780ns  (logic 5.672ns (41.161%)  route 8.108ns (58.839%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.443     5.157    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT4 (Prop_lut4_I1_O)        0.124     5.281 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.465     5.745    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.143 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.143    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.477 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/O[1]
                         net (fo=1, routed)           0.584     7.061    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[5]
    SLICE_X22Y54         LUT2 (Prop_lut2_I1_O)        0.303     7.364 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.364    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.914 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.914    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.248 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[1]
                         net (fo=2, routed)           1.016     9.264    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_6
    SLICE_X23Y61         LUT4 (Prop_lut4_I3_O)        0.332     9.596 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[5]_INST_0/O
                         net (fo=19, routed)          3.535    13.131    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[5]
    RAMB36_X2Y15         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.517    38.685    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.172    
                         clock uncertainty           -0.147    39.025    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.940    38.085    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.085    
                         arrival time                         -13.131    
  -------------------------------------------------------------------
                         slack                                 24.954    

Slack (MET) :             25.231ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.504ns  (logic 5.622ns (41.633%)  route 7.882ns (58.367%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.291     5.005    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.129 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_16/O
                         net (fo=2, routed)           0.798     5.926    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_16_n_0
    SLICE_X23Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.050 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     6.050    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_20_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.582 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.582    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.916 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_6/O[1]
                         net (fo=1, routed)           0.584     7.500    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[9]
    SLICE_X22Y55         LUT2 (Prop_lut2_I1_O)        0.303     7.803 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.803    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_4_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.383 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[2]
                         net (fo=2, routed)           0.945     9.328    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_5
    SLICE_X22Y60         LUT4 (Prop_lut4_I3_O)        0.328     9.656 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[6]_INST_0/O
                         net (fo=19, routed)          3.199    12.855    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[6]
    RAMB36_X2Y15         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.517    38.685    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.172    
                         clock uncertainty           -0.147    39.025    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.939    38.086    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.086    
                         arrival time                         -12.855    
  -------------------------------------------------------------------
                         slack                                 25.231    

Slack (MET) :             25.303ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.437ns  (logic 5.672ns (42.213%)  route 7.765ns (57.787%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 38.690 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.443     5.157    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT4 (Prop_lut4_I1_O)        0.124     5.281 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.465     5.745    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.143 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.143    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.477 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/O[1]
                         net (fo=1, routed)           0.584     7.061    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[5]
    SLICE_X22Y54         LUT2 (Prop_lut2_I1_O)        0.303     7.364 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.364    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.914 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.914    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.248 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[1]
                         net (fo=2, routed)           1.016     9.264    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_6
    SLICE_X23Y61         LUT4 (Prop_lut4_I3_O)        0.332     9.596 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[5]_INST_0/O
                         net (fo=19, routed)          3.192    12.787    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/dina[5]
    RAMB36_X2Y16         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.522    38.690    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.177    
                         clock uncertainty           -0.147    39.030    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.940    38.090    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.090    
                         arrival time                         -12.787    
  -------------------------------------------------------------------
                         slack                                 25.303    

Slack (MET) :             25.439ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.302ns  (logic 5.622ns (42.266%)  route 7.680ns (57.734%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 38.690 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.291     5.005    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.129 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_16/O
                         net (fo=2, routed)           0.798     5.926    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_16_n_0
    SLICE_X23Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.050 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     6.050    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_20_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.582 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.582    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.916 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_6/O[1]
                         net (fo=1, routed)           0.584     7.500    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[9]
    SLICE_X22Y55         LUT2 (Prop_lut2_I1_O)        0.303     7.803 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.803    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_4_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.383 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[2]
                         net (fo=2, routed)           0.945     9.328    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_5
    SLICE_X22Y60         LUT4 (Prop_lut4_I3_O)        0.328     9.656 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[6]_INST_0/O
                         net (fo=19, routed)          2.997    12.652    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/dina[6]
    RAMB36_X2Y16         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.522    38.690    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.177    
                         clock uncertainty           -0.147    39.030    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.939    38.091    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.091    
                         arrival time                         -12.652    
  -------------------------------------------------------------------
                         slack                                 25.439    

Slack (MET) :             25.467ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.276ns  (logic 5.672ns (42.722%)  route 7.604ns (57.278%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 38.694 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.443     5.157    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT4 (Prop_lut4_I1_O)        0.124     5.281 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.465     5.745    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.143 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.143    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.477 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/O[1]
                         net (fo=1, routed)           0.584     7.061    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[5]
    SLICE_X22Y54         LUT2 (Prop_lut2_I1_O)        0.303     7.364 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.364    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.914 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.914    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.248 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[1]
                         net (fo=2, routed)           1.016     9.264    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_6
    SLICE_X23Y61         LUT4 (Prop_lut4_I3_O)        0.332     9.596 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[5]_INST_0/O
                         net (fo=19, routed)          3.031    12.627    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[5]
    RAMB36_X2Y17         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.526    38.694    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.181    
                         clock uncertainty           -0.147    39.034    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.940    38.094    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                         -12.627    
  -------------------------------------------------------------------
                         slack                                 25.467    

Slack (MET) :             25.495ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.247ns  (logic 5.686ns (42.924%)  route 7.561ns (57.076%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 38.697 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.291     5.005    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.129 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_16/O
                         net (fo=2, routed)           0.798     5.926    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_16_n_0
    SLICE_X23Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.050 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     6.050    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_20_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.582 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.582    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.916 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_6/O[1]
                         net (fo=1, routed)           0.584     7.500    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[9]
    SLICE_X22Y55         LUT2 (Prop_lut2_I1_O)        0.303     7.803 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.803    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_4_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.443 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[3]
                         net (fo=2, routed)           1.069     9.513    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_4
    SLICE_X22Y61         LUT4 (Prop_lut4_I3_O)        0.332     9.845 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0/O
                         net (fo=19, routed)          2.753    12.598    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y19         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.529    38.697    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.184    
                         clock uncertainty           -0.147    39.037    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.945    38.092    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.092    
                         arrival time                         -12.598    
  -------------------------------------------------------------------
                         slack                                 25.495    

Slack (MET) :             25.505ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.236ns  (logic 5.555ns (41.968%)  route 7.681ns (58.032%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 38.697 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.443     5.157    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT4 (Prop_lut4_I1_O)        0.124     5.281 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.465     5.745    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.143 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.143    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.477 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/O[1]
                         net (fo=1, routed)           0.584     7.061    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[5]
    SLICE_X22Y54         LUT2 (Prop_lut2_I1_O)        0.303     7.364 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.364    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.914 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.914    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.136 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[0]
                         net (fo=2, routed)           1.339     9.475    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_7
    SLICE_X23Y61         LUT4 (Prop_lut4_I3_O)        0.327     9.802 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[4]_INST_0/O
                         net (fo=19, routed)          2.785    12.587    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y19         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.529    38.697    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.184    
                         clock uncertainty           -0.147    39.037    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.945    38.092    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.092    
                         arrival time                         -12.587    
  -------------------------------------------------------------------
                         slack                                 25.505    

Slack (MET) :             25.523ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.218ns  (logic 5.555ns (42.026%)  route 7.663ns (57.974%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 38.697 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.443     5.157    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT4 (Prop_lut4_I1_O)        0.124     5.281 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.465     5.745    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.143 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.143    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.477 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/O[1]
                         net (fo=1, routed)           0.584     7.061    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[5]
    SLICE_X22Y54         LUT2 (Prop_lut2_I1_O)        0.303     7.364 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.364    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.914 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.914    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.136 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[0]
                         net (fo=2, routed)           1.339     9.475    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_7
    SLICE_X23Y61         LUT4 (Prop_lut4_I3_O)        0.327     9.802 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[4]_INST_0/O
                         net (fo=19, routed)          2.767    12.569    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[4]
    RAMB36_X2Y18         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.529    38.697    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.184    
                         clock uncertainty           -0.147    39.037    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.945    38.092    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.092    
                         arrival time                         -12.569    
  -------------------------------------------------------------------
                         slack                                 25.523    

Slack (MET) :             25.527ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.207ns  (logic 5.330ns (40.359%)  route 7.877ns (59.641%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.443     5.157    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT4 (Prop_lut4_I1_O)        0.124     5.281 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.465     5.745    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.143 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.143    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.477 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/O[1]
                         net (fo=1, routed)           0.584     7.061    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[5]
    SLICE_X22Y54         LUT2 (Prop_lut2_I1_O)        0.303     7.364 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.364    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.944 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1/O[2]
                         net (fo=2, routed)           0.826     8.770    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1_n_5
    SLICE_X24Y59         LUT4 (Prop_lut4_I3_O)        0.294     9.064 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[2]_INST_0/O
                         net (fo=19, routed)          3.493    12.557    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[2]
    RAMB36_X2Y15         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.517    38.685    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.172    
                         clock uncertainty           -0.147    39.025    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.941    38.084    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.084    
                         arrival time                         -12.557    
  -------------------------------------------------------------------
                         slack                                 25.527    

Slack (MET) :             25.562ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.179ns  (logic 5.555ns (42.152%)  route 7.624ns (57.848%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 38.696 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.443     5.157    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT4 (Prop_lut4_I1_O)        0.124     5.281 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.465     5.745    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.143 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.143    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.477 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/O[1]
                         net (fo=1, routed)           0.584     7.061    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[5]
    SLICE_X22Y54         LUT2 (Prop_lut2_I1_O)        0.303     7.364 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.364    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.914 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.914    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.136 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[0]
                         net (fo=2, routed)           1.339     9.475    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_7
    SLICE_X23Y61         LUT4 (Prop_lut4_I3_O)        0.327     9.802 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[4]_INST_0/O
                         net (fo=19, routed)          2.728    12.529    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y18         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.528    38.696    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.183    
                         clock uncertainty           -0.147    39.036    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.945    38.091    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.091    
                         arrival time                         -12.529    
  -------------------------------------------------------------------
                         slack                                 25.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 mire/vga_dbg_reg[data][1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/VGA_Go_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.216%)  route 0.113ns (40.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.549    -0.512    mire/vga_clk
    SLICE_X32Y72         FDRE                                         r  mire/vga_dbg_reg[data][1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  mire/vga_dbg_reg[data][1][5]/Q
                         net (fo=1, routed)           0.113    -0.235    mire/vga_dbg_reg[data_n_0_][1][5]
    SLICE_X34Y72         FDRE                                         r  mire/VGA_Go_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.816    -0.747    mire/vga_clk
    SLICE_X34Y72         FDRE                                         r  mire/VGA_Go_reg[5]/C
                         clock pessimism              0.268    -0.479    
    SLICE_X34Y72         FDRE (Hold_fdre_C_D)         0.060    -0.419    mire/VGA_Go_reg[5]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 mire/rd/vga_out_reg[data][1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/vga_dbg_reg[data][1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.549    -0.512    mire/rd/clk
    SLICE_X31Y71         FDRE                                         r  mire/rd/vga_out_reg[data][1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  mire/rd/vga_out_reg[data][1][6]/Q
                         net (fo=1, routed)           0.140    -0.231    mire/vga_out[data][1][6]
    SLICE_X30Y71         LUT6 (Prop_lut6_I5_O)        0.045    -0.186 r  mire/vga_dbg[data][1][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    mire/vga_debug_data[1][6]
    SLICE_X30Y71         FDRE                                         r  mire/vga_dbg_reg[data][1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.816    -0.747    mire/vga_clk
    SLICE_X30Y71         FDRE                                         r  mire/vga_dbg_reg[data][1][6]/C
                         clock pessimism              0.248    -0.499    
    SLICE_X30Y71         FDRE (Hold_fdre_C_D)         0.120    -0.379    mire/vga_dbg_reg[data][1][6]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 mire/vga_dbg_reg[data][1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/VGA_Go_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.397%)  route 0.117ns (41.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.549    -0.512    mire/vga_clk
    SLICE_X32Y71         FDRE                                         r  mire/vga_dbg_reg[data][1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  mire/vga_dbg_reg[data][1][2]/Q
                         net (fo=1, routed)           0.117    -0.231    mire/vga_dbg_reg[data_n_0_][1][2]
    SLICE_X34Y71         FDRE                                         r  mire/VGA_Go_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.817    -0.746    mire/vga_clk
    SLICE_X34Y71         FDRE                                         r  mire/VGA_Go_reg[2]/C
                         clock pessimism              0.268    -0.478    
    SLICE_X34Y71         FDRE (Hold_fdre_C_D)         0.053    -0.425    mire/VGA_Go_reg[2]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 mire/conv/apply_conv_core_inst/CONV_K_W_mux_3_itm_4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/conv/apply_conv_core_inst/CONV_K_W_mux_3_itm_5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.556    -0.505    mire/conv/apply_conv_core_inst/clk
    SLICE_X24Y53         FDRE                                         r  mire/conv/apply_conv_core_inst/CONV_K_W_mux_3_itm_4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  mire/conv/apply_conv_core_inst/CONV_K_W_mux_3_itm_4_reg[0]/Q
                         net (fo=1, routed)           0.113    -0.228    mire/conv/apply_conv_core_inst/CONV_K_W_mux_3_itm_4[0]
    SLICE_X25Y53         FDRE                                         r  mire/conv/apply_conv_core_inst/CONV_K_W_mux_3_itm_5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.825    -0.738    mire/conv/apply_conv_core_inst/clk
    SLICE_X25Y53         FDRE                                         r  mire/conv/apply_conv_core_inst/CONV_K_W_mux_3_itm_5_reg[0]/C
                         clock pessimism              0.246    -0.492    
    SLICE_X25Y53         FDRE (Hold_fdre_C_D)         0.070    -0.422    mire/conv/apply_conv_core_inst/CONV_K_W_mux_3_itm_5_reg[0]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 mire/rd/vga_q_q_reg[data][1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/rd/vga_out_reg[data][1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.547    -0.514    mire/rd/clk
    SLICE_X30Y73         FDRE                                         r  mire/rd/vga_q_q_reg[data][1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  mire/rd/vga_q_q_reg[data][1][3]/Q
                         net (fo=1, routed)           0.116    -0.234    mire/rd/vga_q_q_reg[data_n_0_][1][3]
    SLICE_X31Y71         FDRE                                         r  mire/rd/vga_out_reg[data][1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.816    -0.747    mire/rd/clk
    SLICE_X31Y71         FDRE                                         r  mire/rd/vga_out_reg[data][1][3]/C
                         clock pessimism              0.249    -0.498    
    SLICE_X31Y71         FDRE (Hold_fdre_C_D)         0.070    -0.428    mire/rd/vga_out_reg[data][1][3]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 mire/rd/vga_q_q_reg[data][1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/rd/vga_out_reg[data][1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.547    -0.514    mire/rd/clk
    SLICE_X30Y73         FDRE                                         r  mire/rd/vga_q_q_reg[data][1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  mire/rd/vga_q_q_reg[data][1][5]/Q
                         net (fo=1, routed)           0.116    -0.234    mire/rd/vga_q_q_reg[data_n_0_][1][5]
    SLICE_X31Y73         FDRE                                         r  mire/rd/vga_out_reg[data][1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.813    -0.750    mire/rd/clk
    SLICE_X31Y73         FDRE                                         r  mire/rd/vga_out_reg[data][1][5]/C
                         clock pessimism              0.249    -0.501    
    SLICE_X31Y73         FDRE (Hold_fdre_C_D)         0.071    -0.430    mire/rd/vga_out_reg[data][1][5]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mire/rd/vga_q_q_reg[data][2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/rd/vga_out_reg[data][2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.653%)  route 0.102ns (38.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.549    -0.512    mire/rd/clk
    SLICE_X28Y71         FDRE                                         r  mire/rd/vga_q_q_reg[data][2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  mire/rd/vga_q_q_reg[data][2][4]/Q
                         net (fo=1, routed)           0.102    -0.246    mire/rd/vga_q_q_reg[data_n_0_][2][4]
    SLICE_X30Y71         FDRE                                         r  mire/rd/vga_out_reg[data][2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.816    -0.747    mire/rd/clk
    SLICE_X30Y71         FDRE                                         r  mire/rd/vga_out_reg[data][2][4]/C
                         clock pessimism              0.249    -0.498    
    SLICE_X30Y71         FDRE (Hold_fdre_C_D)         0.053    -0.445    mire/rd/vga_out_reg[data][2][4]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 mire/vga_dbg_reg[data][0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/VGA_Ro_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.550    -0.511    mire/vga_clk
    SLICE_X32Y70         FDRE                                         r  mire/vga_dbg_reg[data][0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  mire/vga_dbg_reg[data][0][7]/Q
                         net (fo=1, routed)           0.116    -0.231    mire/vga_dbg_reg[data_n_0_][0][7]
    SLICE_X33Y70         FDRE                                         r  mire/VGA_Ro_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.817    -0.746    mire/vga_clk
    SLICE_X33Y70         FDRE                                         r  mire/VGA_Ro_reg[7]/C
                         clock pessimism              0.248    -0.498    
    SLICE_X33Y70         FDRE (Hold_fdre_C_D)         0.066    -0.432    mire/VGA_Ro_reg[7]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 mire/vga_dbg_reg[data][2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/VGA_Bo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.549    -0.512    mire/vga_clk
    SLICE_X34Y72         FDRE                                         r  mire/vga_dbg_reg[data][2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  mire/vga_dbg_reg[data][2][5]/Q
                         net (fo=1, routed)           0.116    -0.232    mire/vga_dbg_reg[data_n_0_][2][5]
    SLICE_X35Y72         FDRE                                         r  mire/VGA_Bo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.816    -0.747    mire/vga_clk
    SLICE_X35Y72         FDRE                                         r  mire/VGA_Bo_reg[5]/C
                         clock pessimism              0.248    -0.499    
    SLICE_X35Y72         FDRE (Hold_fdre_C_D)         0.066    -0.433    mire/VGA_Bo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 mire/rd/vga_q_q_reg[data][2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/rd/vga_out_reg[data][2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.185%)  route 0.158ns (52.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.549    -0.512    mire/rd/clk
    SLICE_X27Y71         FDRE                                         r  mire/rd/vga_q_q_reg[data][2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  mire/rd/vga_q_q_reg[data][2][3]/Q
                         net (fo=1, routed)           0.158    -0.213    mire/rd/vga_q_q_reg[data_n_0_][2][3]
    SLICE_X30Y71         FDRE                                         r  mire/rd/vga_out_reg[data][2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.816    -0.747    mire/rd/clk
    SLICE_X30Y71         FDRE                                         r  mire/rd/vga_out_reg[data][2][3]/C
                         clock pessimism              0.268    -0.479    
    SLICE_X30Y71         FDRE (Hold_fdre_C_D)         0.060    -0.419    mire/rd/vga_out_reg[data][2][3]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mire/ck/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X2Y7      mire/conv/pad_input_rsc_comp/mem_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y10     mire/conv/pad_input_rsc_comp/mem_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X2Y8      mire/conv/pad_input_rsc_comp/mem_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y11     mire/conv/pad_input_rsc_comp/mem_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X0Y9      mire/conv/pad_input_rsc_comp/mem_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X0Y7      mire/conv/pad_input_rsc_comp/mem_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X0Y10     mire/conv/pad_input_rsc_comp/mem_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X0Y8      mire/conv/pad_input_rsc_comp/mem_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X2Y11     mire/conv/pad_input_rsc_comp/mem_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y9      mire/conv/pad_input_rsc_comp/mem_reg_1_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  mire/ck/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X24Y64     mire/rd/vga_q_q_reg[sync][c][0][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X24Y64     mire/rd/vga_q_q_reg[sync][c][0][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X24Y64     mire/rd/vga_q_q_reg[sync][c][0][2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X24Y64     mire/rd/vga_q_q_reg[sync][c][0][3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X24Y64     mire/rd/vga_q_q_reg[sync][c][0][4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X34Y63     mire/rd/vga_q_q_reg[sync][Hsync]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X32Y65     mire/rd/vga_q_q_reg[sync][Vsync]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X32Y65     mire/rd/vga_q_q_reg[sync][Vsync]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X24Y64     mire/rd/vga_q_q_reg[sync][c][0][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X24Y64     mire/rd/vga_q_q_reg[sync][c][0][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X34Y63     mire/rd/vga_q_q_reg[sync][Hsync]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X32Y65     mire/rd/vga_q_q_reg[sync][Vsync]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X24Y64     mire/rd/vga_q_q_reg[sync][c][0][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X24Y64     mire/rd/vga_q_q_reg[sync][c][0][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X24Y64     mire/rd/vga_q_q_reg[sync][c][0][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X24Y64     mire/rd/vga_q_q_reg[sync][c][0][3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X24Y64     mire/rd/vga_q_q_reg[sync][c][0][4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X34Y63     mire/rd/vga_q_q_reg[sync][Hsync]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X32Y65     mire/rd/vga_q_q_reg[sync][Vsync]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X24Y64     mire/rd/vga_q_q_reg[sync][c][0][0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mire/ck/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   mire/ck/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  mire/ck/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  mire/ck/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  mire/ck/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  mire/ck/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       24.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.941ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.780ns  (logic 5.672ns (41.161%)  route 8.108ns (58.839%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.443     5.157    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT4 (Prop_lut4_I1_O)        0.124     5.281 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.465     5.745    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.143 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.143    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.477 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/O[1]
                         net (fo=1, routed)           0.584     7.061    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[5]
    SLICE_X22Y54         LUT2 (Prop_lut2_I1_O)        0.303     7.364 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.364    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.914 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.914    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.248 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[1]
                         net (fo=2, routed)           1.016     9.264    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_6
    SLICE_X23Y61         LUT4 (Prop_lut4_I3_O)        0.332     9.596 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[5]_INST_0/O
                         net (fo=19, routed)          3.535    13.131    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[5]
    RAMB36_X2Y15         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.517    38.685    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.172    
                         clock uncertainty           -0.160    39.012    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.940    38.072    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.072    
                         arrival time                         -13.131    
  -------------------------------------------------------------------
                         slack                                 24.941    

Slack (MET) :             25.219ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.504ns  (logic 5.622ns (41.633%)  route 7.882ns (58.367%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.291     5.005    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.129 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_16/O
                         net (fo=2, routed)           0.798     5.926    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_16_n_0
    SLICE_X23Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.050 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     6.050    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_20_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.582 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.582    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.916 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_6/O[1]
                         net (fo=1, routed)           0.584     7.500    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[9]
    SLICE_X22Y55         LUT2 (Prop_lut2_I1_O)        0.303     7.803 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.803    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_4_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.383 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[2]
                         net (fo=2, routed)           0.945     9.328    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_5
    SLICE_X22Y60         LUT4 (Prop_lut4_I3_O)        0.328     9.656 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[6]_INST_0/O
                         net (fo=19, routed)          3.199    12.855    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[6]
    RAMB36_X2Y15         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.517    38.685    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.172    
                         clock uncertainty           -0.160    39.012    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.939    38.073    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.073    
                         arrival time                         -12.855    
  -------------------------------------------------------------------
                         slack                                 25.219    

Slack (MET) :             25.290ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.437ns  (logic 5.672ns (42.213%)  route 7.765ns (57.787%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 38.690 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.443     5.157    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT4 (Prop_lut4_I1_O)        0.124     5.281 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.465     5.745    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.143 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.143    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.477 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/O[1]
                         net (fo=1, routed)           0.584     7.061    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[5]
    SLICE_X22Y54         LUT2 (Prop_lut2_I1_O)        0.303     7.364 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.364    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.914 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.914    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.248 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[1]
                         net (fo=2, routed)           1.016     9.264    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_6
    SLICE_X23Y61         LUT4 (Prop_lut4_I3_O)        0.332     9.596 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[5]_INST_0/O
                         net (fo=19, routed)          3.192    12.787    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/dina[5]
    RAMB36_X2Y16         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.522    38.690    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.177    
                         clock uncertainty           -0.160    39.017    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.940    38.077    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.077    
                         arrival time                         -12.787    
  -------------------------------------------------------------------
                         slack                                 25.290    

Slack (MET) :             25.426ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.302ns  (logic 5.622ns (42.266%)  route 7.680ns (57.734%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 38.690 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.291     5.005    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.129 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_16/O
                         net (fo=2, routed)           0.798     5.926    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_16_n_0
    SLICE_X23Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.050 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     6.050    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_20_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.582 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.582    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.916 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_6/O[1]
                         net (fo=1, routed)           0.584     7.500    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[9]
    SLICE_X22Y55         LUT2 (Prop_lut2_I1_O)        0.303     7.803 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.803    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_4_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.383 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[2]
                         net (fo=2, routed)           0.945     9.328    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_5
    SLICE_X22Y60         LUT4 (Prop_lut4_I3_O)        0.328     9.656 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[6]_INST_0/O
                         net (fo=19, routed)          2.997    12.652    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/dina[6]
    RAMB36_X2Y16         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.522    38.690    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.177    
                         clock uncertainty           -0.160    39.017    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.939    38.078    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.078    
                         arrival time                         -12.652    
  -------------------------------------------------------------------
                         slack                                 25.426    

Slack (MET) :             25.454ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.276ns  (logic 5.672ns (42.722%)  route 7.604ns (57.278%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 38.694 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.443     5.157    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT4 (Prop_lut4_I1_O)        0.124     5.281 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.465     5.745    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.143 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.143    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.477 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/O[1]
                         net (fo=1, routed)           0.584     7.061    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[5]
    SLICE_X22Y54         LUT2 (Prop_lut2_I1_O)        0.303     7.364 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.364    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.914 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.914    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.248 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[1]
                         net (fo=2, routed)           1.016     9.264    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_6
    SLICE_X23Y61         LUT4 (Prop_lut4_I3_O)        0.332     9.596 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[5]_INST_0/O
                         net (fo=19, routed)          3.031    12.627    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[5]
    RAMB36_X2Y17         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.526    38.694    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.181    
                         clock uncertainty           -0.160    39.021    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.940    38.081    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.081    
                         arrival time                         -12.627    
  -------------------------------------------------------------------
                         slack                                 25.454    

Slack (MET) :             25.482ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.247ns  (logic 5.686ns (42.924%)  route 7.561ns (57.076%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 38.697 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.291     5.005    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.129 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_16/O
                         net (fo=2, routed)           0.798     5.926    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_16_n_0
    SLICE_X23Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.050 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     6.050    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_20_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.582 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.582    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.916 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_6/O[1]
                         net (fo=1, routed)           0.584     7.500    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[9]
    SLICE_X22Y55         LUT2 (Prop_lut2_I1_O)        0.303     7.803 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.803    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_4_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.443 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[3]
                         net (fo=2, routed)           1.069     9.513    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_4
    SLICE_X22Y61         LUT4 (Prop_lut4_I3_O)        0.332     9.845 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0/O
                         net (fo=19, routed)          2.753    12.598    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y19         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.529    38.697    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.184    
                         clock uncertainty           -0.160    39.024    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.945    38.079    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.079    
                         arrival time                         -12.598    
  -------------------------------------------------------------------
                         slack                                 25.482    

Slack (MET) :             25.492ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.236ns  (logic 5.555ns (41.968%)  route 7.681ns (58.032%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 38.697 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.443     5.157    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT4 (Prop_lut4_I1_O)        0.124     5.281 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.465     5.745    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.143 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.143    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.477 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/O[1]
                         net (fo=1, routed)           0.584     7.061    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[5]
    SLICE_X22Y54         LUT2 (Prop_lut2_I1_O)        0.303     7.364 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.364    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.914 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.914    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.136 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[0]
                         net (fo=2, routed)           1.339     9.475    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_7
    SLICE_X23Y61         LUT4 (Prop_lut4_I3_O)        0.327     9.802 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[4]_INST_0/O
                         net (fo=19, routed)          2.785    12.587    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y19         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.529    38.697    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.184    
                         clock uncertainty           -0.160    39.024    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.945    38.079    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.079    
                         arrival time                         -12.587    
  -------------------------------------------------------------------
                         slack                                 25.492    

Slack (MET) :             25.510ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.218ns  (logic 5.555ns (42.026%)  route 7.663ns (57.974%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 38.697 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.443     5.157    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT4 (Prop_lut4_I1_O)        0.124     5.281 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.465     5.745    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.143 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.143    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.477 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/O[1]
                         net (fo=1, routed)           0.584     7.061    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[5]
    SLICE_X22Y54         LUT2 (Prop_lut2_I1_O)        0.303     7.364 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.364    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.914 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.914    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.136 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[0]
                         net (fo=2, routed)           1.339     9.475    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_7
    SLICE_X23Y61         LUT4 (Prop_lut4_I3_O)        0.327     9.802 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[4]_INST_0/O
                         net (fo=19, routed)          2.767    12.569    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[4]
    RAMB36_X2Y18         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.529    38.697    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.184    
                         clock uncertainty           -0.160    39.024    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.945    38.079    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.079    
                         arrival time                         -12.569    
  -------------------------------------------------------------------
                         slack                                 25.510    

Slack (MET) :             25.514ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.207ns  (logic 5.330ns (40.359%)  route 7.877ns (59.641%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.443     5.157    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT4 (Prop_lut4_I1_O)        0.124     5.281 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.465     5.745    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.143 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.143    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.477 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/O[1]
                         net (fo=1, routed)           0.584     7.061    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[5]
    SLICE_X22Y54         LUT2 (Prop_lut2_I1_O)        0.303     7.364 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.364    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.944 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1/O[2]
                         net (fo=2, routed)           0.826     8.770    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1_n_5
    SLICE_X24Y59         LUT4 (Prop_lut4_I3_O)        0.294     9.064 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[2]_INST_0/O
                         net (fo=19, routed)          3.493    12.557    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[2]
    RAMB36_X2Y15         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.517    38.685    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.172    
                         clock uncertainty           -0.160    39.012    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.941    38.071    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.071    
                         arrival time                         -12.557    
  -------------------------------------------------------------------
                         slack                                 25.514    

Slack (MET) :             25.549ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.179ns  (logic 5.555ns (42.152%)  route 7.624ns (57.848%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 38.696 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.443     5.157    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT4 (Prop_lut4_I1_O)        0.124     5.281 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.465     5.745    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.143 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.143    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.477 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/O[1]
                         net (fo=1, routed)           0.584     7.061    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[5]
    SLICE_X22Y54         LUT2 (Prop_lut2_I1_O)        0.303     7.364 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.364    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.914 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.914    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.136 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[0]
                         net (fo=2, routed)           1.339     9.475    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_7
    SLICE_X23Y61         LUT4 (Prop_lut4_I3_O)        0.327     9.802 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[4]_INST_0/O
                         net (fo=19, routed)          2.728    12.529    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y18         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.528    38.696    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.183    
                         clock uncertainty           -0.160    39.023    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.945    38.078    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.078    
                         arrival time                         -12.529    
  -------------------------------------------------------------------
                         slack                                 25.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 mire/vga_dbg_reg[data][1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/VGA_Go_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.216%)  route 0.113ns (40.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.549    -0.512    mire/vga_clk
    SLICE_X32Y72         FDRE                                         r  mire/vga_dbg_reg[data][1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  mire/vga_dbg_reg[data][1][5]/Q
                         net (fo=1, routed)           0.113    -0.235    mire/vga_dbg_reg[data_n_0_][1][5]
    SLICE_X34Y72         FDRE                                         r  mire/VGA_Go_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.816    -0.747    mire/vga_clk
    SLICE_X34Y72         FDRE                                         r  mire/VGA_Go_reg[5]/C
                         clock pessimism              0.268    -0.479    
                         clock uncertainty            0.160    -0.318    
    SLICE_X34Y72         FDRE (Hold_fdre_C_D)         0.060    -0.258    mire/VGA_Go_reg[5]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 mire/rd/vga_out_reg[data][1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/vga_dbg_reg[data][1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.549    -0.512    mire/rd/clk
    SLICE_X31Y71         FDRE                                         r  mire/rd/vga_out_reg[data][1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  mire/rd/vga_out_reg[data][1][6]/Q
                         net (fo=1, routed)           0.140    -0.231    mire/vga_out[data][1][6]
    SLICE_X30Y71         LUT6 (Prop_lut6_I5_O)        0.045    -0.186 r  mire/vga_dbg[data][1][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    mire/vga_debug_data[1][6]
    SLICE_X30Y71         FDRE                                         r  mire/vga_dbg_reg[data][1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.816    -0.747    mire/vga_clk
    SLICE_X30Y71         FDRE                                         r  mire/vga_dbg_reg[data][1][6]/C
                         clock pessimism              0.248    -0.499    
                         clock uncertainty            0.160    -0.338    
    SLICE_X30Y71         FDRE (Hold_fdre_C_D)         0.120    -0.218    mire/vga_dbg_reg[data][1][6]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 mire/vga_dbg_reg[data][1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/VGA_Go_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.397%)  route 0.117ns (41.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.549    -0.512    mire/vga_clk
    SLICE_X32Y71         FDRE                                         r  mire/vga_dbg_reg[data][1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  mire/vga_dbg_reg[data][1][2]/Q
                         net (fo=1, routed)           0.117    -0.231    mire/vga_dbg_reg[data_n_0_][1][2]
    SLICE_X34Y71         FDRE                                         r  mire/VGA_Go_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.817    -0.746    mire/vga_clk
    SLICE_X34Y71         FDRE                                         r  mire/VGA_Go_reg[2]/C
                         clock pessimism              0.268    -0.478    
                         clock uncertainty            0.160    -0.317    
    SLICE_X34Y71         FDRE (Hold_fdre_C_D)         0.053    -0.264    mire/VGA_Go_reg[2]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 mire/conv/apply_conv_core_inst/CONV_K_W_mux_3_itm_4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/conv/apply_conv_core_inst/CONV_K_W_mux_3_itm_5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.556    -0.505    mire/conv/apply_conv_core_inst/clk
    SLICE_X24Y53         FDRE                                         r  mire/conv/apply_conv_core_inst/CONV_K_W_mux_3_itm_4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  mire/conv/apply_conv_core_inst/CONV_K_W_mux_3_itm_4_reg[0]/Q
                         net (fo=1, routed)           0.113    -0.228    mire/conv/apply_conv_core_inst/CONV_K_W_mux_3_itm_4[0]
    SLICE_X25Y53         FDRE                                         r  mire/conv/apply_conv_core_inst/CONV_K_W_mux_3_itm_5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.825    -0.738    mire/conv/apply_conv_core_inst/clk
    SLICE_X25Y53         FDRE                                         r  mire/conv/apply_conv_core_inst/CONV_K_W_mux_3_itm_5_reg[0]/C
                         clock pessimism              0.246    -0.492    
                         clock uncertainty            0.160    -0.331    
    SLICE_X25Y53         FDRE (Hold_fdre_C_D)         0.070    -0.261    mire/conv/apply_conv_core_inst/CONV_K_W_mux_3_itm_5_reg[0]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 mire/rd/vga_q_q_reg[data][1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/rd/vga_out_reg[data][1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.547    -0.514    mire/rd/clk
    SLICE_X30Y73         FDRE                                         r  mire/rd/vga_q_q_reg[data][1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  mire/rd/vga_q_q_reg[data][1][3]/Q
                         net (fo=1, routed)           0.116    -0.234    mire/rd/vga_q_q_reg[data_n_0_][1][3]
    SLICE_X31Y71         FDRE                                         r  mire/rd/vga_out_reg[data][1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.816    -0.747    mire/rd/clk
    SLICE_X31Y71         FDRE                                         r  mire/rd/vga_out_reg[data][1][3]/C
                         clock pessimism              0.249    -0.498    
                         clock uncertainty            0.160    -0.337    
    SLICE_X31Y71         FDRE (Hold_fdre_C_D)         0.070    -0.267    mire/rd/vga_out_reg[data][1][3]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mire/rd/vga_q_q_reg[data][1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/rd/vga_out_reg[data][1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.547    -0.514    mire/rd/clk
    SLICE_X30Y73         FDRE                                         r  mire/rd/vga_q_q_reg[data][1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  mire/rd/vga_q_q_reg[data][1][5]/Q
                         net (fo=1, routed)           0.116    -0.234    mire/rd/vga_q_q_reg[data_n_0_][1][5]
    SLICE_X31Y73         FDRE                                         r  mire/rd/vga_out_reg[data][1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.813    -0.750    mire/rd/clk
    SLICE_X31Y73         FDRE                                         r  mire/rd/vga_out_reg[data][1][5]/C
                         clock pessimism              0.249    -0.501    
                         clock uncertainty            0.160    -0.340    
    SLICE_X31Y73         FDRE (Hold_fdre_C_D)         0.071    -0.269    mire/rd/vga_out_reg[data][1][5]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mire/rd/vga_q_q_reg[data][2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/rd/vga_out_reg[data][2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.653%)  route 0.102ns (38.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.549    -0.512    mire/rd/clk
    SLICE_X28Y71         FDRE                                         r  mire/rd/vga_q_q_reg[data][2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  mire/rd/vga_q_q_reg[data][2][4]/Q
                         net (fo=1, routed)           0.102    -0.246    mire/rd/vga_q_q_reg[data_n_0_][2][4]
    SLICE_X30Y71         FDRE                                         r  mire/rd/vga_out_reg[data][2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.816    -0.747    mire/rd/clk
    SLICE_X30Y71         FDRE                                         r  mire/rd/vga_out_reg[data][2][4]/C
                         clock pessimism              0.249    -0.498    
                         clock uncertainty            0.160    -0.337    
    SLICE_X30Y71         FDRE (Hold_fdre_C_D)         0.053    -0.284    mire/rd/vga_out_reg[data][2][4]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mire/vga_dbg_reg[data][0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/VGA_Ro_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.550    -0.511    mire/vga_clk
    SLICE_X32Y70         FDRE                                         r  mire/vga_dbg_reg[data][0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  mire/vga_dbg_reg[data][0][7]/Q
                         net (fo=1, routed)           0.116    -0.231    mire/vga_dbg_reg[data_n_0_][0][7]
    SLICE_X33Y70         FDRE                                         r  mire/VGA_Ro_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.817    -0.746    mire/vga_clk
    SLICE_X33Y70         FDRE                                         r  mire/VGA_Ro_reg[7]/C
                         clock pessimism              0.248    -0.498    
                         clock uncertainty            0.160    -0.337    
    SLICE_X33Y70         FDRE (Hold_fdre_C_D)         0.066    -0.271    mire/VGA_Ro_reg[7]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mire/vga_dbg_reg[data][2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/VGA_Bo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.549    -0.512    mire/vga_clk
    SLICE_X34Y72         FDRE                                         r  mire/vga_dbg_reg[data][2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  mire/vga_dbg_reg[data][2][5]/Q
                         net (fo=1, routed)           0.116    -0.232    mire/vga_dbg_reg[data_n_0_][2][5]
    SLICE_X35Y72         FDRE                                         r  mire/VGA_Bo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.816    -0.747    mire/vga_clk
    SLICE_X35Y72         FDRE                                         r  mire/VGA_Bo_reg[5]/C
                         clock pessimism              0.248    -0.499    
                         clock uncertainty            0.160    -0.338    
    SLICE_X35Y72         FDRE (Hold_fdre_C_D)         0.066    -0.272    mire/VGA_Bo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mire/rd/vga_q_q_reg[data][2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/rd/vga_out_reg[data][2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.185%)  route 0.158ns (52.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.549    -0.512    mire/rd/clk
    SLICE_X27Y71         FDRE                                         r  mire/rd/vga_q_q_reg[data][2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  mire/rd/vga_q_q_reg[data][2][3]/Q
                         net (fo=1, routed)           0.158    -0.213    mire/rd/vga_q_q_reg[data_n_0_][2][3]
    SLICE_X30Y71         FDRE                                         r  mire/rd/vga_out_reg[data][2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.816    -0.747    mire/rd/clk
    SLICE_X30Y71         FDRE                                         r  mire/rd/vga_out_reg[data][2][3]/C
                         clock pessimism              0.268    -0.479    
                         clock uncertainty            0.160    -0.318    
    SLICE_X30Y71         FDRE (Hold_fdre_C_D)         0.060    -0.258    mire/rd/vga_out_reg[data][2][3]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.046    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       24.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.941ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.780ns  (logic 5.672ns (41.161%)  route 8.108ns (58.839%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.443     5.157    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT4 (Prop_lut4_I1_O)        0.124     5.281 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.465     5.745    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.143 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.143    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.477 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/O[1]
                         net (fo=1, routed)           0.584     7.061    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[5]
    SLICE_X22Y54         LUT2 (Prop_lut2_I1_O)        0.303     7.364 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.364    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.914 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.914    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.248 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[1]
                         net (fo=2, routed)           1.016     9.264    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_6
    SLICE_X23Y61         LUT4 (Prop_lut4_I3_O)        0.332     9.596 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[5]_INST_0/O
                         net (fo=19, routed)          3.535    13.131    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[5]
    RAMB36_X2Y15         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.517    38.685    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.172    
                         clock uncertainty           -0.160    39.012    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.940    38.072    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.072    
                         arrival time                         -13.131    
  -------------------------------------------------------------------
                         slack                                 24.941    

Slack (MET) :             25.219ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.504ns  (logic 5.622ns (41.633%)  route 7.882ns (58.367%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.291     5.005    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.129 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_16/O
                         net (fo=2, routed)           0.798     5.926    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_16_n_0
    SLICE_X23Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.050 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     6.050    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_20_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.582 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.582    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.916 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_6/O[1]
                         net (fo=1, routed)           0.584     7.500    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[9]
    SLICE_X22Y55         LUT2 (Prop_lut2_I1_O)        0.303     7.803 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.803    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_4_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.383 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[2]
                         net (fo=2, routed)           0.945     9.328    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_5
    SLICE_X22Y60         LUT4 (Prop_lut4_I3_O)        0.328     9.656 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[6]_INST_0/O
                         net (fo=19, routed)          3.199    12.855    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[6]
    RAMB36_X2Y15         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.517    38.685    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.172    
                         clock uncertainty           -0.160    39.012    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.939    38.073    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.073    
                         arrival time                         -12.855    
  -------------------------------------------------------------------
                         slack                                 25.219    

Slack (MET) :             25.290ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.437ns  (logic 5.672ns (42.213%)  route 7.765ns (57.787%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 38.690 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.443     5.157    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT4 (Prop_lut4_I1_O)        0.124     5.281 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.465     5.745    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.143 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.143    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.477 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/O[1]
                         net (fo=1, routed)           0.584     7.061    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[5]
    SLICE_X22Y54         LUT2 (Prop_lut2_I1_O)        0.303     7.364 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.364    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.914 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.914    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.248 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[1]
                         net (fo=2, routed)           1.016     9.264    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_6
    SLICE_X23Y61         LUT4 (Prop_lut4_I3_O)        0.332     9.596 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[5]_INST_0/O
                         net (fo=19, routed)          3.192    12.787    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/dina[5]
    RAMB36_X2Y16         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.522    38.690    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.177    
                         clock uncertainty           -0.160    39.017    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.940    38.077    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.077    
                         arrival time                         -12.787    
  -------------------------------------------------------------------
                         slack                                 25.290    

Slack (MET) :             25.426ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.302ns  (logic 5.622ns (42.266%)  route 7.680ns (57.734%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 38.690 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.291     5.005    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.129 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_16/O
                         net (fo=2, routed)           0.798     5.926    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_16_n_0
    SLICE_X23Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.050 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     6.050    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_20_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.582 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.582    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.916 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_6/O[1]
                         net (fo=1, routed)           0.584     7.500    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[9]
    SLICE_X22Y55         LUT2 (Prop_lut2_I1_O)        0.303     7.803 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.803    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_4_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.383 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[2]
                         net (fo=2, routed)           0.945     9.328    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_5
    SLICE_X22Y60         LUT4 (Prop_lut4_I3_O)        0.328     9.656 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[6]_INST_0/O
                         net (fo=19, routed)          2.997    12.652    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/dina[6]
    RAMB36_X2Y16         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.522    38.690    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.177    
                         clock uncertainty           -0.160    39.017    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.939    38.078    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.078    
                         arrival time                         -12.652    
  -------------------------------------------------------------------
                         slack                                 25.426    

Slack (MET) :             25.454ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.276ns  (logic 5.672ns (42.722%)  route 7.604ns (57.278%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 38.694 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.443     5.157    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT4 (Prop_lut4_I1_O)        0.124     5.281 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.465     5.745    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.143 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.143    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.477 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/O[1]
                         net (fo=1, routed)           0.584     7.061    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[5]
    SLICE_X22Y54         LUT2 (Prop_lut2_I1_O)        0.303     7.364 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.364    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.914 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.914    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.248 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[1]
                         net (fo=2, routed)           1.016     9.264    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_6
    SLICE_X23Y61         LUT4 (Prop_lut4_I3_O)        0.332     9.596 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[5]_INST_0/O
                         net (fo=19, routed)          3.031    12.627    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[5]
    RAMB36_X2Y17         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.526    38.694    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.181    
                         clock uncertainty           -0.160    39.021    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.940    38.081    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.081    
                         arrival time                         -12.627    
  -------------------------------------------------------------------
                         slack                                 25.454    

Slack (MET) :             25.482ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.247ns  (logic 5.686ns (42.924%)  route 7.561ns (57.076%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 38.697 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.291     5.005    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.129 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_16/O
                         net (fo=2, routed)           0.798     5.926    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_16_n_0
    SLICE_X23Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.050 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     6.050    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_20_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.582 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.582    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.916 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_6/O[1]
                         net (fo=1, routed)           0.584     7.500    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[9]
    SLICE_X22Y55         LUT2 (Prop_lut2_I1_O)        0.303     7.803 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.803    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_4_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.443 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[3]
                         net (fo=2, routed)           1.069     9.513    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_4
    SLICE_X22Y61         LUT4 (Prop_lut4_I3_O)        0.332     9.845 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0/O
                         net (fo=19, routed)          2.753    12.598    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y19         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.529    38.697    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.184    
                         clock uncertainty           -0.160    39.024    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.945    38.079    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.079    
                         arrival time                         -12.598    
  -------------------------------------------------------------------
                         slack                                 25.482    

Slack (MET) :             25.492ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.236ns  (logic 5.555ns (41.968%)  route 7.681ns (58.032%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 38.697 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.443     5.157    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT4 (Prop_lut4_I1_O)        0.124     5.281 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.465     5.745    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.143 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.143    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.477 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/O[1]
                         net (fo=1, routed)           0.584     7.061    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[5]
    SLICE_X22Y54         LUT2 (Prop_lut2_I1_O)        0.303     7.364 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.364    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.914 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.914    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.136 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[0]
                         net (fo=2, routed)           1.339     9.475    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_7
    SLICE_X23Y61         LUT4 (Prop_lut4_I3_O)        0.327     9.802 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[4]_INST_0/O
                         net (fo=19, routed)          2.785    12.587    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y19         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.529    38.697    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.184    
                         clock uncertainty           -0.160    39.024    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.945    38.079    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.079    
                         arrival time                         -12.587    
  -------------------------------------------------------------------
                         slack                                 25.492    

Slack (MET) :             25.510ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.218ns  (logic 5.555ns (42.026%)  route 7.663ns (57.974%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 38.697 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.443     5.157    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT4 (Prop_lut4_I1_O)        0.124     5.281 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.465     5.745    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.143 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.143    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.477 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/O[1]
                         net (fo=1, routed)           0.584     7.061    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[5]
    SLICE_X22Y54         LUT2 (Prop_lut2_I1_O)        0.303     7.364 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.364    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.914 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.914    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.136 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[0]
                         net (fo=2, routed)           1.339     9.475    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_7
    SLICE_X23Y61         LUT4 (Prop_lut4_I3_O)        0.327     9.802 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[4]_INST_0/O
                         net (fo=19, routed)          2.767    12.569    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[4]
    RAMB36_X2Y18         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.529    38.697    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.184    
                         clock uncertainty           -0.160    39.024    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.945    38.079    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.079    
                         arrival time                         -12.569    
  -------------------------------------------------------------------
                         slack                                 25.510    

Slack (MET) :             25.514ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.207ns  (logic 5.330ns (40.359%)  route 7.877ns (59.641%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.443     5.157    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT4 (Prop_lut4_I1_O)        0.124     5.281 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.465     5.745    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.143 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.143    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.477 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/O[1]
                         net (fo=1, routed)           0.584     7.061    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[5]
    SLICE_X22Y54         LUT2 (Prop_lut2_I1_O)        0.303     7.364 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.364    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.944 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1/O[2]
                         net (fo=2, routed)           0.826     8.770    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1_n_5
    SLICE_X24Y59         LUT4 (Prop_lut4_I3_O)        0.294     9.064 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[2]_INST_0/O
                         net (fo=19, routed)          3.493    12.557    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[2]
    RAMB36_X2Y15         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.517    38.685    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.172    
                         clock uncertainty           -0.160    39.012    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.941    38.071    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.071    
                         arrival time                         -12.557    
  -------------------------------------------------------------------
                         slack                                 25.514    

Slack (MET) :             25.549ns  (required time - arrival time)
  Source:                 mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.179ns  (logic 5.555ns (42.152%)  route 7.624ns (57.848%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 38.696 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.709    -0.649    mire/conv/pad_input_rsc_comp/clk
    RAMB36_X0Y11         RAMB36E1                                     r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.223 r  mire/conv/pad_input_rsc_comp/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.288    mire/conv/pad_input_rsc_comp/mem_reg_0_1_n_20
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.713 r  mire/conv/pad_input_rsc_comp/mem_reg_1_1/DOBDO[0]
                         net (fo=7, routed)           2.443     5.157    mire/conv/apply_conv_core_inst/pad_input_rsci_q_d[1]
    SLICE_X24Y54         LUT4 (Prop_lut4_I1_O)        0.124     5.281 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.465     5.745    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_22_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.143 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.143    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_12_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.477 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_11/O[1]
                         net (fo=1, routed)           0.584     7.061    mire/conv/apply_conv_core_inst/CONV_K_W_mul_10_nl[5]
    SLICE_X22Y54         LUT2 (Prop_lut2_I1_O)        0.303     7.364 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.364    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_5_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.914 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.914    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[3]_INST_0_i_1_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.136 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1/O[0]
                         net (fo=2, routed)           1.339     9.475    mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[7]_INST_0_i_1_n_7
    SLICE_X23Y61         LUT4 (Prop_lut4_I3_O)        0.327     9.802 r  mire/conv/apply_conv_core_inst/conv_out_rsci_d_d[4]_INST_0/O
                         net (fo=19, routed)          2.728    12.529    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y18         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         1.528    38.696    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    39.183    
                         clock uncertainty           -0.160    39.023    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.945    38.078    mire/mem_output/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.078    
                         arrival time                         -12.529    
  -------------------------------------------------------------------
                         slack                                 25.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 mire/vga_dbg_reg[data][1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/VGA_Go_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.216%)  route 0.113ns (40.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.549    -0.512    mire/vga_clk
    SLICE_X32Y72         FDRE                                         r  mire/vga_dbg_reg[data][1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  mire/vga_dbg_reg[data][1][5]/Q
                         net (fo=1, routed)           0.113    -0.235    mire/vga_dbg_reg[data_n_0_][1][5]
    SLICE_X34Y72         FDRE                                         r  mire/VGA_Go_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.816    -0.747    mire/vga_clk
    SLICE_X34Y72         FDRE                                         r  mire/VGA_Go_reg[5]/C
                         clock pessimism              0.268    -0.479    
                         clock uncertainty            0.160    -0.318    
    SLICE_X34Y72         FDRE (Hold_fdre_C_D)         0.060    -0.258    mire/VGA_Go_reg[5]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 mire/rd/vga_out_reg[data][1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/vga_dbg_reg[data][1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.549    -0.512    mire/rd/clk
    SLICE_X31Y71         FDRE                                         r  mire/rd/vga_out_reg[data][1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  mire/rd/vga_out_reg[data][1][6]/Q
                         net (fo=1, routed)           0.140    -0.231    mire/vga_out[data][1][6]
    SLICE_X30Y71         LUT6 (Prop_lut6_I5_O)        0.045    -0.186 r  mire/vga_dbg[data][1][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    mire/vga_debug_data[1][6]
    SLICE_X30Y71         FDRE                                         r  mire/vga_dbg_reg[data][1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.816    -0.747    mire/vga_clk
    SLICE_X30Y71         FDRE                                         r  mire/vga_dbg_reg[data][1][6]/C
                         clock pessimism              0.248    -0.499    
                         clock uncertainty            0.160    -0.338    
    SLICE_X30Y71         FDRE (Hold_fdre_C_D)         0.120    -0.218    mire/vga_dbg_reg[data][1][6]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 mire/vga_dbg_reg[data][1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/VGA_Go_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.397%)  route 0.117ns (41.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.549    -0.512    mire/vga_clk
    SLICE_X32Y71         FDRE                                         r  mire/vga_dbg_reg[data][1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  mire/vga_dbg_reg[data][1][2]/Q
                         net (fo=1, routed)           0.117    -0.231    mire/vga_dbg_reg[data_n_0_][1][2]
    SLICE_X34Y71         FDRE                                         r  mire/VGA_Go_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.817    -0.746    mire/vga_clk
    SLICE_X34Y71         FDRE                                         r  mire/VGA_Go_reg[2]/C
                         clock pessimism              0.268    -0.478    
                         clock uncertainty            0.160    -0.317    
    SLICE_X34Y71         FDRE (Hold_fdre_C_D)         0.053    -0.264    mire/VGA_Go_reg[2]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 mire/conv/apply_conv_core_inst/CONV_K_W_mux_3_itm_4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/conv/apply_conv_core_inst/CONV_K_W_mux_3_itm_5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.556    -0.505    mire/conv/apply_conv_core_inst/clk
    SLICE_X24Y53         FDRE                                         r  mire/conv/apply_conv_core_inst/CONV_K_W_mux_3_itm_4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  mire/conv/apply_conv_core_inst/CONV_K_W_mux_3_itm_4_reg[0]/Q
                         net (fo=1, routed)           0.113    -0.228    mire/conv/apply_conv_core_inst/CONV_K_W_mux_3_itm_4[0]
    SLICE_X25Y53         FDRE                                         r  mire/conv/apply_conv_core_inst/CONV_K_W_mux_3_itm_5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.825    -0.738    mire/conv/apply_conv_core_inst/clk
    SLICE_X25Y53         FDRE                                         r  mire/conv/apply_conv_core_inst/CONV_K_W_mux_3_itm_5_reg[0]/C
                         clock pessimism              0.246    -0.492    
                         clock uncertainty            0.160    -0.331    
    SLICE_X25Y53         FDRE (Hold_fdre_C_D)         0.070    -0.261    mire/conv/apply_conv_core_inst/CONV_K_W_mux_3_itm_5_reg[0]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 mire/rd/vga_q_q_reg[data][1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/rd/vga_out_reg[data][1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.547    -0.514    mire/rd/clk
    SLICE_X30Y73         FDRE                                         r  mire/rd/vga_q_q_reg[data][1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  mire/rd/vga_q_q_reg[data][1][3]/Q
                         net (fo=1, routed)           0.116    -0.234    mire/rd/vga_q_q_reg[data_n_0_][1][3]
    SLICE_X31Y71         FDRE                                         r  mire/rd/vga_out_reg[data][1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.816    -0.747    mire/rd/clk
    SLICE_X31Y71         FDRE                                         r  mire/rd/vga_out_reg[data][1][3]/C
                         clock pessimism              0.249    -0.498    
                         clock uncertainty            0.160    -0.337    
    SLICE_X31Y71         FDRE (Hold_fdre_C_D)         0.070    -0.267    mire/rd/vga_out_reg[data][1][3]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mire/rd/vga_q_q_reg[data][1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/rd/vga_out_reg[data][1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.547    -0.514    mire/rd/clk
    SLICE_X30Y73         FDRE                                         r  mire/rd/vga_q_q_reg[data][1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  mire/rd/vga_q_q_reg[data][1][5]/Q
                         net (fo=1, routed)           0.116    -0.234    mire/rd/vga_q_q_reg[data_n_0_][1][5]
    SLICE_X31Y73         FDRE                                         r  mire/rd/vga_out_reg[data][1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.813    -0.750    mire/rd/clk
    SLICE_X31Y73         FDRE                                         r  mire/rd/vga_out_reg[data][1][5]/C
                         clock pessimism              0.249    -0.501    
                         clock uncertainty            0.160    -0.340    
    SLICE_X31Y73         FDRE (Hold_fdre_C_D)         0.071    -0.269    mire/rd/vga_out_reg[data][1][5]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mire/rd/vga_q_q_reg[data][2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/rd/vga_out_reg[data][2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.653%)  route 0.102ns (38.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.549    -0.512    mire/rd/clk
    SLICE_X28Y71         FDRE                                         r  mire/rd/vga_q_q_reg[data][2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  mire/rd/vga_q_q_reg[data][2][4]/Q
                         net (fo=1, routed)           0.102    -0.246    mire/rd/vga_q_q_reg[data_n_0_][2][4]
    SLICE_X30Y71         FDRE                                         r  mire/rd/vga_out_reg[data][2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.816    -0.747    mire/rd/clk
    SLICE_X30Y71         FDRE                                         r  mire/rd/vga_out_reg[data][2][4]/C
                         clock pessimism              0.249    -0.498    
                         clock uncertainty            0.160    -0.337    
    SLICE_X30Y71         FDRE (Hold_fdre_C_D)         0.053    -0.284    mire/rd/vga_out_reg[data][2][4]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mire/vga_dbg_reg[data][0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/VGA_Ro_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.550    -0.511    mire/vga_clk
    SLICE_X32Y70         FDRE                                         r  mire/vga_dbg_reg[data][0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  mire/vga_dbg_reg[data][0][7]/Q
                         net (fo=1, routed)           0.116    -0.231    mire/vga_dbg_reg[data_n_0_][0][7]
    SLICE_X33Y70         FDRE                                         r  mire/VGA_Ro_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.817    -0.746    mire/vga_clk
    SLICE_X33Y70         FDRE                                         r  mire/VGA_Ro_reg[7]/C
                         clock pessimism              0.248    -0.498    
                         clock uncertainty            0.160    -0.337    
    SLICE_X33Y70         FDRE (Hold_fdre_C_D)         0.066    -0.271    mire/VGA_Ro_reg[7]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mire/vga_dbg_reg[data][2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/VGA_Bo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.549    -0.512    mire/vga_clk
    SLICE_X34Y72         FDRE                                         r  mire/vga_dbg_reg[data][2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  mire/vga_dbg_reg[data][2][5]/Q
                         net (fo=1, routed)           0.116    -0.232    mire/vga_dbg_reg[data_n_0_][2][5]
    SLICE_X35Y72         FDRE                                         r  mire/VGA_Bo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.816    -0.747    mire/vga_clk
    SLICE_X35Y72         FDRE                                         r  mire/VGA_Bo_reg[5]/C
                         clock pessimism              0.248    -0.499    
                         clock uncertainty            0.160    -0.338    
    SLICE_X35Y72         FDRE (Hold_fdre_C_D)         0.066    -0.272    mire/VGA_Bo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mire/rd/vga_q_q_reg[data][2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mire/rd/vga_out_reg[data][2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.185%)  route 0.158ns (52.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.549    -0.512    mire/rd/clk
    SLICE_X27Y71         FDRE                                         r  mire/rd/vga_q_q_reg[data][2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  mire/rd/vga_q_q_reg[data][2][3]/Q
                         net (fo=1, routed)           0.158    -0.213    mire/rd/vga_q_q_reg[data_n_0_][2][3]
    SLICE_X30Y71         FDRE                                         r  mire/rd/vga_out_reg[data][2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    mire/ck/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  mire/ck/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    mire/ck/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  mire/ck/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    mire/ck/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  mire/ck/inst/clkout1_buf/O
                         net (fo=426, routed)         0.816    -0.747    mire/rd/clk
    SLICE_X30Y71         FDRE                                         r  mire/rd/vga_out_reg[data][2][3]/C
                         clock pessimism              0.268    -0.479    
                         clock uncertainty            0.160    -0.318    
    SLICE_X30Y71         FDRE (Hold_fdre_C_D)         0.060    -0.258    mire/rd/vga_out_reg[data][2][3]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.046    





