// Seed: 2969713361
module module_0 (
    output wor   id_0,
    output tri1  id_1,
    input  wand  id_2,
    output uwire id_3#(.id_6(1), .id_7(1'b0), .id_8(1), .id_9(1), .id_10(1), .id_11(1), .id_12(1)),
    input  wor   id_4
);
  wire id_13;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input wire id_3
    , id_15,
    input supply1 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply0 id_7,
    input tri id_8,
    input supply0 id_9,
    input wor id_10,
    input wor id_11,
    input supply1 id_12,
    output tri1 id_13
);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_4,
      id_13,
      id_9
  );
endmodule
