Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,31
design__inferred_latch__count,0
design__instance__count,5106
design__instance__area,31132.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,130
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0009206230752170086
power__switching__total,0.0003521498292684555
power__leakage__total,3.27836744418164E-8
power__total,0.0012728057336062193
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.42503582412246027
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.455633571546493
timing__hold__ws__corner:nom_tt_025C_1v80,0.3198847943739225
timing__setup__ws__corner:nom_tt_025C_1v80,17.650652994343748
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.319885
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,18.318993
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,2
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,130
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.562869211616175
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.6135991888266263
timing__hold__ws__corner:nom_ss_100C_1v60,0.8753170658270124
timing__setup__ws__corner:nom_ss_100C_1v60,11.49490668519703
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.875317
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,11.494906
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,130
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.36682066755713955
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.3901044320215419
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11422574320829372
timing__setup__ws__corner:nom_ff_n40C_1v95,18.506839251580875
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.114226
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,20.752697
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,2
design__max_fanout_violation__count,130
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.36556356199080314
clock__skew__worst_setup,0.38614709744949566
timing__hold__ws,0.11196516253276963
timing__setup__ws,11.316265578233589
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.111965
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,11.316265
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 300.0 300.0
design__core__bbox,5.52 10.88 294.4 288.32
design__io,110
design__die__area,90000
design__core__area,80146.9
design__instance__count__stdcell,5106
design__instance__area__stdcell,31132.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.388441
design__instance__utilization__stdcell,0.388441
design__instance__count__class:buffer,2
design__instance__count__class:inverter,185
design__instance__count__class:sequential_cell,334
design__instance__count__class:multi_input_combinational_cell,1758
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,5713
design__instance__count__class:tap_cell,1144
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
floorplan__design__io,108
design__io__hpwl,12638831
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,69424.8
design__violations,0
design__instance__count__class:timing_repair_buffer,307
design__instance__count__class:clock_buffer,45
design__instance__count__class:clock_inverter,30
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,138
antenna__violating__nets,2
antenna__violating__pins,2
route__antenna_violation__count,2
design__instance__count__class:antenna_cell,1301
antenna_diodes_count,1
route__net,2699
route__net__special,2
route__drc_errors__iter:1,1178
route__wirelength__iter:1,78544
route__drc_errors__iter:2,485
route__wirelength__iter:2,78014
route__drc_errors__iter:3,379
route__wirelength__iter:3,77900
route__drc_errors__iter:4,44
route__wirelength__iter:4,77883
route__drc_errors__iter:5,0
route__wirelength__iter:5,77870
route__drc_errors,0
route__wirelength,77870
route__vias,20695
route__vias__singlecut,20695
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,471.21
timing__unannotated_net__count__corner:nom_tt_025C_1v80,73
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,73
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,73
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,130
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.42260038331561234
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.4502134625869818
timing__hold__ws__corner:min_tt_025C_1v80,0.316542467863761
timing__setup__ws__corner:min_tt_025C_1v80,17.688805587619413
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.316542
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,18.430233
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,73
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,2
design__max_fanout_violation__count__corner:min_ss_100C_1v60,130
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.5589893151022866
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.6045150107153179
timing__hold__ws__corner:min_ss_100C_1v60,0.8692569132757031
timing__setup__ws__corner:min_ss_100C_1v60,11.659285422693559
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.869257
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,11.659286
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,73
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,130
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.36556356199080314
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.38614709744949566
timing__hold__ws__corner:min_ff_n40C_1v95,0.11196516253276963
timing__setup__ws__corner:min_ff_n40C_1v95,18.52925154645745
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.111965
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,20.825539
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,73
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,130
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.4268374385866239
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.46025393132759695
timing__hold__ws__corner:max_tt_025C_1v80,0.3228247760485807
timing__setup__ws__corner:max_tt_025C_1v80,17.625284841602813
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.322825
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,18.232559
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,73
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,2
design__max_fanout_violation__count__corner:max_ss_100C_1v60,130
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.5673258690076682
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.6224478886277521
timing__hold__ws__corner:max_ss_100C_1v60,0.8805054712347312
timing__setup__ws__corner:max_ss_100C_1v60,11.316265578233589
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.880505
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,11.316265
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,73
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,130
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.3679434083781207
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.3934474524211134
timing__hold__ws__corner:max_ff_n40C_1v95,0.11642537263804208
timing__setup__ws__corner:max_ff_n40C_1v95,18.493147092675535
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.116425
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,20.694817
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,73
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,73
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79964
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79996
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000358498
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000288798
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000423556
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000288798
design_powergrid__voltage__worst,0.000288798
design_powergrid__voltage__worst__net:VPWR,1.79964
design_powergrid__drop__worst,0.000358498
design_powergrid__drop__worst__net:VPWR,0.000358498
design_powergrid__voltage__worst__net:VGND,0.000288798
design_powergrid__drop__worst__net:VGND,0.000288798
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000444000000000000018024644277137014114487101323902606964111328125
ir__drop__worst,0.0003579999999999999740589451402428267101640813052654266357421875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
