<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>DA14585/DA14586 SDK6: uart_cfg_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">DA14585/DA14586 SDK6
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">uart_cfg_t Struct Reference<div class="ingroups"><a class="el" href="group___drivers.html">Drivers</a> &raquo; <a class="el" href="group___u_a_r_t.html">UART</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>UART configuration structure definition.  
 <a href="structuart__cfg__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="uart_8h_source.html">uart.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a25b804fe7bd9e40fc6c93506461f32d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___u_a_r_t.html#ga2ebef9ab11e56d9d914a270f8a895034">UART_BAUDRATE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuart__cfg__t.html#a25b804fe7bd9e40fc6c93506461f32d3">baud_rate</a>:24</td></tr>
<tr class="memdesc:a25b804fe7bd9e40fc6c93506461f32d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Baud Rate configuration.  <a href="#a25b804fe7bd9e40fc6c93506461f32d3">More...</a><br /></td></tr>
<tr class="separator:a25b804fe7bd9e40fc6c93506461f32d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefafc78a278c7a40c934d336daafa1ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___u_a_r_t.html#ga24f73385af2d9c46d405402760a30766">UART_DATABITS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuart__cfg__t.html#aefafc78a278c7a40c934d336daafa1ff">data_bits</a>:3</td></tr>
<tr class="memdesc:aefafc78a278c7a40c934d336daafa1ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data bits format configuration.  <a href="#aefafc78a278c7a40c934d336daafa1ff">More...</a><br /></td></tr>
<tr class="separator:aefafc78a278c7a40c934d336daafa1ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe14a29639956302429b9f609f900fbb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___u_a_r_t.html#ga24fd4dba815fc40fbd8e8c37dbf87c7a">UART_PARITY</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuart__cfg__t.html#afe14a29639956302429b9f609f900fbb">parity</a>:2</td></tr>
<tr class="memdesc:afe14a29639956302429b9f609f900fbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity configuration.  <a href="#afe14a29639956302429b9f609f900fbb">More...</a><br /></td></tr>
<tr class="separator:afe14a29639956302429b9f609f900fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40bf27f47bc979551703490a0310103c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___u_a_r_t.html#gacbd51ac613ec824eeb73a5b6bf743ca6">UART_STOPBITS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuart__cfg__t.html#a40bf27f47bc979551703490a0310103c">stop_bits</a>:1</td></tr>
<tr class="memdesc:a40bf27f47bc979551703490a0310103c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop bits configuration.  <a href="#a40bf27f47bc979551703490a0310103c">More...</a><br /></td></tr>
<tr class="separator:a40bf27f47bc979551703490a0310103c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2b68a678631838e41e2fb21bee4eeec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___u_a_r_t.html#ga2a2e6711c13f801499299cf273a5e4e6">UART_AFCE_CFG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuart__cfg__t.html#ae2b68a678631838e41e2fb21bee4eeec">auto_flow_control</a>:1</td></tr>
<tr class="memdesc:ae2b68a678631838e41e2fb21bee4eeec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hardware flow control configuration.  <a href="#ae2b68a678631838e41e2fb21bee4eeec">More...</a><br /></td></tr>
<tr class="separator:ae2b68a678631838e41e2fb21bee4eeec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad693fb261abe1581e91e96edd9a82cac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___u_a_r_t.html#ga1d34e34ab58c383449603db0b5cd4e89">UART_FIFO_CFG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuart__cfg__t.html#ad693fb261abe1581e91e96edd9a82cac">use_fifo</a>:1</td></tr>
<tr class="memdesc:ad693fb261abe1581e91e96edd9a82cac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fifo usage configuration.  <a href="#ad693fb261abe1581e91e96edd9a82cac">More...</a><br /></td></tr>
<tr class="separator:ad693fb261abe1581e91e96edd9a82cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2172a6dfe4ab4eb7cb2df08c595bf4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___u_a_r_t.html#ga10962da2c5916d3eb7890bab6ed7b3f4">UART_TX_FIFO_LEVEL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuart__cfg__t.html#ab2172a6dfe4ab4eb7cb2df08c595bf4d">tx_fifo_tr_lvl</a>:2</td></tr>
<tr class="memdesc:ab2172a6dfe4ab4eb7cb2df08c595bf4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO level configuration.  <a href="#ab2172a6dfe4ab4eb7cb2df08c595bf4d">More...</a><br /></td></tr>
<tr class="separator:ab2172a6dfe4ab4eb7cb2df08c595bf4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a067a81e4958ccd110efe85a2a6be3098"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___u_a_r_t.html#ga56aaf477e65211c6e6858894d1590fd7">UART_RX_FIFO_LEVEL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuart__cfg__t.html#a067a81e4958ccd110efe85a2a6be3098">rx_fifo_tr_lvl</a>:2</td></tr>
<tr class="memdesc:a067a81e4958ccd110efe85a2a6be3098"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO level configuration.  <a href="#a067a81e4958ccd110efe85a2a6be3098">More...</a><br /></td></tr>
<tr class="separator:a067a81e4958ccd110efe85a2a6be3098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3717b968c840351d7b6088f8eced36a5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuart__cfg__t.html#a3717b968c840351d7b6088f8eced36a5">intr_priority</a></td></tr>
<tr class="memdesc:a3717b968c840351d7b6088f8eced36a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Priority.  <a href="#a3717b968c840351d7b6088f8eced36a5">More...</a><br /></td></tr>
<tr class="separator:a3717b968c840351d7b6088f8eced36a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6afebbaea312e92a5818427bac4c1f48"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___u_a_r_t.html#ga54e57286e0cd5aa49304eff5ed78156c">uart_err_cb_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuart__cfg__t.html#a6afebbaea312e92a5818427bac4c1f48">uart_err_cb</a></td></tr>
<tr class="memdesc:a6afebbaea312e92a5818427bac4c1f48"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART error status callback.  <a href="#a6afebbaea312e92a5818427bac4c1f48">More...</a><br /></td></tr>
<tr class="separator:a6afebbaea312e92a5818427bac4c1f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9ee3cec47aa9564d42bd284aea5b141"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___u_a_r_t.html#ga587d4439909898b9ae38e9aca950ae02">uart_cb_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuart__cfg__t.html#aa9ee3cec47aa9564d42bd284aea5b141">uart_tx_cb</a></td></tr>
<tr class="memdesc:aa9ee3cec47aa9564d42bd284aea5b141"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART transmit callback.  <a href="#aa9ee3cec47aa9564d42bd284aea5b141">More...</a><br /></td></tr>
<tr class="separator:aa9ee3cec47aa9564d42bd284aea5b141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5057a5e338cf3dbadfbd6b2a24425a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___u_a_r_t.html#ga587d4439909898b9ae38e9aca950ae02">uart_cb_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuart__cfg__t.html#ae5057a5e338cf3dbadfbd6b2a24425a7">uart_rx_cb</a></td></tr>
<tr class="memdesc:ae5057a5e338cf3dbadfbd6b2a24425a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive callback.  <a href="#ae5057a5e338cf3dbadfbd6b2a24425a7">More...</a><br /></td></tr>
<tr class="separator:ae5057a5e338cf3dbadfbd6b2a24425a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a606eacd7fe4374aa5f528c5a7128ecae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___u_a_r_t.html#ga8fc237bc57dd45252e96589aa1a1e7f6">UART_DMA_CHANNEL_CFG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuart__cfg__t.html#a606eacd7fe4374aa5f528c5a7128ecae">uart_dma_channel</a>:1</td></tr>
<tr class="memdesc:a606eacd7fe4374aa5f528c5a7128ecae"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART DMA Channel Pair Configuration.  <a href="#a606eacd7fe4374aa5f528c5a7128ecae">More...</a><br /></td></tr>
<tr class="separator:a606eacd7fe4374aa5f528c5a7128ecae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b48bf094842a30c8145a2759d02b370"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_m_a.html#ga14e6b305b1ac96b5cb5262931642d1fd">DMA_PRIO_CFG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuart__cfg__t.html#a9b48bf094842a30c8145a2759d02b370">uart_dma_priority</a></td></tr>
<tr class="memdesc:a9b48bf094842a30c8145a2759d02b370"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART DMA Priority Configuration.  <a href="#a9b48bf094842a30c8145a2759d02b370">More...</a><br /></td></tr>
<tr class="separator:a9b48bf094842a30c8145a2759d02b370"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>UART configuration structure definition. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ae2b68a678631838e41e2fb21bee4eeec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2b68a678631838e41e2fb21bee4eeec">&#9670;&nbsp;</a></span>auto_flow_control</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___u_a_r_t.html#ga2a2e6711c13f801499299cf273a5e4e6">UART_AFCE_CFG</a> uart_cfg_t::auto_flow_control</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Hardware flow control configuration. </p>

</div>
</div>
<a id="a25b804fe7bd9e40fc6c93506461f32d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25b804fe7bd9e40fc6c93506461f32d3">&#9670;&nbsp;</a></span>baud_rate</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___u_a_r_t.html#ga2ebef9ab11e56d9d914a270f8a895034">UART_BAUDRATE</a> uart_cfg_t::baud_rate</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Baud Rate configuration. </p>

</div>
</div>
<a id="aefafc78a278c7a40c934d336daafa1ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefafc78a278c7a40c934d336daafa1ff">&#9670;&nbsp;</a></span>data_bits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___u_a_r_t.html#ga24f73385af2d9c46d405402760a30766">UART_DATABITS</a> uart_cfg_t::data_bits</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data bits format configuration. </p>

</div>
</div>
<a id="a3717b968c840351d7b6088f8eced36a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3717b968c840351d7b6088f8eced36a5">&#9670;&nbsp;</a></span>intr_priority</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t uart_cfg_t::intr_priority</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Priority. </p>

</div>
</div>
<a id="afe14a29639956302429b9f609f900fbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe14a29639956302429b9f609f900fbb">&#9670;&nbsp;</a></span>parity</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___u_a_r_t.html#ga24fd4dba815fc40fbd8e8c37dbf87c7a">UART_PARITY</a> uart_cfg_t::parity</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parity configuration. </p>

</div>
</div>
<a id="a067a81e4958ccd110efe85a2a6be3098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a067a81e4958ccd110efe85a2a6be3098">&#9670;&nbsp;</a></span>rx_fifo_tr_lvl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___u_a_r_t.html#ga56aaf477e65211c6e6858894d1590fd7">UART_RX_FIFO_LEVEL</a> uart_cfg_t::rx_fifo_tr_lvl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive FIFO level configuration. </p>

</div>
</div>
<a id="a40bf27f47bc979551703490a0310103c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40bf27f47bc979551703490a0310103c">&#9670;&nbsp;</a></span>stop_bits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___u_a_r_t.html#gacbd51ac613ec824eeb73a5b6bf743ca6">UART_STOPBITS</a> uart_cfg_t::stop_bits</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stop bits configuration. </p>

</div>
</div>
<a id="ab2172a6dfe4ab4eb7cb2df08c595bf4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2172a6dfe4ab4eb7cb2df08c595bf4d">&#9670;&nbsp;</a></span>tx_fifo_tr_lvl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___u_a_r_t.html#ga10962da2c5916d3eb7890bab6ed7b3f4">UART_TX_FIFO_LEVEL</a> uart_cfg_t::tx_fifo_tr_lvl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit FIFO level configuration. </p>

</div>
</div>
<a id="a606eacd7fe4374aa5f528c5a7128ecae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a606eacd7fe4374aa5f528c5a7128ecae">&#9670;&nbsp;</a></span>uart_dma_channel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___u_a_r_t.html#ga8fc237bc57dd45252e96589aa1a1e7f6">UART_DMA_CHANNEL_CFG</a> uart_cfg_t::uart_dma_channel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART DMA Channel Pair Configuration. </p>

</div>
</div>
<a id="a9b48bf094842a30c8145a2759d02b370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b48bf094842a30c8145a2759d02b370">&#9670;&nbsp;</a></span>uart_dma_priority</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___d_m_a.html#ga14e6b305b1ac96b5cb5262931642d1fd">DMA_PRIO_CFG</a> uart_cfg_t::uart_dma_priority</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART DMA Priority Configuration. </p>

</div>
</div>
<a id="a6afebbaea312e92a5818427bac4c1f48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6afebbaea312e92a5818427bac4c1f48">&#9670;&nbsp;</a></span>uart_err_cb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___u_a_r_t.html#ga54e57286e0cd5aa49304eff5ed78156c">uart_err_cb_t</a> uart_cfg_t::uart_err_cb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART error status callback. </p>

</div>
</div>
<a id="ae5057a5e338cf3dbadfbd6b2a24425a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5057a5e338cf3dbadfbd6b2a24425a7">&#9670;&nbsp;</a></span>uart_rx_cb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___u_a_r_t.html#ga587d4439909898b9ae38e9aca950ae02">uart_cb_t</a> uart_cfg_t::uart_rx_cb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART receive callback. </p>

</div>
</div>
<a id="aa9ee3cec47aa9564d42bd284aea5b141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9ee3cec47aa9564d42bd284aea5b141">&#9670;&nbsp;</a></span>uart_tx_cb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___u_a_r_t.html#ga587d4439909898b9ae38e9aca950ae02">uart_cb_t</a> uart_cfg_t::uart_tx_cb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART transmit callback. </p>

</div>
</div>
<a id="ad693fb261abe1581e91e96edd9a82cac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad693fb261abe1581e91e96edd9a82cac">&#9670;&nbsp;</a></span>use_fifo</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___u_a_r_t.html#ga1d34e34ab58c383449603db0b5cd4e89">UART_FIFO_CFG</a> uart_cfg_t::use_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fifo usage configuration. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>E:/SDKCITA/workspace/Release_Build_MANUAL/SDK_585/sdk/platform/driver/uart/<a class="el" href="uart_8h_source.html">uart.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri May 9 2025 12:55:40 for DA14585/DA14586 SDK6 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
