# graduation-proj
### 资料整理

#### RISCV协处理器

[BriMonzZY/sha-acc: SHA series hash algorithm hardware Coprocessor based on RISC-V 基于RISC-V的SHA系列算法硬件加速协处理器设计及实现 (github.com)](https://github.com/BriMonzZY/sha-acc)

#### AES实现

[secworks/aes: Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys. (github.com)](https://github.com/secworks/aes)

[AES协处理器yunuseryilmaz18/crypto-coprocessor (github.com)](https://github.com/yunuseryilmaz18/crypto-coprocessor/tree/main)

#### ASCON实现

[rprimas/ascon-verilog: Verilog Hardware Design of Ascon v1.2 (github.com)](https://github.com/rprimas/ascon-verilog)

[Steinegger/riscv_asconp_accelerator: Meta repo, Ascon-p instruction for RISC-V (github.com)](https://github.com/Steinegger/riscv_asconp_accelerator)

#### SH256实现

[francielekreff/picorv32-sha256-coprocessor: PicoRV32 SHA-256 Coprocessor (github.com)](https://github.com/francielekreff/picorv32-sha256-coprocessor/tree/main)

#### CrossBar实现

