#SysytemVerilog codes 

This Repository contains my sysytemverilog design and testbench codes.

##tools used :
- modelsim , notepad++
