{
  "design": {
    "design_info": {
      "boundary_crc": "0xE87E7C0FF5F36876",
      "device": "xc7a35tcpg236-1",
      "name": "accumulator",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "fifo_generator_0": ""
    },
    "ports": {
      "rd_en_0": {
        "direction": "I"
      },
      "srst_0": {
        "direction": "I"
      },
      "din_0": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "wr_en_0": {
        "direction": "I"
      },
      "dout_0": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "empty_0": {
        "direction": "O"
      },
      "clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "accumulator_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "25000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "fifo_generator_0": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "xci_name": "accumulator_fifo_generator_0_0",
        "xci_path": "ip\\accumulator_fifo_generator_0_0\\accumulator_fifo_generator_0_0.xci",
        "inst_hier_path": "fifo_generator_0",
        "parameters": {
          "Input_Data_Width": {
            "value": "4"
          },
          "Input_Depth": {
            "value": "4096"
          }
        }
      }
    },
    "nets": {
      "clk_0_1": {
        "ports": [
          "clk_0",
          "fifo_generator_0/clk"
        ]
      },
      "din_0_1": {
        "ports": [
          "din_0",
          "fifo_generator_0/din"
        ]
      },
      "fifo_generator_0_dout": {
        "ports": [
          "fifo_generator_0/dout",
          "dout_0"
        ]
      },
      "fifo_generator_0_empty": {
        "ports": [
          "fifo_generator_0/empty",
          "empty_0"
        ]
      },
      "rd_en_0_1": {
        "ports": [
          "rd_en_0",
          "fifo_generator_0/rd_en"
        ]
      },
      "srst_0_1": {
        "ports": [
          "srst_0",
          "fifo_generator_0/srst"
        ]
      },
      "wr_en_0_1": {
        "ports": [
          "wr_en_0",
          "fifo_generator_0/wr_en"
        ]
      }
    }
  }
}