
Pend_Invert.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004364  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00404364  00404364  00014364  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b8  20000000  0040436c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000120  200009b8  00404d24  000209b8  2**2
                  ALLOC
  4 .stack        00003000  20000ad8  00404e44  000209b8  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  000209b8  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000209e6  2**0
                  CONTENTS, READONLY
  7 .debug_info   00013066  00000000  00000000  00020a3f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002d70  00000000  00000000  00033aa5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00004409  00000000  00000000  00036815  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000988  00000000  00000000  0003ac1e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000008a8  00000000  00000000  0003b5a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00005981  00000000  00000000  0003be4e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000c075  00000000  00000000  000417cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0004489c  00000000  00000000  0004d844  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000021c0  00000000  00000000  000920e0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	d8 3a 00 20 fd 06 40 00 f9 06 40 00 f9 06 40 00     .:. ..@...@...@.
  400010:	f9 06 40 00 f9 06 40 00 f9 06 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	f9 06 40 00 f9 06 40 00 00 00 00 00 f9 06 40 00     ..@...@.......@.
  40003c:	a1 0a 40 00 f9 06 40 00 f9 06 40 00 f9 06 40 00     ..@...@...@...@.
  40004c:	f9 06 40 00 f9 06 40 00 f9 06 40 00 f9 06 40 00     ..@...@...@...@.
  40005c:	f9 06 40 00 b1 0a 40 00 f9 06 40 00 f9 06 40 00     ..@...@...@...@.
  40006c:	b5 02 40 00 c9 02 40 00 f9 06 40 00 f9 06 40 00     ..@...@...@...@.
  40007c:	f9 06 40 00 f9 06 40 00 f9 06 40 00 f9 06 40 00     ..@...@...@...@.
  40008c:	f9 06 40 00 f9 06 40 00 f9 06 40 00 f9 06 40 00     ..@...@...@...@.
  40009c:	c9 0b 40 00 f9 06 40 00 f9 06 40 00 f9 06 40 00     ..@...@...@...@.
  4000ac:	f9 06 40 00 f9 06 40 00 f9 06 40 00 f9 06 40 00     ..@...@...@...@.
  4000bc:	f9 06 40 00 f9 06 40 00 f9 06 40 00 f9 06 40 00     ..@...@...@...@.
  4000cc:	f9 06 40 00 f9 06 40 00 f9 06 40 00 f9 06 40 00     ..@...@...@...@.
  4000dc:	f9 06 40 00 f9 06 40 00 f9 06 40 00 f9 06 40 00     ..@...@...@...@.
  4000ec:	f9 06 40 00 f9 06 40 00 f9 06 40 00 f9 06 40 00     ..@...@...@...@.

004000fc <__do_global_dtors_aux>:
  4000fc:	b510      	push	{r4, lr}
  4000fe:	4c05      	ldr	r4, [pc, #20]	; (400114 <__do_global_dtors_aux+0x18>)
  400100:	7823      	ldrb	r3, [r4, #0]
  400102:	b933      	cbnz	r3, 400112 <__do_global_dtors_aux+0x16>
  400104:	4b04      	ldr	r3, [pc, #16]	; (400118 <__do_global_dtors_aux+0x1c>)
  400106:	b113      	cbz	r3, 40010e <__do_global_dtors_aux+0x12>
  400108:	4804      	ldr	r0, [pc, #16]	; (40011c <__do_global_dtors_aux+0x20>)
  40010a:	f3af 8000 	nop.w
  40010e:	2301      	movs	r3, #1
  400110:	7023      	strb	r3, [r4, #0]
  400112:	bd10      	pop	{r4, pc}
  400114:	200009b8 	.word	0x200009b8
  400118:	00000000 	.word	0x00000000
  40011c:	0040436c 	.word	0x0040436c

00400120 <frame_dummy>:
  400120:	4b0c      	ldr	r3, [pc, #48]	; (400154 <frame_dummy+0x34>)
  400122:	b143      	cbz	r3, 400136 <frame_dummy+0x16>
  400124:	480c      	ldr	r0, [pc, #48]	; (400158 <frame_dummy+0x38>)
  400126:	490d      	ldr	r1, [pc, #52]	; (40015c <frame_dummy+0x3c>)
  400128:	b510      	push	{r4, lr}
  40012a:	f3af 8000 	nop.w
  40012e:	480c      	ldr	r0, [pc, #48]	; (400160 <frame_dummy+0x40>)
  400130:	6803      	ldr	r3, [r0, #0]
  400132:	b923      	cbnz	r3, 40013e <frame_dummy+0x1e>
  400134:	bd10      	pop	{r4, pc}
  400136:	480a      	ldr	r0, [pc, #40]	; (400160 <frame_dummy+0x40>)
  400138:	6803      	ldr	r3, [r0, #0]
  40013a:	b933      	cbnz	r3, 40014a <frame_dummy+0x2a>
  40013c:	4770      	bx	lr
  40013e:	4b09      	ldr	r3, [pc, #36]	; (400164 <frame_dummy+0x44>)
  400140:	2b00      	cmp	r3, #0
  400142:	d0f7      	beq.n	400134 <frame_dummy+0x14>
  400144:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400148:	4718      	bx	r3
  40014a:	4b06      	ldr	r3, [pc, #24]	; (400164 <frame_dummy+0x44>)
  40014c:	2b00      	cmp	r3, #0
  40014e:	d0f5      	beq.n	40013c <frame_dummy+0x1c>
  400150:	4718      	bx	r3
  400152:	bf00      	nop
  400154:	00000000 	.word	0x00000000
  400158:	0040436c 	.word	0x0040436c
  40015c:	200009bc 	.word	0x200009bc
  400160:	0040436c 	.word	0x0040436c
  400164:	00000000 	.word	0x00000000

00400168 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400168:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  40016c:	b980      	cbnz	r0, 400190 <_read+0x28>
  40016e:	460c      	mov	r4, r1
  400170:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400172:	2a00      	cmp	r2, #0
  400174:	dd0f      	ble.n	400196 <_read+0x2e>
  400176:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400178:	4e08      	ldr	r6, [pc, #32]	; (40019c <_read+0x34>)
  40017a:	4d09      	ldr	r5, [pc, #36]	; (4001a0 <_read+0x38>)
  40017c:	6830      	ldr	r0, [r6, #0]
  40017e:	4621      	mov	r1, r4
  400180:	682b      	ldr	r3, [r5, #0]
  400182:	4798      	blx	r3
		ptr++;
  400184:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400186:	42bc      	cmp	r4, r7
  400188:	d1f8      	bne.n	40017c <_read+0x14>
		nChars++;
	}
	return nChars;
}
  40018a:	4640      	mov	r0, r8
  40018c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400190:	f04f 38ff 	mov.w	r8, #4294967295
  400194:	e7f9      	b.n	40018a <_read+0x22>
	for (; len > 0; --len) {
  400196:	4680      	mov	r8, r0
  400198:	e7f7      	b.n	40018a <_read+0x22>
  40019a:	bf00      	nop
  40019c:	20000a9c 	.word	0x20000a9c
  4001a0:	20000a94 	.word	0x20000a94

004001a4 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4001a4:	3801      	subs	r0, #1
  4001a6:	2802      	cmp	r0, #2
  4001a8:	d815      	bhi.n	4001d6 <_write+0x32>
{
  4001aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4001ae:	460e      	mov	r6, r1
  4001b0:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  4001b2:	b19a      	cbz	r2, 4001dc <_write+0x38>
  4001b4:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4001b6:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4001f0 <_write+0x4c>
  4001ba:	4f0c      	ldr	r7, [pc, #48]	; (4001ec <_write+0x48>)
  4001bc:	f8d8 0000 	ldr.w	r0, [r8]
  4001c0:	f815 1b01 	ldrb.w	r1, [r5], #1
  4001c4:	683b      	ldr	r3, [r7, #0]
  4001c6:	4798      	blx	r3
  4001c8:	2800      	cmp	r0, #0
  4001ca:	db0a      	blt.n	4001e2 <_write+0x3e>
  4001cc:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4001ce:	3c01      	subs	r4, #1
  4001d0:	d1f4      	bne.n	4001bc <_write+0x18>
  4001d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4001d6:	f04f 30ff 	mov.w	r0, #4294967295
  4001da:	4770      	bx	lr
	for (; len != 0; --len) {
  4001dc:	4610      	mov	r0, r2
  4001de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  4001e2:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4001e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4001ea:	bf00      	nop
  4001ec:	20000a98 	.word	0x20000a98
  4001f0:	20000a9c 	.word	0x20000a9c

004001f4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4001f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4001f8:	4604      	mov	r4, r0
  4001fa:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4001fc:	4b0e      	ldr	r3, [pc, #56]	; (400238 <pio_handler_process+0x44>)
  4001fe:	4798      	blx	r3
  400200:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400202:	4620      	mov	r0, r4
  400204:	4b0d      	ldr	r3, [pc, #52]	; (40023c <pio_handler_process+0x48>)
  400206:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400208:	4005      	ands	r5, r0
  40020a:	d013      	beq.n	400234 <pio_handler_process+0x40>
  40020c:	4c0c      	ldr	r4, [pc, #48]	; (400240 <pio_handler_process+0x4c>)
  40020e:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400212:	e003      	b.n	40021c <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400214:	42b4      	cmp	r4, r6
  400216:	d00d      	beq.n	400234 <pio_handler_process+0x40>
  400218:	3410      	adds	r4, #16
		while (status != 0) {
  40021a:	b15d      	cbz	r5, 400234 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  40021c:	6820      	ldr	r0, [r4, #0]
  40021e:	4540      	cmp	r0, r8
  400220:	d1f8      	bne.n	400214 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400222:	6861      	ldr	r1, [r4, #4]
  400224:	4229      	tst	r1, r5
  400226:	d0f5      	beq.n	400214 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400228:	68e3      	ldr	r3, [r4, #12]
  40022a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  40022c:	6863      	ldr	r3, [r4, #4]
  40022e:	ea25 0503 	bic.w	r5, r5, r3
  400232:	e7ef      	b.n	400214 <pio_handler_process+0x20>
  400234:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400238:	0040037b 	.word	0x0040037b
  40023c:	0040037f 	.word	0x0040037f
  400240:	200009d4 	.word	0x200009d4

00400244 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400246:	4c18      	ldr	r4, [pc, #96]	; (4002a8 <pio_handler_set+0x64>)
  400248:	6826      	ldr	r6, [r4, #0]
  40024a:	2e06      	cmp	r6, #6
  40024c:	d829      	bhi.n	4002a2 <pio_handler_set+0x5e>
  40024e:	f04f 0c00 	mov.w	ip, #0
  400252:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400254:	4f15      	ldr	r7, [pc, #84]	; (4002ac <pio_handler_set+0x68>)
  400256:	e004      	b.n	400262 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400258:	3401      	adds	r4, #1
  40025a:	b2e4      	uxtb	r4, r4
  40025c:	46a4      	mov	ip, r4
  40025e:	42a6      	cmp	r6, r4
  400260:	d309      	bcc.n	400276 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400262:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400264:	0125      	lsls	r5, r4, #4
  400266:	597d      	ldr	r5, [r7, r5]
  400268:	428d      	cmp	r5, r1
  40026a:	d1f5      	bne.n	400258 <pio_handler_set+0x14>
  40026c:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400270:	686d      	ldr	r5, [r5, #4]
  400272:	4295      	cmp	r5, r2
  400274:	d1f0      	bne.n	400258 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400276:	4d0d      	ldr	r5, [pc, #52]	; (4002ac <pio_handler_set+0x68>)
  400278:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  40027c:	eb05 040e 	add.w	r4, r5, lr
  400280:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400284:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400286:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400288:	9906      	ldr	r1, [sp, #24]
  40028a:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  40028c:	3601      	adds	r6, #1
  40028e:	4566      	cmp	r6, ip
		gs_ul_nb_sources++;
  400290:	bf04      	itt	eq
  400292:	4905      	ldreq	r1, [pc, #20]	; (4002a8 <pio_handler_set+0x64>)
  400294:	600e      	streq	r6, [r1, #0]
  400296:	4611      	mov	r1, r2
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400298:	461a      	mov	r2, r3
  40029a:	4b05      	ldr	r3, [pc, #20]	; (4002b0 <pio_handler_set+0x6c>)
  40029c:	4798      	blx	r3

	return 0;
  40029e:	2000      	movs	r0, #0
  4002a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return 1;
  4002a2:	2001      	movs	r0, #1
}
  4002a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4002a6:	bf00      	nop
  4002a8:	20000a44 	.word	0x20000a44
  4002ac:	200009d4 	.word	0x200009d4
  4002b0:	00400349 	.word	0x00400349

004002b4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4002b4:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4002b6:	210b      	movs	r1, #11
  4002b8:	4801      	ldr	r0, [pc, #4]	; (4002c0 <PIOA_Handler+0xc>)
  4002ba:	4b02      	ldr	r3, [pc, #8]	; (4002c4 <PIOA_Handler+0x10>)
  4002bc:	4798      	blx	r3
  4002be:	bd08      	pop	{r3, pc}
  4002c0:	400e0e00 	.word	0x400e0e00
  4002c4:	004001f5 	.word	0x004001f5

004002c8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4002c8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4002ca:	210c      	movs	r1, #12
  4002cc:	4801      	ldr	r0, [pc, #4]	; (4002d4 <PIOB_Handler+0xc>)
  4002ce:	4b02      	ldr	r3, [pc, #8]	; (4002d8 <PIOB_Handler+0x10>)
  4002d0:	4798      	blx	r3
  4002d2:	bd08      	pop	{r3, pc}
  4002d4:	400e1000 	.word	0x400e1000
  4002d8:	004001f5 	.word	0x004001f5

004002dc <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4002dc:	6943      	ldr	r3, [r0, #20]
  4002de:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4002e2:	bf1d      	ittte	ne
  4002e4:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  4002e8:	61c1      	strne	r1, [r0, #28]
	return 0;
  4002ea:	2000      	movne	r0, #0
		return 1;
  4002ec:	2001      	moveq	r0, #1
}
  4002ee:	4770      	bx	lr

004002f0 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4002f0:	6943      	ldr	r3, [r0, #20]
  4002f2:	f013 0f01 	tst.w	r3, #1
  4002f6:	d005      	beq.n	400304 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4002f8:	6983      	ldr	r3, [r0, #24]
  4002fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4002fe:	600b      	str	r3, [r1, #0]

	return 0;
  400300:	2000      	movs	r0, #0
  400302:	4770      	bx	lr
		return 1;
  400304:	2001      	movs	r0, #1
}
  400306:	4770      	bx	lr

00400308 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400308:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  40030a:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  40030e:	bf14      	ite	ne
  400310:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400312:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400314:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400318:	bf14      	ite	ne
  40031a:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
  40031c:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
  40031e:	f012 0f02 	tst.w	r2, #2
  400322:	d107      	bne.n	400334 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400324:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400328:	bf18      	it	ne
  40032a:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
  40032e:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400330:	6001      	str	r1, [r0, #0]
  400332:	4770      	bx	lr
		p_pio->PIO_IFSCDR = ul_mask;
  400334:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400338:	e7f9      	b.n	40032e <pio_set_input+0x26>

0040033a <pio_pull_down>:
	if (ul_pull_down_enable) {
  40033a:	b912      	cbnz	r2, 400342 <pio_pull_down+0x8>
		p_pio->PIO_PPDDR = ul_mask;
  40033c:	f8c0 1090 	str.w	r1, [r0, #144]	; 0x90
  400340:	4770      	bx	lr
		p_pio->PIO_PPDER = ul_mask;
  400342:	f8c0 1094 	str.w	r1, [r0, #148]	; 0x94
  400346:	4770      	bx	lr

00400348 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400348:	f012 0f10 	tst.w	r2, #16
  40034c:	d010      	beq.n	400370 <pio_configure_interrupt+0x28>
		p_pio->PIO_AIMER = ul_mask;
  40034e:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400352:	f012 0f20 	tst.w	r2, #32
			p_pio->PIO_REHLSR = ul_mask;
  400356:	bf14      	ite	ne
  400358:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
			p_pio->PIO_FELLSR = ul_mask;
  40035c:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		if (ul_attr & PIO_IT_EDGE) {
  400360:	f012 0f40 	tst.w	r2, #64	; 0x40
			p_pio->PIO_ESR = ul_mask;
  400364:	bf14      	ite	ne
  400366:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
			p_pio->PIO_LSR = ul_mask;
  40036a:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  40036e:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400370:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400374:	4770      	bx	lr

00400376 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400376:	6401      	str	r1, [r0, #64]	; 0x40
  400378:	4770      	bx	lr

0040037a <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  40037a:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  40037c:	4770      	bx	lr

0040037e <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  40037e:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400380:	4770      	bx	lr

00400382 <pio_toggle_pin>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400382:	0943      	lsrs	r3, r0, #5
  400384:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400388:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40038c:	025b      	lsls	r3, r3, #9
	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  40038e:	6b99      	ldr	r1, [r3, #56]	; 0x38
  400390:	f000 021f 	and.w	r2, r0, #31
  400394:	2001      	movs	r0, #1
  400396:	4090      	lsls	r0, r2
  400398:	4201      	tst	r1, r0
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  40039a:	bf14      	ite	ne
  40039c:	6358      	strne	r0, [r3, #52]	; 0x34
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  40039e:	6318      	streq	r0, [r3, #48]	; 0x30
  4003a0:	4770      	bx	lr

004003a2 <rtc_set_hour_mode>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
  4003a2:	b921      	cbnz	r1, 4003ae <rtc_set_hour_mode+0xc>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  4003a4:	6843      	ldr	r3, [r0, #4]
  4003a6:	f023 0301 	bic.w	r3, r3, #1
  4003aa:	6043      	str	r3, [r0, #4]
  4003ac:	4770      	bx	lr
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  4003ae:	6843      	ldr	r3, [r0, #4]
  4003b0:	f043 0301 	orr.w	r3, r3, #1
  4003b4:	6043      	str	r3, [r0, #4]
  4003b6:	4770      	bx	lr

004003b8 <rtc_get_time>:
 * \param pul_minute Current minute.
 * \param pul_second Current second.
 */
void rtc_get_time(Rtc *p_rtc, uint32_t *pul_hour, uint32_t *pul_minute,
		uint32_t *pul_second)
{
  4003b8:	b430      	push	{r4, r5}
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
  4003ba:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  4003bc:	6884      	ldr	r4, [r0, #8]
  4003be:	42a5      	cmp	r5, r4
  4003c0:	d003      	beq.n	4003ca <rtc_get_time+0x12>
		ul_time = p_rtc->RTC_TIMR;
  4003c2:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  4003c4:	6884      	ldr	r4, [r0, #8]
  4003c6:	42ac      	cmp	r4, r5
  4003c8:	d1fb      	bne.n	4003c2 <rtc_get_time+0xa>
	}

	/* Hour */
	if (pul_hour) {
  4003ca:	b161      	cbz	r1, 4003e6 <rtc_get_time+0x2e>
		ul_temp = (ul_time & RTC_TIMR_HOUR_Msk) >> RTC_TIMR_HOUR_Pos;
		*pul_hour = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4003cc:	f3c4 5001 	ubfx	r0, r4, #20, #2
  4003d0:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  4003d4:	f3c4 4003 	ubfx	r0, r4, #16, #4
  4003d8:	eb00 0045 	add.w	r0, r0, r5, lsl #1

		if ((ul_time & RTC_TIMR_AMPM) == RTC_TIMR_AMPM) {
  4003dc:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
			*pul_hour += 12;
  4003e0:	bf18      	it	ne
  4003e2:	300c      	addne	r0, #12
  4003e4:	6008      	str	r0, [r1, #0]
		}
	}

	/* Minute */
	if (pul_minute) {
  4003e6:	b142      	cbz	r2, 4003fa <rtc_get_time+0x42>
		ul_temp = (ul_time & RTC_TIMR_MIN_Msk) >> RTC_TIMR_MIN_Pos;
		*pul_minute = (ul_temp >> BCD_SHIFT) * BCD_FACTOR +  (ul_temp & BCD_MASK);
  4003e8:	f3c4 3102 	ubfx	r1, r4, #12, #3
  4003ec:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  4003f0:	f3c4 2003 	ubfx	r0, r4, #8, #4
  4003f4:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  4003f8:	6011      	str	r1, [r2, #0]
	}

	/* Second */
	if (pul_second) {
  4003fa:	b143      	cbz	r3, 40040e <rtc_get_time+0x56>
		ul_temp = (ul_time & RTC_TIMR_SEC_Msk) >> RTC_TIMR_SEC_Pos;
		*pul_second = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4003fc:	f3c4 1202 	ubfx	r2, r4, #4, #3
  400400:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  400404:	f004 040f 	and.w	r4, r4, #15
  400408:	eb04 0442 	add.w	r4, r4, r2, lsl #1
  40040c:	601c      	str	r4, [r3, #0]
	}
}
  40040e:	bc30      	pop	{r4, r5}
  400410:	4770      	bx	lr

00400412 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400412:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400414:	0189      	lsls	r1, r1, #6
  400416:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400418:	2402      	movs	r4, #2
  40041a:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  40041c:	f04f 31ff 	mov.w	r1, #4294967295
  400420:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400422:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400424:	605a      	str	r2, [r3, #4]
}
  400426:	f85d 4b04 	ldr.w	r4, [sp], #4
  40042a:	4770      	bx	lr

0040042c <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  40042c:	0189      	lsls	r1, r1, #6
  40042e:	2305      	movs	r3, #5
  400430:	5043      	str	r3, [r0, r1]
  400432:	4770      	bx	lr

00400434 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400434:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400438:	61ca      	str	r2, [r1, #28]
  40043a:	4770      	bx	lr

0040043c <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40043c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400440:	624a      	str	r2, [r1, #36]	; 0x24
  400442:	4770      	bx	lr

00400444 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400444:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400448:	6a08      	ldr	r0, [r1, #32]
}
  40044a:	4770      	bx	lr

0040044c <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  40044c:	b4f0      	push	{r4, r5, r6, r7}
  40044e:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400450:	2402      	movs	r4, #2
  400452:	9401      	str	r4, [sp, #4]
  400454:	2408      	movs	r4, #8
  400456:	9402      	str	r4, [sp, #8]
  400458:	2420      	movs	r4, #32
  40045a:	9403      	str	r4, [sp, #12]
  40045c:	2480      	movs	r4, #128	; 0x80
  40045e:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400460:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400462:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400464:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400466:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  40046a:	d814      	bhi.n	400496 <tc_find_mck_divisor+0x4a>
  40046c:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  40046e:	42a0      	cmp	r0, r4
  400470:	d217      	bcs.n	4004a2 <tc_find_mck_divisor+0x56>
  400472:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400474:	af01      	add	r7, sp, #4
  400476:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  40047a:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  40047e:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  400480:	4284      	cmp	r4, r0
  400482:	d30a      	bcc.n	40049a <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  400484:	4286      	cmp	r6, r0
  400486:	d90d      	bls.n	4004a4 <tc_find_mck_divisor+0x58>
			ul_index++) {
  400488:	3501      	adds	r5, #1
	for (ul_index = 0;
  40048a:	2d05      	cmp	r5, #5
  40048c:	d1f3      	bne.n	400476 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  40048e:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400490:	b006      	add	sp, #24
  400492:	bcf0      	pop	{r4, r5, r6, r7}
  400494:	4770      	bx	lr
			return 0;
  400496:	2000      	movs	r0, #0
  400498:	e7fa      	b.n	400490 <tc_find_mck_divisor+0x44>
  40049a:	2000      	movs	r0, #0
  40049c:	e7f8      	b.n	400490 <tc_find_mck_divisor+0x44>
	return 1;
  40049e:	2001      	movs	r0, #1
  4004a0:	e7f6      	b.n	400490 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  4004a2:	2500      	movs	r5, #0
	if (p_uldiv) {
  4004a4:	b12a      	cbz	r2, 4004b2 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  4004a6:	a906      	add	r1, sp, #24
  4004a8:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  4004ac:	f851 1c14 	ldr.w	r1, [r1, #-20]
  4004b0:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  4004b2:	2b00      	cmp	r3, #0
  4004b4:	d0f3      	beq.n	40049e <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  4004b6:	601d      	str	r5, [r3, #0]
	return 1;
  4004b8:	2001      	movs	r0, #1
  4004ba:	e7e9      	b.n	400490 <tc_find_mck_divisor+0x44>

004004bc <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  4004bc:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  4004be:	23ac      	movs	r3, #172	; 0xac
  4004c0:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  4004c2:	680b      	ldr	r3, [r1, #0]
  4004c4:	684a      	ldr	r2, [r1, #4]
  4004c6:	fbb3 f3f2 	udiv	r3, r3, r2
  4004ca:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  4004cc:	1e5c      	subs	r4, r3, #1
  4004ce:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  4004d2:	4294      	cmp	r4, r2
  4004d4:	d80c      	bhi.n	4004f0 <uart_init+0x34>
		return 1;

	p_uart->UART_BRGR = cd;
  4004d6:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  4004d8:	688b      	ldr	r3, [r1, #8]
  4004da:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  4004dc:	f240 2302 	movw	r3, #514	; 0x202
  4004e0:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4004e4:	2350      	movs	r3, #80	; 0x50
  4004e6:	6003      	str	r3, [r0, #0]

	return 0;
  4004e8:	2000      	movs	r0, #0
}
  4004ea:	f85d 4b04 	ldr.w	r4, [sp], #4
  4004ee:	4770      	bx	lr
		return 1;
  4004f0:	2001      	movs	r0, #1
  4004f2:	e7fa      	b.n	4004ea <uart_init+0x2e>

004004f4 <uart_enable_interrupt>:
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be enabled.
 */
void uart_enable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
	p_uart->UART_IER = ul_sources;
  4004f4:	6081      	str	r1, [r0, #8]
  4004f6:	4770      	bx	lr

004004f8 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4004f8:	6943      	ldr	r3, [r0, #20]
  4004fa:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4004fe:	bf1a      	itte	ne
  400500:	61c1      	strne	r1, [r0, #28]
	return 0;
  400502:	2000      	movne	r0, #0
		return 1;
  400504:	2001      	moveq	r0, #1
}
  400506:	4770      	bx	lr

00400508 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400508:	6943      	ldr	r3, [r0, #20]
  40050a:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40050e:	bf1d      	ittte	ne
  400510:	6983      	ldrne	r3, [r0, #24]
  400512:	700b      	strbne	r3, [r1, #0]
	return 0;
  400514:	2000      	movne	r0, #0
		return 1;
  400516:	2001      	moveq	r0, #1
}
  400518:	4770      	bx	lr
	...

0040051c <sysclk_init>:
}
#endif // CONFIG_USBCLK_SOURCE
#endif

void sysclk_init(void)
{
  40051c:	b510      	push	{r4, lr}
	uint32_t unique_id[32];
	uint32_t trim_value;
#endif

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40051e:	480e      	ldr	r0, [pc, #56]	; (400558 <sysclk_init+0x3c>)
  400520:	4b0e      	ldr	r3, [pc, #56]	; (40055c <sysclk_init+0x40>)
  400522:	4798      	blx	r3
	switch (ul_id) {
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  400524:	2000      	movs	r0, #0
  400526:	4b0e      	ldr	r3, [pc, #56]	; (400560 <sysclk_init+0x44>)
  400528:	4798      	blx	r3
	case OSC_SLCK_32K_RC:
		return 1;

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40052a:	4c0e      	ldr	r4, [pc, #56]	; (400564 <sysclk_init+0x48>)
  40052c:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40052e:	2800      	cmp	r0, #0
  400530:	d0fc      	beq.n	40052c <sysclk_init+0x10>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400532:	4b0d      	ldr	r3, [pc, #52]	; (400568 <sysclk_init+0x4c>)
  400534:	4798      	blx	r3
		PMC->CKGR_PLLAR = p_cfg->ctrl;
  400536:	4a0d      	ldr	r2, [pc, #52]	; (40056c <sysclk_init+0x50>)
  400538:	4b0d      	ldr	r3, [pc, #52]	; (400570 <sysclk_init+0x54>)
  40053a:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40053c:	4c0d      	ldr	r4, [pc, #52]	; (400574 <sysclk_init+0x58>)
  40053e:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400540:	2800      	cmp	r0, #0
  400542:	d0fc      	beq.n	40053e <sysclk_init+0x22>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400544:	2000      	movs	r0, #0
  400546:	4b0c      	ldr	r3, [pc, #48]	; (400578 <sysclk_init+0x5c>)
  400548:	4798      	blx	r3
	}
#endif
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40054a:	4b0c      	ldr	r3, [pc, #48]	; (40057c <sysclk_init+0x60>)
  40054c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40054e:	480c      	ldr	r0, [pc, #48]	; (400580 <sysclk_init+0x64>)
  400550:	4b02      	ldr	r3, [pc, #8]	; (40055c <sysclk_init+0x40>)
  400552:	4798      	blx	r3
  400554:	bd10      	pop	{r4, pc}
  400556:	bf00      	nop
  400558:	02dc6c00 	.word	0x02dc6c00
  40055c:	004008c1 	.word	0x004008c1
  400560:	00400665 	.word	0x00400665
  400564:	00400689 	.word	0x00400689
  400568:	004006a9 	.word	0x004006a9
  40056c:	05b83f01 	.word	0x05b83f01
  400570:	400e0400 	.word	0x400e0400
  400574:	004006b5 	.word	0x004006b5
  400578:	00400601 	.word	0x00400601
  40057c:	004007d9 	.word	0x004007d9
  400580:	02dc8000 	.word	0x02dc8000

00400584 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
  400584:	b510      	push	{r4, lr}

#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	WDT->WDT_MR = WDT_MR_WDDIS;
  400586:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40058a:	4b1a      	ldr	r3, [pc, #104]	; (4005f4 <system_board_init+0x70>)
  40058c:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  40058e:	200b      	movs	r0, #11
  400590:	4c19      	ldr	r4, [pc, #100]	; (4005f8 <system_board_init+0x74>)
  400592:	47a0      	blx	r4
  400594:	200c      	movs	r0, #12
  400596:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400598:	4b18      	ldr	r3, [pc, #96]	; (4005fc <system_board_init+0x78>)
  40059a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  40059e:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4005a0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4005a4:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4005a6:	2204      	movs	r2, #4
  4005a8:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4005aa:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4005ae:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4005b0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4005b4:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4005b6:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4005b8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4005bc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4005be:	f022 0204 	bic.w	r2, r2, #4
  4005c2:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4005c4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4005c6:	f022 0204 	bic.w	r2, r2, #4
  4005ca:	675a      	str	r2, [r3, #116]	; 0x74
		base->PIO_PUDR = mask;
  4005cc:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  4005d0:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4005d2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4005d6:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4005d8:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4005da:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4005de:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4005e0:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
  4005e4:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4005e6:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4005e8:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
  4005ec:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4005ee:	605a      	str	r2, [r3, #4]
  4005f0:	bd10      	pop	{r4, pc}
  4005f2:	bf00      	nop
  4005f4:	400e1450 	.word	0x400e1450
  4005f8:	004006c5 	.word	0x004006c5
  4005fc:	400e0e00 	.word	0x400e0e00

00400600 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400600:	4a17      	ldr	r2, [pc, #92]	; (400660 <pmc_switch_mck_to_pllack+0x60>)
  400602:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400604:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400608:	4318      	orrs	r0, r3
  40060a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40060c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40060e:	f013 0f08 	tst.w	r3, #8
  400612:	d10a      	bne.n	40062a <pmc_switch_mck_to_pllack+0x2a>
  400614:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400618:	4911      	ldr	r1, [pc, #68]	; (400660 <pmc_switch_mck_to_pllack+0x60>)
  40061a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40061c:	f012 0f08 	tst.w	r2, #8
  400620:	d103      	bne.n	40062a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400622:	3b01      	subs	r3, #1
  400624:	d1f9      	bne.n	40061a <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400626:	2001      	movs	r0, #1
  400628:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40062a:	4a0d      	ldr	r2, [pc, #52]	; (400660 <pmc_switch_mck_to_pllack+0x60>)
  40062c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40062e:	f023 0303 	bic.w	r3, r3, #3
  400632:	f043 0302 	orr.w	r3, r3, #2
  400636:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400638:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40063a:	f013 0f08 	tst.w	r3, #8
  40063e:	d10a      	bne.n	400656 <pmc_switch_mck_to_pllack+0x56>
  400640:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400644:	4906      	ldr	r1, [pc, #24]	; (400660 <pmc_switch_mck_to_pllack+0x60>)
  400646:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400648:	f012 0f08 	tst.w	r2, #8
  40064c:	d105      	bne.n	40065a <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40064e:	3b01      	subs	r3, #1
  400650:	d1f9      	bne.n	400646 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400652:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400654:	4770      	bx	lr
	return 0;
  400656:	2000      	movs	r0, #0
  400658:	4770      	bx	lr
  40065a:	2000      	movs	r0, #0
  40065c:	4770      	bx	lr
  40065e:	bf00      	nop
  400660:	400e0400 	.word	0x400e0400

00400664 <pmc_switch_sclk_to_32kxtal>:
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400664:	2801      	cmp	r0, #1
  400666:	d003      	beq.n	400670 <pmc_switch_sclk_to_32kxtal+0xc>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400668:	4a05      	ldr	r2, [pc, #20]	; (400680 <pmc_switch_sclk_to_32kxtal+0x1c>)
  40066a:	4b06      	ldr	r3, [pc, #24]	; (400684 <pmc_switch_sclk_to_32kxtal+0x20>)
  40066c:	601a      	str	r2, [r3, #0]
  40066e:	4770      	bx	lr
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400670:	4a04      	ldr	r2, [pc, #16]	; (400684 <pmc_switch_sclk_to_32kxtal+0x20>)
  400672:	6893      	ldr	r3, [r2, #8]
  400674:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  400678:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40067c:	6093      	str	r3, [r2, #8]
  40067e:	e7f3      	b.n	400668 <pmc_switch_sclk_to_32kxtal+0x4>
  400680:	a5000008 	.word	0xa5000008
  400684:	400e1410 	.word	0x400e1410

00400688 <pmc_osc_is_ready_32kxtal>:
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400688:	4b05      	ldr	r3, [pc, #20]	; (4006a0 <pmc_osc_is_ready_32kxtal+0x18>)
  40068a:	695b      	ldr	r3, [r3, #20]
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  40068c:	f013 0f80 	tst.w	r3, #128	; 0x80
  400690:	bf1d      	ittte	ne
  400692:	4b04      	ldrne	r3, [pc, #16]	; (4006a4 <pmc_osc_is_ready_32kxtal+0x1c>)
  400694:	6e98      	ldrne	r0, [r3, #104]	; 0x68
  400696:	f3c0 10c0 	ubfxne	r0, r0, #7, #1
  40069a:	2000      	moveq	r0, #0
}
  40069c:	4770      	bx	lr
  40069e:	bf00      	nop
  4006a0:	400e1410 	.word	0x400e1410
  4006a4:	400e0400 	.word	0x400e0400

004006a8 <pmc_disable_pllack>:
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
  4006a8:	2200      	movs	r2, #0
  4006aa:	4b01      	ldr	r3, [pc, #4]	; (4006b0 <pmc_disable_pllack+0x8>)
  4006ac:	629a      	str	r2, [r3, #40]	; 0x28
  4006ae:	4770      	bx	lr
  4006b0:	400e0400 	.word	0x400e0400

004006b4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4006b4:	4b02      	ldr	r3, [pc, #8]	; (4006c0 <pmc_is_locked_pllack+0xc>)
  4006b6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4006b8:	f000 0002 	and.w	r0, r0, #2
  4006bc:	4770      	bx	lr
  4006be:	bf00      	nop
  4006c0:	400e0400 	.word	0x400e0400

004006c4 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  4006c4:	282f      	cmp	r0, #47	; 0x2f
  4006c6:	d80e      	bhi.n	4006e6 <pmc_enable_periph_clk+0x22>
		return 1;
	}

	if (ul_id < 32) {
  4006c8:	281f      	cmp	r0, #31
  4006ca:	d80e      	bhi.n	4006ea <pmc_enable_periph_clk+0x26>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4006cc:	4b09      	ldr	r3, [pc, #36]	; (4006f4 <pmc_enable_periph_clk+0x30>)
  4006ce:	699a      	ldr	r2, [r3, #24]
  4006d0:	2301      	movs	r3, #1
  4006d2:	4083      	lsls	r3, r0
  4006d4:	4393      	bics	r3, r2
  4006d6:	d00a      	beq.n	4006ee <pmc_enable_periph_clk+0x2a>
			PMC->PMC_PCER0 = 1 << ul_id;
  4006d8:	2301      	movs	r3, #1
  4006da:	fa03 f000 	lsl.w	r0, r3, r0
  4006de:	4b05      	ldr	r3, [pc, #20]	; (4006f4 <pmc_enable_periph_clk+0x30>)
  4006e0:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4006e2:	2000      	movs	r0, #0
  4006e4:	4770      	bx	lr
		return 1;
  4006e6:	2001      	movs	r0, #1
  4006e8:	4770      	bx	lr
	return 0;
  4006ea:	2000      	movs	r0, #0
  4006ec:	4770      	bx	lr
  4006ee:	2000      	movs	r0, #0
}
  4006f0:	4770      	bx	lr
  4006f2:	bf00      	nop
  4006f4:	400e0400 	.word	0x400e0400

004006f8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4006f8:	e7fe      	b.n	4006f8 <Dummy_Handler>
	...

004006fc <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4006fc:	b500      	push	{lr}
  4006fe:	b083      	sub	sp, #12

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  400700:	4b2a      	ldr	r3, [pc, #168]	; (4007ac <Reset_Handler+0xb0>)
  400702:	4a2b      	ldr	r2, [pc, #172]	; (4007b0 <Reset_Handler+0xb4>)
  400704:	429a      	cmp	r2, r3
  400706:	d010      	beq.n	40072a <Reset_Handler+0x2e>
		for (; pDest < &_erelocate;) {
  400708:	4b2a      	ldr	r3, [pc, #168]	; (4007b4 <Reset_Handler+0xb8>)
  40070a:	4a28      	ldr	r2, [pc, #160]	; (4007ac <Reset_Handler+0xb0>)
  40070c:	429a      	cmp	r2, r3
  40070e:	d20c      	bcs.n	40072a <Reset_Handler+0x2e>
  400710:	3b01      	subs	r3, #1
  400712:	1a9b      	subs	r3, r3, r2
  400714:	f023 0303 	bic.w	r3, r3, #3
  400718:	3304      	adds	r3, #4
  40071a:	4413      	add	r3, r2
  40071c:	4924      	ldr	r1, [pc, #144]	; (4007b0 <Reset_Handler+0xb4>)
			*pDest++ = *pSrc++;
  40071e:	f851 0b04 	ldr.w	r0, [r1], #4
  400722:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  400726:	429a      	cmp	r2, r3
  400728:	d1f9      	bne.n	40071e <Reset_Handler+0x22>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40072a:	4b23      	ldr	r3, [pc, #140]	; (4007b8 <Reset_Handler+0xbc>)
  40072c:	4a23      	ldr	r2, [pc, #140]	; (4007bc <Reset_Handler+0xc0>)
  40072e:	429a      	cmp	r2, r3
  400730:	d20a      	bcs.n	400748 <Reset_Handler+0x4c>
  400732:	3b01      	subs	r3, #1
  400734:	1a9b      	subs	r3, r3, r2
  400736:	f023 0303 	bic.w	r3, r3, #3
  40073a:	3304      	adds	r3, #4
  40073c:	4413      	add	r3, r2
		*pDest++ = 0;
  40073e:	2100      	movs	r1, #0
  400740:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  400744:	4293      	cmp	r3, r2
  400746:	d1fb      	bne.n	400740 <Reset_Handler+0x44>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400748:	4a1d      	ldr	r2, [pc, #116]	; (4007c0 <Reset_Handler+0xc4>)
  40074a:	f022 017f 	bic.w	r1, r2, #127	; 0x7f
  40074e:	4b1d      	ldr	r3, [pc, #116]	; (4007c4 <Reset_Handler+0xc8>)
  400750:	6099      	str	r1, [r3, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400752:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400756:	fab3 f383 	clz	r3, r3
  40075a:	095b      	lsrs	r3, r3, #5
  40075c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  40075e:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400760:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400764:	2100      	movs	r1, #0
  400766:	4b18      	ldr	r3, [pc, #96]	; (4007c8 <Reset_Handler+0xcc>)
  400768:	7019      	strb	r1, [r3, #0]
	return flags;
  40076a:	9801      	ldr	r0, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  40076c:	4917      	ldr	r1, [pc, #92]	; (4007cc <Reset_Handler+0xd0>)
  40076e:	680b      	ldr	r3, [r1, #0]
  400770:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400774:	600b      	str	r3, [r1, #0]
  __ASM volatile ("dsb");
  400776:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40077a:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40077e:	b128      	cbz	r0, 40078c <Reset_Handler+0x90>
		cpu_irq_enable();
  400780:	2101      	movs	r1, #1
  400782:	4b11      	ldr	r3, [pc, #68]	; (4007c8 <Reset_Handler+0xcc>)
  400784:	7019      	strb	r1, [r3, #0]
  __ASM volatile ("dmb");
  400786:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40078a:	b662      	cpsie	i

#if __FPU_USED
	fpu_enable();
#endif

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  40078c:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
  400790:	f5b2 3fc0 	cmp.w	r2, #98304	; 0x18000
  400794:	d204      	bcs.n	4007a0 <Reset_Handler+0xa4>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  400796:	4a0b      	ldr	r2, [pc, #44]	; (4007c4 <Reset_Handler+0xc8>)
  400798:	6893      	ldr	r3, [r2, #8]
  40079a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  40079e:	6093      	str	r3, [r2, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  4007a0:	4b0b      	ldr	r3, [pc, #44]	; (4007d0 <Reset_Handler+0xd4>)
  4007a2:	4798      	blx	r3

	/* Branch to main function */
	main();
  4007a4:	4b0b      	ldr	r3, [pc, #44]	; (4007d4 <Reset_Handler+0xd8>)
  4007a6:	4798      	blx	r3
  4007a8:	e7fe      	b.n	4007a8 <Reset_Handler+0xac>
  4007aa:	bf00      	nop
  4007ac:	20000000 	.word	0x20000000
  4007b0:	0040436c 	.word	0x0040436c
  4007b4:	200009b8 	.word	0x200009b8
  4007b8:	20000ad8 	.word	0x20000ad8
  4007bc:	200009b8 	.word	0x200009b8
  4007c0:	00400000 	.word	0x00400000
  4007c4:	e000ed00 	.word	0xe000ed00
  4007c8:	20000000 	.word	0x20000000
  4007cc:	e000ed88 	.word	0xe000ed88
  4007d0:	004010ed 	.word	0x004010ed
  4007d4:	00400c39 	.word	0x00400c39

004007d8 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) {
  4007d8:	4b31      	ldr	r3, [pc, #196]	; (4008a0 <SystemCoreClockUpdate+0xc8>)
  4007da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4007dc:	f003 0303 	and.w	r3, r3, #3
  4007e0:	2b01      	cmp	r3, #1
  4007e2:	d01d      	beq.n	400820 <SystemCoreClockUpdate+0x48>
  4007e4:	b183      	cbz	r3, 400808 <SystemCoreClockUpdate+0x30>
  4007e6:	2b02      	cmp	r3, #2
  4007e8:	d036      	beq.n	400858 <SystemCoreClockUpdate+0x80>
		break;
	default:
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  4007ea:	4b2d      	ldr	r3, [pc, #180]	; (4008a0 <SystemCoreClockUpdate+0xc8>)
  4007ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4007ee:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4007f2:	2b70      	cmp	r3, #112	; 0x70
  4007f4:	d04b      	beq.n	40088e <SystemCoreClockUpdate+0xb6>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4007f6:	4b2a      	ldr	r3, [pc, #168]	; (4008a0 <SystemCoreClockUpdate+0xc8>)
  4007f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4007fa:	492a      	ldr	r1, [pc, #168]	; (4008a4 <SystemCoreClockUpdate+0xcc>)
  4007fc:	f3c2 1202 	ubfx	r2, r2, #4, #3
  400800:	680b      	ldr	r3, [r1, #0]
  400802:	40d3      	lsrs	r3, r2
  400804:	600b      	str	r3, [r1, #0]
  400806:	4770      	bx	lr
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  400808:	4b27      	ldr	r3, [pc, #156]	; (4008a8 <SystemCoreClockUpdate+0xd0>)
  40080a:	695b      	ldr	r3, [r3, #20]
  40080c:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400810:	bf14      	ite	ne
  400812:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400816:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40081a:	4b22      	ldr	r3, [pc, #136]	; (4008a4 <SystemCoreClockUpdate+0xcc>)
  40081c:	601a      	str	r2, [r3, #0]
  40081e:	e7e4      	b.n	4007ea <SystemCoreClockUpdate+0x12>
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  400820:	4b1f      	ldr	r3, [pc, #124]	; (4008a0 <SystemCoreClockUpdate+0xc8>)
  400822:	6a1b      	ldr	r3, [r3, #32]
  400824:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400828:	d003      	beq.n	400832 <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL;
  40082a:	4a20      	ldr	r2, [pc, #128]	; (4008ac <SystemCoreClockUpdate+0xd4>)
  40082c:	4b1d      	ldr	r3, [pc, #116]	; (4008a4 <SystemCoreClockUpdate+0xcc>)
  40082e:	601a      	str	r2, [r3, #0]
  400830:	e7db      	b.n	4007ea <SystemCoreClockUpdate+0x12>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400832:	4a1f      	ldr	r2, [pc, #124]	; (4008b0 <SystemCoreClockUpdate+0xd8>)
  400834:	4b1b      	ldr	r3, [pc, #108]	; (4008a4 <SystemCoreClockUpdate+0xcc>)
  400836:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  400838:	4b19      	ldr	r3, [pc, #100]	; (4008a0 <SystemCoreClockUpdate+0xc8>)
  40083a:	6a1b      	ldr	r3, [r3, #32]
  40083c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400840:	2b10      	cmp	r3, #16
  400842:	d005      	beq.n	400850 <SystemCoreClockUpdate+0x78>
  400844:	2b20      	cmp	r3, #32
  400846:	d1d0      	bne.n	4007ea <SystemCoreClockUpdate+0x12>
				SystemCoreClock *= 3U;
  400848:	4a1a      	ldr	r2, [pc, #104]	; (4008b4 <SystemCoreClockUpdate+0xdc>)
  40084a:	4b16      	ldr	r3, [pc, #88]	; (4008a4 <SystemCoreClockUpdate+0xcc>)
  40084c:	601a      	str	r2, [r3, #0]
				break;
  40084e:	e7cc      	b.n	4007ea <SystemCoreClockUpdate+0x12>
				SystemCoreClock *= 2U;
  400850:	4a19      	ldr	r2, [pc, #100]	; (4008b8 <SystemCoreClockUpdate+0xe0>)
  400852:	4b14      	ldr	r3, [pc, #80]	; (4008a4 <SystemCoreClockUpdate+0xcc>)
  400854:	601a      	str	r2, [r3, #0]
				break;
  400856:	e7c8      	b.n	4007ea <SystemCoreClockUpdate+0x12>
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  400858:	4b13      	ldr	r3, [pc, #76]	; (4008a8 <SystemCoreClockUpdate+0xd0>)
  40085a:	695b      	ldr	r3, [r3, #20]
  40085c:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400860:	bf14      	ite	ne
  400862:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400866:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40086a:	4b0e      	ldr	r3, [pc, #56]	; (4008a4 <SystemCoreClockUpdate+0xcc>)
  40086c:	601a      	str	r2, [r3, #0]
		if ((uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
  40086e:	4b0c      	ldr	r3, [pc, #48]	; (4008a0 <SystemCoreClockUpdate+0xc8>)
  400870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400872:	f003 0303 	and.w	r3, r3, #3
  400876:	2b02      	cmp	r3, #2
  400878:	d1b7      	bne.n	4007ea <SystemCoreClockUpdate+0x12>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  40087a:	4b09      	ldr	r3, [pc, #36]	; (4008a0 <SystemCoreClockUpdate+0xc8>)
  40087c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  40087e:	4909      	ldr	r1, [pc, #36]	; (4008a4 <SystemCoreClockUpdate+0xcc>)
  400880:	f3c2 420b 	ubfx	r2, r2, #16, #12
  400884:	680b      	ldr	r3, [r1, #0]
  400886:	fb02 3303 	mla	r3, r2, r3, r3
  40088a:	600b      	str	r3, [r1, #0]
  40088c:	e7ad      	b.n	4007ea <SystemCoreClockUpdate+0x12>
		SystemCoreClock /= 3U;
  40088e:	4a05      	ldr	r2, [pc, #20]	; (4008a4 <SystemCoreClockUpdate+0xcc>)
  400890:	6813      	ldr	r3, [r2, #0]
  400892:	490a      	ldr	r1, [pc, #40]	; (4008bc <SystemCoreClockUpdate+0xe4>)
  400894:	fba1 1303 	umull	r1, r3, r1, r3
  400898:	085b      	lsrs	r3, r3, #1
  40089a:	6013      	str	r3, [r2, #0]
  40089c:	4770      	bx	lr
  40089e:	bf00      	nop
  4008a0:	400e0400 	.word	0x400e0400
  4008a4:	20000004 	.word	0x20000004
  4008a8:	400e1410 	.word	0x400e1410
  4008ac:	00b71b00 	.word	0x00b71b00
  4008b0:	007a1200 	.word	0x007a1200
  4008b4:	016e3600 	.word	0x016e3600
  4008b8:	00f42400 	.word	0x00f42400
  4008bc:	aaaaaaab 	.word	0xaaaaaaab

004008c0 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
  4008c0:	4b0b      	ldr	r3, [pc, #44]	; (4008f0 <system_init_flash+0x30>)
  4008c2:	4298      	cmp	r0, r3
  4008c4:	d90a      	bls.n	4008dc <system_init_flash+0x1c>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
  4008c6:	4b0b      	ldr	r3, [pc, #44]	; (4008f4 <system_init_flash+0x34>)
  4008c8:	4298      	cmp	r0, r3
  4008ca:	d90c      	bls.n	4008e6 <system_init_flash+0x26>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
  4008cc:	4b0a      	ldr	r3, [pc, #40]	; (4008f8 <system_init_flash+0x38>)
  4008ce:	4298      	cmp	r0, r3
		EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4008d0:	bf94      	ite	ls
  4008d2:	4a0a      	ldrls	r2, [pc, #40]	; (4008fc <system_init_flash+0x3c>)
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4008d4:	4a0a      	ldrhi	r2, [pc, #40]	; (400900 <system_init_flash+0x40>)
  4008d6:	4b0b      	ldr	r3, [pc, #44]	; (400904 <system_init_flash+0x44>)
  4008d8:	601a      	str	r2, [r3, #0]
  4008da:	4770      	bx	lr
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4008dc:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4008e0:	4b08      	ldr	r3, [pc, #32]	; (400904 <system_init_flash+0x44>)
  4008e2:	601a      	str	r2, [r3, #0]
  4008e4:	4770      	bx	lr
		EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4008e6:	4a08      	ldr	r2, [pc, #32]	; (400908 <system_init_flash+0x48>)
  4008e8:	4b06      	ldr	r3, [pc, #24]	; (400904 <system_init_flash+0x44>)
  4008ea:	601a      	str	r2, [r3, #0]
  4008ec:	4770      	bx	lr
  4008ee:	bf00      	nop
  4008f0:	00b71aff 	.word	0x00b71aff
  4008f4:	017d783f 	.word	0x017d783f
  4008f8:	0243d57f 	.word	0x0243d57f
  4008fc:	04000200 	.word	0x04000200
  400900:	04000300 	.word	0x04000300
  400904:	400e0a00 	.word	0x400e0a00
  400908:	04000100 	.word	0x04000100

0040090c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  40090c:	4b0a      	ldr	r3, [pc, #40]	; (400938 <_sbrk+0x2c>)
  40090e:	681b      	ldr	r3, [r3, #0]
  400910:	b153      	cbz	r3, 400928 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  400912:	4b09      	ldr	r3, [pc, #36]	; (400938 <_sbrk+0x2c>)
  400914:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400916:	181a      	adds	r2, r3, r0
  400918:	4908      	ldr	r1, [pc, #32]	; (40093c <_sbrk+0x30>)
  40091a:	4291      	cmp	r1, r2
  40091c:	db08      	blt.n	400930 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  40091e:	4610      	mov	r0, r2
  400920:	4a05      	ldr	r2, [pc, #20]	; (400938 <_sbrk+0x2c>)
  400922:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400924:	4618      	mov	r0, r3
  400926:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  400928:	4a05      	ldr	r2, [pc, #20]	; (400940 <_sbrk+0x34>)
  40092a:	4b03      	ldr	r3, [pc, #12]	; (400938 <_sbrk+0x2c>)
  40092c:	601a      	str	r2, [r3, #0]
  40092e:	e7f0      	b.n	400912 <_sbrk+0x6>
		return (caddr_t) -1;	
  400930:	f04f 30ff 	mov.w	r0, #4294967295
}
  400934:	4770      	bx	lr
  400936:	bf00      	nop
  400938:	20000a48 	.word	0x20000a48
  40093c:	20017ffc 	.word	0x20017ffc
  400940:	20003ad8 	.word	0x20003ad8

00400944 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400944:	f04f 30ff 	mov.w	r0, #4294967295
  400948:	4770      	bx	lr

0040094a <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  40094a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  40094e:	604b      	str	r3, [r1, #4]

	return 0;
}
  400950:	2000      	movs	r0, #0
  400952:	4770      	bx	lr

00400954 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400954:	2001      	movs	r0, #1
  400956:	4770      	bx	lr

00400958 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400958:	2000      	movs	r0, #0
  40095a:	4770      	bx	lr

0040095c <pin_handler>:
	
	printf("Graus = %g\n",graus);
}

void pin_handler(uint32_t id, uint32_t mask){
	if (id == ID_ENC){
  40095c:	280c      	cmp	r0, #12
  40095e:	d000      	beq.n	400962 <pin_handler+0x6>
  400960:	4770      	bx	lr
void pin_handler(uint32_t id, uint32_t mask){
  400962:	b508      	push	{r3, lr}
		switch (mask){
  400964:	2910      	cmp	r1, #16
  400966:	d023      	beq.n	4009b0 <pin_handler+0x54>
  400968:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  40096c:	d011      	beq.n	400992 <pin_handler+0x36>
  40096e:	2908      	cmp	r1, #8
  400970:	d000      	beq.n	400974 <pin_handler+0x18>
  400972:	bd08      	pop	{r3, pc}
			case ENC_PULSE_A:
				if (bFlag){
  400974:	4b13      	ldr	r3, [pc, #76]	; (4009c4 <pin_handler+0x68>)
  400976:	681b      	ldr	r3, [r3, #0]
  400978:	b91b      	cbnz	r3, 400982 <pin_handler+0x26>
					gpio_toggle_pin(LED0_GPIO);
					round++;
//					puts("Anti-horario!!");
					} else {
					aFlag = 1;
  40097a:	2201      	movs	r2, #1
  40097c:	4b12      	ldr	r3, [pc, #72]	; (4009c8 <pin_handler+0x6c>)
  40097e:	601a      	str	r2, [r3, #0]
  400980:	bd08      	pop	{r3, pc}
					gpio_toggle_pin(LED0_GPIO);
  400982:	2010      	movs	r0, #16
  400984:	4b11      	ldr	r3, [pc, #68]	; (4009cc <pin_handler+0x70>)
  400986:	4798      	blx	r3
					round++;
  400988:	4a11      	ldr	r2, [pc, #68]	; (4009d0 <pin_handler+0x74>)
  40098a:	6813      	ldr	r3, [r2, #0]
  40098c:	3301      	adds	r3, #1
  40098e:	6013      	str	r3, [r2, #0]
  400990:	bd08      	pop	{r3, pc}
				}
			break;
			case ENC_PULSE_B:
				if (aFlag){
  400992:	4b0d      	ldr	r3, [pc, #52]	; (4009c8 <pin_handler+0x6c>)
  400994:	681b      	ldr	r3, [r3, #0]
  400996:	b91b      	cbnz	r3, 4009a0 <pin_handler+0x44>
					gpio_toggle_pin(LED0_GPIO);
					round--;
//					puts("Horario!!");
					} else {
					bFlag = 1;
  400998:	2201      	movs	r2, #1
  40099a:	4b0a      	ldr	r3, [pc, #40]	; (4009c4 <pin_handler+0x68>)
  40099c:	601a      	str	r2, [r3, #0]
  40099e:	bd08      	pop	{r3, pc}
					gpio_toggle_pin(LED0_GPIO);
  4009a0:	2010      	movs	r0, #16
  4009a2:	4b0a      	ldr	r3, [pc, #40]	; (4009cc <pin_handler+0x70>)
  4009a4:	4798      	blx	r3
					round--;
  4009a6:	4a0a      	ldr	r2, [pc, #40]	; (4009d0 <pin_handler+0x74>)
  4009a8:	6813      	ldr	r3, [r2, #0]
  4009aa:	3b01      	subs	r3, #1
  4009ac:	6013      	str	r3, [r2, #0]
  4009ae:	bd08      	pop	{r3, pc}
				}
			break;
			case ENC_REFER:
				gpio_toggle_pin(LED0_GPIO);
  4009b0:	2010      	movs	r0, #16
  4009b2:	4b06      	ldr	r3, [pc, #24]	; (4009cc <pin_handler+0x70>)
  4009b4:	4798      	blx	r3
				bFlag = 0;
  4009b6:	2300      	movs	r3, #0
  4009b8:	4a02      	ldr	r2, [pc, #8]	; (4009c4 <pin_handler+0x68>)
  4009ba:	6013      	str	r3, [r2, #0]
				aFlag = 0;
  4009bc:	4a02      	ldr	r2, [pc, #8]	; (4009c8 <pin_handler+0x6c>)
  4009be:	6013      	str	r3, [r2, #0]
	//			puts("Acabou o ciclo");
			break;
		}
	}
}
  4009c0:	e7d7      	b.n	400972 <pin_handler+0x16>
  4009c2:	bf00      	nop
  4009c4:	20000a50 	.word	0x20000a50
  4009c8:	20000a4c 	.word	0x20000a4c
  4009cc:	00400383 	.word	0x00400383
  4009d0:	20000a5c 	.word	0x20000a5c

004009d4 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4009d4:	b570      	push	{r4, r5, r6, lr}
  4009d6:	b082      	sub	sp, #8
  4009d8:	460c      	mov	r4, r1
	uint32_t val = 0;
  4009da:	2300      	movs	r3, #0
  4009dc:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4009de:	4b12      	ldr	r3, [pc, #72]	; (400a28 <usart_serial_getchar+0x54>)
  4009e0:	4298      	cmp	r0, r3
  4009e2:	d007      	beq.n	4009f4 <usart_serial_getchar+0x20>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4009e4:	4b11      	ldr	r3, [pc, #68]	; (400a2c <usart_serial_getchar+0x58>)
  4009e6:	4298      	cmp	r0, r3
  4009e8:	d00c      	beq.n	400a04 <usart_serial_getchar+0x30>
# endif
#endif /* ifdef UART */


#ifdef USART
	if (USART == p_usart) {
  4009ea:	4b11      	ldr	r3, [pc, #68]	; (400a30 <usart_serial_getchar+0x5c>)
  4009ec:	4298      	cmp	r0, r3
  4009ee:	d011      	beq.n	400a14 <usart_serial_getchar+0x40>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4009f0:	b002      	add	sp, #8
  4009f2:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_read((Uart*)p_usart, data));
  4009f4:	461e      	mov	r6, r3
  4009f6:	4d0f      	ldr	r5, [pc, #60]	; (400a34 <usart_serial_getchar+0x60>)
  4009f8:	4621      	mov	r1, r4
  4009fa:	4630      	mov	r0, r6
  4009fc:	47a8      	blx	r5
  4009fe:	2800      	cmp	r0, #0
  400a00:	d1fa      	bne.n	4009f8 <usart_serial_getchar+0x24>
  400a02:	e7f5      	b.n	4009f0 <usart_serial_getchar+0x1c>
		while (uart_read((Uart*)p_usart, data));
  400a04:	461e      	mov	r6, r3
  400a06:	4d0b      	ldr	r5, [pc, #44]	; (400a34 <usart_serial_getchar+0x60>)
  400a08:	4621      	mov	r1, r4
  400a0a:	4630      	mov	r0, r6
  400a0c:	47a8      	blx	r5
  400a0e:	2800      	cmp	r0, #0
  400a10:	d1fa      	bne.n	400a08 <usart_serial_getchar+0x34>
  400a12:	e7ed      	b.n	4009f0 <usart_serial_getchar+0x1c>
		while (usart_read(p_usart, &val));
  400a14:	461e      	mov	r6, r3
  400a16:	4d08      	ldr	r5, [pc, #32]	; (400a38 <usart_serial_getchar+0x64>)
  400a18:	a901      	add	r1, sp, #4
  400a1a:	4630      	mov	r0, r6
  400a1c:	47a8      	blx	r5
  400a1e:	2800      	cmp	r0, #0
  400a20:	d1fa      	bne.n	400a18 <usart_serial_getchar+0x44>
		*data = (uint8_t)(val & 0xFF);
  400a22:	9b01      	ldr	r3, [sp, #4]
  400a24:	7023      	strb	r3, [r4, #0]
}
  400a26:	e7e3      	b.n	4009f0 <usart_serial_getchar+0x1c>
  400a28:	400e0600 	.word	0x400e0600
  400a2c:	400e0800 	.word	0x400e0800
  400a30:	40024000 	.word	0x40024000
  400a34:	00400509 	.word	0x00400509
  400a38:	004002f1 	.word	0x004002f1

00400a3c <usart_serial_putchar>:
{
  400a3c:	b570      	push	{r4, r5, r6, lr}
  400a3e:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  400a40:	4b12      	ldr	r3, [pc, #72]	; (400a8c <usart_serial_putchar+0x50>)
  400a42:	4298      	cmp	r0, r3
  400a44:	d007      	beq.n	400a56 <usart_serial_putchar+0x1a>
	if (UART1 == (Uart*)p_usart) {
  400a46:	4b12      	ldr	r3, [pc, #72]	; (400a90 <usart_serial_putchar+0x54>)
  400a48:	4298      	cmp	r0, r3
  400a4a:	d00d      	beq.n	400a68 <usart_serial_putchar+0x2c>
	if (USART == p_usart) {
  400a4c:	4b11      	ldr	r3, [pc, #68]	; (400a94 <usart_serial_putchar+0x58>)
  400a4e:	4298      	cmp	r0, r3
  400a50:	d013      	beq.n	400a7a <usart_serial_putchar+0x3e>
	return 0;
  400a52:	2000      	movs	r0, #0
}
  400a54:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400a56:	461e      	mov	r6, r3
  400a58:	4d0f      	ldr	r5, [pc, #60]	; (400a98 <usart_serial_putchar+0x5c>)
  400a5a:	4621      	mov	r1, r4
  400a5c:	4630      	mov	r0, r6
  400a5e:	47a8      	blx	r5
  400a60:	2800      	cmp	r0, #0
  400a62:	d1fa      	bne.n	400a5a <usart_serial_putchar+0x1e>
		return 1;
  400a64:	2001      	movs	r0, #1
  400a66:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400a68:	461e      	mov	r6, r3
  400a6a:	4d0b      	ldr	r5, [pc, #44]	; (400a98 <usart_serial_putchar+0x5c>)
  400a6c:	4621      	mov	r1, r4
  400a6e:	4630      	mov	r0, r6
  400a70:	47a8      	blx	r5
  400a72:	2800      	cmp	r0, #0
  400a74:	d1fa      	bne.n	400a6c <usart_serial_putchar+0x30>
		return 1;
  400a76:	2001      	movs	r0, #1
  400a78:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400a7a:	461e      	mov	r6, r3
  400a7c:	4d07      	ldr	r5, [pc, #28]	; (400a9c <usart_serial_putchar+0x60>)
  400a7e:	4621      	mov	r1, r4
  400a80:	4630      	mov	r0, r6
  400a82:	47a8      	blx	r5
  400a84:	2800      	cmp	r0, #0
  400a86:	d1fa      	bne.n	400a7e <usart_serial_putchar+0x42>
		return 1;
  400a88:	2001      	movs	r0, #1
  400a8a:	bd70      	pop	{r4, r5, r6, pc}
  400a8c:	400e0600 	.word	0x400e0600
  400a90:	400e0800 	.word	0x400e0800
  400a94:	40024000 	.word	0x40024000
  400a98:	004004f9 	.word	0x004004f9
  400a9c:	004002dd 	.word	0x004002dd

00400aa0 <SysTick_Handler>:
	g_ul_ms_ticks++;
  400aa0:	4a02      	ldr	r2, [pc, #8]	; (400aac <SysTick_Handler+0xc>)
  400aa2:	6813      	ldr	r3, [r2, #0]
  400aa4:	3301      	adds	r3, #1
  400aa6:	6013      	str	r3, [r2, #0]
  400aa8:	4770      	bx	lr
  400aaa:	bf00      	nop
  400aac:	20000a54 	.word	0x20000a54

00400ab0 <UART0_Handler>:
{
  400ab0:	4770      	bx	lr
	...

00400ab4 <config_ensaio>:
void config_ensaio(void){
  400ab4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400ab8:	b083      	sub	sp, #12
	pio_set_input(PIOB, ENC_PULSE_A, PIO_DEFAULT);
  400aba:	4c35      	ldr	r4, [pc, #212]	; (400b90 <config_ensaio+0xdc>)
  400abc:	2200      	movs	r2, #0
  400abe:	2108      	movs	r1, #8
  400ac0:	4620      	mov	r0, r4
  400ac2:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 400bc0 <config_ensaio+0x10c>
  400ac6:	47c8      	blx	r9
	pio_pull_down(PIOB, ENC_PULSE_A, ENABLE);
  400ac8:	2201      	movs	r2, #1
  400aca:	2108      	movs	r1, #8
  400acc:	4620      	mov	r0, r4
  400ace:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 400bc4 <config_ensaio+0x110>
  400ad2:	47c0      	blx	r8
	pio_handler_set(PIOB, ID_ENC, ENC_PULSE_A, PIO_IT_RISE_EDGE, pin_handler);
  400ad4:	4f2f      	ldr	r7, [pc, #188]	; (400b94 <config_ensaio+0xe0>)
  400ad6:	9700      	str	r7, [sp, #0]
  400ad8:	2370      	movs	r3, #112	; 0x70
  400ada:	2208      	movs	r2, #8
  400adc:	210c      	movs	r1, #12
  400ade:	4620      	mov	r0, r4
  400ae0:	4e2d      	ldr	r6, [pc, #180]	; (400b98 <config_ensaio+0xe4>)
  400ae2:	47b0      	blx	r6
	pio_enable_interrupt(PIOB, ENC_PULSE_A);
  400ae4:	2108      	movs	r1, #8
  400ae6:	4620      	mov	r0, r4
  400ae8:	4d2c      	ldr	r5, [pc, #176]	; (400b9c <config_ensaio+0xe8>)
  400aea:	47a8      	blx	r5
	pio_set_input(PIOB, ENC_PULSE_B, PIO_DEFAULT);
  400aec:	2200      	movs	r2, #0
  400aee:	f44f 7100 	mov.w	r1, #512	; 0x200
  400af2:	4620      	mov	r0, r4
  400af4:	47c8      	blx	r9
	pio_pull_down(PIOB, ENC_PULSE_B, ENABLE);
  400af6:	2201      	movs	r2, #1
  400af8:	f44f 7100 	mov.w	r1, #512	; 0x200
  400afc:	4620      	mov	r0, r4
  400afe:	47c0      	blx	r8
	pio_handler_set(PIOB, ID_ENC, ENC_PULSE_B, PIO_IT_RISE_EDGE, pin_handler);
  400b00:	9700      	str	r7, [sp, #0]
  400b02:	2370      	movs	r3, #112	; 0x70
  400b04:	f44f 7200 	mov.w	r2, #512	; 0x200
  400b08:	210c      	movs	r1, #12
  400b0a:	4620      	mov	r0, r4
  400b0c:	47b0      	blx	r6
	pio_enable_interrupt(PIOB, ENC_PULSE_B);
  400b0e:	f44f 7100 	mov.w	r1, #512	; 0x200
  400b12:	4620      	mov	r0, r4
  400b14:	47a8      	blx	r5
	pio_set_input(PIOB, ENC_REFER, PIO_DEFAULT);
  400b16:	2200      	movs	r2, #0
  400b18:	2110      	movs	r1, #16
  400b1a:	4620      	mov	r0, r4
  400b1c:	47c8      	blx	r9
	pio_pull_down(PIOB, ENC_REFER, ENABLE);
  400b1e:	2201      	movs	r2, #1
  400b20:	2110      	movs	r1, #16
  400b22:	4620      	mov	r0, r4
  400b24:	47c0      	blx	r8
	pio_handler_set(PIOB, ID_ENC, ENC_REFER, PIO_IT_FALL_EDGE, pin_handler);
  400b26:	9700      	str	r7, [sp, #0]
  400b28:	2350      	movs	r3, #80	; 0x50
  400b2a:	2210      	movs	r2, #16
  400b2c:	210c      	movs	r1, #12
  400b2e:	4620      	mov	r0, r4
  400b30:	47b0      	blx	r6
	pio_enable_interrupt(PIOB, ENC_REFER);
  400b32:	2110      	movs	r1, #16
  400b34:	4620      	mov	r0, r4
  400b36:	47a8      	blx	r5

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  400b38:	4b19      	ldr	r3, [pc, #100]	; (400ba0 <config_ensaio+0xec>)
  400b3a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  400b3e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400b42:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  400b46:	2400      	movs	r4, #0
  400b48:	f883 430c 	strb.w	r4, [r3, #780]	; 0x30c
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400b4c:	601a      	str	r2, [r3, #0]
		base->PIO_PUDR = mask;
  400b4e:	4b15      	ldr	r3, [pc, #84]	; (400ba4 <config_ensaio+0xf0>)
  400b50:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  400b54:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400b56:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400b5a:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400b5c:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400b5e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400b62:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400b64:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
  400b68:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400b6a:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400b6c:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
  400b70:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400b72:	605a      	str	r2, [r3, #4]
	rtc_get_time(RTC,&hora,&minuto,&seg);
  400b74:	4d0c      	ldr	r5, [pc, #48]	; (400ba8 <config_ensaio+0xf4>)
  400b76:	4b0d      	ldr	r3, [pc, #52]	; (400bac <config_ensaio+0xf8>)
  400b78:	4a0d      	ldr	r2, [pc, #52]	; (400bb0 <config_ensaio+0xfc>)
  400b7a:	490e      	ldr	r1, [pc, #56]	; (400bb4 <config_ensaio+0x100>)
  400b7c:	4628      	mov	r0, r5
  400b7e:	4e0e      	ldr	r6, [pc, #56]	; (400bb8 <config_ensaio+0x104>)
  400b80:	47b0      	blx	r6
	rtc_set_hour_mode(RTC, 0);
  400b82:	4621      	mov	r1, r4
  400b84:	4628      	mov	r0, r5
  400b86:	4b0d      	ldr	r3, [pc, #52]	; (400bbc <config_ensaio+0x108>)
  400b88:	4798      	blx	r3
}
  400b8a:	b003      	add	sp, #12
  400b8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400b90:	400e1000 	.word	0x400e1000
  400b94:	0040095d 	.word	0x0040095d
  400b98:	00400245 	.word	0x00400245
  400b9c:	00400377 	.word	0x00400377
  400ba0:	e000e100 	.word	0xe000e100
  400ba4:	400e0e00 	.word	0x400e0e00
  400ba8:	400e1460 	.word	0x400e1460
  400bac:	20000aac 	.word	0x20000aac
  400bb0:	20000aa0 	.word	0x20000aa0
  400bb4:	20000aa4 	.word	0x20000aa4
  400bb8:	004003b9 	.word	0x004003b9
  400bbc:	004003a3 	.word	0x004003a3
  400bc0:	00400309 	.word	0x00400309
  400bc4:	0040033b 	.word	0x0040033b

00400bc8 <TC0_Handler>:
void TC0_Handler(void){
  400bc8:	b510      	push	{r4, lr}
  400bca:	b082      	sub	sp, #8
	ul_dummy = tc_get_status(TC0, TC_CHANNEL);
  400bcc:	2100      	movs	r1, #0
  400bce:	4812      	ldr	r0, [pc, #72]	; (400c18 <TC0_Handler+0x50>)
  400bd0:	4b12      	ldr	r3, [pc, #72]	; (400c1c <TC0_Handler+0x54>)
  400bd2:	4798      	blx	r3
  400bd4:	9001      	str	r0, [sp, #4]
	printf("contagem = %i\n",round);
  400bd6:	4c12      	ldr	r4, [pc, #72]	; (400c20 <TC0_Handler+0x58>)
  400bd8:	6821      	ldr	r1, [r4, #0]
  400bda:	4812      	ldr	r0, [pc, #72]	; (400c24 <TC0_Handler+0x5c>)
  400bdc:	4b12      	ldr	r3, [pc, #72]	; (400c28 <TC0_Handler+0x60>)
  400bde:	4798      	blx	r3
	graus = (round/ENC_RES)*VOLTA_COMP;
  400be0:	6822      	ldr	r2, [r4, #0]
  400be2:	2a00      	cmp	r2, #0
  400be4:	bfb8      	it	lt
  400be6:	f202 32ff 	addwlt	r2, r2, #1023	; 0x3ff
  400bea:	1292      	asrs	r2, r2, #10
  400bec:	f44f 73b4 	mov.w	r3, #360	; 0x168
  400bf0:	fb03 f302 	mul.w	r3, r3, r2
  400bf4:	ee07 3a90 	vmov	s15, r3
  400bf8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  400bfc:	4b0b      	ldr	r3, [pc, #44]	; (400c2c <TC0_Handler+0x64>)
  400bfe:	edc3 7a00 	vstr	s15, [r3]
	printf("Graus = %g\n",graus);
  400c02:	ee17 0a90 	vmov	r0, s15
  400c06:	4b0a      	ldr	r3, [pc, #40]	; (400c30 <TC0_Handler+0x68>)
  400c08:	4798      	blx	r3
  400c0a:	4602      	mov	r2, r0
  400c0c:	460b      	mov	r3, r1
  400c0e:	4809      	ldr	r0, [pc, #36]	; (400c34 <TC0_Handler+0x6c>)
  400c10:	4905      	ldr	r1, [pc, #20]	; (400c28 <TC0_Handler+0x60>)
  400c12:	4788      	blx	r1
}
  400c14:	b002      	add	sp, #8
  400c16:	bd10      	pop	{r4, pc}
  400c18:	40010000 	.word	0x40010000
  400c1c:	00400445 	.word	0x00400445
  400c20:	20000a5c 	.word	0x20000a5c
  400c24:	00404138 	.word	0x00404138
  400c28:	0040113d 	.word	0x0040113d
  400c2c:	20000a58 	.word	0x20000a58
  400c30:	00401045 	.word	0x00401045
  400c34:	00404148 	.word	0x00404148

00400c38 <main>:

int main (void)
{
  400c38:	b580      	push	{r7, lr}
  400c3a:	b086      	sub	sp, #24
	sysclk_init();
  400c3c:	4b35      	ldr	r3, [pc, #212]	; (400d14 <main+0xdc>)
  400c3e:	4798      	blx	r3
	board_init();
  400c40:	4b35      	ldr	r3, [pc, #212]	; (400d18 <main+0xe0>)
  400c42:	4798      	blx	r3
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  400c44:	4b35      	ldr	r3, [pc, #212]	; (400d1c <main+0xe4>)
  400c46:	f64b 3284 	movw	r2, #48004	; 0xbb84
  400c4a:	605a      	str	r2, [r3, #4]
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  400c4c:	21f0      	movs	r1, #240	; 0xf0
  400c4e:	4a34      	ldr	r2, [pc, #208]	; (400d20 <main+0xe8>)
  400c50:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  400c54:	2400      	movs	r4, #0
  400c56:	609c      	str	r4, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  400c58:	2207      	movs	r2, #7
  400c5a:	601a      	str	r2, [r3, #0]
  400c5c:	2008      	movs	r0, #8
  400c5e:	4e31      	ldr	r6, [pc, #196]	; (400d24 <main+0xec>)
  400c60:	47b0      	blx	r6
	uart_enable_interrupt(CONF_UART, UART_IER_RXRDY);
  400c62:	4f31      	ldr	r7, [pc, #196]	; (400d28 <main+0xf0>)
  400c64:	2101      	movs	r1, #1
  400c66:	4638      	mov	r0, r7
  400c68:	4b30      	ldr	r3, [pc, #192]	; (400d2c <main+0xf4>)
  400c6a:	4798      	blx	r3
  400c6c:	2008      	movs	r0, #8
  400c6e:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400c70:	4b2f      	ldr	r3, [pc, #188]	; (400d30 <main+0xf8>)
  400c72:	601f      	str	r7, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400c74:	4a2f      	ldr	r2, [pc, #188]	; (400d34 <main+0xfc>)
  400c76:	4b30      	ldr	r3, [pc, #192]	; (400d38 <main+0x100>)
  400c78:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400c7a:	4a30      	ldr	r2, [pc, #192]	; (400d3c <main+0x104>)
  400c7c:	4b30      	ldr	r3, [pc, #192]	; (400d40 <main+0x108>)
  400c7e:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400c80:	4d30      	ldr	r5, [pc, #192]	; (400d44 <main+0x10c>)
  400c82:	9503      	str	r5, [sp, #12]
	uart_settings.ul_baudrate = opt->baudrate;
  400c84:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400c88:	9304      	str	r3, [sp, #16]
	uart_settings.ul_mode = opt->paritytype;
  400c8a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400c8e:	9305      	str	r3, [sp, #20]
  400c90:	2008      	movs	r0, #8
  400c92:	47b0      	blx	r6
		uart_init((Uart*)p_usart, &uart_settings);
  400c94:	a903      	add	r1, sp, #12
  400c96:	4638      	mov	r0, r7
  400c98:	4b2b      	ldr	r3, [pc, #172]	; (400d48 <main+0x110>)
  400c9a:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400c9c:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 400d78 <main+0x140>
  400ca0:	f8d8 3000 	ldr.w	r3, [r8]
  400ca4:	4621      	mov	r1, r4
  400ca6:	6898      	ldr	r0, [r3, #8]
  400ca8:	4f28      	ldr	r7, [pc, #160]	; (400d4c <main+0x114>)
  400caa:	47b8      	blx	r7
	setbuf(stdin, NULL);
  400cac:	f8d8 3000 	ldr.w	r3, [r8]
  400cb0:	4621      	mov	r1, r4
  400cb2:	6858      	ldr	r0, [r3, #4]
  400cb4:	47b8      	blx	r7
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400cb6:	4f26      	ldr	r7, [pc, #152]	; (400d50 <main+0x118>)
  400cb8:	f44f 7380 	mov.w	r3, #256	; 0x100
  400cbc:	603b      	str	r3, [r7, #0]
	
//Funo de configurao da UART
	conf_uart();	
	
//Funo de configurao do ensaio	
	config_ensaio();
  400cbe:	4b25      	ldr	r3, [pc, #148]	; (400d54 <main+0x11c>)
  400cc0:	4798      	blx	r3
	pmc_enable_periph_clk(ID_TC0);
  400cc2:	2017      	movs	r0, #23
  400cc4:	47b0      	blx	r6
	tc_find_mck_divisor(4,tc_sysclk, &tc_div, &tc_tcclks, tc_sysclk);
  400cc6:	9500      	str	r5, [sp, #0]
  400cc8:	ab03      	add	r3, sp, #12
  400cca:	aa02      	add	r2, sp, #8
  400ccc:	4629      	mov	r1, r5
  400cce:	2004      	movs	r0, #4
  400cd0:	4e21      	ldr	r6, [pc, #132]	; (400d58 <main+0x120>)
  400cd2:	47b0      	blx	r6
	tc_init(TC0, TC_CHANNEL , tc_tcclks | TC_CMR_CPCTRG);
  400cd4:	4e21      	ldr	r6, [pc, #132]	; (400d5c <main+0x124>)
  400cd6:	9a03      	ldr	r2, [sp, #12]
  400cd8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  400cdc:	4621      	mov	r1, r4
  400cde:	4630      	mov	r0, r6
  400ce0:	4b1f      	ldr	r3, [pc, #124]	; (400d60 <main+0x128>)
  400ce2:	4798      	blx	r3
	tc_write_rc(TC0, TC_CHANNEL, (tc_sysclk/tc_div) / 4 );
  400ce4:	9a02      	ldr	r2, [sp, #8]
  400ce6:	fbb5 f2f2 	udiv	r2, r5, r2
  400cea:	0892      	lsrs	r2, r2, #2
  400cec:	4621      	mov	r1, r4
  400cee:	4630      	mov	r0, r6
  400cf0:	4b1c      	ldr	r3, [pc, #112]	; (400d64 <main+0x12c>)
  400cf2:	4798      	blx	r3
  400cf4:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  400cf8:	603b      	str	r3, [r7, #0]
	tc_enable_interrupt(TC0, TC_CHANNEL, TC_IER_CPCS);
  400cfa:	2210      	movs	r2, #16
  400cfc:	4621      	mov	r1, r4
  400cfe:	4630      	mov	r0, r6
  400d00:	4b19      	ldr	r3, [pc, #100]	; (400d68 <main+0x130>)
  400d02:	4798      	blx	r3
	tc_start(TC0, TC_CHANNEL);
  400d04:	4621      	mov	r1, r4
  400d06:	4630      	mov	r0, r6
  400d08:	4b18      	ldr	r3, [pc, #96]	; (400d6c <main+0x134>)
  400d0a:	4798      	blx	r3

//Funo de configurao do TC
	conf_TC();
	
	puts(STRING_HEADER);
  400d0c:	4818      	ldr	r0, [pc, #96]	; (400d70 <main+0x138>)
  400d0e:	4b19      	ldr	r3, [pc, #100]	; (400d74 <main+0x13c>)
  400d10:	4798      	blx	r3
  400d12:	e7fe      	b.n	400d12 <main+0xda>
  400d14:	0040051d 	.word	0x0040051d
  400d18:	00400585 	.word	0x00400585
  400d1c:	e000e010 	.word	0xe000e010
  400d20:	e000ed00 	.word	0xe000ed00
  400d24:	004006c5 	.word	0x004006c5
  400d28:	400e0600 	.word	0x400e0600
  400d2c:	004004f5 	.word	0x004004f5
  400d30:	20000a9c 	.word	0x20000a9c
  400d34:	00400a3d 	.word	0x00400a3d
  400d38:	20000a98 	.word	0x20000a98
  400d3c:	004009d5 	.word	0x004009d5
  400d40:	20000a94 	.word	0x20000a94
  400d44:	02dc8000 	.word	0x02dc8000
  400d48:	004004bd 	.word	0x004004bd
  400d4c:	004012ad 	.word	0x004012ad
  400d50:	e000e100 	.word	0xe000e100
  400d54:	00400ab5 	.word	0x00400ab5
  400d58:	0040044d 	.word	0x0040044d
  400d5c:	40010000 	.word	0x40010000
  400d60:	00400413 	.word	0x00400413
  400d64:	00400435 	.word	0x00400435
  400d68:	0040043d 	.word	0x0040043d
  400d6c:	0040042d 	.word	0x0040042d
  400d70:	00404154 	.word	0x00404154
  400d74:	0040129d 	.word	0x0040129d
  400d78:	20000008 	.word	0x20000008

00400d7c <__aeabi_drsub>:
  400d7c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  400d80:	e002      	b.n	400d88 <__adddf3>
  400d82:	bf00      	nop

00400d84 <__aeabi_dsub>:
  400d84:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00400d88 <__adddf3>:
  400d88:	b530      	push	{r4, r5, lr}
  400d8a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  400d8e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  400d92:	ea94 0f05 	teq	r4, r5
  400d96:	bf08      	it	eq
  400d98:	ea90 0f02 	teqeq	r0, r2
  400d9c:	bf1f      	itttt	ne
  400d9e:	ea54 0c00 	orrsne.w	ip, r4, r0
  400da2:	ea55 0c02 	orrsne.w	ip, r5, r2
  400da6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  400daa:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  400dae:	f000 80e2 	beq.w	400f76 <__adddf3+0x1ee>
  400db2:	ea4f 5454 	mov.w	r4, r4, lsr #21
  400db6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  400dba:	bfb8      	it	lt
  400dbc:	426d      	neglt	r5, r5
  400dbe:	dd0c      	ble.n	400dda <__adddf3+0x52>
  400dc0:	442c      	add	r4, r5
  400dc2:	ea80 0202 	eor.w	r2, r0, r2
  400dc6:	ea81 0303 	eor.w	r3, r1, r3
  400dca:	ea82 0000 	eor.w	r0, r2, r0
  400dce:	ea83 0101 	eor.w	r1, r3, r1
  400dd2:	ea80 0202 	eor.w	r2, r0, r2
  400dd6:	ea81 0303 	eor.w	r3, r1, r3
  400dda:	2d36      	cmp	r5, #54	; 0x36
  400ddc:	bf88      	it	hi
  400dde:	bd30      	pophi	{r4, r5, pc}
  400de0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  400de4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  400de8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  400dec:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  400df0:	d002      	beq.n	400df8 <__adddf3+0x70>
  400df2:	4240      	negs	r0, r0
  400df4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  400df8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  400dfc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  400e00:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  400e04:	d002      	beq.n	400e0c <__adddf3+0x84>
  400e06:	4252      	negs	r2, r2
  400e08:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  400e0c:	ea94 0f05 	teq	r4, r5
  400e10:	f000 80a7 	beq.w	400f62 <__adddf3+0x1da>
  400e14:	f1a4 0401 	sub.w	r4, r4, #1
  400e18:	f1d5 0e20 	rsbs	lr, r5, #32
  400e1c:	db0d      	blt.n	400e3a <__adddf3+0xb2>
  400e1e:	fa02 fc0e 	lsl.w	ip, r2, lr
  400e22:	fa22 f205 	lsr.w	r2, r2, r5
  400e26:	1880      	adds	r0, r0, r2
  400e28:	f141 0100 	adc.w	r1, r1, #0
  400e2c:	fa03 f20e 	lsl.w	r2, r3, lr
  400e30:	1880      	adds	r0, r0, r2
  400e32:	fa43 f305 	asr.w	r3, r3, r5
  400e36:	4159      	adcs	r1, r3
  400e38:	e00e      	b.n	400e58 <__adddf3+0xd0>
  400e3a:	f1a5 0520 	sub.w	r5, r5, #32
  400e3e:	f10e 0e20 	add.w	lr, lr, #32
  400e42:	2a01      	cmp	r2, #1
  400e44:	fa03 fc0e 	lsl.w	ip, r3, lr
  400e48:	bf28      	it	cs
  400e4a:	f04c 0c02 	orrcs.w	ip, ip, #2
  400e4e:	fa43 f305 	asr.w	r3, r3, r5
  400e52:	18c0      	adds	r0, r0, r3
  400e54:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  400e58:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  400e5c:	d507      	bpl.n	400e6e <__adddf3+0xe6>
  400e5e:	f04f 0e00 	mov.w	lr, #0
  400e62:	f1dc 0c00 	rsbs	ip, ip, #0
  400e66:	eb7e 0000 	sbcs.w	r0, lr, r0
  400e6a:	eb6e 0101 	sbc.w	r1, lr, r1
  400e6e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  400e72:	d31b      	bcc.n	400eac <__adddf3+0x124>
  400e74:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  400e78:	d30c      	bcc.n	400e94 <__adddf3+0x10c>
  400e7a:	0849      	lsrs	r1, r1, #1
  400e7c:	ea5f 0030 	movs.w	r0, r0, rrx
  400e80:	ea4f 0c3c 	mov.w	ip, ip, rrx
  400e84:	f104 0401 	add.w	r4, r4, #1
  400e88:	ea4f 5244 	mov.w	r2, r4, lsl #21
  400e8c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  400e90:	f080 809a 	bcs.w	400fc8 <__adddf3+0x240>
  400e94:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  400e98:	bf08      	it	eq
  400e9a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  400e9e:	f150 0000 	adcs.w	r0, r0, #0
  400ea2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  400ea6:	ea41 0105 	orr.w	r1, r1, r5
  400eaa:	bd30      	pop	{r4, r5, pc}
  400eac:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  400eb0:	4140      	adcs	r0, r0
  400eb2:	eb41 0101 	adc.w	r1, r1, r1
  400eb6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  400eba:	f1a4 0401 	sub.w	r4, r4, #1
  400ebe:	d1e9      	bne.n	400e94 <__adddf3+0x10c>
  400ec0:	f091 0f00 	teq	r1, #0
  400ec4:	bf04      	itt	eq
  400ec6:	4601      	moveq	r1, r0
  400ec8:	2000      	moveq	r0, #0
  400eca:	fab1 f381 	clz	r3, r1
  400ece:	bf08      	it	eq
  400ed0:	3320      	addeq	r3, #32
  400ed2:	f1a3 030b 	sub.w	r3, r3, #11
  400ed6:	f1b3 0220 	subs.w	r2, r3, #32
  400eda:	da0c      	bge.n	400ef6 <__adddf3+0x16e>
  400edc:	320c      	adds	r2, #12
  400ede:	dd08      	ble.n	400ef2 <__adddf3+0x16a>
  400ee0:	f102 0c14 	add.w	ip, r2, #20
  400ee4:	f1c2 020c 	rsb	r2, r2, #12
  400ee8:	fa01 f00c 	lsl.w	r0, r1, ip
  400eec:	fa21 f102 	lsr.w	r1, r1, r2
  400ef0:	e00c      	b.n	400f0c <__adddf3+0x184>
  400ef2:	f102 0214 	add.w	r2, r2, #20
  400ef6:	bfd8      	it	le
  400ef8:	f1c2 0c20 	rsble	ip, r2, #32
  400efc:	fa01 f102 	lsl.w	r1, r1, r2
  400f00:	fa20 fc0c 	lsr.w	ip, r0, ip
  400f04:	bfdc      	itt	le
  400f06:	ea41 010c 	orrle.w	r1, r1, ip
  400f0a:	4090      	lslle	r0, r2
  400f0c:	1ae4      	subs	r4, r4, r3
  400f0e:	bfa2      	ittt	ge
  400f10:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  400f14:	4329      	orrge	r1, r5
  400f16:	bd30      	popge	{r4, r5, pc}
  400f18:	ea6f 0404 	mvn.w	r4, r4
  400f1c:	3c1f      	subs	r4, #31
  400f1e:	da1c      	bge.n	400f5a <__adddf3+0x1d2>
  400f20:	340c      	adds	r4, #12
  400f22:	dc0e      	bgt.n	400f42 <__adddf3+0x1ba>
  400f24:	f104 0414 	add.w	r4, r4, #20
  400f28:	f1c4 0220 	rsb	r2, r4, #32
  400f2c:	fa20 f004 	lsr.w	r0, r0, r4
  400f30:	fa01 f302 	lsl.w	r3, r1, r2
  400f34:	ea40 0003 	orr.w	r0, r0, r3
  400f38:	fa21 f304 	lsr.w	r3, r1, r4
  400f3c:	ea45 0103 	orr.w	r1, r5, r3
  400f40:	bd30      	pop	{r4, r5, pc}
  400f42:	f1c4 040c 	rsb	r4, r4, #12
  400f46:	f1c4 0220 	rsb	r2, r4, #32
  400f4a:	fa20 f002 	lsr.w	r0, r0, r2
  400f4e:	fa01 f304 	lsl.w	r3, r1, r4
  400f52:	ea40 0003 	orr.w	r0, r0, r3
  400f56:	4629      	mov	r1, r5
  400f58:	bd30      	pop	{r4, r5, pc}
  400f5a:	fa21 f004 	lsr.w	r0, r1, r4
  400f5e:	4629      	mov	r1, r5
  400f60:	bd30      	pop	{r4, r5, pc}
  400f62:	f094 0f00 	teq	r4, #0
  400f66:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  400f6a:	bf06      	itte	eq
  400f6c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  400f70:	3401      	addeq	r4, #1
  400f72:	3d01      	subne	r5, #1
  400f74:	e74e      	b.n	400e14 <__adddf3+0x8c>
  400f76:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  400f7a:	bf18      	it	ne
  400f7c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  400f80:	d029      	beq.n	400fd6 <__adddf3+0x24e>
  400f82:	ea94 0f05 	teq	r4, r5
  400f86:	bf08      	it	eq
  400f88:	ea90 0f02 	teqeq	r0, r2
  400f8c:	d005      	beq.n	400f9a <__adddf3+0x212>
  400f8e:	ea54 0c00 	orrs.w	ip, r4, r0
  400f92:	bf04      	itt	eq
  400f94:	4619      	moveq	r1, r3
  400f96:	4610      	moveq	r0, r2
  400f98:	bd30      	pop	{r4, r5, pc}
  400f9a:	ea91 0f03 	teq	r1, r3
  400f9e:	bf1e      	ittt	ne
  400fa0:	2100      	movne	r1, #0
  400fa2:	2000      	movne	r0, #0
  400fa4:	bd30      	popne	{r4, r5, pc}
  400fa6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  400faa:	d105      	bne.n	400fb8 <__adddf3+0x230>
  400fac:	0040      	lsls	r0, r0, #1
  400fae:	4149      	adcs	r1, r1
  400fb0:	bf28      	it	cs
  400fb2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  400fb6:	bd30      	pop	{r4, r5, pc}
  400fb8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  400fbc:	bf3c      	itt	cc
  400fbe:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  400fc2:	bd30      	popcc	{r4, r5, pc}
  400fc4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  400fc8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  400fcc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  400fd0:	f04f 0000 	mov.w	r0, #0
  400fd4:	bd30      	pop	{r4, r5, pc}
  400fd6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  400fda:	bf1a      	itte	ne
  400fdc:	4619      	movne	r1, r3
  400fde:	4610      	movne	r0, r2
  400fe0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  400fe4:	bf1c      	itt	ne
  400fe6:	460b      	movne	r3, r1
  400fe8:	4602      	movne	r2, r0
  400fea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  400fee:	bf06      	itte	eq
  400ff0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  400ff4:	ea91 0f03 	teqeq	r1, r3
  400ff8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  400ffc:	bd30      	pop	{r4, r5, pc}
  400ffe:	bf00      	nop

00401000 <__aeabi_ui2d>:
  401000:	f090 0f00 	teq	r0, #0
  401004:	bf04      	itt	eq
  401006:	2100      	moveq	r1, #0
  401008:	4770      	bxeq	lr
  40100a:	b530      	push	{r4, r5, lr}
  40100c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401010:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401014:	f04f 0500 	mov.w	r5, #0
  401018:	f04f 0100 	mov.w	r1, #0
  40101c:	e750      	b.n	400ec0 <__adddf3+0x138>
  40101e:	bf00      	nop

00401020 <__aeabi_i2d>:
  401020:	f090 0f00 	teq	r0, #0
  401024:	bf04      	itt	eq
  401026:	2100      	moveq	r1, #0
  401028:	4770      	bxeq	lr
  40102a:	b530      	push	{r4, r5, lr}
  40102c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401030:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401034:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  401038:	bf48      	it	mi
  40103a:	4240      	negmi	r0, r0
  40103c:	f04f 0100 	mov.w	r1, #0
  401040:	e73e      	b.n	400ec0 <__adddf3+0x138>
  401042:	bf00      	nop

00401044 <__aeabi_f2d>:
  401044:	0042      	lsls	r2, r0, #1
  401046:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40104a:	ea4f 0131 	mov.w	r1, r1, rrx
  40104e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  401052:	bf1f      	itttt	ne
  401054:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  401058:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40105c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  401060:	4770      	bxne	lr
  401062:	f092 0f00 	teq	r2, #0
  401066:	bf14      	ite	ne
  401068:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40106c:	4770      	bxeq	lr
  40106e:	b530      	push	{r4, r5, lr}
  401070:	f44f 7460 	mov.w	r4, #896	; 0x380
  401074:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401078:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40107c:	e720      	b.n	400ec0 <__adddf3+0x138>
  40107e:	bf00      	nop

00401080 <__aeabi_ul2d>:
  401080:	ea50 0201 	orrs.w	r2, r0, r1
  401084:	bf08      	it	eq
  401086:	4770      	bxeq	lr
  401088:	b530      	push	{r4, r5, lr}
  40108a:	f04f 0500 	mov.w	r5, #0
  40108e:	e00a      	b.n	4010a6 <__aeabi_l2d+0x16>

00401090 <__aeabi_l2d>:
  401090:	ea50 0201 	orrs.w	r2, r0, r1
  401094:	bf08      	it	eq
  401096:	4770      	bxeq	lr
  401098:	b530      	push	{r4, r5, lr}
  40109a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40109e:	d502      	bpl.n	4010a6 <__aeabi_l2d+0x16>
  4010a0:	4240      	negs	r0, r0
  4010a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4010a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4010aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4010ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4010b2:	f43f aedc 	beq.w	400e6e <__adddf3+0xe6>
  4010b6:	f04f 0203 	mov.w	r2, #3
  4010ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4010be:	bf18      	it	ne
  4010c0:	3203      	addne	r2, #3
  4010c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4010c6:	bf18      	it	ne
  4010c8:	3203      	addne	r2, #3
  4010ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4010ce:	f1c2 0320 	rsb	r3, r2, #32
  4010d2:	fa00 fc03 	lsl.w	ip, r0, r3
  4010d6:	fa20 f002 	lsr.w	r0, r0, r2
  4010da:	fa01 fe03 	lsl.w	lr, r1, r3
  4010de:	ea40 000e 	orr.w	r0, r0, lr
  4010e2:	fa21 f102 	lsr.w	r1, r1, r2
  4010e6:	4414      	add	r4, r2
  4010e8:	e6c1      	b.n	400e6e <__adddf3+0xe6>
  4010ea:	bf00      	nop

004010ec <__libc_init_array>:
  4010ec:	b570      	push	{r4, r5, r6, lr}
  4010ee:	4e0f      	ldr	r6, [pc, #60]	; (40112c <__libc_init_array+0x40>)
  4010f0:	4d0f      	ldr	r5, [pc, #60]	; (401130 <__libc_init_array+0x44>)
  4010f2:	1b76      	subs	r6, r6, r5
  4010f4:	10b6      	asrs	r6, r6, #2
  4010f6:	bf18      	it	ne
  4010f8:	2400      	movne	r4, #0
  4010fa:	d005      	beq.n	401108 <__libc_init_array+0x1c>
  4010fc:	3401      	adds	r4, #1
  4010fe:	f855 3b04 	ldr.w	r3, [r5], #4
  401102:	4798      	blx	r3
  401104:	42a6      	cmp	r6, r4
  401106:	d1f9      	bne.n	4010fc <__libc_init_array+0x10>
  401108:	4e0a      	ldr	r6, [pc, #40]	; (401134 <__libc_init_array+0x48>)
  40110a:	4d0b      	ldr	r5, [pc, #44]	; (401138 <__libc_init_array+0x4c>)
  40110c:	1b76      	subs	r6, r6, r5
  40110e:	f003 f917 	bl	404340 <_init>
  401112:	10b6      	asrs	r6, r6, #2
  401114:	bf18      	it	ne
  401116:	2400      	movne	r4, #0
  401118:	d006      	beq.n	401128 <__libc_init_array+0x3c>
  40111a:	3401      	adds	r4, #1
  40111c:	f855 3b04 	ldr.w	r3, [r5], #4
  401120:	4798      	blx	r3
  401122:	42a6      	cmp	r6, r4
  401124:	d1f9      	bne.n	40111a <__libc_init_array+0x2e>
  401126:	bd70      	pop	{r4, r5, r6, pc}
  401128:	bd70      	pop	{r4, r5, r6, pc}
  40112a:	bf00      	nop
  40112c:	0040434c 	.word	0x0040434c
  401130:	0040434c 	.word	0x0040434c
  401134:	00404354 	.word	0x00404354
  401138:	0040434c 	.word	0x0040434c

0040113c <iprintf>:
  40113c:	b40f      	push	{r0, r1, r2, r3}
  40113e:	b500      	push	{lr}
  401140:	4907      	ldr	r1, [pc, #28]	; (401160 <iprintf+0x24>)
  401142:	b083      	sub	sp, #12
  401144:	ab04      	add	r3, sp, #16
  401146:	6808      	ldr	r0, [r1, #0]
  401148:	f853 2b04 	ldr.w	r2, [r3], #4
  40114c:	6881      	ldr	r1, [r0, #8]
  40114e:	9301      	str	r3, [sp, #4]
  401150:	f000 fa44 	bl	4015dc <_vfiprintf_r>
  401154:	b003      	add	sp, #12
  401156:	f85d eb04 	ldr.w	lr, [sp], #4
  40115a:	b004      	add	sp, #16
  40115c:	4770      	bx	lr
  40115e:	bf00      	nop
  401160:	20000008 	.word	0x20000008

00401164 <memset>:
  401164:	b470      	push	{r4, r5, r6}
  401166:	0786      	lsls	r6, r0, #30
  401168:	d046      	beq.n	4011f8 <memset+0x94>
  40116a:	1e54      	subs	r4, r2, #1
  40116c:	2a00      	cmp	r2, #0
  40116e:	d041      	beq.n	4011f4 <memset+0x90>
  401170:	b2ca      	uxtb	r2, r1
  401172:	4603      	mov	r3, r0
  401174:	e002      	b.n	40117c <memset+0x18>
  401176:	f114 34ff 	adds.w	r4, r4, #4294967295
  40117a:	d33b      	bcc.n	4011f4 <memset+0x90>
  40117c:	f803 2b01 	strb.w	r2, [r3], #1
  401180:	079d      	lsls	r5, r3, #30
  401182:	d1f8      	bne.n	401176 <memset+0x12>
  401184:	2c03      	cmp	r4, #3
  401186:	d92e      	bls.n	4011e6 <memset+0x82>
  401188:	b2cd      	uxtb	r5, r1
  40118a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40118e:	2c0f      	cmp	r4, #15
  401190:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401194:	d919      	bls.n	4011ca <memset+0x66>
  401196:	f103 0210 	add.w	r2, r3, #16
  40119a:	4626      	mov	r6, r4
  40119c:	3e10      	subs	r6, #16
  40119e:	2e0f      	cmp	r6, #15
  4011a0:	f842 5c10 	str.w	r5, [r2, #-16]
  4011a4:	f842 5c0c 	str.w	r5, [r2, #-12]
  4011a8:	f842 5c08 	str.w	r5, [r2, #-8]
  4011ac:	f842 5c04 	str.w	r5, [r2, #-4]
  4011b0:	f102 0210 	add.w	r2, r2, #16
  4011b4:	d8f2      	bhi.n	40119c <memset+0x38>
  4011b6:	f1a4 0210 	sub.w	r2, r4, #16
  4011ba:	f022 020f 	bic.w	r2, r2, #15
  4011be:	f004 040f 	and.w	r4, r4, #15
  4011c2:	3210      	adds	r2, #16
  4011c4:	2c03      	cmp	r4, #3
  4011c6:	4413      	add	r3, r2
  4011c8:	d90d      	bls.n	4011e6 <memset+0x82>
  4011ca:	461e      	mov	r6, r3
  4011cc:	4622      	mov	r2, r4
  4011ce:	3a04      	subs	r2, #4
  4011d0:	2a03      	cmp	r2, #3
  4011d2:	f846 5b04 	str.w	r5, [r6], #4
  4011d6:	d8fa      	bhi.n	4011ce <memset+0x6a>
  4011d8:	1f22      	subs	r2, r4, #4
  4011da:	f022 0203 	bic.w	r2, r2, #3
  4011de:	3204      	adds	r2, #4
  4011e0:	4413      	add	r3, r2
  4011e2:	f004 0403 	and.w	r4, r4, #3
  4011e6:	b12c      	cbz	r4, 4011f4 <memset+0x90>
  4011e8:	b2c9      	uxtb	r1, r1
  4011ea:	441c      	add	r4, r3
  4011ec:	f803 1b01 	strb.w	r1, [r3], #1
  4011f0:	429c      	cmp	r4, r3
  4011f2:	d1fb      	bne.n	4011ec <memset+0x88>
  4011f4:	bc70      	pop	{r4, r5, r6}
  4011f6:	4770      	bx	lr
  4011f8:	4614      	mov	r4, r2
  4011fa:	4603      	mov	r3, r0
  4011fc:	e7c2      	b.n	401184 <memset+0x20>
  4011fe:	bf00      	nop

00401200 <_puts_r>:
  401200:	b5f0      	push	{r4, r5, r6, r7, lr}
  401202:	4605      	mov	r5, r0
  401204:	b089      	sub	sp, #36	; 0x24
  401206:	4608      	mov	r0, r1
  401208:	460c      	mov	r4, r1
  40120a:	f000 f939 	bl	401480 <strlen>
  40120e:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401210:	4f21      	ldr	r7, [pc, #132]	; (401298 <_puts_r+0x98>)
  401212:	9404      	str	r4, [sp, #16]
  401214:	2601      	movs	r6, #1
  401216:	1c44      	adds	r4, r0, #1
  401218:	a904      	add	r1, sp, #16
  40121a:	2202      	movs	r2, #2
  40121c:	9403      	str	r4, [sp, #12]
  40121e:	9005      	str	r0, [sp, #20]
  401220:	68ac      	ldr	r4, [r5, #8]
  401222:	9706      	str	r7, [sp, #24]
  401224:	9607      	str	r6, [sp, #28]
  401226:	9101      	str	r1, [sp, #4]
  401228:	9202      	str	r2, [sp, #8]
  40122a:	b353      	cbz	r3, 401282 <_puts_r+0x82>
  40122c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40122e:	f013 0f01 	tst.w	r3, #1
  401232:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401236:	b29a      	uxth	r2, r3
  401238:	d101      	bne.n	40123e <_puts_r+0x3e>
  40123a:	0590      	lsls	r0, r2, #22
  40123c:	d525      	bpl.n	40128a <_puts_r+0x8a>
  40123e:	0491      	lsls	r1, r2, #18
  401240:	d406      	bmi.n	401250 <_puts_r+0x50>
  401242:	6e62      	ldr	r2, [r4, #100]	; 0x64
  401244:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  401248:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  40124c:	81a3      	strh	r3, [r4, #12]
  40124e:	6662      	str	r2, [r4, #100]	; 0x64
  401250:	4628      	mov	r0, r5
  401252:	aa01      	add	r2, sp, #4
  401254:	4621      	mov	r1, r4
  401256:	f001 fbc3 	bl	4029e0 <__sfvwrite_r>
  40125a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40125c:	2800      	cmp	r0, #0
  40125e:	bf0c      	ite	eq
  401260:	250a      	moveq	r5, #10
  401262:	f04f 35ff 	movne.w	r5, #4294967295
  401266:	07da      	lsls	r2, r3, #31
  401268:	d402      	bmi.n	401270 <_puts_r+0x70>
  40126a:	89a3      	ldrh	r3, [r4, #12]
  40126c:	059b      	lsls	r3, r3, #22
  40126e:	d502      	bpl.n	401276 <_puts_r+0x76>
  401270:	4628      	mov	r0, r5
  401272:	b009      	add	sp, #36	; 0x24
  401274:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401276:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401278:	f001 fd68 	bl	402d4c <__retarget_lock_release_recursive>
  40127c:	4628      	mov	r0, r5
  40127e:	b009      	add	sp, #36	; 0x24
  401280:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401282:	4628      	mov	r0, r5
  401284:	f001 f9a0 	bl	4025c8 <__sinit>
  401288:	e7d0      	b.n	40122c <_puts_r+0x2c>
  40128a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40128c:	f001 fd5c 	bl	402d48 <__retarget_lock_acquire_recursive>
  401290:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401294:	b29a      	uxth	r2, r3
  401296:	e7d2      	b.n	40123e <_puts_r+0x3e>
  401298:	004041d8 	.word	0x004041d8

0040129c <puts>:
  40129c:	4b02      	ldr	r3, [pc, #8]	; (4012a8 <puts+0xc>)
  40129e:	4601      	mov	r1, r0
  4012a0:	6818      	ldr	r0, [r3, #0]
  4012a2:	f7ff bfad 	b.w	401200 <_puts_r>
  4012a6:	bf00      	nop
  4012a8:	20000008 	.word	0x20000008

004012ac <setbuf>:
  4012ac:	2900      	cmp	r1, #0
  4012ae:	bf0c      	ite	eq
  4012b0:	2202      	moveq	r2, #2
  4012b2:	2200      	movne	r2, #0
  4012b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4012b8:	f000 b800 	b.w	4012bc <setvbuf>

004012bc <setvbuf>:
  4012bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4012c0:	4c61      	ldr	r4, [pc, #388]	; (401448 <setvbuf+0x18c>)
  4012c2:	6825      	ldr	r5, [r4, #0]
  4012c4:	b083      	sub	sp, #12
  4012c6:	4604      	mov	r4, r0
  4012c8:	460f      	mov	r7, r1
  4012ca:	4690      	mov	r8, r2
  4012cc:	461e      	mov	r6, r3
  4012ce:	b115      	cbz	r5, 4012d6 <setvbuf+0x1a>
  4012d0:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4012d2:	2b00      	cmp	r3, #0
  4012d4:	d064      	beq.n	4013a0 <setvbuf+0xe4>
  4012d6:	f1b8 0f02 	cmp.w	r8, #2
  4012da:	d006      	beq.n	4012ea <setvbuf+0x2e>
  4012dc:	f1b8 0f01 	cmp.w	r8, #1
  4012e0:	f200 809f 	bhi.w	401422 <setvbuf+0x166>
  4012e4:	2e00      	cmp	r6, #0
  4012e6:	f2c0 809c 	blt.w	401422 <setvbuf+0x166>
  4012ea:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4012ec:	07d8      	lsls	r0, r3, #31
  4012ee:	d534      	bpl.n	40135a <setvbuf+0x9e>
  4012f0:	4621      	mov	r1, r4
  4012f2:	4628      	mov	r0, r5
  4012f4:	f001 f910 	bl	402518 <_fflush_r>
  4012f8:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4012fa:	b141      	cbz	r1, 40130e <setvbuf+0x52>
  4012fc:	f104 0340 	add.w	r3, r4, #64	; 0x40
  401300:	4299      	cmp	r1, r3
  401302:	d002      	beq.n	40130a <setvbuf+0x4e>
  401304:	4628      	mov	r0, r5
  401306:	f001 fa85 	bl	402814 <_free_r>
  40130a:	2300      	movs	r3, #0
  40130c:	6323      	str	r3, [r4, #48]	; 0x30
  40130e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401312:	2200      	movs	r2, #0
  401314:	61a2      	str	r2, [r4, #24]
  401316:	6062      	str	r2, [r4, #4]
  401318:	061a      	lsls	r2, r3, #24
  40131a:	d43a      	bmi.n	401392 <setvbuf+0xd6>
  40131c:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  401320:	f023 0303 	bic.w	r3, r3, #3
  401324:	f1b8 0f02 	cmp.w	r8, #2
  401328:	81a3      	strh	r3, [r4, #12]
  40132a:	d01d      	beq.n	401368 <setvbuf+0xac>
  40132c:	ab01      	add	r3, sp, #4
  40132e:	466a      	mov	r2, sp
  401330:	4621      	mov	r1, r4
  401332:	4628      	mov	r0, r5
  401334:	f001 fd0c 	bl	402d50 <__swhatbuf_r>
  401338:	89a3      	ldrh	r3, [r4, #12]
  40133a:	4318      	orrs	r0, r3
  40133c:	81a0      	strh	r0, [r4, #12]
  40133e:	2e00      	cmp	r6, #0
  401340:	d132      	bne.n	4013a8 <setvbuf+0xec>
  401342:	9e00      	ldr	r6, [sp, #0]
  401344:	4630      	mov	r0, r6
  401346:	f001 fd7b 	bl	402e40 <malloc>
  40134a:	4607      	mov	r7, r0
  40134c:	2800      	cmp	r0, #0
  40134e:	d06b      	beq.n	401428 <setvbuf+0x16c>
  401350:	89a3      	ldrh	r3, [r4, #12]
  401352:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401356:	81a3      	strh	r3, [r4, #12]
  401358:	e028      	b.n	4013ac <setvbuf+0xf0>
  40135a:	89a3      	ldrh	r3, [r4, #12]
  40135c:	0599      	lsls	r1, r3, #22
  40135e:	d4c7      	bmi.n	4012f0 <setvbuf+0x34>
  401360:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401362:	f001 fcf1 	bl	402d48 <__retarget_lock_acquire_recursive>
  401366:	e7c3      	b.n	4012f0 <setvbuf+0x34>
  401368:	2500      	movs	r5, #0
  40136a:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40136c:	2600      	movs	r6, #0
  40136e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  401372:	f043 0302 	orr.w	r3, r3, #2
  401376:	2001      	movs	r0, #1
  401378:	60a6      	str	r6, [r4, #8]
  40137a:	07ce      	lsls	r6, r1, #31
  40137c:	81a3      	strh	r3, [r4, #12]
  40137e:	6022      	str	r2, [r4, #0]
  401380:	6122      	str	r2, [r4, #16]
  401382:	6160      	str	r0, [r4, #20]
  401384:	d401      	bmi.n	40138a <setvbuf+0xce>
  401386:	0598      	lsls	r0, r3, #22
  401388:	d53e      	bpl.n	401408 <setvbuf+0x14c>
  40138a:	4628      	mov	r0, r5
  40138c:	b003      	add	sp, #12
  40138e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401392:	6921      	ldr	r1, [r4, #16]
  401394:	4628      	mov	r0, r5
  401396:	f001 fa3d 	bl	402814 <_free_r>
  40139a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40139e:	e7bd      	b.n	40131c <setvbuf+0x60>
  4013a0:	4628      	mov	r0, r5
  4013a2:	f001 f911 	bl	4025c8 <__sinit>
  4013a6:	e796      	b.n	4012d6 <setvbuf+0x1a>
  4013a8:	2f00      	cmp	r7, #0
  4013aa:	d0cb      	beq.n	401344 <setvbuf+0x88>
  4013ac:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4013ae:	2b00      	cmp	r3, #0
  4013b0:	d033      	beq.n	40141a <setvbuf+0x15e>
  4013b2:	9b00      	ldr	r3, [sp, #0]
  4013b4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4013b8:	6027      	str	r7, [r4, #0]
  4013ba:	429e      	cmp	r6, r3
  4013bc:	bf1c      	itt	ne
  4013be:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  4013c2:	81a2      	strhne	r2, [r4, #12]
  4013c4:	f1b8 0f01 	cmp.w	r8, #1
  4013c8:	bf04      	itt	eq
  4013ca:	f042 0201 	orreq.w	r2, r2, #1
  4013ce:	81a2      	strheq	r2, [r4, #12]
  4013d0:	b292      	uxth	r2, r2
  4013d2:	f012 0308 	ands.w	r3, r2, #8
  4013d6:	6127      	str	r7, [r4, #16]
  4013d8:	6166      	str	r6, [r4, #20]
  4013da:	d00e      	beq.n	4013fa <setvbuf+0x13e>
  4013dc:	07d1      	lsls	r1, r2, #31
  4013de:	d51a      	bpl.n	401416 <setvbuf+0x15a>
  4013e0:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4013e2:	4276      	negs	r6, r6
  4013e4:	2300      	movs	r3, #0
  4013e6:	f015 0501 	ands.w	r5, r5, #1
  4013ea:	61a6      	str	r6, [r4, #24]
  4013ec:	60a3      	str	r3, [r4, #8]
  4013ee:	d009      	beq.n	401404 <setvbuf+0x148>
  4013f0:	2500      	movs	r5, #0
  4013f2:	4628      	mov	r0, r5
  4013f4:	b003      	add	sp, #12
  4013f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4013fa:	60a3      	str	r3, [r4, #8]
  4013fc:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4013fe:	f015 0501 	ands.w	r5, r5, #1
  401402:	d1f5      	bne.n	4013f0 <setvbuf+0x134>
  401404:	0593      	lsls	r3, r2, #22
  401406:	d4c0      	bmi.n	40138a <setvbuf+0xce>
  401408:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40140a:	f001 fc9f 	bl	402d4c <__retarget_lock_release_recursive>
  40140e:	4628      	mov	r0, r5
  401410:	b003      	add	sp, #12
  401412:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401416:	60a6      	str	r6, [r4, #8]
  401418:	e7f0      	b.n	4013fc <setvbuf+0x140>
  40141a:	4628      	mov	r0, r5
  40141c:	f001 f8d4 	bl	4025c8 <__sinit>
  401420:	e7c7      	b.n	4013b2 <setvbuf+0xf6>
  401422:	f04f 35ff 	mov.w	r5, #4294967295
  401426:	e7b0      	b.n	40138a <setvbuf+0xce>
  401428:	f8dd 9000 	ldr.w	r9, [sp]
  40142c:	45b1      	cmp	r9, r6
  40142e:	d004      	beq.n	40143a <setvbuf+0x17e>
  401430:	4648      	mov	r0, r9
  401432:	f001 fd05 	bl	402e40 <malloc>
  401436:	4607      	mov	r7, r0
  401438:	b920      	cbnz	r0, 401444 <setvbuf+0x188>
  40143a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40143e:	f04f 35ff 	mov.w	r5, #4294967295
  401442:	e792      	b.n	40136a <setvbuf+0xae>
  401444:	464e      	mov	r6, r9
  401446:	e783      	b.n	401350 <setvbuf+0x94>
  401448:	20000008 	.word	0x20000008
	...

00401480 <strlen>:
  401480:	f890 f000 	pld	[r0]
  401484:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  401488:	f020 0107 	bic.w	r1, r0, #7
  40148c:	f06f 0c00 	mvn.w	ip, #0
  401490:	f010 0407 	ands.w	r4, r0, #7
  401494:	f891 f020 	pld	[r1, #32]
  401498:	f040 8049 	bne.w	40152e <strlen+0xae>
  40149c:	f04f 0400 	mov.w	r4, #0
  4014a0:	f06f 0007 	mvn.w	r0, #7
  4014a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4014a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4014ac:	f100 0008 	add.w	r0, r0, #8
  4014b0:	fa82 f24c 	uadd8	r2, r2, ip
  4014b4:	faa4 f28c 	sel	r2, r4, ip
  4014b8:	fa83 f34c 	uadd8	r3, r3, ip
  4014bc:	faa2 f38c 	sel	r3, r2, ip
  4014c0:	bb4b      	cbnz	r3, 401516 <strlen+0x96>
  4014c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4014c6:	fa82 f24c 	uadd8	r2, r2, ip
  4014ca:	f100 0008 	add.w	r0, r0, #8
  4014ce:	faa4 f28c 	sel	r2, r4, ip
  4014d2:	fa83 f34c 	uadd8	r3, r3, ip
  4014d6:	faa2 f38c 	sel	r3, r2, ip
  4014da:	b9e3      	cbnz	r3, 401516 <strlen+0x96>
  4014dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4014e0:	fa82 f24c 	uadd8	r2, r2, ip
  4014e4:	f100 0008 	add.w	r0, r0, #8
  4014e8:	faa4 f28c 	sel	r2, r4, ip
  4014ec:	fa83 f34c 	uadd8	r3, r3, ip
  4014f0:	faa2 f38c 	sel	r3, r2, ip
  4014f4:	b97b      	cbnz	r3, 401516 <strlen+0x96>
  4014f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4014fa:	f101 0120 	add.w	r1, r1, #32
  4014fe:	fa82 f24c 	uadd8	r2, r2, ip
  401502:	f100 0008 	add.w	r0, r0, #8
  401506:	faa4 f28c 	sel	r2, r4, ip
  40150a:	fa83 f34c 	uadd8	r3, r3, ip
  40150e:	faa2 f38c 	sel	r3, r2, ip
  401512:	2b00      	cmp	r3, #0
  401514:	d0c6      	beq.n	4014a4 <strlen+0x24>
  401516:	2a00      	cmp	r2, #0
  401518:	bf04      	itt	eq
  40151a:	3004      	addeq	r0, #4
  40151c:	461a      	moveq	r2, r3
  40151e:	ba12      	rev	r2, r2
  401520:	fab2 f282 	clz	r2, r2
  401524:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  401528:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40152c:	4770      	bx	lr
  40152e:	e9d1 2300 	ldrd	r2, r3, [r1]
  401532:	f004 0503 	and.w	r5, r4, #3
  401536:	f1c4 0000 	rsb	r0, r4, #0
  40153a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40153e:	f014 0f04 	tst.w	r4, #4
  401542:	f891 f040 	pld	[r1, #64]	; 0x40
  401546:	fa0c f505 	lsl.w	r5, ip, r5
  40154a:	ea62 0205 	orn	r2, r2, r5
  40154e:	bf1c      	itt	ne
  401550:	ea63 0305 	ornne	r3, r3, r5
  401554:	4662      	movne	r2, ip
  401556:	f04f 0400 	mov.w	r4, #0
  40155a:	e7a9      	b.n	4014b0 <strlen+0x30>

0040155c <__sprint_r.part.0>:
  40155c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401560:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  401562:	049c      	lsls	r4, r3, #18
  401564:	4693      	mov	fp, r2
  401566:	d52f      	bpl.n	4015c8 <__sprint_r.part.0+0x6c>
  401568:	6893      	ldr	r3, [r2, #8]
  40156a:	6812      	ldr	r2, [r2, #0]
  40156c:	b353      	cbz	r3, 4015c4 <__sprint_r.part.0+0x68>
  40156e:	460e      	mov	r6, r1
  401570:	4607      	mov	r7, r0
  401572:	f102 0908 	add.w	r9, r2, #8
  401576:	e919 0420 	ldmdb	r9, {r5, sl}
  40157a:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40157e:	d017      	beq.n	4015b0 <__sprint_r.part.0+0x54>
  401580:	3d04      	subs	r5, #4
  401582:	2400      	movs	r4, #0
  401584:	e001      	b.n	40158a <__sprint_r.part.0+0x2e>
  401586:	45a0      	cmp	r8, r4
  401588:	d010      	beq.n	4015ac <__sprint_r.part.0+0x50>
  40158a:	4632      	mov	r2, r6
  40158c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  401590:	4638      	mov	r0, r7
  401592:	f001 f8bb 	bl	40270c <_fputwc_r>
  401596:	1c43      	adds	r3, r0, #1
  401598:	f104 0401 	add.w	r4, r4, #1
  40159c:	d1f3      	bne.n	401586 <__sprint_r.part.0+0x2a>
  40159e:	2300      	movs	r3, #0
  4015a0:	f8cb 3008 	str.w	r3, [fp, #8]
  4015a4:	f8cb 3004 	str.w	r3, [fp, #4]
  4015a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4015ac:	f8db 3008 	ldr.w	r3, [fp, #8]
  4015b0:	f02a 0a03 	bic.w	sl, sl, #3
  4015b4:	eba3 030a 	sub.w	r3, r3, sl
  4015b8:	f8cb 3008 	str.w	r3, [fp, #8]
  4015bc:	f109 0908 	add.w	r9, r9, #8
  4015c0:	2b00      	cmp	r3, #0
  4015c2:	d1d8      	bne.n	401576 <__sprint_r.part.0+0x1a>
  4015c4:	2000      	movs	r0, #0
  4015c6:	e7ea      	b.n	40159e <__sprint_r.part.0+0x42>
  4015c8:	f001 fa0a 	bl	4029e0 <__sfvwrite_r>
  4015cc:	2300      	movs	r3, #0
  4015ce:	f8cb 3008 	str.w	r3, [fp, #8]
  4015d2:	f8cb 3004 	str.w	r3, [fp, #4]
  4015d6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4015da:	bf00      	nop

004015dc <_vfiprintf_r>:
  4015dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4015e0:	b0ad      	sub	sp, #180	; 0xb4
  4015e2:	461d      	mov	r5, r3
  4015e4:	468b      	mov	fp, r1
  4015e6:	4690      	mov	r8, r2
  4015e8:	9307      	str	r3, [sp, #28]
  4015ea:	9006      	str	r0, [sp, #24]
  4015ec:	b118      	cbz	r0, 4015f6 <_vfiprintf_r+0x1a>
  4015ee:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4015f0:	2b00      	cmp	r3, #0
  4015f2:	f000 80f3 	beq.w	4017dc <_vfiprintf_r+0x200>
  4015f6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4015fa:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  4015fe:	07df      	lsls	r7, r3, #31
  401600:	b281      	uxth	r1, r0
  401602:	d402      	bmi.n	40160a <_vfiprintf_r+0x2e>
  401604:	058e      	lsls	r6, r1, #22
  401606:	f140 80fc 	bpl.w	401802 <_vfiprintf_r+0x226>
  40160a:	048c      	lsls	r4, r1, #18
  40160c:	d40a      	bmi.n	401624 <_vfiprintf_r+0x48>
  40160e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401612:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  401616:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40161a:	f8ab 100c 	strh.w	r1, [fp, #12]
  40161e:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  401622:	b289      	uxth	r1, r1
  401624:	0708      	lsls	r0, r1, #28
  401626:	f140 80b3 	bpl.w	401790 <_vfiprintf_r+0x1b4>
  40162a:	f8db 3010 	ldr.w	r3, [fp, #16]
  40162e:	2b00      	cmp	r3, #0
  401630:	f000 80ae 	beq.w	401790 <_vfiprintf_r+0x1b4>
  401634:	f001 031a 	and.w	r3, r1, #26
  401638:	2b0a      	cmp	r3, #10
  40163a:	f000 80b5 	beq.w	4017a8 <_vfiprintf_r+0x1cc>
  40163e:	2300      	movs	r3, #0
  401640:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  401644:	930b      	str	r3, [sp, #44]	; 0x2c
  401646:	9311      	str	r3, [sp, #68]	; 0x44
  401648:	9310      	str	r3, [sp, #64]	; 0x40
  40164a:	9303      	str	r3, [sp, #12]
  40164c:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  401650:	46ca      	mov	sl, r9
  401652:	f8cd b010 	str.w	fp, [sp, #16]
  401656:	f898 3000 	ldrb.w	r3, [r8]
  40165a:	4644      	mov	r4, r8
  40165c:	b1fb      	cbz	r3, 40169e <_vfiprintf_r+0xc2>
  40165e:	2b25      	cmp	r3, #37	; 0x25
  401660:	d102      	bne.n	401668 <_vfiprintf_r+0x8c>
  401662:	e01c      	b.n	40169e <_vfiprintf_r+0xc2>
  401664:	2b25      	cmp	r3, #37	; 0x25
  401666:	d003      	beq.n	401670 <_vfiprintf_r+0x94>
  401668:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40166c:	2b00      	cmp	r3, #0
  40166e:	d1f9      	bne.n	401664 <_vfiprintf_r+0x88>
  401670:	eba4 0508 	sub.w	r5, r4, r8
  401674:	b19d      	cbz	r5, 40169e <_vfiprintf_r+0xc2>
  401676:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401678:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40167a:	f8ca 8000 	str.w	r8, [sl]
  40167e:	3301      	adds	r3, #1
  401680:	442a      	add	r2, r5
  401682:	2b07      	cmp	r3, #7
  401684:	f8ca 5004 	str.w	r5, [sl, #4]
  401688:	9211      	str	r2, [sp, #68]	; 0x44
  40168a:	9310      	str	r3, [sp, #64]	; 0x40
  40168c:	dd7a      	ble.n	401784 <_vfiprintf_r+0x1a8>
  40168e:	2a00      	cmp	r2, #0
  401690:	f040 84b0 	bne.w	401ff4 <_vfiprintf_r+0xa18>
  401694:	9b03      	ldr	r3, [sp, #12]
  401696:	9210      	str	r2, [sp, #64]	; 0x40
  401698:	442b      	add	r3, r5
  40169a:	46ca      	mov	sl, r9
  40169c:	9303      	str	r3, [sp, #12]
  40169e:	7823      	ldrb	r3, [r4, #0]
  4016a0:	2b00      	cmp	r3, #0
  4016a2:	f000 83e0 	beq.w	401e66 <_vfiprintf_r+0x88a>
  4016a6:	2000      	movs	r0, #0
  4016a8:	f04f 0300 	mov.w	r3, #0
  4016ac:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4016b0:	f104 0801 	add.w	r8, r4, #1
  4016b4:	7862      	ldrb	r2, [r4, #1]
  4016b6:	4605      	mov	r5, r0
  4016b8:	4606      	mov	r6, r0
  4016ba:	4603      	mov	r3, r0
  4016bc:	f04f 34ff 	mov.w	r4, #4294967295
  4016c0:	f108 0801 	add.w	r8, r8, #1
  4016c4:	f1a2 0120 	sub.w	r1, r2, #32
  4016c8:	2958      	cmp	r1, #88	; 0x58
  4016ca:	f200 82de 	bhi.w	401c8a <_vfiprintf_r+0x6ae>
  4016ce:	e8df f011 	tbh	[pc, r1, lsl #1]
  4016d2:	0221      	.short	0x0221
  4016d4:	02dc02dc 	.word	0x02dc02dc
  4016d8:	02dc0229 	.word	0x02dc0229
  4016dc:	02dc02dc 	.word	0x02dc02dc
  4016e0:	02dc02dc 	.word	0x02dc02dc
  4016e4:	028902dc 	.word	0x028902dc
  4016e8:	02dc0295 	.word	0x02dc0295
  4016ec:	02bd00a2 	.word	0x02bd00a2
  4016f0:	019f02dc 	.word	0x019f02dc
  4016f4:	01a401a4 	.word	0x01a401a4
  4016f8:	01a401a4 	.word	0x01a401a4
  4016fc:	01a401a4 	.word	0x01a401a4
  401700:	01a401a4 	.word	0x01a401a4
  401704:	02dc01a4 	.word	0x02dc01a4
  401708:	02dc02dc 	.word	0x02dc02dc
  40170c:	02dc02dc 	.word	0x02dc02dc
  401710:	02dc02dc 	.word	0x02dc02dc
  401714:	02dc02dc 	.word	0x02dc02dc
  401718:	01b202dc 	.word	0x01b202dc
  40171c:	02dc02dc 	.word	0x02dc02dc
  401720:	02dc02dc 	.word	0x02dc02dc
  401724:	02dc02dc 	.word	0x02dc02dc
  401728:	02dc02dc 	.word	0x02dc02dc
  40172c:	02dc02dc 	.word	0x02dc02dc
  401730:	02dc0197 	.word	0x02dc0197
  401734:	02dc02dc 	.word	0x02dc02dc
  401738:	02dc02dc 	.word	0x02dc02dc
  40173c:	02dc019b 	.word	0x02dc019b
  401740:	025302dc 	.word	0x025302dc
  401744:	02dc02dc 	.word	0x02dc02dc
  401748:	02dc02dc 	.word	0x02dc02dc
  40174c:	02dc02dc 	.word	0x02dc02dc
  401750:	02dc02dc 	.word	0x02dc02dc
  401754:	02dc02dc 	.word	0x02dc02dc
  401758:	021b025a 	.word	0x021b025a
  40175c:	02dc02dc 	.word	0x02dc02dc
  401760:	026e02dc 	.word	0x026e02dc
  401764:	02dc021b 	.word	0x02dc021b
  401768:	027302dc 	.word	0x027302dc
  40176c:	01f502dc 	.word	0x01f502dc
  401770:	02090182 	.word	0x02090182
  401774:	02dc02d7 	.word	0x02dc02d7
  401778:	02dc029a 	.word	0x02dc029a
  40177c:	02dc00a7 	.word	0x02dc00a7
  401780:	022e02dc 	.word	0x022e02dc
  401784:	f10a 0a08 	add.w	sl, sl, #8
  401788:	9b03      	ldr	r3, [sp, #12]
  40178a:	442b      	add	r3, r5
  40178c:	9303      	str	r3, [sp, #12]
  40178e:	e786      	b.n	40169e <_vfiprintf_r+0xc2>
  401790:	4659      	mov	r1, fp
  401792:	9806      	ldr	r0, [sp, #24]
  401794:	f000 fdac 	bl	4022f0 <__swsetup_r>
  401798:	bb18      	cbnz	r0, 4017e2 <_vfiprintf_r+0x206>
  40179a:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  40179e:	f001 031a 	and.w	r3, r1, #26
  4017a2:	2b0a      	cmp	r3, #10
  4017a4:	f47f af4b 	bne.w	40163e <_vfiprintf_r+0x62>
  4017a8:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  4017ac:	2b00      	cmp	r3, #0
  4017ae:	f6ff af46 	blt.w	40163e <_vfiprintf_r+0x62>
  4017b2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4017b6:	07db      	lsls	r3, r3, #31
  4017b8:	d405      	bmi.n	4017c6 <_vfiprintf_r+0x1ea>
  4017ba:	058f      	lsls	r7, r1, #22
  4017bc:	d403      	bmi.n	4017c6 <_vfiprintf_r+0x1ea>
  4017be:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4017c2:	f001 fac3 	bl	402d4c <__retarget_lock_release_recursive>
  4017c6:	462b      	mov	r3, r5
  4017c8:	4642      	mov	r2, r8
  4017ca:	4659      	mov	r1, fp
  4017cc:	9806      	ldr	r0, [sp, #24]
  4017ce:	f000 fd4d 	bl	40226c <__sbprintf>
  4017d2:	9003      	str	r0, [sp, #12]
  4017d4:	9803      	ldr	r0, [sp, #12]
  4017d6:	b02d      	add	sp, #180	; 0xb4
  4017d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4017dc:	f000 fef4 	bl	4025c8 <__sinit>
  4017e0:	e709      	b.n	4015f6 <_vfiprintf_r+0x1a>
  4017e2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4017e6:	07d9      	lsls	r1, r3, #31
  4017e8:	d404      	bmi.n	4017f4 <_vfiprintf_r+0x218>
  4017ea:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4017ee:	059a      	lsls	r2, r3, #22
  4017f0:	f140 84aa 	bpl.w	402148 <_vfiprintf_r+0xb6c>
  4017f4:	f04f 33ff 	mov.w	r3, #4294967295
  4017f8:	9303      	str	r3, [sp, #12]
  4017fa:	9803      	ldr	r0, [sp, #12]
  4017fc:	b02d      	add	sp, #180	; 0xb4
  4017fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401802:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401806:	f001 fa9f 	bl	402d48 <__retarget_lock_acquire_recursive>
  40180a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40180e:	b281      	uxth	r1, r0
  401810:	e6fb      	b.n	40160a <_vfiprintf_r+0x2e>
  401812:	4276      	negs	r6, r6
  401814:	9207      	str	r2, [sp, #28]
  401816:	f043 0304 	orr.w	r3, r3, #4
  40181a:	f898 2000 	ldrb.w	r2, [r8]
  40181e:	e74f      	b.n	4016c0 <_vfiprintf_r+0xe4>
  401820:	9608      	str	r6, [sp, #32]
  401822:	069e      	lsls	r6, r3, #26
  401824:	f100 8450 	bmi.w	4020c8 <_vfiprintf_r+0xaec>
  401828:	9907      	ldr	r1, [sp, #28]
  40182a:	06dd      	lsls	r5, r3, #27
  40182c:	460a      	mov	r2, r1
  40182e:	f100 83ef 	bmi.w	402010 <_vfiprintf_r+0xa34>
  401832:	0658      	lsls	r0, r3, #25
  401834:	f140 83ec 	bpl.w	402010 <_vfiprintf_r+0xa34>
  401838:	880e      	ldrh	r6, [r1, #0]
  40183a:	3104      	adds	r1, #4
  40183c:	2700      	movs	r7, #0
  40183e:	2201      	movs	r2, #1
  401840:	9107      	str	r1, [sp, #28]
  401842:	f04f 0100 	mov.w	r1, #0
  401846:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  40184a:	2500      	movs	r5, #0
  40184c:	1c61      	adds	r1, r4, #1
  40184e:	f000 8116 	beq.w	401a7e <_vfiprintf_r+0x4a2>
  401852:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  401856:	9102      	str	r1, [sp, #8]
  401858:	ea56 0107 	orrs.w	r1, r6, r7
  40185c:	f040 8114 	bne.w	401a88 <_vfiprintf_r+0x4ac>
  401860:	2c00      	cmp	r4, #0
  401862:	f040 835c 	bne.w	401f1e <_vfiprintf_r+0x942>
  401866:	2a00      	cmp	r2, #0
  401868:	f040 83b7 	bne.w	401fda <_vfiprintf_r+0x9fe>
  40186c:	f013 0301 	ands.w	r3, r3, #1
  401870:	9305      	str	r3, [sp, #20]
  401872:	f000 8457 	beq.w	402124 <_vfiprintf_r+0xb48>
  401876:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  40187a:	2330      	movs	r3, #48	; 0x30
  40187c:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  401880:	9b05      	ldr	r3, [sp, #20]
  401882:	42a3      	cmp	r3, r4
  401884:	bfb8      	it	lt
  401886:	4623      	movlt	r3, r4
  401888:	9301      	str	r3, [sp, #4]
  40188a:	b10d      	cbz	r5, 401890 <_vfiprintf_r+0x2b4>
  40188c:	3301      	adds	r3, #1
  40188e:	9301      	str	r3, [sp, #4]
  401890:	9b02      	ldr	r3, [sp, #8]
  401892:	f013 0302 	ands.w	r3, r3, #2
  401896:	9309      	str	r3, [sp, #36]	; 0x24
  401898:	d002      	beq.n	4018a0 <_vfiprintf_r+0x2c4>
  40189a:	9b01      	ldr	r3, [sp, #4]
  40189c:	3302      	adds	r3, #2
  40189e:	9301      	str	r3, [sp, #4]
  4018a0:	9b02      	ldr	r3, [sp, #8]
  4018a2:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  4018a6:	930a      	str	r3, [sp, #40]	; 0x28
  4018a8:	f040 8217 	bne.w	401cda <_vfiprintf_r+0x6fe>
  4018ac:	9b08      	ldr	r3, [sp, #32]
  4018ae:	9a01      	ldr	r2, [sp, #4]
  4018b0:	1a9d      	subs	r5, r3, r2
  4018b2:	2d00      	cmp	r5, #0
  4018b4:	f340 8211 	ble.w	401cda <_vfiprintf_r+0x6fe>
  4018b8:	2d10      	cmp	r5, #16
  4018ba:	f340 8490 	ble.w	4021de <_vfiprintf_r+0xc02>
  4018be:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4018c0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4018c2:	4ec4      	ldr	r6, [pc, #784]	; (401bd4 <_vfiprintf_r+0x5f8>)
  4018c4:	46d6      	mov	lr, sl
  4018c6:	2710      	movs	r7, #16
  4018c8:	46a2      	mov	sl, r4
  4018ca:	4619      	mov	r1, r3
  4018cc:	9c06      	ldr	r4, [sp, #24]
  4018ce:	e007      	b.n	4018e0 <_vfiprintf_r+0x304>
  4018d0:	f101 0c02 	add.w	ip, r1, #2
  4018d4:	f10e 0e08 	add.w	lr, lr, #8
  4018d8:	4601      	mov	r1, r0
  4018da:	3d10      	subs	r5, #16
  4018dc:	2d10      	cmp	r5, #16
  4018de:	dd11      	ble.n	401904 <_vfiprintf_r+0x328>
  4018e0:	1c48      	adds	r0, r1, #1
  4018e2:	3210      	adds	r2, #16
  4018e4:	2807      	cmp	r0, #7
  4018e6:	9211      	str	r2, [sp, #68]	; 0x44
  4018e8:	e88e 00c0 	stmia.w	lr, {r6, r7}
  4018ec:	9010      	str	r0, [sp, #64]	; 0x40
  4018ee:	ddef      	ble.n	4018d0 <_vfiprintf_r+0x2f4>
  4018f0:	2a00      	cmp	r2, #0
  4018f2:	f040 81e4 	bne.w	401cbe <_vfiprintf_r+0x6e2>
  4018f6:	3d10      	subs	r5, #16
  4018f8:	2d10      	cmp	r5, #16
  4018fa:	4611      	mov	r1, r2
  4018fc:	f04f 0c01 	mov.w	ip, #1
  401900:	46ce      	mov	lr, r9
  401902:	dced      	bgt.n	4018e0 <_vfiprintf_r+0x304>
  401904:	4654      	mov	r4, sl
  401906:	4661      	mov	r1, ip
  401908:	46f2      	mov	sl, lr
  40190a:	442a      	add	r2, r5
  40190c:	2907      	cmp	r1, #7
  40190e:	9211      	str	r2, [sp, #68]	; 0x44
  401910:	f8ca 6000 	str.w	r6, [sl]
  401914:	f8ca 5004 	str.w	r5, [sl, #4]
  401918:	9110      	str	r1, [sp, #64]	; 0x40
  40191a:	f300 82ec 	bgt.w	401ef6 <_vfiprintf_r+0x91a>
  40191e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401922:	f10a 0a08 	add.w	sl, sl, #8
  401926:	1c48      	adds	r0, r1, #1
  401928:	2d00      	cmp	r5, #0
  40192a:	f040 81de 	bne.w	401cea <_vfiprintf_r+0x70e>
  40192e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401930:	2b00      	cmp	r3, #0
  401932:	f000 81f8 	beq.w	401d26 <_vfiprintf_r+0x74a>
  401936:	3202      	adds	r2, #2
  401938:	a90e      	add	r1, sp, #56	; 0x38
  40193a:	2302      	movs	r3, #2
  40193c:	2807      	cmp	r0, #7
  40193e:	9211      	str	r2, [sp, #68]	; 0x44
  401940:	9010      	str	r0, [sp, #64]	; 0x40
  401942:	e88a 000a 	stmia.w	sl, {r1, r3}
  401946:	f340 81ea 	ble.w	401d1e <_vfiprintf_r+0x742>
  40194a:	2a00      	cmp	r2, #0
  40194c:	f040 838c 	bne.w	402068 <_vfiprintf_r+0xa8c>
  401950:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401952:	2b80      	cmp	r3, #128	; 0x80
  401954:	f04f 0001 	mov.w	r0, #1
  401958:	4611      	mov	r1, r2
  40195a:	46ca      	mov	sl, r9
  40195c:	f040 81e7 	bne.w	401d2e <_vfiprintf_r+0x752>
  401960:	9b08      	ldr	r3, [sp, #32]
  401962:	9d01      	ldr	r5, [sp, #4]
  401964:	1b5e      	subs	r6, r3, r5
  401966:	2e00      	cmp	r6, #0
  401968:	f340 81e1 	ble.w	401d2e <_vfiprintf_r+0x752>
  40196c:	2e10      	cmp	r6, #16
  40196e:	4d9a      	ldr	r5, [pc, #616]	; (401bd8 <_vfiprintf_r+0x5fc>)
  401970:	f340 8450 	ble.w	402214 <_vfiprintf_r+0xc38>
  401974:	46d4      	mov	ip, sl
  401976:	2710      	movs	r7, #16
  401978:	46a2      	mov	sl, r4
  40197a:	9c06      	ldr	r4, [sp, #24]
  40197c:	e007      	b.n	40198e <_vfiprintf_r+0x3b2>
  40197e:	f101 0e02 	add.w	lr, r1, #2
  401982:	f10c 0c08 	add.w	ip, ip, #8
  401986:	4601      	mov	r1, r0
  401988:	3e10      	subs	r6, #16
  40198a:	2e10      	cmp	r6, #16
  40198c:	dd11      	ble.n	4019b2 <_vfiprintf_r+0x3d6>
  40198e:	1c48      	adds	r0, r1, #1
  401990:	3210      	adds	r2, #16
  401992:	2807      	cmp	r0, #7
  401994:	9211      	str	r2, [sp, #68]	; 0x44
  401996:	e88c 00a0 	stmia.w	ip, {r5, r7}
  40199a:	9010      	str	r0, [sp, #64]	; 0x40
  40199c:	ddef      	ble.n	40197e <_vfiprintf_r+0x3a2>
  40199e:	2a00      	cmp	r2, #0
  4019a0:	f040 829d 	bne.w	401ede <_vfiprintf_r+0x902>
  4019a4:	3e10      	subs	r6, #16
  4019a6:	2e10      	cmp	r6, #16
  4019a8:	f04f 0e01 	mov.w	lr, #1
  4019ac:	4611      	mov	r1, r2
  4019ae:	46cc      	mov	ip, r9
  4019b0:	dced      	bgt.n	40198e <_vfiprintf_r+0x3b2>
  4019b2:	4654      	mov	r4, sl
  4019b4:	46e2      	mov	sl, ip
  4019b6:	4432      	add	r2, r6
  4019b8:	f1be 0f07 	cmp.w	lr, #7
  4019bc:	9211      	str	r2, [sp, #68]	; 0x44
  4019be:	e88a 0060 	stmia.w	sl, {r5, r6}
  4019c2:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  4019c6:	f300 8369 	bgt.w	40209c <_vfiprintf_r+0xac0>
  4019ca:	f10a 0a08 	add.w	sl, sl, #8
  4019ce:	f10e 0001 	add.w	r0, lr, #1
  4019d2:	4671      	mov	r1, lr
  4019d4:	e1ab      	b.n	401d2e <_vfiprintf_r+0x752>
  4019d6:	9608      	str	r6, [sp, #32]
  4019d8:	f013 0220 	ands.w	r2, r3, #32
  4019dc:	f040 838c 	bne.w	4020f8 <_vfiprintf_r+0xb1c>
  4019e0:	f013 0110 	ands.w	r1, r3, #16
  4019e4:	f040 831a 	bne.w	40201c <_vfiprintf_r+0xa40>
  4019e8:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  4019ec:	f000 8316 	beq.w	40201c <_vfiprintf_r+0xa40>
  4019f0:	9807      	ldr	r0, [sp, #28]
  4019f2:	460a      	mov	r2, r1
  4019f4:	4601      	mov	r1, r0
  4019f6:	3104      	adds	r1, #4
  4019f8:	8806      	ldrh	r6, [r0, #0]
  4019fa:	9107      	str	r1, [sp, #28]
  4019fc:	2700      	movs	r7, #0
  4019fe:	e720      	b.n	401842 <_vfiprintf_r+0x266>
  401a00:	9608      	str	r6, [sp, #32]
  401a02:	f043 0310 	orr.w	r3, r3, #16
  401a06:	e7e7      	b.n	4019d8 <_vfiprintf_r+0x3fc>
  401a08:	9608      	str	r6, [sp, #32]
  401a0a:	f043 0310 	orr.w	r3, r3, #16
  401a0e:	e708      	b.n	401822 <_vfiprintf_r+0x246>
  401a10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401a14:	f898 2000 	ldrb.w	r2, [r8]
  401a18:	e652      	b.n	4016c0 <_vfiprintf_r+0xe4>
  401a1a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401a1e:	2600      	movs	r6, #0
  401a20:	f818 2b01 	ldrb.w	r2, [r8], #1
  401a24:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  401a28:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  401a2c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401a30:	2909      	cmp	r1, #9
  401a32:	d9f5      	bls.n	401a20 <_vfiprintf_r+0x444>
  401a34:	e646      	b.n	4016c4 <_vfiprintf_r+0xe8>
  401a36:	9608      	str	r6, [sp, #32]
  401a38:	2800      	cmp	r0, #0
  401a3a:	f040 8408 	bne.w	40224e <_vfiprintf_r+0xc72>
  401a3e:	f043 0310 	orr.w	r3, r3, #16
  401a42:	069e      	lsls	r6, r3, #26
  401a44:	f100 834c 	bmi.w	4020e0 <_vfiprintf_r+0xb04>
  401a48:	06dd      	lsls	r5, r3, #27
  401a4a:	f100 82f3 	bmi.w	402034 <_vfiprintf_r+0xa58>
  401a4e:	0658      	lsls	r0, r3, #25
  401a50:	f140 82f0 	bpl.w	402034 <_vfiprintf_r+0xa58>
  401a54:	9d07      	ldr	r5, [sp, #28]
  401a56:	f9b5 6000 	ldrsh.w	r6, [r5]
  401a5a:	462a      	mov	r2, r5
  401a5c:	17f7      	asrs	r7, r6, #31
  401a5e:	3204      	adds	r2, #4
  401a60:	4630      	mov	r0, r6
  401a62:	4639      	mov	r1, r7
  401a64:	9207      	str	r2, [sp, #28]
  401a66:	2800      	cmp	r0, #0
  401a68:	f171 0200 	sbcs.w	r2, r1, #0
  401a6c:	f2c0 835d 	blt.w	40212a <_vfiprintf_r+0xb4e>
  401a70:	1c61      	adds	r1, r4, #1
  401a72:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401a76:	f04f 0201 	mov.w	r2, #1
  401a7a:	f47f aeea 	bne.w	401852 <_vfiprintf_r+0x276>
  401a7e:	ea56 0107 	orrs.w	r1, r6, r7
  401a82:	f000 824d 	beq.w	401f20 <_vfiprintf_r+0x944>
  401a86:	9302      	str	r3, [sp, #8]
  401a88:	2a01      	cmp	r2, #1
  401a8a:	f000 828c 	beq.w	401fa6 <_vfiprintf_r+0x9ca>
  401a8e:	2a02      	cmp	r2, #2
  401a90:	f040 825c 	bne.w	401f4c <_vfiprintf_r+0x970>
  401a94:	980b      	ldr	r0, [sp, #44]	; 0x2c
  401a96:	46cb      	mov	fp, r9
  401a98:	0933      	lsrs	r3, r6, #4
  401a9a:	f006 010f 	and.w	r1, r6, #15
  401a9e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  401aa2:	093a      	lsrs	r2, r7, #4
  401aa4:	461e      	mov	r6, r3
  401aa6:	4617      	mov	r7, r2
  401aa8:	5c43      	ldrb	r3, [r0, r1]
  401aaa:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  401aae:	ea56 0307 	orrs.w	r3, r6, r7
  401ab2:	d1f1      	bne.n	401a98 <_vfiprintf_r+0x4bc>
  401ab4:	eba9 030b 	sub.w	r3, r9, fp
  401ab8:	9305      	str	r3, [sp, #20]
  401aba:	e6e1      	b.n	401880 <_vfiprintf_r+0x2a4>
  401abc:	2800      	cmp	r0, #0
  401abe:	f040 83c0 	bne.w	402242 <_vfiprintf_r+0xc66>
  401ac2:	0699      	lsls	r1, r3, #26
  401ac4:	f100 8367 	bmi.w	402196 <_vfiprintf_r+0xbba>
  401ac8:	06da      	lsls	r2, r3, #27
  401aca:	f100 80f1 	bmi.w	401cb0 <_vfiprintf_r+0x6d4>
  401ace:	065b      	lsls	r3, r3, #25
  401ad0:	f140 80ee 	bpl.w	401cb0 <_vfiprintf_r+0x6d4>
  401ad4:	9a07      	ldr	r2, [sp, #28]
  401ad6:	6813      	ldr	r3, [r2, #0]
  401ad8:	3204      	adds	r2, #4
  401ada:	9207      	str	r2, [sp, #28]
  401adc:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  401ae0:	801a      	strh	r2, [r3, #0]
  401ae2:	e5b8      	b.n	401656 <_vfiprintf_r+0x7a>
  401ae4:	9807      	ldr	r0, [sp, #28]
  401ae6:	4a3d      	ldr	r2, [pc, #244]	; (401bdc <_vfiprintf_r+0x600>)
  401ae8:	9608      	str	r6, [sp, #32]
  401aea:	920b      	str	r2, [sp, #44]	; 0x2c
  401aec:	6806      	ldr	r6, [r0, #0]
  401aee:	2278      	movs	r2, #120	; 0x78
  401af0:	2130      	movs	r1, #48	; 0x30
  401af2:	3004      	adds	r0, #4
  401af4:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  401af8:	f043 0302 	orr.w	r3, r3, #2
  401afc:	9007      	str	r0, [sp, #28]
  401afe:	2700      	movs	r7, #0
  401b00:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  401b04:	2202      	movs	r2, #2
  401b06:	e69c      	b.n	401842 <_vfiprintf_r+0x266>
  401b08:	9608      	str	r6, [sp, #32]
  401b0a:	2800      	cmp	r0, #0
  401b0c:	d099      	beq.n	401a42 <_vfiprintf_r+0x466>
  401b0e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401b12:	e796      	b.n	401a42 <_vfiprintf_r+0x466>
  401b14:	f898 2000 	ldrb.w	r2, [r8]
  401b18:	2d00      	cmp	r5, #0
  401b1a:	f47f add1 	bne.w	4016c0 <_vfiprintf_r+0xe4>
  401b1e:	2001      	movs	r0, #1
  401b20:	2520      	movs	r5, #32
  401b22:	e5cd      	b.n	4016c0 <_vfiprintf_r+0xe4>
  401b24:	f043 0301 	orr.w	r3, r3, #1
  401b28:	f898 2000 	ldrb.w	r2, [r8]
  401b2c:	e5c8      	b.n	4016c0 <_vfiprintf_r+0xe4>
  401b2e:	9608      	str	r6, [sp, #32]
  401b30:	2800      	cmp	r0, #0
  401b32:	f040 8393 	bne.w	40225c <_vfiprintf_r+0xc80>
  401b36:	4929      	ldr	r1, [pc, #164]	; (401bdc <_vfiprintf_r+0x600>)
  401b38:	910b      	str	r1, [sp, #44]	; 0x2c
  401b3a:	069f      	lsls	r7, r3, #26
  401b3c:	f100 82e8 	bmi.w	402110 <_vfiprintf_r+0xb34>
  401b40:	9807      	ldr	r0, [sp, #28]
  401b42:	06de      	lsls	r6, r3, #27
  401b44:	4601      	mov	r1, r0
  401b46:	f100 8270 	bmi.w	40202a <_vfiprintf_r+0xa4e>
  401b4a:	065d      	lsls	r5, r3, #25
  401b4c:	f140 826d 	bpl.w	40202a <_vfiprintf_r+0xa4e>
  401b50:	3104      	adds	r1, #4
  401b52:	8806      	ldrh	r6, [r0, #0]
  401b54:	9107      	str	r1, [sp, #28]
  401b56:	2700      	movs	r7, #0
  401b58:	07d8      	lsls	r0, r3, #31
  401b5a:	f140 8222 	bpl.w	401fa2 <_vfiprintf_r+0x9c6>
  401b5e:	ea56 0107 	orrs.w	r1, r6, r7
  401b62:	f000 821e 	beq.w	401fa2 <_vfiprintf_r+0x9c6>
  401b66:	2130      	movs	r1, #48	; 0x30
  401b68:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  401b6c:	f043 0302 	orr.w	r3, r3, #2
  401b70:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  401b74:	2202      	movs	r2, #2
  401b76:	e664      	b.n	401842 <_vfiprintf_r+0x266>
  401b78:	9608      	str	r6, [sp, #32]
  401b7a:	2800      	cmp	r0, #0
  401b7c:	f040 836b 	bne.w	402256 <_vfiprintf_r+0xc7a>
  401b80:	4917      	ldr	r1, [pc, #92]	; (401be0 <_vfiprintf_r+0x604>)
  401b82:	910b      	str	r1, [sp, #44]	; 0x2c
  401b84:	e7d9      	b.n	401b3a <_vfiprintf_r+0x55e>
  401b86:	9907      	ldr	r1, [sp, #28]
  401b88:	9608      	str	r6, [sp, #32]
  401b8a:	680a      	ldr	r2, [r1, #0]
  401b8c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  401b90:	f04f 0000 	mov.w	r0, #0
  401b94:	460a      	mov	r2, r1
  401b96:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  401b9a:	3204      	adds	r2, #4
  401b9c:	2001      	movs	r0, #1
  401b9e:	9001      	str	r0, [sp, #4]
  401ba0:	9207      	str	r2, [sp, #28]
  401ba2:	9005      	str	r0, [sp, #20]
  401ba4:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  401ba8:	9302      	str	r3, [sp, #8]
  401baa:	2400      	movs	r4, #0
  401bac:	e670      	b.n	401890 <_vfiprintf_r+0x2b4>
  401bae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401bb2:	f898 2000 	ldrb.w	r2, [r8]
  401bb6:	e583      	b.n	4016c0 <_vfiprintf_r+0xe4>
  401bb8:	f898 2000 	ldrb.w	r2, [r8]
  401bbc:	2a6c      	cmp	r2, #108	; 0x6c
  401bbe:	bf03      	ittte	eq
  401bc0:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  401bc4:	f043 0320 	orreq.w	r3, r3, #32
  401bc8:	f108 0801 	addeq.w	r8, r8, #1
  401bcc:	f043 0310 	orrne.w	r3, r3, #16
  401bd0:	e576      	b.n	4016c0 <_vfiprintf_r+0xe4>
  401bd2:	bf00      	nop
  401bd4:	0040420c 	.word	0x0040420c
  401bd8:	0040421c 	.word	0x0040421c
  401bdc:	004041f0 	.word	0x004041f0
  401be0:	004041dc 	.word	0x004041dc
  401be4:	9907      	ldr	r1, [sp, #28]
  401be6:	680e      	ldr	r6, [r1, #0]
  401be8:	460a      	mov	r2, r1
  401bea:	2e00      	cmp	r6, #0
  401bec:	f102 0204 	add.w	r2, r2, #4
  401bf0:	f6ff ae0f 	blt.w	401812 <_vfiprintf_r+0x236>
  401bf4:	9207      	str	r2, [sp, #28]
  401bf6:	f898 2000 	ldrb.w	r2, [r8]
  401bfa:	e561      	b.n	4016c0 <_vfiprintf_r+0xe4>
  401bfc:	f898 2000 	ldrb.w	r2, [r8]
  401c00:	2001      	movs	r0, #1
  401c02:	252b      	movs	r5, #43	; 0x2b
  401c04:	e55c      	b.n	4016c0 <_vfiprintf_r+0xe4>
  401c06:	9907      	ldr	r1, [sp, #28]
  401c08:	9608      	str	r6, [sp, #32]
  401c0a:	f8d1 b000 	ldr.w	fp, [r1]
  401c0e:	f04f 0200 	mov.w	r2, #0
  401c12:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  401c16:	1d0e      	adds	r6, r1, #4
  401c18:	f1bb 0f00 	cmp.w	fp, #0
  401c1c:	f000 82e5 	beq.w	4021ea <_vfiprintf_r+0xc0e>
  401c20:	1c67      	adds	r7, r4, #1
  401c22:	f000 82c4 	beq.w	4021ae <_vfiprintf_r+0xbd2>
  401c26:	4622      	mov	r2, r4
  401c28:	2100      	movs	r1, #0
  401c2a:	4658      	mov	r0, fp
  401c2c:	9301      	str	r3, [sp, #4]
  401c2e:	f001 fbd7 	bl	4033e0 <memchr>
  401c32:	9b01      	ldr	r3, [sp, #4]
  401c34:	2800      	cmp	r0, #0
  401c36:	f000 82e5 	beq.w	402204 <_vfiprintf_r+0xc28>
  401c3a:	eba0 020b 	sub.w	r2, r0, fp
  401c3e:	9205      	str	r2, [sp, #20]
  401c40:	9607      	str	r6, [sp, #28]
  401c42:	9302      	str	r3, [sp, #8]
  401c44:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401c48:	2400      	movs	r4, #0
  401c4a:	e619      	b.n	401880 <_vfiprintf_r+0x2a4>
  401c4c:	f898 2000 	ldrb.w	r2, [r8]
  401c50:	2a2a      	cmp	r2, #42	; 0x2a
  401c52:	f108 0701 	add.w	r7, r8, #1
  401c56:	f000 82e9 	beq.w	40222c <_vfiprintf_r+0xc50>
  401c5a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401c5e:	2909      	cmp	r1, #9
  401c60:	46b8      	mov	r8, r7
  401c62:	f04f 0400 	mov.w	r4, #0
  401c66:	f63f ad2d 	bhi.w	4016c4 <_vfiprintf_r+0xe8>
  401c6a:	f818 2b01 	ldrb.w	r2, [r8], #1
  401c6e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401c72:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  401c76:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401c7a:	2909      	cmp	r1, #9
  401c7c:	d9f5      	bls.n	401c6a <_vfiprintf_r+0x68e>
  401c7e:	e521      	b.n	4016c4 <_vfiprintf_r+0xe8>
  401c80:	f043 0320 	orr.w	r3, r3, #32
  401c84:	f898 2000 	ldrb.w	r2, [r8]
  401c88:	e51a      	b.n	4016c0 <_vfiprintf_r+0xe4>
  401c8a:	9608      	str	r6, [sp, #32]
  401c8c:	2800      	cmp	r0, #0
  401c8e:	f040 82db 	bne.w	402248 <_vfiprintf_r+0xc6c>
  401c92:	2a00      	cmp	r2, #0
  401c94:	f000 80e7 	beq.w	401e66 <_vfiprintf_r+0x88a>
  401c98:	2101      	movs	r1, #1
  401c9a:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  401c9e:	f04f 0200 	mov.w	r2, #0
  401ca2:	9101      	str	r1, [sp, #4]
  401ca4:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  401ca8:	9105      	str	r1, [sp, #20]
  401caa:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  401cae:	e77b      	b.n	401ba8 <_vfiprintf_r+0x5cc>
  401cb0:	9a07      	ldr	r2, [sp, #28]
  401cb2:	6813      	ldr	r3, [r2, #0]
  401cb4:	3204      	adds	r2, #4
  401cb6:	9207      	str	r2, [sp, #28]
  401cb8:	9a03      	ldr	r2, [sp, #12]
  401cba:	601a      	str	r2, [r3, #0]
  401cbc:	e4cb      	b.n	401656 <_vfiprintf_r+0x7a>
  401cbe:	aa0f      	add	r2, sp, #60	; 0x3c
  401cc0:	9904      	ldr	r1, [sp, #16]
  401cc2:	4620      	mov	r0, r4
  401cc4:	f7ff fc4a 	bl	40155c <__sprint_r.part.0>
  401cc8:	2800      	cmp	r0, #0
  401cca:	f040 8139 	bne.w	401f40 <_vfiprintf_r+0x964>
  401cce:	9910      	ldr	r1, [sp, #64]	; 0x40
  401cd0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401cd2:	f101 0c01 	add.w	ip, r1, #1
  401cd6:	46ce      	mov	lr, r9
  401cd8:	e5ff      	b.n	4018da <_vfiprintf_r+0x2fe>
  401cda:	9910      	ldr	r1, [sp, #64]	; 0x40
  401cdc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401cde:	1c48      	adds	r0, r1, #1
  401ce0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401ce4:	2d00      	cmp	r5, #0
  401ce6:	f43f ae22 	beq.w	40192e <_vfiprintf_r+0x352>
  401cea:	3201      	adds	r2, #1
  401cec:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  401cf0:	2101      	movs	r1, #1
  401cf2:	2807      	cmp	r0, #7
  401cf4:	9211      	str	r2, [sp, #68]	; 0x44
  401cf6:	9010      	str	r0, [sp, #64]	; 0x40
  401cf8:	f8ca 5000 	str.w	r5, [sl]
  401cfc:	f8ca 1004 	str.w	r1, [sl, #4]
  401d00:	f340 8108 	ble.w	401f14 <_vfiprintf_r+0x938>
  401d04:	2a00      	cmp	r2, #0
  401d06:	f040 81bc 	bne.w	402082 <_vfiprintf_r+0xaa6>
  401d0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401d0c:	2b00      	cmp	r3, #0
  401d0e:	f43f ae1f 	beq.w	401950 <_vfiprintf_r+0x374>
  401d12:	ab0e      	add	r3, sp, #56	; 0x38
  401d14:	2202      	movs	r2, #2
  401d16:	4608      	mov	r0, r1
  401d18:	931c      	str	r3, [sp, #112]	; 0x70
  401d1a:	921d      	str	r2, [sp, #116]	; 0x74
  401d1c:	46ca      	mov	sl, r9
  401d1e:	4601      	mov	r1, r0
  401d20:	f10a 0a08 	add.w	sl, sl, #8
  401d24:	3001      	adds	r0, #1
  401d26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401d28:	2b80      	cmp	r3, #128	; 0x80
  401d2a:	f43f ae19 	beq.w	401960 <_vfiprintf_r+0x384>
  401d2e:	9b05      	ldr	r3, [sp, #20]
  401d30:	1ae4      	subs	r4, r4, r3
  401d32:	2c00      	cmp	r4, #0
  401d34:	dd2e      	ble.n	401d94 <_vfiprintf_r+0x7b8>
  401d36:	2c10      	cmp	r4, #16
  401d38:	4db3      	ldr	r5, [pc, #716]	; (402008 <_vfiprintf_r+0xa2c>)
  401d3a:	dd1e      	ble.n	401d7a <_vfiprintf_r+0x79e>
  401d3c:	46d6      	mov	lr, sl
  401d3e:	2610      	movs	r6, #16
  401d40:	9f06      	ldr	r7, [sp, #24]
  401d42:	f8dd a010 	ldr.w	sl, [sp, #16]
  401d46:	e006      	b.n	401d56 <_vfiprintf_r+0x77a>
  401d48:	1c88      	adds	r0, r1, #2
  401d4a:	f10e 0e08 	add.w	lr, lr, #8
  401d4e:	4619      	mov	r1, r3
  401d50:	3c10      	subs	r4, #16
  401d52:	2c10      	cmp	r4, #16
  401d54:	dd10      	ble.n	401d78 <_vfiprintf_r+0x79c>
  401d56:	1c4b      	adds	r3, r1, #1
  401d58:	3210      	adds	r2, #16
  401d5a:	2b07      	cmp	r3, #7
  401d5c:	9211      	str	r2, [sp, #68]	; 0x44
  401d5e:	e88e 0060 	stmia.w	lr, {r5, r6}
  401d62:	9310      	str	r3, [sp, #64]	; 0x40
  401d64:	ddf0      	ble.n	401d48 <_vfiprintf_r+0x76c>
  401d66:	2a00      	cmp	r2, #0
  401d68:	d165      	bne.n	401e36 <_vfiprintf_r+0x85a>
  401d6a:	3c10      	subs	r4, #16
  401d6c:	2c10      	cmp	r4, #16
  401d6e:	f04f 0001 	mov.w	r0, #1
  401d72:	4611      	mov	r1, r2
  401d74:	46ce      	mov	lr, r9
  401d76:	dcee      	bgt.n	401d56 <_vfiprintf_r+0x77a>
  401d78:	46f2      	mov	sl, lr
  401d7a:	4422      	add	r2, r4
  401d7c:	2807      	cmp	r0, #7
  401d7e:	9211      	str	r2, [sp, #68]	; 0x44
  401d80:	f8ca 5000 	str.w	r5, [sl]
  401d84:	f8ca 4004 	str.w	r4, [sl, #4]
  401d88:	9010      	str	r0, [sp, #64]	; 0x40
  401d8a:	f300 8085 	bgt.w	401e98 <_vfiprintf_r+0x8bc>
  401d8e:	f10a 0a08 	add.w	sl, sl, #8
  401d92:	3001      	adds	r0, #1
  401d94:	9905      	ldr	r1, [sp, #20]
  401d96:	f8ca b000 	str.w	fp, [sl]
  401d9a:	440a      	add	r2, r1
  401d9c:	2807      	cmp	r0, #7
  401d9e:	9211      	str	r2, [sp, #68]	; 0x44
  401da0:	f8ca 1004 	str.w	r1, [sl, #4]
  401da4:	9010      	str	r0, [sp, #64]	; 0x40
  401da6:	f340 8082 	ble.w	401eae <_vfiprintf_r+0x8d2>
  401daa:	2a00      	cmp	r2, #0
  401dac:	f040 8118 	bne.w	401fe0 <_vfiprintf_r+0xa04>
  401db0:	9b02      	ldr	r3, [sp, #8]
  401db2:	9210      	str	r2, [sp, #64]	; 0x40
  401db4:	0758      	lsls	r0, r3, #29
  401db6:	d535      	bpl.n	401e24 <_vfiprintf_r+0x848>
  401db8:	9b08      	ldr	r3, [sp, #32]
  401dba:	9901      	ldr	r1, [sp, #4]
  401dbc:	1a5c      	subs	r4, r3, r1
  401dbe:	2c00      	cmp	r4, #0
  401dc0:	f340 80e7 	ble.w	401f92 <_vfiprintf_r+0x9b6>
  401dc4:	46ca      	mov	sl, r9
  401dc6:	2c10      	cmp	r4, #16
  401dc8:	f340 8218 	ble.w	4021fc <_vfiprintf_r+0xc20>
  401dcc:	9910      	ldr	r1, [sp, #64]	; 0x40
  401dce:	4e8f      	ldr	r6, [pc, #572]	; (40200c <_vfiprintf_r+0xa30>)
  401dd0:	9f06      	ldr	r7, [sp, #24]
  401dd2:	f8dd b010 	ldr.w	fp, [sp, #16]
  401dd6:	2510      	movs	r5, #16
  401dd8:	e006      	b.n	401de8 <_vfiprintf_r+0x80c>
  401dda:	1c88      	adds	r0, r1, #2
  401ddc:	f10a 0a08 	add.w	sl, sl, #8
  401de0:	4619      	mov	r1, r3
  401de2:	3c10      	subs	r4, #16
  401de4:	2c10      	cmp	r4, #16
  401de6:	dd11      	ble.n	401e0c <_vfiprintf_r+0x830>
  401de8:	1c4b      	adds	r3, r1, #1
  401dea:	3210      	adds	r2, #16
  401dec:	2b07      	cmp	r3, #7
  401dee:	9211      	str	r2, [sp, #68]	; 0x44
  401df0:	f8ca 6000 	str.w	r6, [sl]
  401df4:	f8ca 5004 	str.w	r5, [sl, #4]
  401df8:	9310      	str	r3, [sp, #64]	; 0x40
  401dfa:	ddee      	ble.n	401dda <_vfiprintf_r+0x7fe>
  401dfc:	bb42      	cbnz	r2, 401e50 <_vfiprintf_r+0x874>
  401dfe:	3c10      	subs	r4, #16
  401e00:	2c10      	cmp	r4, #16
  401e02:	f04f 0001 	mov.w	r0, #1
  401e06:	4611      	mov	r1, r2
  401e08:	46ca      	mov	sl, r9
  401e0a:	dced      	bgt.n	401de8 <_vfiprintf_r+0x80c>
  401e0c:	4422      	add	r2, r4
  401e0e:	2807      	cmp	r0, #7
  401e10:	9211      	str	r2, [sp, #68]	; 0x44
  401e12:	f8ca 6000 	str.w	r6, [sl]
  401e16:	f8ca 4004 	str.w	r4, [sl, #4]
  401e1a:	9010      	str	r0, [sp, #64]	; 0x40
  401e1c:	dd51      	ble.n	401ec2 <_vfiprintf_r+0x8e6>
  401e1e:	2a00      	cmp	r2, #0
  401e20:	f040 819b 	bne.w	40215a <_vfiprintf_r+0xb7e>
  401e24:	9b03      	ldr	r3, [sp, #12]
  401e26:	9a08      	ldr	r2, [sp, #32]
  401e28:	9901      	ldr	r1, [sp, #4]
  401e2a:	428a      	cmp	r2, r1
  401e2c:	bfac      	ite	ge
  401e2e:	189b      	addge	r3, r3, r2
  401e30:	185b      	addlt	r3, r3, r1
  401e32:	9303      	str	r3, [sp, #12]
  401e34:	e04e      	b.n	401ed4 <_vfiprintf_r+0x8f8>
  401e36:	aa0f      	add	r2, sp, #60	; 0x3c
  401e38:	4651      	mov	r1, sl
  401e3a:	4638      	mov	r0, r7
  401e3c:	f7ff fb8e 	bl	40155c <__sprint_r.part.0>
  401e40:	2800      	cmp	r0, #0
  401e42:	f040 813f 	bne.w	4020c4 <_vfiprintf_r+0xae8>
  401e46:	9910      	ldr	r1, [sp, #64]	; 0x40
  401e48:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401e4a:	1c48      	adds	r0, r1, #1
  401e4c:	46ce      	mov	lr, r9
  401e4e:	e77f      	b.n	401d50 <_vfiprintf_r+0x774>
  401e50:	aa0f      	add	r2, sp, #60	; 0x3c
  401e52:	4659      	mov	r1, fp
  401e54:	4638      	mov	r0, r7
  401e56:	f7ff fb81 	bl	40155c <__sprint_r.part.0>
  401e5a:	b960      	cbnz	r0, 401e76 <_vfiprintf_r+0x89a>
  401e5c:	9910      	ldr	r1, [sp, #64]	; 0x40
  401e5e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401e60:	1c48      	adds	r0, r1, #1
  401e62:	46ca      	mov	sl, r9
  401e64:	e7bd      	b.n	401de2 <_vfiprintf_r+0x806>
  401e66:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401e68:	f8dd b010 	ldr.w	fp, [sp, #16]
  401e6c:	2b00      	cmp	r3, #0
  401e6e:	f040 81d4 	bne.w	40221a <_vfiprintf_r+0xc3e>
  401e72:	2300      	movs	r3, #0
  401e74:	9310      	str	r3, [sp, #64]	; 0x40
  401e76:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401e7a:	f013 0f01 	tst.w	r3, #1
  401e7e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  401e82:	d102      	bne.n	401e8a <_vfiprintf_r+0x8ae>
  401e84:	059a      	lsls	r2, r3, #22
  401e86:	f140 80de 	bpl.w	402046 <_vfiprintf_r+0xa6a>
  401e8a:	065b      	lsls	r3, r3, #25
  401e8c:	f53f acb2 	bmi.w	4017f4 <_vfiprintf_r+0x218>
  401e90:	9803      	ldr	r0, [sp, #12]
  401e92:	b02d      	add	sp, #180	; 0xb4
  401e94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401e98:	2a00      	cmp	r2, #0
  401e9a:	f040 8106 	bne.w	4020aa <_vfiprintf_r+0xace>
  401e9e:	9a05      	ldr	r2, [sp, #20]
  401ea0:	921d      	str	r2, [sp, #116]	; 0x74
  401ea2:	2301      	movs	r3, #1
  401ea4:	9211      	str	r2, [sp, #68]	; 0x44
  401ea6:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  401eaa:	9310      	str	r3, [sp, #64]	; 0x40
  401eac:	46ca      	mov	sl, r9
  401eae:	f10a 0a08 	add.w	sl, sl, #8
  401eb2:	9b02      	ldr	r3, [sp, #8]
  401eb4:	0759      	lsls	r1, r3, #29
  401eb6:	d504      	bpl.n	401ec2 <_vfiprintf_r+0x8e6>
  401eb8:	9b08      	ldr	r3, [sp, #32]
  401eba:	9901      	ldr	r1, [sp, #4]
  401ebc:	1a5c      	subs	r4, r3, r1
  401ebe:	2c00      	cmp	r4, #0
  401ec0:	dc81      	bgt.n	401dc6 <_vfiprintf_r+0x7ea>
  401ec2:	9b03      	ldr	r3, [sp, #12]
  401ec4:	9908      	ldr	r1, [sp, #32]
  401ec6:	9801      	ldr	r0, [sp, #4]
  401ec8:	4281      	cmp	r1, r0
  401eca:	bfac      	ite	ge
  401ecc:	185b      	addge	r3, r3, r1
  401ece:	181b      	addlt	r3, r3, r0
  401ed0:	9303      	str	r3, [sp, #12]
  401ed2:	bb72      	cbnz	r2, 401f32 <_vfiprintf_r+0x956>
  401ed4:	2300      	movs	r3, #0
  401ed6:	9310      	str	r3, [sp, #64]	; 0x40
  401ed8:	46ca      	mov	sl, r9
  401eda:	f7ff bbbc 	b.w	401656 <_vfiprintf_r+0x7a>
  401ede:	aa0f      	add	r2, sp, #60	; 0x3c
  401ee0:	9904      	ldr	r1, [sp, #16]
  401ee2:	4620      	mov	r0, r4
  401ee4:	f7ff fb3a 	bl	40155c <__sprint_r.part.0>
  401ee8:	bb50      	cbnz	r0, 401f40 <_vfiprintf_r+0x964>
  401eea:	9910      	ldr	r1, [sp, #64]	; 0x40
  401eec:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401eee:	f101 0e01 	add.w	lr, r1, #1
  401ef2:	46cc      	mov	ip, r9
  401ef4:	e548      	b.n	401988 <_vfiprintf_r+0x3ac>
  401ef6:	2a00      	cmp	r2, #0
  401ef8:	f040 8140 	bne.w	40217c <_vfiprintf_r+0xba0>
  401efc:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  401f00:	2900      	cmp	r1, #0
  401f02:	f000 811b 	beq.w	40213c <_vfiprintf_r+0xb60>
  401f06:	2201      	movs	r2, #1
  401f08:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  401f0c:	4610      	mov	r0, r2
  401f0e:	921d      	str	r2, [sp, #116]	; 0x74
  401f10:	911c      	str	r1, [sp, #112]	; 0x70
  401f12:	46ca      	mov	sl, r9
  401f14:	4601      	mov	r1, r0
  401f16:	f10a 0a08 	add.w	sl, sl, #8
  401f1a:	3001      	adds	r0, #1
  401f1c:	e507      	b.n	40192e <_vfiprintf_r+0x352>
  401f1e:	9b02      	ldr	r3, [sp, #8]
  401f20:	2a01      	cmp	r2, #1
  401f22:	f000 8098 	beq.w	402056 <_vfiprintf_r+0xa7a>
  401f26:	2a02      	cmp	r2, #2
  401f28:	d10d      	bne.n	401f46 <_vfiprintf_r+0x96a>
  401f2a:	9302      	str	r3, [sp, #8]
  401f2c:	2600      	movs	r6, #0
  401f2e:	2700      	movs	r7, #0
  401f30:	e5b0      	b.n	401a94 <_vfiprintf_r+0x4b8>
  401f32:	aa0f      	add	r2, sp, #60	; 0x3c
  401f34:	9904      	ldr	r1, [sp, #16]
  401f36:	9806      	ldr	r0, [sp, #24]
  401f38:	f7ff fb10 	bl	40155c <__sprint_r.part.0>
  401f3c:	2800      	cmp	r0, #0
  401f3e:	d0c9      	beq.n	401ed4 <_vfiprintf_r+0x8f8>
  401f40:	f8dd b010 	ldr.w	fp, [sp, #16]
  401f44:	e797      	b.n	401e76 <_vfiprintf_r+0x89a>
  401f46:	9302      	str	r3, [sp, #8]
  401f48:	2600      	movs	r6, #0
  401f4a:	2700      	movs	r7, #0
  401f4c:	4649      	mov	r1, r9
  401f4e:	e000      	b.n	401f52 <_vfiprintf_r+0x976>
  401f50:	4659      	mov	r1, fp
  401f52:	08f2      	lsrs	r2, r6, #3
  401f54:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  401f58:	08f8      	lsrs	r0, r7, #3
  401f5a:	f006 0307 	and.w	r3, r6, #7
  401f5e:	4607      	mov	r7, r0
  401f60:	4616      	mov	r6, r2
  401f62:	3330      	adds	r3, #48	; 0x30
  401f64:	ea56 0207 	orrs.w	r2, r6, r7
  401f68:	f801 3c01 	strb.w	r3, [r1, #-1]
  401f6c:	f101 3bff 	add.w	fp, r1, #4294967295
  401f70:	d1ee      	bne.n	401f50 <_vfiprintf_r+0x974>
  401f72:	9a02      	ldr	r2, [sp, #8]
  401f74:	07d6      	lsls	r6, r2, #31
  401f76:	f57f ad9d 	bpl.w	401ab4 <_vfiprintf_r+0x4d8>
  401f7a:	2b30      	cmp	r3, #48	; 0x30
  401f7c:	f43f ad9a 	beq.w	401ab4 <_vfiprintf_r+0x4d8>
  401f80:	3902      	subs	r1, #2
  401f82:	2330      	movs	r3, #48	; 0x30
  401f84:	f80b 3c01 	strb.w	r3, [fp, #-1]
  401f88:	eba9 0301 	sub.w	r3, r9, r1
  401f8c:	9305      	str	r3, [sp, #20]
  401f8e:	468b      	mov	fp, r1
  401f90:	e476      	b.n	401880 <_vfiprintf_r+0x2a4>
  401f92:	9b03      	ldr	r3, [sp, #12]
  401f94:	9a08      	ldr	r2, [sp, #32]
  401f96:	428a      	cmp	r2, r1
  401f98:	bfac      	ite	ge
  401f9a:	189b      	addge	r3, r3, r2
  401f9c:	185b      	addlt	r3, r3, r1
  401f9e:	9303      	str	r3, [sp, #12]
  401fa0:	e798      	b.n	401ed4 <_vfiprintf_r+0x8f8>
  401fa2:	2202      	movs	r2, #2
  401fa4:	e44d      	b.n	401842 <_vfiprintf_r+0x266>
  401fa6:	2f00      	cmp	r7, #0
  401fa8:	bf08      	it	eq
  401faa:	2e0a      	cmpeq	r6, #10
  401fac:	d352      	bcc.n	402054 <_vfiprintf_r+0xa78>
  401fae:	46cb      	mov	fp, r9
  401fb0:	4630      	mov	r0, r6
  401fb2:	4639      	mov	r1, r7
  401fb4:	220a      	movs	r2, #10
  401fb6:	2300      	movs	r3, #0
  401fb8:	f001 ff36 	bl	403e28 <__aeabi_uldivmod>
  401fbc:	3230      	adds	r2, #48	; 0x30
  401fbe:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  401fc2:	4630      	mov	r0, r6
  401fc4:	4639      	mov	r1, r7
  401fc6:	2300      	movs	r3, #0
  401fc8:	220a      	movs	r2, #10
  401fca:	f001 ff2d 	bl	403e28 <__aeabi_uldivmod>
  401fce:	4606      	mov	r6, r0
  401fd0:	460f      	mov	r7, r1
  401fd2:	ea56 0307 	orrs.w	r3, r6, r7
  401fd6:	d1eb      	bne.n	401fb0 <_vfiprintf_r+0x9d4>
  401fd8:	e56c      	b.n	401ab4 <_vfiprintf_r+0x4d8>
  401fda:	9405      	str	r4, [sp, #20]
  401fdc:	46cb      	mov	fp, r9
  401fde:	e44f      	b.n	401880 <_vfiprintf_r+0x2a4>
  401fe0:	aa0f      	add	r2, sp, #60	; 0x3c
  401fe2:	9904      	ldr	r1, [sp, #16]
  401fe4:	9806      	ldr	r0, [sp, #24]
  401fe6:	f7ff fab9 	bl	40155c <__sprint_r.part.0>
  401fea:	2800      	cmp	r0, #0
  401fec:	d1a8      	bne.n	401f40 <_vfiprintf_r+0x964>
  401fee:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401ff0:	46ca      	mov	sl, r9
  401ff2:	e75e      	b.n	401eb2 <_vfiprintf_r+0x8d6>
  401ff4:	aa0f      	add	r2, sp, #60	; 0x3c
  401ff6:	9904      	ldr	r1, [sp, #16]
  401ff8:	9806      	ldr	r0, [sp, #24]
  401ffa:	f7ff faaf 	bl	40155c <__sprint_r.part.0>
  401ffe:	2800      	cmp	r0, #0
  402000:	d19e      	bne.n	401f40 <_vfiprintf_r+0x964>
  402002:	46ca      	mov	sl, r9
  402004:	f7ff bbc0 	b.w	401788 <_vfiprintf_r+0x1ac>
  402008:	0040421c 	.word	0x0040421c
  40200c:	0040420c 	.word	0x0040420c
  402010:	3104      	adds	r1, #4
  402012:	6816      	ldr	r6, [r2, #0]
  402014:	9107      	str	r1, [sp, #28]
  402016:	2201      	movs	r2, #1
  402018:	2700      	movs	r7, #0
  40201a:	e412      	b.n	401842 <_vfiprintf_r+0x266>
  40201c:	9807      	ldr	r0, [sp, #28]
  40201e:	4601      	mov	r1, r0
  402020:	3104      	adds	r1, #4
  402022:	6806      	ldr	r6, [r0, #0]
  402024:	9107      	str	r1, [sp, #28]
  402026:	2700      	movs	r7, #0
  402028:	e40b      	b.n	401842 <_vfiprintf_r+0x266>
  40202a:	680e      	ldr	r6, [r1, #0]
  40202c:	3104      	adds	r1, #4
  40202e:	9107      	str	r1, [sp, #28]
  402030:	2700      	movs	r7, #0
  402032:	e591      	b.n	401b58 <_vfiprintf_r+0x57c>
  402034:	9907      	ldr	r1, [sp, #28]
  402036:	680e      	ldr	r6, [r1, #0]
  402038:	460a      	mov	r2, r1
  40203a:	17f7      	asrs	r7, r6, #31
  40203c:	3204      	adds	r2, #4
  40203e:	9207      	str	r2, [sp, #28]
  402040:	4630      	mov	r0, r6
  402042:	4639      	mov	r1, r7
  402044:	e50f      	b.n	401a66 <_vfiprintf_r+0x48a>
  402046:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40204a:	f000 fe7f 	bl	402d4c <__retarget_lock_release_recursive>
  40204e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  402052:	e71a      	b.n	401e8a <_vfiprintf_r+0x8ae>
  402054:	9b02      	ldr	r3, [sp, #8]
  402056:	9302      	str	r3, [sp, #8]
  402058:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  40205c:	3630      	adds	r6, #48	; 0x30
  40205e:	2301      	movs	r3, #1
  402060:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  402064:	9305      	str	r3, [sp, #20]
  402066:	e40b      	b.n	401880 <_vfiprintf_r+0x2a4>
  402068:	aa0f      	add	r2, sp, #60	; 0x3c
  40206a:	9904      	ldr	r1, [sp, #16]
  40206c:	9806      	ldr	r0, [sp, #24]
  40206e:	f7ff fa75 	bl	40155c <__sprint_r.part.0>
  402072:	2800      	cmp	r0, #0
  402074:	f47f af64 	bne.w	401f40 <_vfiprintf_r+0x964>
  402078:	9910      	ldr	r1, [sp, #64]	; 0x40
  40207a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40207c:	1c48      	adds	r0, r1, #1
  40207e:	46ca      	mov	sl, r9
  402080:	e651      	b.n	401d26 <_vfiprintf_r+0x74a>
  402082:	aa0f      	add	r2, sp, #60	; 0x3c
  402084:	9904      	ldr	r1, [sp, #16]
  402086:	9806      	ldr	r0, [sp, #24]
  402088:	f7ff fa68 	bl	40155c <__sprint_r.part.0>
  40208c:	2800      	cmp	r0, #0
  40208e:	f47f af57 	bne.w	401f40 <_vfiprintf_r+0x964>
  402092:	9910      	ldr	r1, [sp, #64]	; 0x40
  402094:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402096:	1c48      	adds	r0, r1, #1
  402098:	46ca      	mov	sl, r9
  40209a:	e448      	b.n	40192e <_vfiprintf_r+0x352>
  40209c:	2a00      	cmp	r2, #0
  40209e:	f040 8091 	bne.w	4021c4 <_vfiprintf_r+0xbe8>
  4020a2:	2001      	movs	r0, #1
  4020a4:	4611      	mov	r1, r2
  4020a6:	46ca      	mov	sl, r9
  4020a8:	e641      	b.n	401d2e <_vfiprintf_r+0x752>
  4020aa:	aa0f      	add	r2, sp, #60	; 0x3c
  4020ac:	9904      	ldr	r1, [sp, #16]
  4020ae:	9806      	ldr	r0, [sp, #24]
  4020b0:	f7ff fa54 	bl	40155c <__sprint_r.part.0>
  4020b4:	2800      	cmp	r0, #0
  4020b6:	f47f af43 	bne.w	401f40 <_vfiprintf_r+0x964>
  4020ba:	9810      	ldr	r0, [sp, #64]	; 0x40
  4020bc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4020be:	3001      	adds	r0, #1
  4020c0:	46ca      	mov	sl, r9
  4020c2:	e667      	b.n	401d94 <_vfiprintf_r+0x7b8>
  4020c4:	46d3      	mov	fp, sl
  4020c6:	e6d6      	b.n	401e76 <_vfiprintf_r+0x89a>
  4020c8:	9e07      	ldr	r6, [sp, #28]
  4020ca:	3607      	adds	r6, #7
  4020cc:	f026 0207 	bic.w	r2, r6, #7
  4020d0:	f102 0108 	add.w	r1, r2, #8
  4020d4:	e9d2 6700 	ldrd	r6, r7, [r2]
  4020d8:	9107      	str	r1, [sp, #28]
  4020da:	2201      	movs	r2, #1
  4020dc:	f7ff bbb1 	b.w	401842 <_vfiprintf_r+0x266>
  4020e0:	9e07      	ldr	r6, [sp, #28]
  4020e2:	3607      	adds	r6, #7
  4020e4:	f026 0607 	bic.w	r6, r6, #7
  4020e8:	e9d6 0100 	ldrd	r0, r1, [r6]
  4020ec:	f106 0208 	add.w	r2, r6, #8
  4020f0:	9207      	str	r2, [sp, #28]
  4020f2:	4606      	mov	r6, r0
  4020f4:	460f      	mov	r7, r1
  4020f6:	e4b6      	b.n	401a66 <_vfiprintf_r+0x48a>
  4020f8:	9e07      	ldr	r6, [sp, #28]
  4020fa:	3607      	adds	r6, #7
  4020fc:	f026 0207 	bic.w	r2, r6, #7
  402100:	f102 0108 	add.w	r1, r2, #8
  402104:	e9d2 6700 	ldrd	r6, r7, [r2]
  402108:	9107      	str	r1, [sp, #28]
  40210a:	2200      	movs	r2, #0
  40210c:	f7ff bb99 	b.w	401842 <_vfiprintf_r+0x266>
  402110:	9e07      	ldr	r6, [sp, #28]
  402112:	3607      	adds	r6, #7
  402114:	f026 0107 	bic.w	r1, r6, #7
  402118:	f101 0008 	add.w	r0, r1, #8
  40211c:	9007      	str	r0, [sp, #28]
  40211e:	e9d1 6700 	ldrd	r6, r7, [r1]
  402122:	e519      	b.n	401b58 <_vfiprintf_r+0x57c>
  402124:	46cb      	mov	fp, r9
  402126:	f7ff bbab 	b.w	401880 <_vfiprintf_r+0x2a4>
  40212a:	252d      	movs	r5, #45	; 0x2d
  40212c:	4276      	negs	r6, r6
  40212e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  402132:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402136:	2201      	movs	r2, #1
  402138:	f7ff bb88 	b.w	40184c <_vfiprintf_r+0x270>
  40213c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40213e:	b9b3      	cbnz	r3, 40216e <_vfiprintf_r+0xb92>
  402140:	4611      	mov	r1, r2
  402142:	2001      	movs	r0, #1
  402144:	46ca      	mov	sl, r9
  402146:	e5f2      	b.n	401d2e <_vfiprintf_r+0x752>
  402148:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40214c:	f000 fdfe 	bl	402d4c <__retarget_lock_release_recursive>
  402150:	f04f 33ff 	mov.w	r3, #4294967295
  402154:	9303      	str	r3, [sp, #12]
  402156:	f7ff bb50 	b.w	4017fa <_vfiprintf_r+0x21e>
  40215a:	aa0f      	add	r2, sp, #60	; 0x3c
  40215c:	9904      	ldr	r1, [sp, #16]
  40215e:	9806      	ldr	r0, [sp, #24]
  402160:	f7ff f9fc 	bl	40155c <__sprint_r.part.0>
  402164:	2800      	cmp	r0, #0
  402166:	f47f aeeb 	bne.w	401f40 <_vfiprintf_r+0x964>
  40216a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40216c:	e6a9      	b.n	401ec2 <_vfiprintf_r+0x8e6>
  40216e:	ab0e      	add	r3, sp, #56	; 0x38
  402170:	2202      	movs	r2, #2
  402172:	931c      	str	r3, [sp, #112]	; 0x70
  402174:	921d      	str	r2, [sp, #116]	; 0x74
  402176:	2001      	movs	r0, #1
  402178:	46ca      	mov	sl, r9
  40217a:	e5d0      	b.n	401d1e <_vfiprintf_r+0x742>
  40217c:	aa0f      	add	r2, sp, #60	; 0x3c
  40217e:	9904      	ldr	r1, [sp, #16]
  402180:	9806      	ldr	r0, [sp, #24]
  402182:	f7ff f9eb 	bl	40155c <__sprint_r.part.0>
  402186:	2800      	cmp	r0, #0
  402188:	f47f aeda 	bne.w	401f40 <_vfiprintf_r+0x964>
  40218c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40218e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402190:	1c48      	adds	r0, r1, #1
  402192:	46ca      	mov	sl, r9
  402194:	e5a4      	b.n	401ce0 <_vfiprintf_r+0x704>
  402196:	9a07      	ldr	r2, [sp, #28]
  402198:	9903      	ldr	r1, [sp, #12]
  40219a:	6813      	ldr	r3, [r2, #0]
  40219c:	17cd      	asrs	r5, r1, #31
  40219e:	4608      	mov	r0, r1
  4021a0:	3204      	adds	r2, #4
  4021a2:	4629      	mov	r1, r5
  4021a4:	9207      	str	r2, [sp, #28]
  4021a6:	e9c3 0100 	strd	r0, r1, [r3]
  4021aa:	f7ff ba54 	b.w	401656 <_vfiprintf_r+0x7a>
  4021ae:	4658      	mov	r0, fp
  4021b0:	9607      	str	r6, [sp, #28]
  4021b2:	9302      	str	r3, [sp, #8]
  4021b4:	f7ff f964 	bl	401480 <strlen>
  4021b8:	2400      	movs	r4, #0
  4021ba:	9005      	str	r0, [sp, #20]
  4021bc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4021c0:	f7ff bb5e 	b.w	401880 <_vfiprintf_r+0x2a4>
  4021c4:	aa0f      	add	r2, sp, #60	; 0x3c
  4021c6:	9904      	ldr	r1, [sp, #16]
  4021c8:	9806      	ldr	r0, [sp, #24]
  4021ca:	f7ff f9c7 	bl	40155c <__sprint_r.part.0>
  4021ce:	2800      	cmp	r0, #0
  4021d0:	f47f aeb6 	bne.w	401f40 <_vfiprintf_r+0x964>
  4021d4:	9910      	ldr	r1, [sp, #64]	; 0x40
  4021d6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4021d8:	1c48      	adds	r0, r1, #1
  4021da:	46ca      	mov	sl, r9
  4021dc:	e5a7      	b.n	401d2e <_vfiprintf_r+0x752>
  4021de:	9910      	ldr	r1, [sp, #64]	; 0x40
  4021e0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4021e2:	4e20      	ldr	r6, [pc, #128]	; (402264 <_vfiprintf_r+0xc88>)
  4021e4:	3101      	adds	r1, #1
  4021e6:	f7ff bb90 	b.w	40190a <_vfiprintf_r+0x32e>
  4021ea:	2c06      	cmp	r4, #6
  4021ec:	bf28      	it	cs
  4021ee:	2406      	movcs	r4, #6
  4021f0:	9405      	str	r4, [sp, #20]
  4021f2:	9607      	str	r6, [sp, #28]
  4021f4:	9401      	str	r4, [sp, #4]
  4021f6:	f8df b070 	ldr.w	fp, [pc, #112]	; 402268 <_vfiprintf_r+0xc8c>
  4021fa:	e4d5      	b.n	401ba8 <_vfiprintf_r+0x5cc>
  4021fc:	9810      	ldr	r0, [sp, #64]	; 0x40
  4021fe:	4e19      	ldr	r6, [pc, #100]	; (402264 <_vfiprintf_r+0xc88>)
  402200:	3001      	adds	r0, #1
  402202:	e603      	b.n	401e0c <_vfiprintf_r+0x830>
  402204:	9405      	str	r4, [sp, #20]
  402206:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40220a:	9607      	str	r6, [sp, #28]
  40220c:	9302      	str	r3, [sp, #8]
  40220e:	4604      	mov	r4, r0
  402210:	f7ff bb36 	b.w	401880 <_vfiprintf_r+0x2a4>
  402214:	4686      	mov	lr, r0
  402216:	f7ff bbce 	b.w	4019b6 <_vfiprintf_r+0x3da>
  40221a:	9806      	ldr	r0, [sp, #24]
  40221c:	aa0f      	add	r2, sp, #60	; 0x3c
  40221e:	4659      	mov	r1, fp
  402220:	f7ff f99c 	bl	40155c <__sprint_r.part.0>
  402224:	2800      	cmp	r0, #0
  402226:	f43f ae24 	beq.w	401e72 <_vfiprintf_r+0x896>
  40222a:	e624      	b.n	401e76 <_vfiprintf_r+0x89a>
  40222c:	9907      	ldr	r1, [sp, #28]
  40222e:	f898 2001 	ldrb.w	r2, [r8, #1]
  402232:	680c      	ldr	r4, [r1, #0]
  402234:	3104      	adds	r1, #4
  402236:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  40223a:	46b8      	mov	r8, r7
  40223c:	9107      	str	r1, [sp, #28]
  40223e:	f7ff ba3f 	b.w	4016c0 <_vfiprintf_r+0xe4>
  402242:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402246:	e43c      	b.n	401ac2 <_vfiprintf_r+0x4e6>
  402248:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40224c:	e521      	b.n	401c92 <_vfiprintf_r+0x6b6>
  40224e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402252:	f7ff bbf4 	b.w	401a3e <_vfiprintf_r+0x462>
  402256:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40225a:	e491      	b.n	401b80 <_vfiprintf_r+0x5a4>
  40225c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402260:	e469      	b.n	401b36 <_vfiprintf_r+0x55a>
  402262:	bf00      	nop
  402264:	0040420c 	.word	0x0040420c
  402268:	00404204 	.word	0x00404204

0040226c <__sbprintf>:
  40226c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402270:	460c      	mov	r4, r1
  402272:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  402276:	8989      	ldrh	r1, [r1, #12]
  402278:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40227a:	89e5      	ldrh	r5, [r4, #14]
  40227c:	9619      	str	r6, [sp, #100]	; 0x64
  40227e:	f021 0102 	bic.w	r1, r1, #2
  402282:	4606      	mov	r6, r0
  402284:	69e0      	ldr	r0, [r4, #28]
  402286:	f8ad 100c 	strh.w	r1, [sp, #12]
  40228a:	4617      	mov	r7, r2
  40228c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  402290:	6a62      	ldr	r2, [r4, #36]	; 0x24
  402292:	f8ad 500e 	strh.w	r5, [sp, #14]
  402296:	4698      	mov	r8, r3
  402298:	ad1a      	add	r5, sp, #104	; 0x68
  40229a:	2300      	movs	r3, #0
  40229c:	9007      	str	r0, [sp, #28]
  40229e:	a816      	add	r0, sp, #88	; 0x58
  4022a0:	9209      	str	r2, [sp, #36]	; 0x24
  4022a2:	9306      	str	r3, [sp, #24]
  4022a4:	9500      	str	r5, [sp, #0]
  4022a6:	9504      	str	r5, [sp, #16]
  4022a8:	9102      	str	r1, [sp, #8]
  4022aa:	9105      	str	r1, [sp, #20]
  4022ac:	f000 fd48 	bl	402d40 <__retarget_lock_init_recursive>
  4022b0:	4643      	mov	r3, r8
  4022b2:	463a      	mov	r2, r7
  4022b4:	4669      	mov	r1, sp
  4022b6:	4630      	mov	r0, r6
  4022b8:	f7ff f990 	bl	4015dc <_vfiprintf_r>
  4022bc:	1e05      	subs	r5, r0, #0
  4022be:	db07      	blt.n	4022d0 <__sbprintf+0x64>
  4022c0:	4630      	mov	r0, r6
  4022c2:	4669      	mov	r1, sp
  4022c4:	f000 f928 	bl	402518 <_fflush_r>
  4022c8:	2800      	cmp	r0, #0
  4022ca:	bf18      	it	ne
  4022cc:	f04f 35ff 	movne.w	r5, #4294967295
  4022d0:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4022d4:	065b      	lsls	r3, r3, #25
  4022d6:	d503      	bpl.n	4022e0 <__sbprintf+0x74>
  4022d8:	89a3      	ldrh	r3, [r4, #12]
  4022da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4022de:	81a3      	strh	r3, [r4, #12]
  4022e0:	9816      	ldr	r0, [sp, #88]	; 0x58
  4022e2:	f000 fd2f 	bl	402d44 <__retarget_lock_close_recursive>
  4022e6:	4628      	mov	r0, r5
  4022e8:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  4022ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004022f0 <__swsetup_r>:
  4022f0:	b538      	push	{r3, r4, r5, lr}
  4022f2:	4b30      	ldr	r3, [pc, #192]	; (4023b4 <__swsetup_r+0xc4>)
  4022f4:	681b      	ldr	r3, [r3, #0]
  4022f6:	4605      	mov	r5, r0
  4022f8:	460c      	mov	r4, r1
  4022fa:	b113      	cbz	r3, 402302 <__swsetup_r+0x12>
  4022fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4022fe:	2a00      	cmp	r2, #0
  402300:	d038      	beq.n	402374 <__swsetup_r+0x84>
  402302:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402306:	b293      	uxth	r3, r2
  402308:	0718      	lsls	r0, r3, #28
  40230a:	d50c      	bpl.n	402326 <__swsetup_r+0x36>
  40230c:	6920      	ldr	r0, [r4, #16]
  40230e:	b1a8      	cbz	r0, 40233c <__swsetup_r+0x4c>
  402310:	f013 0201 	ands.w	r2, r3, #1
  402314:	d01e      	beq.n	402354 <__swsetup_r+0x64>
  402316:	6963      	ldr	r3, [r4, #20]
  402318:	2200      	movs	r2, #0
  40231a:	425b      	negs	r3, r3
  40231c:	61a3      	str	r3, [r4, #24]
  40231e:	60a2      	str	r2, [r4, #8]
  402320:	b1f0      	cbz	r0, 402360 <__swsetup_r+0x70>
  402322:	2000      	movs	r0, #0
  402324:	bd38      	pop	{r3, r4, r5, pc}
  402326:	06d9      	lsls	r1, r3, #27
  402328:	d53c      	bpl.n	4023a4 <__swsetup_r+0xb4>
  40232a:	0758      	lsls	r0, r3, #29
  40232c:	d426      	bmi.n	40237c <__swsetup_r+0x8c>
  40232e:	6920      	ldr	r0, [r4, #16]
  402330:	f042 0308 	orr.w	r3, r2, #8
  402334:	81a3      	strh	r3, [r4, #12]
  402336:	b29b      	uxth	r3, r3
  402338:	2800      	cmp	r0, #0
  40233a:	d1e9      	bne.n	402310 <__swsetup_r+0x20>
  40233c:	f403 7220 	and.w	r2, r3, #640	; 0x280
  402340:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  402344:	d0e4      	beq.n	402310 <__swsetup_r+0x20>
  402346:	4628      	mov	r0, r5
  402348:	4621      	mov	r1, r4
  40234a:	f000 fd2f 	bl	402dac <__smakebuf_r>
  40234e:	89a3      	ldrh	r3, [r4, #12]
  402350:	6920      	ldr	r0, [r4, #16]
  402352:	e7dd      	b.n	402310 <__swsetup_r+0x20>
  402354:	0799      	lsls	r1, r3, #30
  402356:	bf58      	it	pl
  402358:	6962      	ldrpl	r2, [r4, #20]
  40235a:	60a2      	str	r2, [r4, #8]
  40235c:	2800      	cmp	r0, #0
  40235e:	d1e0      	bne.n	402322 <__swsetup_r+0x32>
  402360:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402364:	061a      	lsls	r2, r3, #24
  402366:	d5dd      	bpl.n	402324 <__swsetup_r+0x34>
  402368:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40236c:	81a3      	strh	r3, [r4, #12]
  40236e:	f04f 30ff 	mov.w	r0, #4294967295
  402372:	bd38      	pop	{r3, r4, r5, pc}
  402374:	4618      	mov	r0, r3
  402376:	f000 f927 	bl	4025c8 <__sinit>
  40237a:	e7c2      	b.n	402302 <__swsetup_r+0x12>
  40237c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40237e:	b151      	cbz	r1, 402396 <__swsetup_r+0xa6>
  402380:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402384:	4299      	cmp	r1, r3
  402386:	d004      	beq.n	402392 <__swsetup_r+0xa2>
  402388:	4628      	mov	r0, r5
  40238a:	f000 fa43 	bl	402814 <_free_r>
  40238e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402392:	2300      	movs	r3, #0
  402394:	6323      	str	r3, [r4, #48]	; 0x30
  402396:	2300      	movs	r3, #0
  402398:	6920      	ldr	r0, [r4, #16]
  40239a:	6063      	str	r3, [r4, #4]
  40239c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4023a0:	6020      	str	r0, [r4, #0]
  4023a2:	e7c5      	b.n	402330 <__swsetup_r+0x40>
  4023a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4023a8:	2309      	movs	r3, #9
  4023aa:	602b      	str	r3, [r5, #0]
  4023ac:	f04f 30ff 	mov.w	r0, #4294967295
  4023b0:	81a2      	strh	r2, [r4, #12]
  4023b2:	bd38      	pop	{r3, r4, r5, pc}
  4023b4:	20000008 	.word	0x20000008

004023b8 <register_fini>:
  4023b8:	4b02      	ldr	r3, [pc, #8]	; (4023c4 <register_fini+0xc>)
  4023ba:	b113      	cbz	r3, 4023c2 <register_fini+0xa>
  4023bc:	4802      	ldr	r0, [pc, #8]	; (4023c8 <register_fini+0x10>)
  4023be:	f000 b805 	b.w	4023cc <atexit>
  4023c2:	4770      	bx	lr
  4023c4:	00000000 	.word	0x00000000
  4023c8:	00402639 	.word	0x00402639

004023cc <atexit>:
  4023cc:	2300      	movs	r3, #0
  4023ce:	4601      	mov	r1, r0
  4023d0:	461a      	mov	r2, r3
  4023d2:	4618      	mov	r0, r3
  4023d4:	f001 bc00 	b.w	403bd8 <__register_exitproc>

004023d8 <__sflush_r>:
  4023d8:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4023dc:	b29a      	uxth	r2, r3
  4023de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4023e2:	460d      	mov	r5, r1
  4023e4:	0711      	lsls	r1, r2, #28
  4023e6:	4680      	mov	r8, r0
  4023e8:	d43a      	bmi.n	402460 <__sflush_r+0x88>
  4023ea:	686a      	ldr	r2, [r5, #4]
  4023ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4023f0:	2a00      	cmp	r2, #0
  4023f2:	81ab      	strh	r3, [r5, #12]
  4023f4:	dd6f      	ble.n	4024d6 <__sflush_r+0xfe>
  4023f6:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4023f8:	2c00      	cmp	r4, #0
  4023fa:	d049      	beq.n	402490 <__sflush_r+0xb8>
  4023fc:	2200      	movs	r2, #0
  4023fe:	b29b      	uxth	r3, r3
  402400:	f8d8 6000 	ldr.w	r6, [r8]
  402404:	f8c8 2000 	str.w	r2, [r8]
  402408:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  40240c:	d067      	beq.n	4024de <__sflush_r+0x106>
  40240e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  402410:	075f      	lsls	r7, r3, #29
  402412:	d505      	bpl.n	402420 <__sflush_r+0x48>
  402414:	6869      	ldr	r1, [r5, #4]
  402416:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  402418:	1a52      	subs	r2, r2, r1
  40241a:	b10b      	cbz	r3, 402420 <__sflush_r+0x48>
  40241c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40241e:	1ad2      	subs	r2, r2, r3
  402420:	2300      	movs	r3, #0
  402422:	69e9      	ldr	r1, [r5, #28]
  402424:	4640      	mov	r0, r8
  402426:	47a0      	blx	r4
  402428:	1c44      	adds	r4, r0, #1
  40242a:	d03c      	beq.n	4024a6 <__sflush_r+0xce>
  40242c:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  402430:	692a      	ldr	r2, [r5, #16]
  402432:	602a      	str	r2, [r5, #0]
  402434:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402438:	2200      	movs	r2, #0
  40243a:	81ab      	strh	r3, [r5, #12]
  40243c:	04db      	lsls	r3, r3, #19
  40243e:	606a      	str	r2, [r5, #4]
  402440:	d447      	bmi.n	4024d2 <__sflush_r+0xfa>
  402442:	6b29      	ldr	r1, [r5, #48]	; 0x30
  402444:	f8c8 6000 	str.w	r6, [r8]
  402448:	b311      	cbz	r1, 402490 <__sflush_r+0xb8>
  40244a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40244e:	4299      	cmp	r1, r3
  402450:	d002      	beq.n	402458 <__sflush_r+0x80>
  402452:	4640      	mov	r0, r8
  402454:	f000 f9de 	bl	402814 <_free_r>
  402458:	2000      	movs	r0, #0
  40245a:	6328      	str	r0, [r5, #48]	; 0x30
  40245c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402460:	692e      	ldr	r6, [r5, #16]
  402462:	b1ae      	cbz	r6, 402490 <__sflush_r+0xb8>
  402464:	682c      	ldr	r4, [r5, #0]
  402466:	602e      	str	r6, [r5, #0]
  402468:	0791      	lsls	r1, r2, #30
  40246a:	bf0c      	ite	eq
  40246c:	696b      	ldreq	r3, [r5, #20]
  40246e:	2300      	movne	r3, #0
  402470:	1ba4      	subs	r4, r4, r6
  402472:	60ab      	str	r3, [r5, #8]
  402474:	e00a      	b.n	40248c <__sflush_r+0xb4>
  402476:	4623      	mov	r3, r4
  402478:	4632      	mov	r2, r6
  40247a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40247c:	69e9      	ldr	r1, [r5, #28]
  40247e:	4640      	mov	r0, r8
  402480:	47b8      	blx	r7
  402482:	2800      	cmp	r0, #0
  402484:	eba4 0400 	sub.w	r4, r4, r0
  402488:	4406      	add	r6, r0
  40248a:	dd04      	ble.n	402496 <__sflush_r+0xbe>
  40248c:	2c00      	cmp	r4, #0
  40248e:	dcf2      	bgt.n	402476 <__sflush_r+0x9e>
  402490:	2000      	movs	r0, #0
  402492:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402496:	89ab      	ldrh	r3, [r5, #12]
  402498:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40249c:	81ab      	strh	r3, [r5, #12]
  40249e:	f04f 30ff 	mov.w	r0, #4294967295
  4024a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4024a6:	f8d8 4000 	ldr.w	r4, [r8]
  4024aa:	2c1d      	cmp	r4, #29
  4024ac:	d8f3      	bhi.n	402496 <__sflush_r+0xbe>
  4024ae:	4b19      	ldr	r3, [pc, #100]	; (402514 <__sflush_r+0x13c>)
  4024b0:	40e3      	lsrs	r3, r4
  4024b2:	43db      	mvns	r3, r3
  4024b4:	f013 0301 	ands.w	r3, r3, #1
  4024b8:	d1ed      	bne.n	402496 <__sflush_r+0xbe>
  4024ba:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  4024be:	606b      	str	r3, [r5, #4]
  4024c0:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  4024c4:	6929      	ldr	r1, [r5, #16]
  4024c6:	81ab      	strh	r3, [r5, #12]
  4024c8:	04da      	lsls	r2, r3, #19
  4024ca:	6029      	str	r1, [r5, #0]
  4024cc:	d5b9      	bpl.n	402442 <__sflush_r+0x6a>
  4024ce:	2c00      	cmp	r4, #0
  4024d0:	d1b7      	bne.n	402442 <__sflush_r+0x6a>
  4024d2:	6528      	str	r0, [r5, #80]	; 0x50
  4024d4:	e7b5      	b.n	402442 <__sflush_r+0x6a>
  4024d6:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4024d8:	2a00      	cmp	r2, #0
  4024da:	dc8c      	bgt.n	4023f6 <__sflush_r+0x1e>
  4024dc:	e7d8      	b.n	402490 <__sflush_r+0xb8>
  4024de:	2301      	movs	r3, #1
  4024e0:	69e9      	ldr	r1, [r5, #28]
  4024e2:	4640      	mov	r0, r8
  4024e4:	47a0      	blx	r4
  4024e6:	1c43      	adds	r3, r0, #1
  4024e8:	4602      	mov	r2, r0
  4024ea:	d002      	beq.n	4024f2 <__sflush_r+0x11a>
  4024ec:	89ab      	ldrh	r3, [r5, #12]
  4024ee:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4024f0:	e78e      	b.n	402410 <__sflush_r+0x38>
  4024f2:	f8d8 3000 	ldr.w	r3, [r8]
  4024f6:	2b00      	cmp	r3, #0
  4024f8:	d0f8      	beq.n	4024ec <__sflush_r+0x114>
  4024fa:	2b1d      	cmp	r3, #29
  4024fc:	d001      	beq.n	402502 <__sflush_r+0x12a>
  4024fe:	2b16      	cmp	r3, #22
  402500:	d102      	bne.n	402508 <__sflush_r+0x130>
  402502:	f8c8 6000 	str.w	r6, [r8]
  402506:	e7c3      	b.n	402490 <__sflush_r+0xb8>
  402508:	89ab      	ldrh	r3, [r5, #12]
  40250a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40250e:	81ab      	strh	r3, [r5, #12]
  402510:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402514:	20400001 	.word	0x20400001

00402518 <_fflush_r>:
  402518:	b538      	push	{r3, r4, r5, lr}
  40251a:	460d      	mov	r5, r1
  40251c:	4604      	mov	r4, r0
  40251e:	b108      	cbz	r0, 402524 <_fflush_r+0xc>
  402520:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402522:	b1bb      	cbz	r3, 402554 <_fflush_r+0x3c>
  402524:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  402528:	b188      	cbz	r0, 40254e <_fflush_r+0x36>
  40252a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40252c:	07db      	lsls	r3, r3, #31
  40252e:	d401      	bmi.n	402534 <_fflush_r+0x1c>
  402530:	0581      	lsls	r1, r0, #22
  402532:	d517      	bpl.n	402564 <_fflush_r+0x4c>
  402534:	4620      	mov	r0, r4
  402536:	4629      	mov	r1, r5
  402538:	f7ff ff4e 	bl	4023d8 <__sflush_r>
  40253c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40253e:	07da      	lsls	r2, r3, #31
  402540:	4604      	mov	r4, r0
  402542:	d402      	bmi.n	40254a <_fflush_r+0x32>
  402544:	89ab      	ldrh	r3, [r5, #12]
  402546:	059b      	lsls	r3, r3, #22
  402548:	d507      	bpl.n	40255a <_fflush_r+0x42>
  40254a:	4620      	mov	r0, r4
  40254c:	bd38      	pop	{r3, r4, r5, pc}
  40254e:	4604      	mov	r4, r0
  402550:	4620      	mov	r0, r4
  402552:	bd38      	pop	{r3, r4, r5, pc}
  402554:	f000 f838 	bl	4025c8 <__sinit>
  402558:	e7e4      	b.n	402524 <_fflush_r+0xc>
  40255a:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40255c:	f000 fbf6 	bl	402d4c <__retarget_lock_release_recursive>
  402560:	4620      	mov	r0, r4
  402562:	bd38      	pop	{r3, r4, r5, pc}
  402564:	6da8      	ldr	r0, [r5, #88]	; 0x58
  402566:	f000 fbef 	bl	402d48 <__retarget_lock_acquire_recursive>
  40256a:	e7e3      	b.n	402534 <_fflush_r+0x1c>

0040256c <_cleanup_r>:
  40256c:	4901      	ldr	r1, [pc, #4]	; (402574 <_cleanup_r+0x8>)
  40256e:	f000 bbaf 	b.w	402cd0 <_fwalk_reent>
  402572:	bf00      	nop
  402574:	00403cc1 	.word	0x00403cc1

00402578 <std.isra.0>:
  402578:	b510      	push	{r4, lr}
  40257a:	2300      	movs	r3, #0
  40257c:	4604      	mov	r4, r0
  40257e:	8181      	strh	r1, [r0, #12]
  402580:	81c2      	strh	r2, [r0, #14]
  402582:	6003      	str	r3, [r0, #0]
  402584:	6043      	str	r3, [r0, #4]
  402586:	6083      	str	r3, [r0, #8]
  402588:	6643      	str	r3, [r0, #100]	; 0x64
  40258a:	6103      	str	r3, [r0, #16]
  40258c:	6143      	str	r3, [r0, #20]
  40258e:	6183      	str	r3, [r0, #24]
  402590:	4619      	mov	r1, r3
  402592:	2208      	movs	r2, #8
  402594:	305c      	adds	r0, #92	; 0x5c
  402596:	f7fe fde5 	bl	401164 <memset>
  40259a:	4807      	ldr	r0, [pc, #28]	; (4025b8 <std.isra.0+0x40>)
  40259c:	4907      	ldr	r1, [pc, #28]	; (4025bc <std.isra.0+0x44>)
  40259e:	4a08      	ldr	r2, [pc, #32]	; (4025c0 <std.isra.0+0x48>)
  4025a0:	4b08      	ldr	r3, [pc, #32]	; (4025c4 <std.isra.0+0x4c>)
  4025a2:	6220      	str	r0, [r4, #32]
  4025a4:	61e4      	str	r4, [r4, #28]
  4025a6:	6261      	str	r1, [r4, #36]	; 0x24
  4025a8:	62a2      	str	r2, [r4, #40]	; 0x28
  4025aa:	62e3      	str	r3, [r4, #44]	; 0x2c
  4025ac:	f104 0058 	add.w	r0, r4, #88	; 0x58
  4025b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4025b4:	f000 bbc4 	b.w	402d40 <__retarget_lock_init_recursive>
  4025b8:	00403a05 	.word	0x00403a05
  4025bc:	00403a29 	.word	0x00403a29
  4025c0:	00403a65 	.word	0x00403a65
  4025c4:	00403a85 	.word	0x00403a85

004025c8 <__sinit>:
  4025c8:	b510      	push	{r4, lr}
  4025ca:	4604      	mov	r4, r0
  4025cc:	4812      	ldr	r0, [pc, #72]	; (402618 <__sinit+0x50>)
  4025ce:	f000 fbbb 	bl	402d48 <__retarget_lock_acquire_recursive>
  4025d2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4025d4:	b9d2      	cbnz	r2, 40260c <__sinit+0x44>
  4025d6:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  4025da:	4810      	ldr	r0, [pc, #64]	; (40261c <__sinit+0x54>)
  4025dc:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  4025e0:	2103      	movs	r1, #3
  4025e2:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  4025e6:	63e0      	str	r0, [r4, #60]	; 0x3c
  4025e8:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  4025ec:	6860      	ldr	r0, [r4, #4]
  4025ee:	2104      	movs	r1, #4
  4025f0:	f7ff ffc2 	bl	402578 <std.isra.0>
  4025f4:	2201      	movs	r2, #1
  4025f6:	2109      	movs	r1, #9
  4025f8:	68a0      	ldr	r0, [r4, #8]
  4025fa:	f7ff ffbd 	bl	402578 <std.isra.0>
  4025fe:	2202      	movs	r2, #2
  402600:	2112      	movs	r1, #18
  402602:	68e0      	ldr	r0, [r4, #12]
  402604:	f7ff ffb8 	bl	402578 <std.isra.0>
  402608:	2301      	movs	r3, #1
  40260a:	63a3      	str	r3, [r4, #56]	; 0x38
  40260c:	4802      	ldr	r0, [pc, #8]	; (402618 <__sinit+0x50>)
  40260e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  402612:	f000 bb9b 	b.w	402d4c <__retarget_lock_release_recursive>
  402616:	bf00      	nop
  402618:	20000abc 	.word	0x20000abc
  40261c:	0040256d 	.word	0x0040256d

00402620 <__sfp_lock_acquire>:
  402620:	4801      	ldr	r0, [pc, #4]	; (402628 <__sfp_lock_acquire+0x8>)
  402622:	f000 bb91 	b.w	402d48 <__retarget_lock_acquire_recursive>
  402626:	bf00      	nop
  402628:	20000ad0 	.word	0x20000ad0

0040262c <__sfp_lock_release>:
  40262c:	4801      	ldr	r0, [pc, #4]	; (402634 <__sfp_lock_release+0x8>)
  40262e:	f000 bb8d 	b.w	402d4c <__retarget_lock_release_recursive>
  402632:	bf00      	nop
  402634:	20000ad0 	.word	0x20000ad0

00402638 <__libc_fini_array>:
  402638:	b538      	push	{r3, r4, r5, lr}
  40263a:	4c0a      	ldr	r4, [pc, #40]	; (402664 <__libc_fini_array+0x2c>)
  40263c:	4d0a      	ldr	r5, [pc, #40]	; (402668 <__libc_fini_array+0x30>)
  40263e:	1b64      	subs	r4, r4, r5
  402640:	10a4      	asrs	r4, r4, #2
  402642:	d00a      	beq.n	40265a <__libc_fini_array+0x22>
  402644:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  402648:	3b01      	subs	r3, #1
  40264a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40264e:	3c01      	subs	r4, #1
  402650:	f855 3904 	ldr.w	r3, [r5], #-4
  402654:	4798      	blx	r3
  402656:	2c00      	cmp	r4, #0
  402658:	d1f9      	bne.n	40264e <__libc_fini_array+0x16>
  40265a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40265e:	f001 be79 	b.w	404354 <_fini>
  402662:	bf00      	nop
  402664:	00404364 	.word	0x00404364
  402668:	00404360 	.word	0x00404360

0040266c <__fputwc>:
  40266c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402670:	b082      	sub	sp, #8
  402672:	4680      	mov	r8, r0
  402674:	4689      	mov	r9, r1
  402676:	4614      	mov	r4, r2
  402678:	f000 fb54 	bl	402d24 <__locale_mb_cur_max>
  40267c:	2801      	cmp	r0, #1
  40267e:	d036      	beq.n	4026ee <__fputwc+0x82>
  402680:	464a      	mov	r2, r9
  402682:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  402686:	a901      	add	r1, sp, #4
  402688:	4640      	mov	r0, r8
  40268a:	f001 fa57 	bl	403b3c <_wcrtomb_r>
  40268e:	1c42      	adds	r2, r0, #1
  402690:	4606      	mov	r6, r0
  402692:	d025      	beq.n	4026e0 <__fputwc+0x74>
  402694:	b3a8      	cbz	r0, 402702 <__fputwc+0x96>
  402696:	f89d e004 	ldrb.w	lr, [sp, #4]
  40269a:	2500      	movs	r5, #0
  40269c:	f10d 0a04 	add.w	sl, sp, #4
  4026a0:	e009      	b.n	4026b6 <__fputwc+0x4a>
  4026a2:	6823      	ldr	r3, [r4, #0]
  4026a4:	1c5a      	adds	r2, r3, #1
  4026a6:	6022      	str	r2, [r4, #0]
  4026a8:	f883 e000 	strb.w	lr, [r3]
  4026ac:	3501      	adds	r5, #1
  4026ae:	42b5      	cmp	r5, r6
  4026b0:	d227      	bcs.n	402702 <__fputwc+0x96>
  4026b2:	f815 e00a 	ldrb.w	lr, [r5, sl]
  4026b6:	68a3      	ldr	r3, [r4, #8]
  4026b8:	3b01      	subs	r3, #1
  4026ba:	2b00      	cmp	r3, #0
  4026bc:	60a3      	str	r3, [r4, #8]
  4026be:	daf0      	bge.n	4026a2 <__fputwc+0x36>
  4026c0:	69a7      	ldr	r7, [r4, #24]
  4026c2:	42bb      	cmp	r3, r7
  4026c4:	4671      	mov	r1, lr
  4026c6:	4622      	mov	r2, r4
  4026c8:	4640      	mov	r0, r8
  4026ca:	db02      	blt.n	4026d2 <__fputwc+0x66>
  4026cc:	f1be 0f0a 	cmp.w	lr, #10
  4026d0:	d1e7      	bne.n	4026a2 <__fputwc+0x36>
  4026d2:	f001 f9db 	bl	403a8c <__swbuf_r>
  4026d6:	1c43      	adds	r3, r0, #1
  4026d8:	d1e8      	bne.n	4026ac <__fputwc+0x40>
  4026da:	b002      	add	sp, #8
  4026dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4026e0:	89a3      	ldrh	r3, [r4, #12]
  4026e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4026e6:	81a3      	strh	r3, [r4, #12]
  4026e8:	b002      	add	sp, #8
  4026ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4026ee:	f109 33ff 	add.w	r3, r9, #4294967295
  4026f2:	2bfe      	cmp	r3, #254	; 0xfe
  4026f4:	d8c4      	bhi.n	402680 <__fputwc+0x14>
  4026f6:	fa5f fe89 	uxtb.w	lr, r9
  4026fa:	4606      	mov	r6, r0
  4026fc:	f88d e004 	strb.w	lr, [sp, #4]
  402700:	e7cb      	b.n	40269a <__fputwc+0x2e>
  402702:	4648      	mov	r0, r9
  402704:	b002      	add	sp, #8
  402706:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40270a:	bf00      	nop

0040270c <_fputwc_r>:
  40270c:	b530      	push	{r4, r5, lr}
  40270e:	6e53      	ldr	r3, [r2, #100]	; 0x64
  402710:	f013 0f01 	tst.w	r3, #1
  402714:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  402718:	4614      	mov	r4, r2
  40271a:	b083      	sub	sp, #12
  40271c:	4605      	mov	r5, r0
  40271e:	b29a      	uxth	r2, r3
  402720:	d101      	bne.n	402726 <_fputwc_r+0x1a>
  402722:	0590      	lsls	r0, r2, #22
  402724:	d51c      	bpl.n	402760 <_fputwc_r+0x54>
  402726:	0490      	lsls	r0, r2, #18
  402728:	d406      	bmi.n	402738 <_fputwc_r+0x2c>
  40272a:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40272c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  402730:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  402734:	81a3      	strh	r3, [r4, #12]
  402736:	6662      	str	r2, [r4, #100]	; 0x64
  402738:	4628      	mov	r0, r5
  40273a:	4622      	mov	r2, r4
  40273c:	f7ff ff96 	bl	40266c <__fputwc>
  402740:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402742:	07da      	lsls	r2, r3, #31
  402744:	4605      	mov	r5, r0
  402746:	d402      	bmi.n	40274e <_fputwc_r+0x42>
  402748:	89a3      	ldrh	r3, [r4, #12]
  40274a:	059b      	lsls	r3, r3, #22
  40274c:	d502      	bpl.n	402754 <_fputwc_r+0x48>
  40274e:	4628      	mov	r0, r5
  402750:	b003      	add	sp, #12
  402752:	bd30      	pop	{r4, r5, pc}
  402754:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402756:	f000 faf9 	bl	402d4c <__retarget_lock_release_recursive>
  40275a:	4628      	mov	r0, r5
  40275c:	b003      	add	sp, #12
  40275e:	bd30      	pop	{r4, r5, pc}
  402760:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402762:	9101      	str	r1, [sp, #4]
  402764:	f000 faf0 	bl	402d48 <__retarget_lock_acquire_recursive>
  402768:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40276c:	9901      	ldr	r1, [sp, #4]
  40276e:	b29a      	uxth	r2, r3
  402770:	e7d9      	b.n	402726 <_fputwc_r+0x1a>
  402772:	bf00      	nop

00402774 <_malloc_trim_r>:
  402774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402776:	4f24      	ldr	r7, [pc, #144]	; (402808 <_malloc_trim_r+0x94>)
  402778:	460c      	mov	r4, r1
  40277a:	4606      	mov	r6, r0
  40277c:	f000 ff7e 	bl	40367c <__malloc_lock>
  402780:	68bb      	ldr	r3, [r7, #8]
  402782:	685d      	ldr	r5, [r3, #4]
  402784:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  402788:	310f      	adds	r1, #15
  40278a:	f025 0503 	bic.w	r5, r5, #3
  40278e:	4429      	add	r1, r5
  402790:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  402794:	f021 010f 	bic.w	r1, r1, #15
  402798:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40279c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4027a0:	db07      	blt.n	4027b2 <_malloc_trim_r+0x3e>
  4027a2:	2100      	movs	r1, #0
  4027a4:	4630      	mov	r0, r6
  4027a6:	f001 f91b 	bl	4039e0 <_sbrk_r>
  4027aa:	68bb      	ldr	r3, [r7, #8]
  4027ac:	442b      	add	r3, r5
  4027ae:	4298      	cmp	r0, r3
  4027b0:	d004      	beq.n	4027bc <_malloc_trim_r+0x48>
  4027b2:	4630      	mov	r0, r6
  4027b4:	f000 ff68 	bl	403688 <__malloc_unlock>
  4027b8:	2000      	movs	r0, #0
  4027ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4027bc:	4261      	negs	r1, r4
  4027be:	4630      	mov	r0, r6
  4027c0:	f001 f90e 	bl	4039e0 <_sbrk_r>
  4027c4:	3001      	adds	r0, #1
  4027c6:	d00d      	beq.n	4027e4 <_malloc_trim_r+0x70>
  4027c8:	4b10      	ldr	r3, [pc, #64]	; (40280c <_malloc_trim_r+0x98>)
  4027ca:	68ba      	ldr	r2, [r7, #8]
  4027cc:	6819      	ldr	r1, [r3, #0]
  4027ce:	1b2d      	subs	r5, r5, r4
  4027d0:	f045 0501 	orr.w	r5, r5, #1
  4027d4:	4630      	mov	r0, r6
  4027d6:	1b09      	subs	r1, r1, r4
  4027d8:	6055      	str	r5, [r2, #4]
  4027da:	6019      	str	r1, [r3, #0]
  4027dc:	f000 ff54 	bl	403688 <__malloc_unlock>
  4027e0:	2001      	movs	r0, #1
  4027e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4027e4:	2100      	movs	r1, #0
  4027e6:	4630      	mov	r0, r6
  4027e8:	f001 f8fa 	bl	4039e0 <_sbrk_r>
  4027ec:	68ba      	ldr	r2, [r7, #8]
  4027ee:	1a83      	subs	r3, r0, r2
  4027f0:	2b0f      	cmp	r3, #15
  4027f2:	ddde      	ble.n	4027b2 <_malloc_trim_r+0x3e>
  4027f4:	4c06      	ldr	r4, [pc, #24]	; (402810 <_malloc_trim_r+0x9c>)
  4027f6:	4905      	ldr	r1, [pc, #20]	; (40280c <_malloc_trim_r+0x98>)
  4027f8:	6824      	ldr	r4, [r4, #0]
  4027fa:	f043 0301 	orr.w	r3, r3, #1
  4027fe:	1b00      	subs	r0, r0, r4
  402800:	6053      	str	r3, [r2, #4]
  402802:	6008      	str	r0, [r1, #0]
  402804:	e7d5      	b.n	4027b2 <_malloc_trim_r+0x3e>
  402806:	bf00      	nop
  402808:	200005a8 	.word	0x200005a8
  40280c:	20000a60 	.word	0x20000a60
  402810:	200009b0 	.word	0x200009b0

00402814 <_free_r>:
  402814:	2900      	cmp	r1, #0
  402816:	d044      	beq.n	4028a2 <_free_r+0x8e>
  402818:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40281c:	460d      	mov	r5, r1
  40281e:	4680      	mov	r8, r0
  402820:	f000 ff2c 	bl	40367c <__malloc_lock>
  402824:	f855 7c04 	ldr.w	r7, [r5, #-4]
  402828:	4969      	ldr	r1, [pc, #420]	; (4029d0 <_free_r+0x1bc>)
  40282a:	f027 0301 	bic.w	r3, r7, #1
  40282e:	f1a5 0408 	sub.w	r4, r5, #8
  402832:	18e2      	adds	r2, r4, r3
  402834:	688e      	ldr	r6, [r1, #8]
  402836:	6850      	ldr	r0, [r2, #4]
  402838:	42b2      	cmp	r2, r6
  40283a:	f020 0003 	bic.w	r0, r0, #3
  40283e:	d05e      	beq.n	4028fe <_free_r+0xea>
  402840:	07fe      	lsls	r6, r7, #31
  402842:	6050      	str	r0, [r2, #4]
  402844:	d40b      	bmi.n	40285e <_free_r+0x4a>
  402846:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40284a:	1be4      	subs	r4, r4, r7
  40284c:	f101 0e08 	add.w	lr, r1, #8
  402850:	68a5      	ldr	r5, [r4, #8]
  402852:	4575      	cmp	r5, lr
  402854:	443b      	add	r3, r7
  402856:	d06d      	beq.n	402934 <_free_r+0x120>
  402858:	68e7      	ldr	r7, [r4, #12]
  40285a:	60ef      	str	r7, [r5, #12]
  40285c:	60bd      	str	r5, [r7, #8]
  40285e:	1815      	adds	r5, r2, r0
  402860:	686d      	ldr	r5, [r5, #4]
  402862:	07ed      	lsls	r5, r5, #31
  402864:	d53e      	bpl.n	4028e4 <_free_r+0xd0>
  402866:	f043 0201 	orr.w	r2, r3, #1
  40286a:	6062      	str	r2, [r4, #4]
  40286c:	50e3      	str	r3, [r4, r3]
  40286e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402872:	d217      	bcs.n	4028a4 <_free_r+0x90>
  402874:	08db      	lsrs	r3, r3, #3
  402876:	1c58      	adds	r0, r3, #1
  402878:	109a      	asrs	r2, r3, #2
  40287a:	684d      	ldr	r5, [r1, #4]
  40287c:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  402880:	60a7      	str	r7, [r4, #8]
  402882:	2301      	movs	r3, #1
  402884:	4093      	lsls	r3, r2
  402886:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40288a:	432b      	orrs	r3, r5
  40288c:	3a08      	subs	r2, #8
  40288e:	60e2      	str	r2, [r4, #12]
  402890:	604b      	str	r3, [r1, #4]
  402892:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  402896:	60fc      	str	r4, [r7, #12]
  402898:	4640      	mov	r0, r8
  40289a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40289e:	f000 bef3 	b.w	403688 <__malloc_unlock>
  4028a2:	4770      	bx	lr
  4028a4:	0a5a      	lsrs	r2, r3, #9
  4028a6:	2a04      	cmp	r2, #4
  4028a8:	d852      	bhi.n	402950 <_free_r+0x13c>
  4028aa:	099a      	lsrs	r2, r3, #6
  4028ac:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4028b0:	00ff      	lsls	r7, r7, #3
  4028b2:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4028b6:	19c8      	adds	r0, r1, r7
  4028b8:	59ca      	ldr	r2, [r1, r7]
  4028ba:	3808      	subs	r0, #8
  4028bc:	4290      	cmp	r0, r2
  4028be:	d04f      	beq.n	402960 <_free_r+0x14c>
  4028c0:	6851      	ldr	r1, [r2, #4]
  4028c2:	f021 0103 	bic.w	r1, r1, #3
  4028c6:	428b      	cmp	r3, r1
  4028c8:	d232      	bcs.n	402930 <_free_r+0x11c>
  4028ca:	6892      	ldr	r2, [r2, #8]
  4028cc:	4290      	cmp	r0, r2
  4028ce:	d1f7      	bne.n	4028c0 <_free_r+0xac>
  4028d0:	68c3      	ldr	r3, [r0, #12]
  4028d2:	60a0      	str	r0, [r4, #8]
  4028d4:	60e3      	str	r3, [r4, #12]
  4028d6:	609c      	str	r4, [r3, #8]
  4028d8:	60c4      	str	r4, [r0, #12]
  4028da:	4640      	mov	r0, r8
  4028dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4028e0:	f000 bed2 	b.w	403688 <__malloc_unlock>
  4028e4:	6895      	ldr	r5, [r2, #8]
  4028e6:	4f3b      	ldr	r7, [pc, #236]	; (4029d4 <_free_r+0x1c0>)
  4028e8:	42bd      	cmp	r5, r7
  4028ea:	4403      	add	r3, r0
  4028ec:	d040      	beq.n	402970 <_free_r+0x15c>
  4028ee:	68d0      	ldr	r0, [r2, #12]
  4028f0:	60e8      	str	r0, [r5, #12]
  4028f2:	f043 0201 	orr.w	r2, r3, #1
  4028f6:	6085      	str	r5, [r0, #8]
  4028f8:	6062      	str	r2, [r4, #4]
  4028fa:	50e3      	str	r3, [r4, r3]
  4028fc:	e7b7      	b.n	40286e <_free_r+0x5a>
  4028fe:	07ff      	lsls	r7, r7, #31
  402900:	4403      	add	r3, r0
  402902:	d407      	bmi.n	402914 <_free_r+0x100>
  402904:	f855 2c08 	ldr.w	r2, [r5, #-8]
  402908:	1aa4      	subs	r4, r4, r2
  40290a:	4413      	add	r3, r2
  40290c:	68a0      	ldr	r0, [r4, #8]
  40290e:	68e2      	ldr	r2, [r4, #12]
  402910:	60c2      	str	r2, [r0, #12]
  402912:	6090      	str	r0, [r2, #8]
  402914:	4a30      	ldr	r2, [pc, #192]	; (4029d8 <_free_r+0x1c4>)
  402916:	6812      	ldr	r2, [r2, #0]
  402918:	f043 0001 	orr.w	r0, r3, #1
  40291c:	4293      	cmp	r3, r2
  40291e:	6060      	str	r0, [r4, #4]
  402920:	608c      	str	r4, [r1, #8]
  402922:	d3b9      	bcc.n	402898 <_free_r+0x84>
  402924:	4b2d      	ldr	r3, [pc, #180]	; (4029dc <_free_r+0x1c8>)
  402926:	4640      	mov	r0, r8
  402928:	6819      	ldr	r1, [r3, #0]
  40292a:	f7ff ff23 	bl	402774 <_malloc_trim_r>
  40292e:	e7b3      	b.n	402898 <_free_r+0x84>
  402930:	4610      	mov	r0, r2
  402932:	e7cd      	b.n	4028d0 <_free_r+0xbc>
  402934:	1811      	adds	r1, r2, r0
  402936:	6849      	ldr	r1, [r1, #4]
  402938:	07c9      	lsls	r1, r1, #31
  40293a:	d444      	bmi.n	4029c6 <_free_r+0x1b2>
  40293c:	6891      	ldr	r1, [r2, #8]
  40293e:	68d2      	ldr	r2, [r2, #12]
  402940:	60ca      	str	r2, [r1, #12]
  402942:	4403      	add	r3, r0
  402944:	f043 0001 	orr.w	r0, r3, #1
  402948:	6091      	str	r1, [r2, #8]
  40294a:	6060      	str	r0, [r4, #4]
  40294c:	50e3      	str	r3, [r4, r3]
  40294e:	e7a3      	b.n	402898 <_free_r+0x84>
  402950:	2a14      	cmp	r2, #20
  402952:	d816      	bhi.n	402982 <_free_r+0x16e>
  402954:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  402958:	00ff      	lsls	r7, r7, #3
  40295a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40295e:	e7aa      	b.n	4028b6 <_free_r+0xa2>
  402960:	10aa      	asrs	r2, r5, #2
  402962:	2301      	movs	r3, #1
  402964:	684d      	ldr	r5, [r1, #4]
  402966:	4093      	lsls	r3, r2
  402968:	432b      	orrs	r3, r5
  40296a:	604b      	str	r3, [r1, #4]
  40296c:	4603      	mov	r3, r0
  40296e:	e7b0      	b.n	4028d2 <_free_r+0xbe>
  402970:	f043 0201 	orr.w	r2, r3, #1
  402974:	614c      	str	r4, [r1, #20]
  402976:	610c      	str	r4, [r1, #16]
  402978:	60e5      	str	r5, [r4, #12]
  40297a:	60a5      	str	r5, [r4, #8]
  40297c:	6062      	str	r2, [r4, #4]
  40297e:	50e3      	str	r3, [r4, r3]
  402980:	e78a      	b.n	402898 <_free_r+0x84>
  402982:	2a54      	cmp	r2, #84	; 0x54
  402984:	d806      	bhi.n	402994 <_free_r+0x180>
  402986:	0b1a      	lsrs	r2, r3, #12
  402988:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40298c:	00ff      	lsls	r7, r7, #3
  40298e:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  402992:	e790      	b.n	4028b6 <_free_r+0xa2>
  402994:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402998:	d806      	bhi.n	4029a8 <_free_r+0x194>
  40299a:	0bda      	lsrs	r2, r3, #15
  40299c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4029a0:	00ff      	lsls	r7, r7, #3
  4029a2:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4029a6:	e786      	b.n	4028b6 <_free_r+0xa2>
  4029a8:	f240 5054 	movw	r0, #1364	; 0x554
  4029ac:	4282      	cmp	r2, r0
  4029ae:	d806      	bhi.n	4029be <_free_r+0x1aa>
  4029b0:	0c9a      	lsrs	r2, r3, #18
  4029b2:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4029b6:	00ff      	lsls	r7, r7, #3
  4029b8:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4029bc:	e77b      	b.n	4028b6 <_free_r+0xa2>
  4029be:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4029c2:	257e      	movs	r5, #126	; 0x7e
  4029c4:	e777      	b.n	4028b6 <_free_r+0xa2>
  4029c6:	f043 0101 	orr.w	r1, r3, #1
  4029ca:	6061      	str	r1, [r4, #4]
  4029cc:	6013      	str	r3, [r2, #0]
  4029ce:	e763      	b.n	402898 <_free_r+0x84>
  4029d0:	200005a8 	.word	0x200005a8
  4029d4:	200005b0 	.word	0x200005b0
  4029d8:	200009b4 	.word	0x200009b4
  4029dc:	20000a90 	.word	0x20000a90

004029e0 <__sfvwrite_r>:
  4029e0:	6893      	ldr	r3, [r2, #8]
  4029e2:	2b00      	cmp	r3, #0
  4029e4:	d073      	beq.n	402ace <__sfvwrite_r+0xee>
  4029e6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4029ea:	898b      	ldrh	r3, [r1, #12]
  4029ec:	b083      	sub	sp, #12
  4029ee:	460c      	mov	r4, r1
  4029f0:	0719      	lsls	r1, r3, #28
  4029f2:	9000      	str	r0, [sp, #0]
  4029f4:	4616      	mov	r6, r2
  4029f6:	d526      	bpl.n	402a46 <__sfvwrite_r+0x66>
  4029f8:	6922      	ldr	r2, [r4, #16]
  4029fa:	b322      	cbz	r2, 402a46 <__sfvwrite_r+0x66>
  4029fc:	f013 0002 	ands.w	r0, r3, #2
  402a00:	6835      	ldr	r5, [r6, #0]
  402a02:	d02c      	beq.n	402a5e <__sfvwrite_r+0x7e>
  402a04:	f04f 0900 	mov.w	r9, #0
  402a08:	4fb0      	ldr	r7, [pc, #704]	; (402ccc <__sfvwrite_r+0x2ec>)
  402a0a:	46c8      	mov	r8, r9
  402a0c:	46b2      	mov	sl, r6
  402a0e:	45b8      	cmp	r8, r7
  402a10:	4643      	mov	r3, r8
  402a12:	464a      	mov	r2, r9
  402a14:	bf28      	it	cs
  402a16:	463b      	movcs	r3, r7
  402a18:	9800      	ldr	r0, [sp, #0]
  402a1a:	f1b8 0f00 	cmp.w	r8, #0
  402a1e:	d050      	beq.n	402ac2 <__sfvwrite_r+0xe2>
  402a20:	69e1      	ldr	r1, [r4, #28]
  402a22:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402a24:	47b0      	blx	r6
  402a26:	2800      	cmp	r0, #0
  402a28:	dd58      	ble.n	402adc <__sfvwrite_r+0xfc>
  402a2a:	f8da 3008 	ldr.w	r3, [sl, #8]
  402a2e:	1a1b      	subs	r3, r3, r0
  402a30:	4481      	add	r9, r0
  402a32:	eba8 0800 	sub.w	r8, r8, r0
  402a36:	f8ca 3008 	str.w	r3, [sl, #8]
  402a3a:	2b00      	cmp	r3, #0
  402a3c:	d1e7      	bne.n	402a0e <__sfvwrite_r+0x2e>
  402a3e:	2000      	movs	r0, #0
  402a40:	b003      	add	sp, #12
  402a42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402a46:	4621      	mov	r1, r4
  402a48:	9800      	ldr	r0, [sp, #0]
  402a4a:	f7ff fc51 	bl	4022f0 <__swsetup_r>
  402a4e:	2800      	cmp	r0, #0
  402a50:	f040 8133 	bne.w	402cba <__sfvwrite_r+0x2da>
  402a54:	89a3      	ldrh	r3, [r4, #12]
  402a56:	6835      	ldr	r5, [r6, #0]
  402a58:	f013 0002 	ands.w	r0, r3, #2
  402a5c:	d1d2      	bne.n	402a04 <__sfvwrite_r+0x24>
  402a5e:	f013 0901 	ands.w	r9, r3, #1
  402a62:	d145      	bne.n	402af0 <__sfvwrite_r+0x110>
  402a64:	464f      	mov	r7, r9
  402a66:	9601      	str	r6, [sp, #4]
  402a68:	b337      	cbz	r7, 402ab8 <__sfvwrite_r+0xd8>
  402a6a:	059a      	lsls	r2, r3, #22
  402a6c:	f8d4 8008 	ldr.w	r8, [r4, #8]
  402a70:	f140 8083 	bpl.w	402b7a <__sfvwrite_r+0x19a>
  402a74:	4547      	cmp	r7, r8
  402a76:	46c3      	mov	fp, r8
  402a78:	f0c0 80ab 	bcc.w	402bd2 <__sfvwrite_r+0x1f2>
  402a7c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  402a80:	f040 80ac 	bne.w	402bdc <__sfvwrite_r+0x1fc>
  402a84:	6820      	ldr	r0, [r4, #0]
  402a86:	46ba      	mov	sl, r7
  402a88:	465a      	mov	r2, fp
  402a8a:	4649      	mov	r1, r9
  402a8c:	f000 fd92 	bl	4035b4 <memmove>
  402a90:	68a2      	ldr	r2, [r4, #8]
  402a92:	6823      	ldr	r3, [r4, #0]
  402a94:	eba2 0208 	sub.w	r2, r2, r8
  402a98:	445b      	add	r3, fp
  402a9a:	60a2      	str	r2, [r4, #8]
  402a9c:	6023      	str	r3, [r4, #0]
  402a9e:	9a01      	ldr	r2, [sp, #4]
  402aa0:	6893      	ldr	r3, [r2, #8]
  402aa2:	eba3 030a 	sub.w	r3, r3, sl
  402aa6:	44d1      	add	r9, sl
  402aa8:	eba7 070a 	sub.w	r7, r7, sl
  402aac:	6093      	str	r3, [r2, #8]
  402aae:	2b00      	cmp	r3, #0
  402ab0:	d0c5      	beq.n	402a3e <__sfvwrite_r+0x5e>
  402ab2:	89a3      	ldrh	r3, [r4, #12]
  402ab4:	2f00      	cmp	r7, #0
  402ab6:	d1d8      	bne.n	402a6a <__sfvwrite_r+0x8a>
  402ab8:	f8d5 9000 	ldr.w	r9, [r5]
  402abc:	686f      	ldr	r7, [r5, #4]
  402abe:	3508      	adds	r5, #8
  402ac0:	e7d2      	b.n	402a68 <__sfvwrite_r+0x88>
  402ac2:	f8d5 9000 	ldr.w	r9, [r5]
  402ac6:	f8d5 8004 	ldr.w	r8, [r5, #4]
  402aca:	3508      	adds	r5, #8
  402acc:	e79f      	b.n	402a0e <__sfvwrite_r+0x2e>
  402ace:	2000      	movs	r0, #0
  402ad0:	4770      	bx	lr
  402ad2:	4621      	mov	r1, r4
  402ad4:	9800      	ldr	r0, [sp, #0]
  402ad6:	f7ff fd1f 	bl	402518 <_fflush_r>
  402ada:	b370      	cbz	r0, 402b3a <__sfvwrite_r+0x15a>
  402adc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402ae0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402ae4:	f04f 30ff 	mov.w	r0, #4294967295
  402ae8:	81a3      	strh	r3, [r4, #12]
  402aea:	b003      	add	sp, #12
  402aec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402af0:	4681      	mov	r9, r0
  402af2:	4633      	mov	r3, r6
  402af4:	464e      	mov	r6, r9
  402af6:	46a8      	mov	r8, r5
  402af8:	469a      	mov	sl, r3
  402afa:	464d      	mov	r5, r9
  402afc:	b34e      	cbz	r6, 402b52 <__sfvwrite_r+0x172>
  402afe:	b380      	cbz	r0, 402b62 <__sfvwrite_r+0x182>
  402b00:	6820      	ldr	r0, [r4, #0]
  402b02:	6923      	ldr	r3, [r4, #16]
  402b04:	6962      	ldr	r2, [r4, #20]
  402b06:	45b1      	cmp	r9, r6
  402b08:	46cb      	mov	fp, r9
  402b0a:	bf28      	it	cs
  402b0c:	46b3      	movcs	fp, r6
  402b0e:	4298      	cmp	r0, r3
  402b10:	465f      	mov	r7, fp
  402b12:	d904      	bls.n	402b1e <__sfvwrite_r+0x13e>
  402b14:	68a3      	ldr	r3, [r4, #8]
  402b16:	4413      	add	r3, r2
  402b18:	459b      	cmp	fp, r3
  402b1a:	f300 80a6 	bgt.w	402c6a <__sfvwrite_r+0x28a>
  402b1e:	4593      	cmp	fp, r2
  402b20:	db4b      	blt.n	402bba <__sfvwrite_r+0x1da>
  402b22:	4613      	mov	r3, r2
  402b24:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402b26:	69e1      	ldr	r1, [r4, #28]
  402b28:	9800      	ldr	r0, [sp, #0]
  402b2a:	462a      	mov	r2, r5
  402b2c:	47b8      	blx	r7
  402b2e:	1e07      	subs	r7, r0, #0
  402b30:	ddd4      	ble.n	402adc <__sfvwrite_r+0xfc>
  402b32:	ebb9 0907 	subs.w	r9, r9, r7
  402b36:	d0cc      	beq.n	402ad2 <__sfvwrite_r+0xf2>
  402b38:	2001      	movs	r0, #1
  402b3a:	f8da 3008 	ldr.w	r3, [sl, #8]
  402b3e:	1bdb      	subs	r3, r3, r7
  402b40:	443d      	add	r5, r7
  402b42:	1bf6      	subs	r6, r6, r7
  402b44:	f8ca 3008 	str.w	r3, [sl, #8]
  402b48:	2b00      	cmp	r3, #0
  402b4a:	f43f af78 	beq.w	402a3e <__sfvwrite_r+0x5e>
  402b4e:	2e00      	cmp	r6, #0
  402b50:	d1d5      	bne.n	402afe <__sfvwrite_r+0x11e>
  402b52:	f108 0308 	add.w	r3, r8, #8
  402b56:	e913 0060 	ldmdb	r3, {r5, r6}
  402b5a:	4698      	mov	r8, r3
  402b5c:	3308      	adds	r3, #8
  402b5e:	2e00      	cmp	r6, #0
  402b60:	d0f9      	beq.n	402b56 <__sfvwrite_r+0x176>
  402b62:	4632      	mov	r2, r6
  402b64:	210a      	movs	r1, #10
  402b66:	4628      	mov	r0, r5
  402b68:	f000 fc3a 	bl	4033e0 <memchr>
  402b6c:	2800      	cmp	r0, #0
  402b6e:	f000 80a1 	beq.w	402cb4 <__sfvwrite_r+0x2d4>
  402b72:	3001      	adds	r0, #1
  402b74:	eba0 0905 	sub.w	r9, r0, r5
  402b78:	e7c2      	b.n	402b00 <__sfvwrite_r+0x120>
  402b7a:	6820      	ldr	r0, [r4, #0]
  402b7c:	6923      	ldr	r3, [r4, #16]
  402b7e:	4298      	cmp	r0, r3
  402b80:	d802      	bhi.n	402b88 <__sfvwrite_r+0x1a8>
  402b82:	6963      	ldr	r3, [r4, #20]
  402b84:	429f      	cmp	r7, r3
  402b86:	d25d      	bcs.n	402c44 <__sfvwrite_r+0x264>
  402b88:	45b8      	cmp	r8, r7
  402b8a:	bf28      	it	cs
  402b8c:	46b8      	movcs	r8, r7
  402b8e:	4642      	mov	r2, r8
  402b90:	4649      	mov	r1, r9
  402b92:	f000 fd0f 	bl	4035b4 <memmove>
  402b96:	68a3      	ldr	r3, [r4, #8]
  402b98:	6822      	ldr	r2, [r4, #0]
  402b9a:	eba3 0308 	sub.w	r3, r3, r8
  402b9e:	4442      	add	r2, r8
  402ba0:	60a3      	str	r3, [r4, #8]
  402ba2:	6022      	str	r2, [r4, #0]
  402ba4:	b10b      	cbz	r3, 402baa <__sfvwrite_r+0x1ca>
  402ba6:	46c2      	mov	sl, r8
  402ba8:	e779      	b.n	402a9e <__sfvwrite_r+0xbe>
  402baa:	4621      	mov	r1, r4
  402bac:	9800      	ldr	r0, [sp, #0]
  402bae:	f7ff fcb3 	bl	402518 <_fflush_r>
  402bb2:	2800      	cmp	r0, #0
  402bb4:	d192      	bne.n	402adc <__sfvwrite_r+0xfc>
  402bb6:	46c2      	mov	sl, r8
  402bb8:	e771      	b.n	402a9e <__sfvwrite_r+0xbe>
  402bba:	465a      	mov	r2, fp
  402bbc:	4629      	mov	r1, r5
  402bbe:	f000 fcf9 	bl	4035b4 <memmove>
  402bc2:	68a2      	ldr	r2, [r4, #8]
  402bc4:	6823      	ldr	r3, [r4, #0]
  402bc6:	eba2 020b 	sub.w	r2, r2, fp
  402bca:	445b      	add	r3, fp
  402bcc:	60a2      	str	r2, [r4, #8]
  402bce:	6023      	str	r3, [r4, #0]
  402bd0:	e7af      	b.n	402b32 <__sfvwrite_r+0x152>
  402bd2:	6820      	ldr	r0, [r4, #0]
  402bd4:	46b8      	mov	r8, r7
  402bd6:	46ba      	mov	sl, r7
  402bd8:	46bb      	mov	fp, r7
  402bda:	e755      	b.n	402a88 <__sfvwrite_r+0xa8>
  402bdc:	6962      	ldr	r2, [r4, #20]
  402bde:	6820      	ldr	r0, [r4, #0]
  402be0:	6921      	ldr	r1, [r4, #16]
  402be2:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  402be6:	eba0 0a01 	sub.w	sl, r0, r1
  402bea:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  402bee:	f10a 0001 	add.w	r0, sl, #1
  402bf2:	ea4f 0868 	mov.w	r8, r8, asr #1
  402bf6:	4438      	add	r0, r7
  402bf8:	4540      	cmp	r0, r8
  402bfa:	4642      	mov	r2, r8
  402bfc:	bf84      	itt	hi
  402bfe:	4680      	movhi	r8, r0
  402c00:	4642      	movhi	r2, r8
  402c02:	055b      	lsls	r3, r3, #21
  402c04:	d544      	bpl.n	402c90 <__sfvwrite_r+0x2b0>
  402c06:	4611      	mov	r1, r2
  402c08:	9800      	ldr	r0, [sp, #0]
  402c0a:	f000 f921 	bl	402e50 <_malloc_r>
  402c0e:	4683      	mov	fp, r0
  402c10:	2800      	cmp	r0, #0
  402c12:	d055      	beq.n	402cc0 <__sfvwrite_r+0x2e0>
  402c14:	4652      	mov	r2, sl
  402c16:	6921      	ldr	r1, [r4, #16]
  402c18:	f000 fc32 	bl	403480 <memcpy>
  402c1c:	89a3      	ldrh	r3, [r4, #12]
  402c1e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  402c22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402c26:	81a3      	strh	r3, [r4, #12]
  402c28:	eb0b 000a 	add.w	r0, fp, sl
  402c2c:	eba8 030a 	sub.w	r3, r8, sl
  402c30:	f8c4 b010 	str.w	fp, [r4, #16]
  402c34:	f8c4 8014 	str.w	r8, [r4, #20]
  402c38:	6020      	str	r0, [r4, #0]
  402c3a:	60a3      	str	r3, [r4, #8]
  402c3c:	46b8      	mov	r8, r7
  402c3e:	46ba      	mov	sl, r7
  402c40:	46bb      	mov	fp, r7
  402c42:	e721      	b.n	402a88 <__sfvwrite_r+0xa8>
  402c44:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  402c48:	42b9      	cmp	r1, r7
  402c4a:	bf28      	it	cs
  402c4c:	4639      	movcs	r1, r7
  402c4e:	464a      	mov	r2, r9
  402c50:	fb91 f1f3 	sdiv	r1, r1, r3
  402c54:	9800      	ldr	r0, [sp, #0]
  402c56:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402c58:	fb03 f301 	mul.w	r3, r3, r1
  402c5c:	69e1      	ldr	r1, [r4, #28]
  402c5e:	47b0      	blx	r6
  402c60:	f1b0 0a00 	subs.w	sl, r0, #0
  402c64:	f73f af1b 	bgt.w	402a9e <__sfvwrite_r+0xbe>
  402c68:	e738      	b.n	402adc <__sfvwrite_r+0xfc>
  402c6a:	461a      	mov	r2, r3
  402c6c:	4629      	mov	r1, r5
  402c6e:	9301      	str	r3, [sp, #4]
  402c70:	f000 fca0 	bl	4035b4 <memmove>
  402c74:	6822      	ldr	r2, [r4, #0]
  402c76:	9b01      	ldr	r3, [sp, #4]
  402c78:	9800      	ldr	r0, [sp, #0]
  402c7a:	441a      	add	r2, r3
  402c7c:	6022      	str	r2, [r4, #0]
  402c7e:	4621      	mov	r1, r4
  402c80:	f7ff fc4a 	bl	402518 <_fflush_r>
  402c84:	9b01      	ldr	r3, [sp, #4]
  402c86:	2800      	cmp	r0, #0
  402c88:	f47f af28 	bne.w	402adc <__sfvwrite_r+0xfc>
  402c8c:	461f      	mov	r7, r3
  402c8e:	e750      	b.n	402b32 <__sfvwrite_r+0x152>
  402c90:	9800      	ldr	r0, [sp, #0]
  402c92:	f000 fcff 	bl	403694 <_realloc_r>
  402c96:	4683      	mov	fp, r0
  402c98:	2800      	cmp	r0, #0
  402c9a:	d1c5      	bne.n	402c28 <__sfvwrite_r+0x248>
  402c9c:	9d00      	ldr	r5, [sp, #0]
  402c9e:	6921      	ldr	r1, [r4, #16]
  402ca0:	4628      	mov	r0, r5
  402ca2:	f7ff fdb7 	bl	402814 <_free_r>
  402ca6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402caa:	220c      	movs	r2, #12
  402cac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402cb0:	602a      	str	r2, [r5, #0]
  402cb2:	e715      	b.n	402ae0 <__sfvwrite_r+0x100>
  402cb4:	f106 0901 	add.w	r9, r6, #1
  402cb8:	e722      	b.n	402b00 <__sfvwrite_r+0x120>
  402cba:	f04f 30ff 	mov.w	r0, #4294967295
  402cbe:	e6bf      	b.n	402a40 <__sfvwrite_r+0x60>
  402cc0:	9a00      	ldr	r2, [sp, #0]
  402cc2:	230c      	movs	r3, #12
  402cc4:	6013      	str	r3, [r2, #0]
  402cc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402cca:	e709      	b.n	402ae0 <__sfvwrite_r+0x100>
  402ccc:	7ffffc00 	.word	0x7ffffc00

00402cd0 <_fwalk_reent>:
  402cd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402cd4:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  402cd8:	d01f      	beq.n	402d1a <_fwalk_reent+0x4a>
  402cda:	4688      	mov	r8, r1
  402cdc:	4606      	mov	r6, r0
  402cde:	f04f 0900 	mov.w	r9, #0
  402ce2:	687d      	ldr	r5, [r7, #4]
  402ce4:	68bc      	ldr	r4, [r7, #8]
  402ce6:	3d01      	subs	r5, #1
  402ce8:	d411      	bmi.n	402d0e <_fwalk_reent+0x3e>
  402cea:	89a3      	ldrh	r3, [r4, #12]
  402cec:	2b01      	cmp	r3, #1
  402cee:	f105 35ff 	add.w	r5, r5, #4294967295
  402cf2:	d908      	bls.n	402d06 <_fwalk_reent+0x36>
  402cf4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  402cf8:	3301      	adds	r3, #1
  402cfa:	4621      	mov	r1, r4
  402cfc:	4630      	mov	r0, r6
  402cfe:	d002      	beq.n	402d06 <_fwalk_reent+0x36>
  402d00:	47c0      	blx	r8
  402d02:	ea49 0900 	orr.w	r9, r9, r0
  402d06:	1c6b      	adds	r3, r5, #1
  402d08:	f104 0468 	add.w	r4, r4, #104	; 0x68
  402d0c:	d1ed      	bne.n	402cea <_fwalk_reent+0x1a>
  402d0e:	683f      	ldr	r7, [r7, #0]
  402d10:	2f00      	cmp	r7, #0
  402d12:	d1e6      	bne.n	402ce2 <_fwalk_reent+0x12>
  402d14:	4648      	mov	r0, r9
  402d16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402d1a:	46b9      	mov	r9, r7
  402d1c:	4648      	mov	r0, r9
  402d1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402d22:	bf00      	nop

00402d24 <__locale_mb_cur_max>:
  402d24:	4b04      	ldr	r3, [pc, #16]	; (402d38 <__locale_mb_cur_max+0x14>)
  402d26:	4a05      	ldr	r2, [pc, #20]	; (402d3c <__locale_mb_cur_max+0x18>)
  402d28:	681b      	ldr	r3, [r3, #0]
  402d2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  402d2c:	2b00      	cmp	r3, #0
  402d2e:	bf08      	it	eq
  402d30:	4613      	moveq	r3, r2
  402d32:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  402d36:	4770      	bx	lr
  402d38:	20000008 	.word	0x20000008
  402d3c:	2000043c 	.word	0x2000043c

00402d40 <__retarget_lock_init_recursive>:
  402d40:	4770      	bx	lr
  402d42:	bf00      	nop

00402d44 <__retarget_lock_close_recursive>:
  402d44:	4770      	bx	lr
  402d46:	bf00      	nop

00402d48 <__retarget_lock_acquire_recursive>:
  402d48:	4770      	bx	lr
  402d4a:	bf00      	nop

00402d4c <__retarget_lock_release_recursive>:
  402d4c:	4770      	bx	lr
  402d4e:	bf00      	nop

00402d50 <__swhatbuf_r>:
  402d50:	b570      	push	{r4, r5, r6, lr}
  402d52:	460c      	mov	r4, r1
  402d54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402d58:	2900      	cmp	r1, #0
  402d5a:	b090      	sub	sp, #64	; 0x40
  402d5c:	4615      	mov	r5, r2
  402d5e:	461e      	mov	r6, r3
  402d60:	db14      	blt.n	402d8c <__swhatbuf_r+0x3c>
  402d62:	aa01      	add	r2, sp, #4
  402d64:	f001 f80e 	bl	403d84 <_fstat_r>
  402d68:	2800      	cmp	r0, #0
  402d6a:	db0f      	blt.n	402d8c <__swhatbuf_r+0x3c>
  402d6c:	9a02      	ldr	r2, [sp, #8]
  402d6e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  402d72:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  402d76:	fab2 f282 	clz	r2, r2
  402d7a:	0952      	lsrs	r2, r2, #5
  402d7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402d80:	f44f 6000 	mov.w	r0, #2048	; 0x800
  402d84:	6032      	str	r2, [r6, #0]
  402d86:	602b      	str	r3, [r5, #0]
  402d88:	b010      	add	sp, #64	; 0x40
  402d8a:	bd70      	pop	{r4, r5, r6, pc}
  402d8c:	89a2      	ldrh	r2, [r4, #12]
  402d8e:	2300      	movs	r3, #0
  402d90:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  402d94:	6033      	str	r3, [r6, #0]
  402d96:	d004      	beq.n	402da2 <__swhatbuf_r+0x52>
  402d98:	2240      	movs	r2, #64	; 0x40
  402d9a:	4618      	mov	r0, r3
  402d9c:	602a      	str	r2, [r5, #0]
  402d9e:	b010      	add	sp, #64	; 0x40
  402da0:	bd70      	pop	{r4, r5, r6, pc}
  402da2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402da6:	602b      	str	r3, [r5, #0]
  402da8:	b010      	add	sp, #64	; 0x40
  402daa:	bd70      	pop	{r4, r5, r6, pc}

00402dac <__smakebuf_r>:
  402dac:	898a      	ldrh	r2, [r1, #12]
  402dae:	0792      	lsls	r2, r2, #30
  402db0:	460b      	mov	r3, r1
  402db2:	d506      	bpl.n	402dc2 <__smakebuf_r+0x16>
  402db4:	f101 0243 	add.w	r2, r1, #67	; 0x43
  402db8:	2101      	movs	r1, #1
  402dba:	601a      	str	r2, [r3, #0]
  402dbc:	611a      	str	r2, [r3, #16]
  402dbe:	6159      	str	r1, [r3, #20]
  402dc0:	4770      	bx	lr
  402dc2:	b5f0      	push	{r4, r5, r6, r7, lr}
  402dc4:	b083      	sub	sp, #12
  402dc6:	ab01      	add	r3, sp, #4
  402dc8:	466a      	mov	r2, sp
  402dca:	460c      	mov	r4, r1
  402dcc:	4606      	mov	r6, r0
  402dce:	f7ff ffbf 	bl	402d50 <__swhatbuf_r>
  402dd2:	9900      	ldr	r1, [sp, #0]
  402dd4:	4605      	mov	r5, r0
  402dd6:	4630      	mov	r0, r6
  402dd8:	f000 f83a 	bl	402e50 <_malloc_r>
  402ddc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402de0:	b1d8      	cbz	r0, 402e1a <__smakebuf_r+0x6e>
  402de2:	9a01      	ldr	r2, [sp, #4]
  402de4:	4f15      	ldr	r7, [pc, #84]	; (402e3c <__smakebuf_r+0x90>)
  402de6:	9900      	ldr	r1, [sp, #0]
  402de8:	63f7      	str	r7, [r6, #60]	; 0x3c
  402dea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402dee:	81a3      	strh	r3, [r4, #12]
  402df0:	6020      	str	r0, [r4, #0]
  402df2:	6120      	str	r0, [r4, #16]
  402df4:	6161      	str	r1, [r4, #20]
  402df6:	b91a      	cbnz	r2, 402e00 <__smakebuf_r+0x54>
  402df8:	432b      	orrs	r3, r5
  402dfa:	81a3      	strh	r3, [r4, #12]
  402dfc:	b003      	add	sp, #12
  402dfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402e00:	4630      	mov	r0, r6
  402e02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  402e06:	f000 ffd1 	bl	403dac <_isatty_r>
  402e0a:	b1a0      	cbz	r0, 402e36 <__smakebuf_r+0x8a>
  402e0c:	89a3      	ldrh	r3, [r4, #12]
  402e0e:	f023 0303 	bic.w	r3, r3, #3
  402e12:	f043 0301 	orr.w	r3, r3, #1
  402e16:	b21b      	sxth	r3, r3
  402e18:	e7ee      	b.n	402df8 <__smakebuf_r+0x4c>
  402e1a:	059a      	lsls	r2, r3, #22
  402e1c:	d4ee      	bmi.n	402dfc <__smakebuf_r+0x50>
  402e1e:	f023 0303 	bic.w	r3, r3, #3
  402e22:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402e26:	f043 0302 	orr.w	r3, r3, #2
  402e2a:	2101      	movs	r1, #1
  402e2c:	81a3      	strh	r3, [r4, #12]
  402e2e:	6022      	str	r2, [r4, #0]
  402e30:	6122      	str	r2, [r4, #16]
  402e32:	6161      	str	r1, [r4, #20]
  402e34:	e7e2      	b.n	402dfc <__smakebuf_r+0x50>
  402e36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402e3a:	e7dd      	b.n	402df8 <__smakebuf_r+0x4c>
  402e3c:	0040256d 	.word	0x0040256d

00402e40 <malloc>:
  402e40:	4b02      	ldr	r3, [pc, #8]	; (402e4c <malloc+0xc>)
  402e42:	4601      	mov	r1, r0
  402e44:	6818      	ldr	r0, [r3, #0]
  402e46:	f000 b803 	b.w	402e50 <_malloc_r>
  402e4a:	bf00      	nop
  402e4c:	20000008 	.word	0x20000008

00402e50 <_malloc_r>:
  402e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402e54:	f101 060b 	add.w	r6, r1, #11
  402e58:	2e16      	cmp	r6, #22
  402e5a:	b083      	sub	sp, #12
  402e5c:	4605      	mov	r5, r0
  402e5e:	f240 809e 	bls.w	402f9e <_malloc_r+0x14e>
  402e62:	f036 0607 	bics.w	r6, r6, #7
  402e66:	f100 80bd 	bmi.w	402fe4 <_malloc_r+0x194>
  402e6a:	42b1      	cmp	r1, r6
  402e6c:	f200 80ba 	bhi.w	402fe4 <_malloc_r+0x194>
  402e70:	f000 fc04 	bl	40367c <__malloc_lock>
  402e74:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  402e78:	f0c0 8293 	bcc.w	4033a2 <_malloc_r+0x552>
  402e7c:	0a73      	lsrs	r3, r6, #9
  402e7e:	f000 80b8 	beq.w	402ff2 <_malloc_r+0x1a2>
  402e82:	2b04      	cmp	r3, #4
  402e84:	f200 8179 	bhi.w	40317a <_malloc_r+0x32a>
  402e88:	09b3      	lsrs	r3, r6, #6
  402e8a:	f103 0039 	add.w	r0, r3, #57	; 0x39
  402e8e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  402e92:	00c3      	lsls	r3, r0, #3
  402e94:	4fbf      	ldr	r7, [pc, #764]	; (403194 <_malloc_r+0x344>)
  402e96:	443b      	add	r3, r7
  402e98:	f1a3 0108 	sub.w	r1, r3, #8
  402e9c:	685c      	ldr	r4, [r3, #4]
  402e9e:	42a1      	cmp	r1, r4
  402ea0:	d106      	bne.n	402eb0 <_malloc_r+0x60>
  402ea2:	e00c      	b.n	402ebe <_malloc_r+0x6e>
  402ea4:	2a00      	cmp	r2, #0
  402ea6:	f280 80aa 	bge.w	402ffe <_malloc_r+0x1ae>
  402eaa:	68e4      	ldr	r4, [r4, #12]
  402eac:	42a1      	cmp	r1, r4
  402eae:	d006      	beq.n	402ebe <_malloc_r+0x6e>
  402eb0:	6863      	ldr	r3, [r4, #4]
  402eb2:	f023 0303 	bic.w	r3, r3, #3
  402eb6:	1b9a      	subs	r2, r3, r6
  402eb8:	2a0f      	cmp	r2, #15
  402eba:	ddf3      	ble.n	402ea4 <_malloc_r+0x54>
  402ebc:	4670      	mov	r0, lr
  402ebe:	693c      	ldr	r4, [r7, #16]
  402ec0:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4031a8 <_malloc_r+0x358>
  402ec4:	4574      	cmp	r4, lr
  402ec6:	f000 81ab 	beq.w	403220 <_malloc_r+0x3d0>
  402eca:	6863      	ldr	r3, [r4, #4]
  402ecc:	f023 0303 	bic.w	r3, r3, #3
  402ed0:	1b9a      	subs	r2, r3, r6
  402ed2:	2a0f      	cmp	r2, #15
  402ed4:	f300 8190 	bgt.w	4031f8 <_malloc_r+0x3a8>
  402ed8:	2a00      	cmp	r2, #0
  402eda:	f8c7 e014 	str.w	lr, [r7, #20]
  402ede:	f8c7 e010 	str.w	lr, [r7, #16]
  402ee2:	f280 809d 	bge.w	403020 <_malloc_r+0x1d0>
  402ee6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402eea:	f080 8161 	bcs.w	4031b0 <_malloc_r+0x360>
  402eee:	08db      	lsrs	r3, r3, #3
  402ef0:	f103 0c01 	add.w	ip, r3, #1
  402ef4:	1099      	asrs	r1, r3, #2
  402ef6:	687a      	ldr	r2, [r7, #4]
  402ef8:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  402efc:	f8c4 8008 	str.w	r8, [r4, #8]
  402f00:	2301      	movs	r3, #1
  402f02:	408b      	lsls	r3, r1
  402f04:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  402f08:	4313      	orrs	r3, r2
  402f0a:	3908      	subs	r1, #8
  402f0c:	60e1      	str	r1, [r4, #12]
  402f0e:	607b      	str	r3, [r7, #4]
  402f10:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  402f14:	f8c8 400c 	str.w	r4, [r8, #12]
  402f18:	1082      	asrs	r2, r0, #2
  402f1a:	2401      	movs	r4, #1
  402f1c:	4094      	lsls	r4, r2
  402f1e:	429c      	cmp	r4, r3
  402f20:	f200 808b 	bhi.w	40303a <_malloc_r+0x1ea>
  402f24:	421c      	tst	r4, r3
  402f26:	d106      	bne.n	402f36 <_malloc_r+0xe6>
  402f28:	f020 0003 	bic.w	r0, r0, #3
  402f2c:	0064      	lsls	r4, r4, #1
  402f2e:	421c      	tst	r4, r3
  402f30:	f100 0004 	add.w	r0, r0, #4
  402f34:	d0fa      	beq.n	402f2c <_malloc_r+0xdc>
  402f36:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  402f3a:	46cc      	mov	ip, r9
  402f3c:	4680      	mov	r8, r0
  402f3e:	f8dc 300c 	ldr.w	r3, [ip, #12]
  402f42:	459c      	cmp	ip, r3
  402f44:	d107      	bne.n	402f56 <_malloc_r+0x106>
  402f46:	e16d      	b.n	403224 <_malloc_r+0x3d4>
  402f48:	2a00      	cmp	r2, #0
  402f4a:	f280 817b 	bge.w	403244 <_malloc_r+0x3f4>
  402f4e:	68db      	ldr	r3, [r3, #12]
  402f50:	459c      	cmp	ip, r3
  402f52:	f000 8167 	beq.w	403224 <_malloc_r+0x3d4>
  402f56:	6859      	ldr	r1, [r3, #4]
  402f58:	f021 0103 	bic.w	r1, r1, #3
  402f5c:	1b8a      	subs	r2, r1, r6
  402f5e:	2a0f      	cmp	r2, #15
  402f60:	ddf2      	ble.n	402f48 <_malloc_r+0xf8>
  402f62:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  402f66:	f8d3 8008 	ldr.w	r8, [r3, #8]
  402f6a:	9300      	str	r3, [sp, #0]
  402f6c:	199c      	adds	r4, r3, r6
  402f6e:	4628      	mov	r0, r5
  402f70:	f046 0601 	orr.w	r6, r6, #1
  402f74:	f042 0501 	orr.w	r5, r2, #1
  402f78:	605e      	str	r6, [r3, #4]
  402f7a:	f8c8 c00c 	str.w	ip, [r8, #12]
  402f7e:	f8cc 8008 	str.w	r8, [ip, #8]
  402f82:	617c      	str	r4, [r7, #20]
  402f84:	613c      	str	r4, [r7, #16]
  402f86:	f8c4 e00c 	str.w	lr, [r4, #12]
  402f8a:	f8c4 e008 	str.w	lr, [r4, #8]
  402f8e:	6065      	str	r5, [r4, #4]
  402f90:	505a      	str	r2, [r3, r1]
  402f92:	f000 fb79 	bl	403688 <__malloc_unlock>
  402f96:	9b00      	ldr	r3, [sp, #0]
  402f98:	f103 0408 	add.w	r4, r3, #8
  402f9c:	e01e      	b.n	402fdc <_malloc_r+0x18c>
  402f9e:	2910      	cmp	r1, #16
  402fa0:	d820      	bhi.n	402fe4 <_malloc_r+0x194>
  402fa2:	f000 fb6b 	bl	40367c <__malloc_lock>
  402fa6:	2610      	movs	r6, #16
  402fa8:	2318      	movs	r3, #24
  402faa:	2002      	movs	r0, #2
  402fac:	4f79      	ldr	r7, [pc, #484]	; (403194 <_malloc_r+0x344>)
  402fae:	443b      	add	r3, r7
  402fb0:	f1a3 0208 	sub.w	r2, r3, #8
  402fb4:	685c      	ldr	r4, [r3, #4]
  402fb6:	4294      	cmp	r4, r2
  402fb8:	f000 813d 	beq.w	403236 <_malloc_r+0x3e6>
  402fbc:	6863      	ldr	r3, [r4, #4]
  402fbe:	68e1      	ldr	r1, [r4, #12]
  402fc0:	68a6      	ldr	r6, [r4, #8]
  402fc2:	f023 0303 	bic.w	r3, r3, #3
  402fc6:	4423      	add	r3, r4
  402fc8:	4628      	mov	r0, r5
  402fca:	685a      	ldr	r2, [r3, #4]
  402fcc:	60f1      	str	r1, [r6, #12]
  402fce:	f042 0201 	orr.w	r2, r2, #1
  402fd2:	608e      	str	r6, [r1, #8]
  402fd4:	605a      	str	r2, [r3, #4]
  402fd6:	f000 fb57 	bl	403688 <__malloc_unlock>
  402fda:	3408      	adds	r4, #8
  402fdc:	4620      	mov	r0, r4
  402fde:	b003      	add	sp, #12
  402fe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402fe4:	2400      	movs	r4, #0
  402fe6:	230c      	movs	r3, #12
  402fe8:	4620      	mov	r0, r4
  402fea:	602b      	str	r3, [r5, #0]
  402fec:	b003      	add	sp, #12
  402fee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402ff2:	2040      	movs	r0, #64	; 0x40
  402ff4:	f44f 7300 	mov.w	r3, #512	; 0x200
  402ff8:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  402ffc:	e74a      	b.n	402e94 <_malloc_r+0x44>
  402ffe:	4423      	add	r3, r4
  403000:	68e1      	ldr	r1, [r4, #12]
  403002:	685a      	ldr	r2, [r3, #4]
  403004:	68a6      	ldr	r6, [r4, #8]
  403006:	f042 0201 	orr.w	r2, r2, #1
  40300a:	60f1      	str	r1, [r6, #12]
  40300c:	4628      	mov	r0, r5
  40300e:	608e      	str	r6, [r1, #8]
  403010:	605a      	str	r2, [r3, #4]
  403012:	f000 fb39 	bl	403688 <__malloc_unlock>
  403016:	3408      	adds	r4, #8
  403018:	4620      	mov	r0, r4
  40301a:	b003      	add	sp, #12
  40301c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403020:	4423      	add	r3, r4
  403022:	4628      	mov	r0, r5
  403024:	685a      	ldr	r2, [r3, #4]
  403026:	f042 0201 	orr.w	r2, r2, #1
  40302a:	605a      	str	r2, [r3, #4]
  40302c:	f000 fb2c 	bl	403688 <__malloc_unlock>
  403030:	3408      	adds	r4, #8
  403032:	4620      	mov	r0, r4
  403034:	b003      	add	sp, #12
  403036:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40303a:	68bc      	ldr	r4, [r7, #8]
  40303c:	6863      	ldr	r3, [r4, #4]
  40303e:	f023 0803 	bic.w	r8, r3, #3
  403042:	45b0      	cmp	r8, r6
  403044:	d304      	bcc.n	403050 <_malloc_r+0x200>
  403046:	eba8 0306 	sub.w	r3, r8, r6
  40304a:	2b0f      	cmp	r3, #15
  40304c:	f300 8085 	bgt.w	40315a <_malloc_r+0x30a>
  403050:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4031ac <_malloc_r+0x35c>
  403054:	4b50      	ldr	r3, [pc, #320]	; (403198 <_malloc_r+0x348>)
  403056:	f8d9 2000 	ldr.w	r2, [r9]
  40305a:	681b      	ldr	r3, [r3, #0]
  40305c:	3201      	adds	r2, #1
  40305e:	4433      	add	r3, r6
  403060:	eb04 0a08 	add.w	sl, r4, r8
  403064:	f000 8155 	beq.w	403312 <_malloc_r+0x4c2>
  403068:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  40306c:	330f      	adds	r3, #15
  40306e:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  403072:	f02b 0b0f 	bic.w	fp, fp, #15
  403076:	4659      	mov	r1, fp
  403078:	4628      	mov	r0, r5
  40307a:	f000 fcb1 	bl	4039e0 <_sbrk_r>
  40307e:	1c41      	adds	r1, r0, #1
  403080:	4602      	mov	r2, r0
  403082:	f000 80fc 	beq.w	40327e <_malloc_r+0x42e>
  403086:	4582      	cmp	sl, r0
  403088:	f200 80f7 	bhi.w	40327a <_malloc_r+0x42a>
  40308c:	4b43      	ldr	r3, [pc, #268]	; (40319c <_malloc_r+0x34c>)
  40308e:	6819      	ldr	r1, [r3, #0]
  403090:	4459      	add	r1, fp
  403092:	6019      	str	r1, [r3, #0]
  403094:	f000 814d 	beq.w	403332 <_malloc_r+0x4e2>
  403098:	f8d9 0000 	ldr.w	r0, [r9]
  40309c:	3001      	adds	r0, #1
  40309e:	bf1b      	ittet	ne
  4030a0:	eba2 0a0a 	subne.w	sl, r2, sl
  4030a4:	4451      	addne	r1, sl
  4030a6:	f8c9 2000 	streq.w	r2, [r9]
  4030aa:	6019      	strne	r1, [r3, #0]
  4030ac:	f012 0107 	ands.w	r1, r2, #7
  4030b0:	f000 8115 	beq.w	4032de <_malloc_r+0x48e>
  4030b4:	f1c1 0008 	rsb	r0, r1, #8
  4030b8:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4030bc:	4402      	add	r2, r0
  4030be:	3108      	adds	r1, #8
  4030c0:	eb02 090b 	add.w	r9, r2, fp
  4030c4:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4030c8:	eba1 0909 	sub.w	r9, r1, r9
  4030cc:	4649      	mov	r1, r9
  4030ce:	4628      	mov	r0, r5
  4030d0:	9301      	str	r3, [sp, #4]
  4030d2:	9200      	str	r2, [sp, #0]
  4030d4:	f000 fc84 	bl	4039e0 <_sbrk_r>
  4030d8:	1c43      	adds	r3, r0, #1
  4030da:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4030de:	f000 8143 	beq.w	403368 <_malloc_r+0x518>
  4030e2:	1a80      	subs	r0, r0, r2
  4030e4:	4448      	add	r0, r9
  4030e6:	f040 0001 	orr.w	r0, r0, #1
  4030ea:	6819      	ldr	r1, [r3, #0]
  4030ec:	60ba      	str	r2, [r7, #8]
  4030ee:	4449      	add	r1, r9
  4030f0:	42bc      	cmp	r4, r7
  4030f2:	6050      	str	r0, [r2, #4]
  4030f4:	6019      	str	r1, [r3, #0]
  4030f6:	d017      	beq.n	403128 <_malloc_r+0x2d8>
  4030f8:	f1b8 0f0f 	cmp.w	r8, #15
  4030fc:	f240 80fb 	bls.w	4032f6 <_malloc_r+0x4a6>
  403100:	6860      	ldr	r0, [r4, #4]
  403102:	f1a8 020c 	sub.w	r2, r8, #12
  403106:	f022 0207 	bic.w	r2, r2, #7
  40310a:	eb04 0e02 	add.w	lr, r4, r2
  40310e:	f000 0001 	and.w	r0, r0, #1
  403112:	f04f 0c05 	mov.w	ip, #5
  403116:	4310      	orrs	r0, r2
  403118:	2a0f      	cmp	r2, #15
  40311a:	6060      	str	r0, [r4, #4]
  40311c:	f8ce c004 	str.w	ip, [lr, #4]
  403120:	f8ce c008 	str.w	ip, [lr, #8]
  403124:	f200 8117 	bhi.w	403356 <_malloc_r+0x506>
  403128:	4b1d      	ldr	r3, [pc, #116]	; (4031a0 <_malloc_r+0x350>)
  40312a:	68bc      	ldr	r4, [r7, #8]
  40312c:	681a      	ldr	r2, [r3, #0]
  40312e:	4291      	cmp	r1, r2
  403130:	bf88      	it	hi
  403132:	6019      	strhi	r1, [r3, #0]
  403134:	4b1b      	ldr	r3, [pc, #108]	; (4031a4 <_malloc_r+0x354>)
  403136:	681a      	ldr	r2, [r3, #0]
  403138:	4291      	cmp	r1, r2
  40313a:	6862      	ldr	r2, [r4, #4]
  40313c:	bf88      	it	hi
  40313e:	6019      	strhi	r1, [r3, #0]
  403140:	f022 0203 	bic.w	r2, r2, #3
  403144:	4296      	cmp	r6, r2
  403146:	eba2 0306 	sub.w	r3, r2, r6
  40314a:	d801      	bhi.n	403150 <_malloc_r+0x300>
  40314c:	2b0f      	cmp	r3, #15
  40314e:	dc04      	bgt.n	40315a <_malloc_r+0x30a>
  403150:	4628      	mov	r0, r5
  403152:	f000 fa99 	bl	403688 <__malloc_unlock>
  403156:	2400      	movs	r4, #0
  403158:	e740      	b.n	402fdc <_malloc_r+0x18c>
  40315a:	19a2      	adds	r2, r4, r6
  40315c:	f043 0301 	orr.w	r3, r3, #1
  403160:	f046 0601 	orr.w	r6, r6, #1
  403164:	6066      	str	r6, [r4, #4]
  403166:	4628      	mov	r0, r5
  403168:	60ba      	str	r2, [r7, #8]
  40316a:	6053      	str	r3, [r2, #4]
  40316c:	f000 fa8c 	bl	403688 <__malloc_unlock>
  403170:	3408      	adds	r4, #8
  403172:	4620      	mov	r0, r4
  403174:	b003      	add	sp, #12
  403176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40317a:	2b14      	cmp	r3, #20
  40317c:	d971      	bls.n	403262 <_malloc_r+0x412>
  40317e:	2b54      	cmp	r3, #84	; 0x54
  403180:	f200 80a3 	bhi.w	4032ca <_malloc_r+0x47a>
  403184:	0b33      	lsrs	r3, r6, #12
  403186:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40318a:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40318e:	00c3      	lsls	r3, r0, #3
  403190:	e680      	b.n	402e94 <_malloc_r+0x44>
  403192:	bf00      	nop
  403194:	200005a8 	.word	0x200005a8
  403198:	20000a90 	.word	0x20000a90
  40319c:	20000a60 	.word	0x20000a60
  4031a0:	20000a88 	.word	0x20000a88
  4031a4:	20000a8c 	.word	0x20000a8c
  4031a8:	200005b0 	.word	0x200005b0
  4031ac:	200009b0 	.word	0x200009b0
  4031b0:	0a5a      	lsrs	r2, r3, #9
  4031b2:	2a04      	cmp	r2, #4
  4031b4:	d95b      	bls.n	40326e <_malloc_r+0x41e>
  4031b6:	2a14      	cmp	r2, #20
  4031b8:	f200 80ae 	bhi.w	403318 <_malloc_r+0x4c8>
  4031bc:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4031c0:	00c9      	lsls	r1, r1, #3
  4031c2:	325b      	adds	r2, #91	; 0x5b
  4031c4:	eb07 0c01 	add.w	ip, r7, r1
  4031c8:	5879      	ldr	r1, [r7, r1]
  4031ca:	f1ac 0c08 	sub.w	ip, ip, #8
  4031ce:	458c      	cmp	ip, r1
  4031d0:	f000 8088 	beq.w	4032e4 <_malloc_r+0x494>
  4031d4:	684a      	ldr	r2, [r1, #4]
  4031d6:	f022 0203 	bic.w	r2, r2, #3
  4031da:	4293      	cmp	r3, r2
  4031dc:	d273      	bcs.n	4032c6 <_malloc_r+0x476>
  4031de:	6889      	ldr	r1, [r1, #8]
  4031e0:	458c      	cmp	ip, r1
  4031e2:	d1f7      	bne.n	4031d4 <_malloc_r+0x384>
  4031e4:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4031e8:	687b      	ldr	r3, [r7, #4]
  4031ea:	60e2      	str	r2, [r4, #12]
  4031ec:	f8c4 c008 	str.w	ip, [r4, #8]
  4031f0:	6094      	str	r4, [r2, #8]
  4031f2:	f8cc 400c 	str.w	r4, [ip, #12]
  4031f6:	e68f      	b.n	402f18 <_malloc_r+0xc8>
  4031f8:	19a1      	adds	r1, r4, r6
  4031fa:	f046 0c01 	orr.w	ip, r6, #1
  4031fe:	f042 0601 	orr.w	r6, r2, #1
  403202:	f8c4 c004 	str.w	ip, [r4, #4]
  403206:	4628      	mov	r0, r5
  403208:	6179      	str	r1, [r7, #20]
  40320a:	6139      	str	r1, [r7, #16]
  40320c:	f8c1 e00c 	str.w	lr, [r1, #12]
  403210:	f8c1 e008 	str.w	lr, [r1, #8]
  403214:	604e      	str	r6, [r1, #4]
  403216:	50e2      	str	r2, [r4, r3]
  403218:	f000 fa36 	bl	403688 <__malloc_unlock>
  40321c:	3408      	adds	r4, #8
  40321e:	e6dd      	b.n	402fdc <_malloc_r+0x18c>
  403220:	687b      	ldr	r3, [r7, #4]
  403222:	e679      	b.n	402f18 <_malloc_r+0xc8>
  403224:	f108 0801 	add.w	r8, r8, #1
  403228:	f018 0f03 	tst.w	r8, #3
  40322c:	f10c 0c08 	add.w	ip, ip, #8
  403230:	f47f ae85 	bne.w	402f3e <_malloc_r+0xee>
  403234:	e02d      	b.n	403292 <_malloc_r+0x442>
  403236:	68dc      	ldr	r4, [r3, #12]
  403238:	42a3      	cmp	r3, r4
  40323a:	bf08      	it	eq
  40323c:	3002      	addeq	r0, #2
  40323e:	f43f ae3e 	beq.w	402ebe <_malloc_r+0x6e>
  403242:	e6bb      	b.n	402fbc <_malloc_r+0x16c>
  403244:	4419      	add	r1, r3
  403246:	461c      	mov	r4, r3
  403248:	684a      	ldr	r2, [r1, #4]
  40324a:	68db      	ldr	r3, [r3, #12]
  40324c:	f854 6f08 	ldr.w	r6, [r4, #8]!
  403250:	f042 0201 	orr.w	r2, r2, #1
  403254:	604a      	str	r2, [r1, #4]
  403256:	4628      	mov	r0, r5
  403258:	60f3      	str	r3, [r6, #12]
  40325a:	609e      	str	r6, [r3, #8]
  40325c:	f000 fa14 	bl	403688 <__malloc_unlock>
  403260:	e6bc      	b.n	402fdc <_malloc_r+0x18c>
  403262:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  403266:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40326a:	00c3      	lsls	r3, r0, #3
  40326c:	e612      	b.n	402e94 <_malloc_r+0x44>
  40326e:	099a      	lsrs	r2, r3, #6
  403270:	f102 0139 	add.w	r1, r2, #57	; 0x39
  403274:	00c9      	lsls	r1, r1, #3
  403276:	3238      	adds	r2, #56	; 0x38
  403278:	e7a4      	b.n	4031c4 <_malloc_r+0x374>
  40327a:	42bc      	cmp	r4, r7
  40327c:	d054      	beq.n	403328 <_malloc_r+0x4d8>
  40327e:	68bc      	ldr	r4, [r7, #8]
  403280:	6862      	ldr	r2, [r4, #4]
  403282:	f022 0203 	bic.w	r2, r2, #3
  403286:	e75d      	b.n	403144 <_malloc_r+0x2f4>
  403288:	f859 3908 	ldr.w	r3, [r9], #-8
  40328c:	4599      	cmp	r9, r3
  40328e:	f040 8086 	bne.w	40339e <_malloc_r+0x54e>
  403292:	f010 0f03 	tst.w	r0, #3
  403296:	f100 30ff 	add.w	r0, r0, #4294967295
  40329a:	d1f5      	bne.n	403288 <_malloc_r+0x438>
  40329c:	687b      	ldr	r3, [r7, #4]
  40329e:	ea23 0304 	bic.w	r3, r3, r4
  4032a2:	607b      	str	r3, [r7, #4]
  4032a4:	0064      	lsls	r4, r4, #1
  4032a6:	429c      	cmp	r4, r3
  4032a8:	f63f aec7 	bhi.w	40303a <_malloc_r+0x1ea>
  4032ac:	2c00      	cmp	r4, #0
  4032ae:	f43f aec4 	beq.w	40303a <_malloc_r+0x1ea>
  4032b2:	421c      	tst	r4, r3
  4032b4:	4640      	mov	r0, r8
  4032b6:	f47f ae3e 	bne.w	402f36 <_malloc_r+0xe6>
  4032ba:	0064      	lsls	r4, r4, #1
  4032bc:	421c      	tst	r4, r3
  4032be:	f100 0004 	add.w	r0, r0, #4
  4032c2:	d0fa      	beq.n	4032ba <_malloc_r+0x46a>
  4032c4:	e637      	b.n	402f36 <_malloc_r+0xe6>
  4032c6:	468c      	mov	ip, r1
  4032c8:	e78c      	b.n	4031e4 <_malloc_r+0x394>
  4032ca:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4032ce:	d815      	bhi.n	4032fc <_malloc_r+0x4ac>
  4032d0:	0bf3      	lsrs	r3, r6, #15
  4032d2:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4032d6:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4032da:	00c3      	lsls	r3, r0, #3
  4032dc:	e5da      	b.n	402e94 <_malloc_r+0x44>
  4032de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4032e2:	e6ed      	b.n	4030c0 <_malloc_r+0x270>
  4032e4:	687b      	ldr	r3, [r7, #4]
  4032e6:	1092      	asrs	r2, r2, #2
  4032e8:	2101      	movs	r1, #1
  4032ea:	fa01 f202 	lsl.w	r2, r1, r2
  4032ee:	4313      	orrs	r3, r2
  4032f0:	607b      	str	r3, [r7, #4]
  4032f2:	4662      	mov	r2, ip
  4032f4:	e779      	b.n	4031ea <_malloc_r+0x39a>
  4032f6:	2301      	movs	r3, #1
  4032f8:	6053      	str	r3, [r2, #4]
  4032fa:	e729      	b.n	403150 <_malloc_r+0x300>
  4032fc:	f240 5254 	movw	r2, #1364	; 0x554
  403300:	4293      	cmp	r3, r2
  403302:	d822      	bhi.n	40334a <_malloc_r+0x4fa>
  403304:	0cb3      	lsrs	r3, r6, #18
  403306:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40330a:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40330e:	00c3      	lsls	r3, r0, #3
  403310:	e5c0      	b.n	402e94 <_malloc_r+0x44>
  403312:	f103 0b10 	add.w	fp, r3, #16
  403316:	e6ae      	b.n	403076 <_malloc_r+0x226>
  403318:	2a54      	cmp	r2, #84	; 0x54
  40331a:	d829      	bhi.n	403370 <_malloc_r+0x520>
  40331c:	0b1a      	lsrs	r2, r3, #12
  40331e:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  403322:	00c9      	lsls	r1, r1, #3
  403324:	326e      	adds	r2, #110	; 0x6e
  403326:	e74d      	b.n	4031c4 <_malloc_r+0x374>
  403328:	4b20      	ldr	r3, [pc, #128]	; (4033ac <_malloc_r+0x55c>)
  40332a:	6819      	ldr	r1, [r3, #0]
  40332c:	4459      	add	r1, fp
  40332e:	6019      	str	r1, [r3, #0]
  403330:	e6b2      	b.n	403098 <_malloc_r+0x248>
  403332:	f3ca 000b 	ubfx	r0, sl, #0, #12
  403336:	2800      	cmp	r0, #0
  403338:	f47f aeae 	bne.w	403098 <_malloc_r+0x248>
  40333c:	eb08 030b 	add.w	r3, r8, fp
  403340:	68ba      	ldr	r2, [r7, #8]
  403342:	f043 0301 	orr.w	r3, r3, #1
  403346:	6053      	str	r3, [r2, #4]
  403348:	e6ee      	b.n	403128 <_malloc_r+0x2d8>
  40334a:	207f      	movs	r0, #127	; 0x7f
  40334c:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  403350:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  403354:	e59e      	b.n	402e94 <_malloc_r+0x44>
  403356:	f104 0108 	add.w	r1, r4, #8
  40335a:	4628      	mov	r0, r5
  40335c:	9300      	str	r3, [sp, #0]
  40335e:	f7ff fa59 	bl	402814 <_free_r>
  403362:	9b00      	ldr	r3, [sp, #0]
  403364:	6819      	ldr	r1, [r3, #0]
  403366:	e6df      	b.n	403128 <_malloc_r+0x2d8>
  403368:	2001      	movs	r0, #1
  40336a:	f04f 0900 	mov.w	r9, #0
  40336e:	e6bc      	b.n	4030ea <_malloc_r+0x29a>
  403370:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403374:	d805      	bhi.n	403382 <_malloc_r+0x532>
  403376:	0bda      	lsrs	r2, r3, #15
  403378:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40337c:	00c9      	lsls	r1, r1, #3
  40337e:	3277      	adds	r2, #119	; 0x77
  403380:	e720      	b.n	4031c4 <_malloc_r+0x374>
  403382:	f240 5154 	movw	r1, #1364	; 0x554
  403386:	428a      	cmp	r2, r1
  403388:	d805      	bhi.n	403396 <_malloc_r+0x546>
  40338a:	0c9a      	lsrs	r2, r3, #18
  40338c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  403390:	00c9      	lsls	r1, r1, #3
  403392:	327c      	adds	r2, #124	; 0x7c
  403394:	e716      	b.n	4031c4 <_malloc_r+0x374>
  403396:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40339a:	227e      	movs	r2, #126	; 0x7e
  40339c:	e712      	b.n	4031c4 <_malloc_r+0x374>
  40339e:	687b      	ldr	r3, [r7, #4]
  4033a0:	e780      	b.n	4032a4 <_malloc_r+0x454>
  4033a2:	08f0      	lsrs	r0, r6, #3
  4033a4:	f106 0308 	add.w	r3, r6, #8
  4033a8:	e600      	b.n	402fac <_malloc_r+0x15c>
  4033aa:	bf00      	nop
  4033ac:	20000a60 	.word	0x20000a60

004033b0 <__ascii_mbtowc>:
  4033b0:	b082      	sub	sp, #8
  4033b2:	b149      	cbz	r1, 4033c8 <__ascii_mbtowc+0x18>
  4033b4:	b15a      	cbz	r2, 4033ce <__ascii_mbtowc+0x1e>
  4033b6:	b16b      	cbz	r3, 4033d4 <__ascii_mbtowc+0x24>
  4033b8:	7813      	ldrb	r3, [r2, #0]
  4033ba:	600b      	str	r3, [r1, #0]
  4033bc:	7812      	ldrb	r2, [r2, #0]
  4033be:	1c10      	adds	r0, r2, #0
  4033c0:	bf18      	it	ne
  4033c2:	2001      	movne	r0, #1
  4033c4:	b002      	add	sp, #8
  4033c6:	4770      	bx	lr
  4033c8:	a901      	add	r1, sp, #4
  4033ca:	2a00      	cmp	r2, #0
  4033cc:	d1f3      	bne.n	4033b6 <__ascii_mbtowc+0x6>
  4033ce:	4610      	mov	r0, r2
  4033d0:	b002      	add	sp, #8
  4033d2:	4770      	bx	lr
  4033d4:	f06f 0001 	mvn.w	r0, #1
  4033d8:	e7f4      	b.n	4033c4 <__ascii_mbtowc+0x14>
  4033da:	bf00      	nop
  4033dc:	0000      	movs	r0, r0
	...

004033e0 <memchr>:
  4033e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4033e4:	2a10      	cmp	r2, #16
  4033e6:	db2b      	blt.n	403440 <memchr+0x60>
  4033e8:	f010 0f07 	tst.w	r0, #7
  4033ec:	d008      	beq.n	403400 <memchr+0x20>
  4033ee:	f810 3b01 	ldrb.w	r3, [r0], #1
  4033f2:	3a01      	subs	r2, #1
  4033f4:	428b      	cmp	r3, r1
  4033f6:	d02d      	beq.n	403454 <memchr+0x74>
  4033f8:	f010 0f07 	tst.w	r0, #7
  4033fc:	b342      	cbz	r2, 403450 <memchr+0x70>
  4033fe:	d1f6      	bne.n	4033ee <memchr+0xe>
  403400:	b4f0      	push	{r4, r5, r6, r7}
  403402:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  403406:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40340a:	f022 0407 	bic.w	r4, r2, #7
  40340e:	f07f 0700 	mvns.w	r7, #0
  403412:	2300      	movs	r3, #0
  403414:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  403418:	3c08      	subs	r4, #8
  40341a:	ea85 0501 	eor.w	r5, r5, r1
  40341e:	ea86 0601 	eor.w	r6, r6, r1
  403422:	fa85 f547 	uadd8	r5, r5, r7
  403426:	faa3 f587 	sel	r5, r3, r7
  40342a:	fa86 f647 	uadd8	r6, r6, r7
  40342e:	faa5 f687 	sel	r6, r5, r7
  403432:	b98e      	cbnz	r6, 403458 <memchr+0x78>
  403434:	d1ee      	bne.n	403414 <memchr+0x34>
  403436:	bcf0      	pop	{r4, r5, r6, r7}
  403438:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40343c:	f002 0207 	and.w	r2, r2, #7
  403440:	b132      	cbz	r2, 403450 <memchr+0x70>
  403442:	f810 3b01 	ldrb.w	r3, [r0], #1
  403446:	3a01      	subs	r2, #1
  403448:	ea83 0301 	eor.w	r3, r3, r1
  40344c:	b113      	cbz	r3, 403454 <memchr+0x74>
  40344e:	d1f8      	bne.n	403442 <memchr+0x62>
  403450:	2000      	movs	r0, #0
  403452:	4770      	bx	lr
  403454:	3801      	subs	r0, #1
  403456:	4770      	bx	lr
  403458:	2d00      	cmp	r5, #0
  40345a:	bf06      	itte	eq
  40345c:	4635      	moveq	r5, r6
  40345e:	3803      	subeq	r0, #3
  403460:	3807      	subne	r0, #7
  403462:	f015 0f01 	tst.w	r5, #1
  403466:	d107      	bne.n	403478 <memchr+0x98>
  403468:	3001      	adds	r0, #1
  40346a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40346e:	bf02      	ittt	eq
  403470:	3001      	addeq	r0, #1
  403472:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  403476:	3001      	addeq	r0, #1
  403478:	bcf0      	pop	{r4, r5, r6, r7}
  40347a:	3801      	subs	r0, #1
  40347c:	4770      	bx	lr
  40347e:	bf00      	nop

00403480 <memcpy>:
  403480:	4684      	mov	ip, r0
  403482:	ea41 0300 	orr.w	r3, r1, r0
  403486:	f013 0303 	ands.w	r3, r3, #3
  40348a:	d16d      	bne.n	403568 <memcpy+0xe8>
  40348c:	3a40      	subs	r2, #64	; 0x40
  40348e:	d341      	bcc.n	403514 <memcpy+0x94>
  403490:	f851 3b04 	ldr.w	r3, [r1], #4
  403494:	f840 3b04 	str.w	r3, [r0], #4
  403498:	f851 3b04 	ldr.w	r3, [r1], #4
  40349c:	f840 3b04 	str.w	r3, [r0], #4
  4034a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4034a4:	f840 3b04 	str.w	r3, [r0], #4
  4034a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4034ac:	f840 3b04 	str.w	r3, [r0], #4
  4034b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4034b4:	f840 3b04 	str.w	r3, [r0], #4
  4034b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4034bc:	f840 3b04 	str.w	r3, [r0], #4
  4034c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4034c4:	f840 3b04 	str.w	r3, [r0], #4
  4034c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4034cc:	f840 3b04 	str.w	r3, [r0], #4
  4034d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4034d4:	f840 3b04 	str.w	r3, [r0], #4
  4034d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4034dc:	f840 3b04 	str.w	r3, [r0], #4
  4034e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4034e4:	f840 3b04 	str.w	r3, [r0], #4
  4034e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4034ec:	f840 3b04 	str.w	r3, [r0], #4
  4034f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4034f4:	f840 3b04 	str.w	r3, [r0], #4
  4034f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4034fc:	f840 3b04 	str.w	r3, [r0], #4
  403500:	f851 3b04 	ldr.w	r3, [r1], #4
  403504:	f840 3b04 	str.w	r3, [r0], #4
  403508:	f851 3b04 	ldr.w	r3, [r1], #4
  40350c:	f840 3b04 	str.w	r3, [r0], #4
  403510:	3a40      	subs	r2, #64	; 0x40
  403512:	d2bd      	bcs.n	403490 <memcpy+0x10>
  403514:	3230      	adds	r2, #48	; 0x30
  403516:	d311      	bcc.n	40353c <memcpy+0xbc>
  403518:	f851 3b04 	ldr.w	r3, [r1], #4
  40351c:	f840 3b04 	str.w	r3, [r0], #4
  403520:	f851 3b04 	ldr.w	r3, [r1], #4
  403524:	f840 3b04 	str.w	r3, [r0], #4
  403528:	f851 3b04 	ldr.w	r3, [r1], #4
  40352c:	f840 3b04 	str.w	r3, [r0], #4
  403530:	f851 3b04 	ldr.w	r3, [r1], #4
  403534:	f840 3b04 	str.w	r3, [r0], #4
  403538:	3a10      	subs	r2, #16
  40353a:	d2ed      	bcs.n	403518 <memcpy+0x98>
  40353c:	320c      	adds	r2, #12
  40353e:	d305      	bcc.n	40354c <memcpy+0xcc>
  403540:	f851 3b04 	ldr.w	r3, [r1], #4
  403544:	f840 3b04 	str.w	r3, [r0], #4
  403548:	3a04      	subs	r2, #4
  40354a:	d2f9      	bcs.n	403540 <memcpy+0xc0>
  40354c:	3204      	adds	r2, #4
  40354e:	d008      	beq.n	403562 <memcpy+0xe2>
  403550:	07d2      	lsls	r2, r2, #31
  403552:	bf1c      	itt	ne
  403554:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403558:	f800 3b01 	strbne.w	r3, [r0], #1
  40355c:	d301      	bcc.n	403562 <memcpy+0xe2>
  40355e:	880b      	ldrh	r3, [r1, #0]
  403560:	8003      	strh	r3, [r0, #0]
  403562:	4660      	mov	r0, ip
  403564:	4770      	bx	lr
  403566:	bf00      	nop
  403568:	2a08      	cmp	r2, #8
  40356a:	d313      	bcc.n	403594 <memcpy+0x114>
  40356c:	078b      	lsls	r3, r1, #30
  40356e:	d08d      	beq.n	40348c <memcpy+0xc>
  403570:	f010 0303 	ands.w	r3, r0, #3
  403574:	d08a      	beq.n	40348c <memcpy+0xc>
  403576:	f1c3 0304 	rsb	r3, r3, #4
  40357a:	1ad2      	subs	r2, r2, r3
  40357c:	07db      	lsls	r3, r3, #31
  40357e:	bf1c      	itt	ne
  403580:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403584:	f800 3b01 	strbne.w	r3, [r0], #1
  403588:	d380      	bcc.n	40348c <memcpy+0xc>
  40358a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40358e:	f820 3b02 	strh.w	r3, [r0], #2
  403592:	e77b      	b.n	40348c <memcpy+0xc>
  403594:	3a04      	subs	r2, #4
  403596:	d3d9      	bcc.n	40354c <memcpy+0xcc>
  403598:	3a01      	subs	r2, #1
  40359a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40359e:	f800 3b01 	strb.w	r3, [r0], #1
  4035a2:	d2f9      	bcs.n	403598 <memcpy+0x118>
  4035a4:	780b      	ldrb	r3, [r1, #0]
  4035a6:	7003      	strb	r3, [r0, #0]
  4035a8:	784b      	ldrb	r3, [r1, #1]
  4035aa:	7043      	strb	r3, [r0, #1]
  4035ac:	788b      	ldrb	r3, [r1, #2]
  4035ae:	7083      	strb	r3, [r0, #2]
  4035b0:	4660      	mov	r0, ip
  4035b2:	4770      	bx	lr

004035b4 <memmove>:
  4035b4:	4288      	cmp	r0, r1
  4035b6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4035b8:	d90d      	bls.n	4035d6 <memmove+0x22>
  4035ba:	188b      	adds	r3, r1, r2
  4035bc:	4298      	cmp	r0, r3
  4035be:	d20a      	bcs.n	4035d6 <memmove+0x22>
  4035c0:	1884      	adds	r4, r0, r2
  4035c2:	2a00      	cmp	r2, #0
  4035c4:	d051      	beq.n	40366a <memmove+0xb6>
  4035c6:	4622      	mov	r2, r4
  4035c8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4035cc:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4035d0:	4299      	cmp	r1, r3
  4035d2:	d1f9      	bne.n	4035c8 <memmove+0x14>
  4035d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4035d6:	2a0f      	cmp	r2, #15
  4035d8:	d948      	bls.n	40366c <memmove+0xb8>
  4035da:	ea41 0300 	orr.w	r3, r1, r0
  4035de:	079b      	lsls	r3, r3, #30
  4035e0:	d146      	bne.n	403670 <memmove+0xbc>
  4035e2:	f100 0410 	add.w	r4, r0, #16
  4035e6:	f101 0310 	add.w	r3, r1, #16
  4035ea:	4615      	mov	r5, r2
  4035ec:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4035f0:	f844 6c10 	str.w	r6, [r4, #-16]
  4035f4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4035f8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4035fc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  403600:	f844 6c08 	str.w	r6, [r4, #-8]
  403604:	3d10      	subs	r5, #16
  403606:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40360a:	f844 6c04 	str.w	r6, [r4, #-4]
  40360e:	2d0f      	cmp	r5, #15
  403610:	f103 0310 	add.w	r3, r3, #16
  403614:	f104 0410 	add.w	r4, r4, #16
  403618:	d8e8      	bhi.n	4035ec <memmove+0x38>
  40361a:	f1a2 0310 	sub.w	r3, r2, #16
  40361e:	f023 030f 	bic.w	r3, r3, #15
  403622:	f002 0e0f 	and.w	lr, r2, #15
  403626:	3310      	adds	r3, #16
  403628:	f1be 0f03 	cmp.w	lr, #3
  40362c:	4419      	add	r1, r3
  40362e:	4403      	add	r3, r0
  403630:	d921      	bls.n	403676 <memmove+0xc2>
  403632:	1f1e      	subs	r6, r3, #4
  403634:	460d      	mov	r5, r1
  403636:	4674      	mov	r4, lr
  403638:	3c04      	subs	r4, #4
  40363a:	f855 7b04 	ldr.w	r7, [r5], #4
  40363e:	f846 7f04 	str.w	r7, [r6, #4]!
  403642:	2c03      	cmp	r4, #3
  403644:	d8f8      	bhi.n	403638 <memmove+0x84>
  403646:	f1ae 0404 	sub.w	r4, lr, #4
  40364a:	f024 0403 	bic.w	r4, r4, #3
  40364e:	3404      	adds	r4, #4
  403650:	4421      	add	r1, r4
  403652:	4423      	add	r3, r4
  403654:	f002 0203 	and.w	r2, r2, #3
  403658:	b162      	cbz	r2, 403674 <memmove+0xc0>
  40365a:	3b01      	subs	r3, #1
  40365c:	440a      	add	r2, r1
  40365e:	f811 4b01 	ldrb.w	r4, [r1], #1
  403662:	f803 4f01 	strb.w	r4, [r3, #1]!
  403666:	428a      	cmp	r2, r1
  403668:	d1f9      	bne.n	40365e <memmove+0xaa>
  40366a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40366c:	4603      	mov	r3, r0
  40366e:	e7f3      	b.n	403658 <memmove+0xa4>
  403670:	4603      	mov	r3, r0
  403672:	e7f2      	b.n	40365a <memmove+0xa6>
  403674:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403676:	4672      	mov	r2, lr
  403678:	e7ee      	b.n	403658 <memmove+0xa4>
  40367a:	bf00      	nop

0040367c <__malloc_lock>:
  40367c:	4801      	ldr	r0, [pc, #4]	; (403684 <__malloc_lock+0x8>)
  40367e:	f7ff bb63 	b.w	402d48 <__retarget_lock_acquire_recursive>
  403682:	bf00      	nop
  403684:	20000ac0 	.word	0x20000ac0

00403688 <__malloc_unlock>:
  403688:	4801      	ldr	r0, [pc, #4]	; (403690 <__malloc_unlock+0x8>)
  40368a:	f7ff bb5f 	b.w	402d4c <__retarget_lock_release_recursive>
  40368e:	bf00      	nop
  403690:	20000ac0 	.word	0x20000ac0

00403694 <_realloc_r>:
  403694:	2900      	cmp	r1, #0
  403696:	f000 8095 	beq.w	4037c4 <_realloc_r+0x130>
  40369a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40369e:	460d      	mov	r5, r1
  4036a0:	4616      	mov	r6, r2
  4036a2:	b083      	sub	sp, #12
  4036a4:	4680      	mov	r8, r0
  4036a6:	f106 070b 	add.w	r7, r6, #11
  4036aa:	f7ff ffe7 	bl	40367c <__malloc_lock>
  4036ae:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4036b2:	2f16      	cmp	r7, #22
  4036b4:	f02e 0403 	bic.w	r4, lr, #3
  4036b8:	f1a5 0908 	sub.w	r9, r5, #8
  4036bc:	d83c      	bhi.n	403738 <_realloc_r+0xa4>
  4036be:	2210      	movs	r2, #16
  4036c0:	4617      	mov	r7, r2
  4036c2:	42be      	cmp	r6, r7
  4036c4:	d83d      	bhi.n	403742 <_realloc_r+0xae>
  4036c6:	4294      	cmp	r4, r2
  4036c8:	da43      	bge.n	403752 <_realloc_r+0xbe>
  4036ca:	4bc4      	ldr	r3, [pc, #784]	; (4039dc <_realloc_r+0x348>)
  4036cc:	6899      	ldr	r1, [r3, #8]
  4036ce:	eb09 0004 	add.w	r0, r9, r4
  4036d2:	4288      	cmp	r0, r1
  4036d4:	f000 80b4 	beq.w	403840 <_realloc_r+0x1ac>
  4036d8:	6843      	ldr	r3, [r0, #4]
  4036da:	f023 0101 	bic.w	r1, r3, #1
  4036de:	4401      	add	r1, r0
  4036e0:	6849      	ldr	r1, [r1, #4]
  4036e2:	07c9      	lsls	r1, r1, #31
  4036e4:	d54c      	bpl.n	403780 <_realloc_r+0xec>
  4036e6:	f01e 0f01 	tst.w	lr, #1
  4036ea:	f000 809b 	beq.w	403824 <_realloc_r+0x190>
  4036ee:	4631      	mov	r1, r6
  4036f0:	4640      	mov	r0, r8
  4036f2:	f7ff fbad 	bl	402e50 <_malloc_r>
  4036f6:	4606      	mov	r6, r0
  4036f8:	2800      	cmp	r0, #0
  4036fa:	d03a      	beq.n	403772 <_realloc_r+0xde>
  4036fc:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403700:	f023 0301 	bic.w	r3, r3, #1
  403704:	444b      	add	r3, r9
  403706:	f1a0 0208 	sub.w	r2, r0, #8
  40370a:	429a      	cmp	r2, r3
  40370c:	f000 8121 	beq.w	403952 <_realloc_r+0x2be>
  403710:	1f22      	subs	r2, r4, #4
  403712:	2a24      	cmp	r2, #36	; 0x24
  403714:	f200 8107 	bhi.w	403926 <_realloc_r+0x292>
  403718:	2a13      	cmp	r2, #19
  40371a:	f200 80db 	bhi.w	4038d4 <_realloc_r+0x240>
  40371e:	4603      	mov	r3, r0
  403720:	462a      	mov	r2, r5
  403722:	6811      	ldr	r1, [r2, #0]
  403724:	6019      	str	r1, [r3, #0]
  403726:	6851      	ldr	r1, [r2, #4]
  403728:	6059      	str	r1, [r3, #4]
  40372a:	6892      	ldr	r2, [r2, #8]
  40372c:	609a      	str	r2, [r3, #8]
  40372e:	4629      	mov	r1, r5
  403730:	4640      	mov	r0, r8
  403732:	f7ff f86f 	bl	402814 <_free_r>
  403736:	e01c      	b.n	403772 <_realloc_r+0xde>
  403738:	f027 0707 	bic.w	r7, r7, #7
  40373c:	2f00      	cmp	r7, #0
  40373e:	463a      	mov	r2, r7
  403740:	dabf      	bge.n	4036c2 <_realloc_r+0x2e>
  403742:	2600      	movs	r6, #0
  403744:	230c      	movs	r3, #12
  403746:	4630      	mov	r0, r6
  403748:	f8c8 3000 	str.w	r3, [r8]
  40374c:	b003      	add	sp, #12
  40374e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403752:	462e      	mov	r6, r5
  403754:	1be3      	subs	r3, r4, r7
  403756:	2b0f      	cmp	r3, #15
  403758:	d81e      	bhi.n	403798 <_realloc_r+0x104>
  40375a:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40375e:	f003 0301 	and.w	r3, r3, #1
  403762:	4323      	orrs	r3, r4
  403764:	444c      	add	r4, r9
  403766:	f8c9 3004 	str.w	r3, [r9, #4]
  40376a:	6863      	ldr	r3, [r4, #4]
  40376c:	f043 0301 	orr.w	r3, r3, #1
  403770:	6063      	str	r3, [r4, #4]
  403772:	4640      	mov	r0, r8
  403774:	f7ff ff88 	bl	403688 <__malloc_unlock>
  403778:	4630      	mov	r0, r6
  40377a:	b003      	add	sp, #12
  40377c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403780:	f023 0303 	bic.w	r3, r3, #3
  403784:	18e1      	adds	r1, r4, r3
  403786:	4291      	cmp	r1, r2
  403788:	db1f      	blt.n	4037ca <_realloc_r+0x136>
  40378a:	68c3      	ldr	r3, [r0, #12]
  40378c:	6882      	ldr	r2, [r0, #8]
  40378e:	462e      	mov	r6, r5
  403790:	60d3      	str	r3, [r2, #12]
  403792:	460c      	mov	r4, r1
  403794:	609a      	str	r2, [r3, #8]
  403796:	e7dd      	b.n	403754 <_realloc_r+0xc0>
  403798:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40379c:	eb09 0107 	add.w	r1, r9, r7
  4037a0:	f002 0201 	and.w	r2, r2, #1
  4037a4:	444c      	add	r4, r9
  4037a6:	f043 0301 	orr.w	r3, r3, #1
  4037aa:	4317      	orrs	r7, r2
  4037ac:	f8c9 7004 	str.w	r7, [r9, #4]
  4037b0:	604b      	str	r3, [r1, #4]
  4037b2:	6863      	ldr	r3, [r4, #4]
  4037b4:	f043 0301 	orr.w	r3, r3, #1
  4037b8:	3108      	adds	r1, #8
  4037ba:	6063      	str	r3, [r4, #4]
  4037bc:	4640      	mov	r0, r8
  4037be:	f7ff f829 	bl	402814 <_free_r>
  4037c2:	e7d6      	b.n	403772 <_realloc_r+0xde>
  4037c4:	4611      	mov	r1, r2
  4037c6:	f7ff bb43 	b.w	402e50 <_malloc_r>
  4037ca:	f01e 0f01 	tst.w	lr, #1
  4037ce:	d18e      	bne.n	4036ee <_realloc_r+0x5a>
  4037d0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4037d4:	eba9 0a01 	sub.w	sl, r9, r1
  4037d8:	f8da 1004 	ldr.w	r1, [sl, #4]
  4037dc:	f021 0103 	bic.w	r1, r1, #3
  4037e0:	440b      	add	r3, r1
  4037e2:	4423      	add	r3, r4
  4037e4:	4293      	cmp	r3, r2
  4037e6:	db25      	blt.n	403834 <_realloc_r+0x1a0>
  4037e8:	68c2      	ldr	r2, [r0, #12]
  4037ea:	6881      	ldr	r1, [r0, #8]
  4037ec:	4656      	mov	r6, sl
  4037ee:	60ca      	str	r2, [r1, #12]
  4037f0:	6091      	str	r1, [r2, #8]
  4037f2:	f8da 100c 	ldr.w	r1, [sl, #12]
  4037f6:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4037fa:	1f22      	subs	r2, r4, #4
  4037fc:	2a24      	cmp	r2, #36	; 0x24
  4037fe:	60c1      	str	r1, [r0, #12]
  403800:	6088      	str	r0, [r1, #8]
  403802:	f200 8094 	bhi.w	40392e <_realloc_r+0x29a>
  403806:	2a13      	cmp	r2, #19
  403808:	d96f      	bls.n	4038ea <_realloc_r+0x256>
  40380a:	6829      	ldr	r1, [r5, #0]
  40380c:	f8ca 1008 	str.w	r1, [sl, #8]
  403810:	6869      	ldr	r1, [r5, #4]
  403812:	f8ca 100c 	str.w	r1, [sl, #12]
  403816:	2a1b      	cmp	r2, #27
  403818:	f200 80a2 	bhi.w	403960 <_realloc_r+0x2cc>
  40381c:	3508      	adds	r5, #8
  40381e:	f10a 0210 	add.w	r2, sl, #16
  403822:	e063      	b.n	4038ec <_realloc_r+0x258>
  403824:	f855 3c08 	ldr.w	r3, [r5, #-8]
  403828:	eba9 0a03 	sub.w	sl, r9, r3
  40382c:	f8da 1004 	ldr.w	r1, [sl, #4]
  403830:	f021 0103 	bic.w	r1, r1, #3
  403834:	1863      	adds	r3, r4, r1
  403836:	4293      	cmp	r3, r2
  403838:	f6ff af59 	blt.w	4036ee <_realloc_r+0x5a>
  40383c:	4656      	mov	r6, sl
  40383e:	e7d8      	b.n	4037f2 <_realloc_r+0x15e>
  403840:	6841      	ldr	r1, [r0, #4]
  403842:	f021 0b03 	bic.w	fp, r1, #3
  403846:	44a3      	add	fp, r4
  403848:	f107 0010 	add.w	r0, r7, #16
  40384c:	4583      	cmp	fp, r0
  40384e:	da56      	bge.n	4038fe <_realloc_r+0x26a>
  403850:	f01e 0f01 	tst.w	lr, #1
  403854:	f47f af4b 	bne.w	4036ee <_realloc_r+0x5a>
  403858:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40385c:	eba9 0a01 	sub.w	sl, r9, r1
  403860:	f8da 1004 	ldr.w	r1, [sl, #4]
  403864:	f021 0103 	bic.w	r1, r1, #3
  403868:	448b      	add	fp, r1
  40386a:	4558      	cmp	r0, fp
  40386c:	dce2      	bgt.n	403834 <_realloc_r+0x1a0>
  40386e:	4656      	mov	r6, sl
  403870:	f8da 100c 	ldr.w	r1, [sl, #12]
  403874:	f856 0f08 	ldr.w	r0, [r6, #8]!
  403878:	1f22      	subs	r2, r4, #4
  40387a:	2a24      	cmp	r2, #36	; 0x24
  40387c:	60c1      	str	r1, [r0, #12]
  40387e:	6088      	str	r0, [r1, #8]
  403880:	f200 808f 	bhi.w	4039a2 <_realloc_r+0x30e>
  403884:	2a13      	cmp	r2, #19
  403886:	f240 808a 	bls.w	40399e <_realloc_r+0x30a>
  40388a:	6829      	ldr	r1, [r5, #0]
  40388c:	f8ca 1008 	str.w	r1, [sl, #8]
  403890:	6869      	ldr	r1, [r5, #4]
  403892:	f8ca 100c 	str.w	r1, [sl, #12]
  403896:	2a1b      	cmp	r2, #27
  403898:	f200 808a 	bhi.w	4039b0 <_realloc_r+0x31c>
  40389c:	3508      	adds	r5, #8
  40389e:	f10a 0210 	add.w	r2, sl, #16
  4038a2:	6829      	ldr	r1, [r5, #0]
  4038a4:	6011      	str	r1, [r2, #0]
  4038a6:	6869      	ldr	r1, [r5, #4]
  4038a8:	6051      	str	r1, [r2, #4]
  4038aa:	68a9      	ldr	r1, [r5, #8]
  4038ac:	6091      	str	r1, [r2, #8]
  4038ae:	eb0a 0107 	add.w	r1, sl, r7
  4038b2:	ebab 0207 	sub.w	r2, fp, r7
  4038b6:	f042 0201 	orr.w	r2, r2, #1
  4038ba:	6099      	str	r1, [r3, #8]
  4038bc:	604a      	str	r2, [r1, #4]
  4038be:	f8da 3004 	ldr.w	r3, [sl, #4]
  4038c2:	f003 0301 	and.w	r3, r3, #1
  4038c6:	431f      	orrs	r7, r3
  4038c8:	4640      	mov	r0, r8
  4038ca:	f8ca 7004 	str.w	r7, [sl, #4]
  4038ce:	f7ff fedb 	bl	403688 <__malloc_unlock>
  4038d2:	e751      	b.n	403778 <_realloc_r+0xe4>
  4038d4:	682b      	ldr	r3, [r5, #0]
  4038d6:	6003      	str	r3, [r0, #0]
  4038d8:	686b      	ldr	r3, [r5, #4]
  4038da:	6043      	str	r3, [r0, #4]
  4038dc:	2a1b      	cmp	r2, #27
  4038de:	d82d      	bhi.n	40393c <_realloc_r+0x2a8>
  4038e0:	f100 0308 	add.w	r3, r0, #8
  4038e4:	f105 0208 	add.w	r2, r5, #8
  4038e8:	e71b      	b.n	403722 <_realloc_r+0x8e>
  4038ea:	4632      	mov	r2, r6
  4038ec:	6829      	ldr	r1, [r5, #0]
  4038ee:	6011      	str	r1, [r2, #0]
  4038f0:	6869      	ldr	r1, [r5, #4]
  4038f2:	6051      	str	r1, [r2, #4]
  4038f4:	68a9      	ldr	r1, [r5, #8]
  4038f6:	6091      	str	r1, [r2, #8]
  4038f8:	461c      	mov	r4, r3
  4038fa:	46d1      	mov	r9, sl
  4038fc:	e72a      	b.n	403754 <_realloc_r+0xc0>
  4038fe:	eb09 0107 	add.w	r1, r9, r7
  403902:	ebab 0b07 	sub.w	fp, fp, r7
  403906:	f04b 0201 	orr.w	r2, fp, #1
  40390a:	6099      	str	r1, [r3, #8]
  40390c:	604a      	str	r2, [r1, #4]
  40390e:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403912:	f003 0301 	and.w	r3, r3, #1
  403916:	431f      	orrs	r7, r3
  403918:	4640      	mov	r0, r8
  40391a:	f845 7c04 	str.w	r7, [r5, #-4]
  40391e:	f7ff feb3 	bl	403688 <__malloc_unlock>
  403922:	462e      	mov	r6, r5
  403924:	e728      	b.n	403778 <_realloc_r+0xe4>
  403926:	4629      	mov	r1, r5
  403928:	f7ff fe44 	bl	4035b4 <memmove>
  40392c:	e6ff      	b.n	40372e <_realloc_r+0x9a>
  40392e:	4629      	mov	r1, r5
  403930:	4630      	mov	r0, r6
  403932:	461c      	mov	r4, r3
  403934:	46d1      	mov	r9, sl
  403936:	f7ff fe3d 	bl	4035b4 <memmove>
  40393a:	e70b      	b.n	403754 <_realloc_r+0xc0>
  40393c:	68ab      	ldr	r3, [r5, #8]
  40393e:	6083      	str	r3, [r0, #8]
  403940:	68eb      	ldr	r3, [r5, #12]
  403942:	60c3      	str	r3, [r0, #12]
  403944:	2a24      	cmp	r2, #36	; 0x24
  403946:	d017      	beq.n	403978 <_realloc_r+0x2e4>
  403948:	f100 0310 	add.w	r3, r0, #16
  40394c:	f105 0210 	add.w	r2, r5, #16
  403950:	e6e7      	b.n	403722 <_realloc_r+0x8e>
  403952:	f850 3c04 	ldr.w	r3, [r0, #-4]
  403956:	f023 0303 	bic.w	r3, r3, #3
  40395a:	441c      	add	r4, r3
  40395c:	462e      	mov	r6, r5
  40395e:	e6f9      	b.n	403754 <_realloc_r+0xc0>
  403960:	68a9      	ldr	r1, [r5, #8]
  403962:	f8ca 1010 	str.w	r1, [sl, #16]
  403966:	68e9      	ldr	r1, [r5, #12]
  403968:	f8ca 1014 	str.w	r1, [sl, #20]
  40396c:	2a24      	cmp	r2, #36	; 0x24
  40396e:	d00c      	beq.n	40398a <_realloc_r+0x2f6>
  403970:	3510      	adds	r5, #16
  403972:	f10a 0218 	add.w	r2, sl, #24
  403976:	e7b9      	b.n	4038ec <_realloc_r+0x258>
  403978:	692b      	ldr	r3, [r5, #16]
  40397a:	6103      	str	r3, [r0, #16]
  40397c:	696b      	ldr	r3, [r5, #20]
  40397e:	6143      	str	r3, [r0, #20]
  403980:	f105 0218 	add.w	r2, r5, #24
  403984:	f100 0318 	add.w	r3, r0, #24
  403988:	e6cb      	b.n	403722 <_realloc_r+0x8e>
  40398a:	692a      	ldr	r2, [r5, #16]
  40398c:	f8ca 2018 	str.w	r2, [sl, #24]
  403990:	696a      	ldr	r2, [r5, #20]
  403992:	f8ca 201c 	str.w	r2, [sl, #28]
  403996:	3518      	adds	r5, #24
  403998:	f10a 0220 	add.w	r2, sl, #32
  40399c:	e7a6      	b.n	4038ec <_realloc_r+0x258>
  40399e:	4632      	mov	r2, r6
  4039a0:	e77f      	b.n	4038a2 <_realloc_r+0x20e>
  4039a2:	4629      	mov	r1, r5
  4039a4:	4630      	mov	r0, r6
  4039a6:	9301      	str	r3, [sp, #4]
  4039a8:	f7ff fe04 	bl	4035b4 <memmove>
  4039ac:	9b01      	ldr	r3, [sp, #4]
  4039ae:	e77e      	b.n	4038ae <_realloc_r+0x21a>
  4039b0:	68a9      	ldr	r1, [r5, #8]
  4039b2:	f8ca 1010 	str.w	r1, [sl, #16]
  4039b6:	68e9      	ldr	r1, [r5, #12]
  4039b8:	f8ca 1014 	str.w	r1, [sl, #20]
  4039bc:	2a24      	cmp	r2, #36	; 0x24
  4039be:	d003      	beq.n	4039c8 <_realloc_r+0x334>
  4039c0:	3510      	adds	r5, #16
  4039c2:	f10a 0218 	add.w	r2, sl, #24
  4039c6:	e76c      	b.n	4038a2 <_realloc_r+0x20e>
  4039c8:	692a      	ldr	r2, [r5, #16]
  4039ca:	f8ca 2018 	str.w	r2, [sl, #24]
  4039ce:	696a      	ldr	r2, [r5, #20]
  4039d0:	f8ca 201c 	str.w	r2, [sl, #28]
  4039d4:	3518      	adds	r5, #24
  4039d6:	f10a 0220 	add.w	r2, sl, #32
  4039da:	e762      	b.n	4038a2 <_realloc_r+0x20e>
  4039dc:	200005a8 	.word	0x200005a8

004039e0 <_sbrk_r>:
  4039e0:	b538      	push	{r3, r4, r5, lr}
  4039e2:	4c07      	ldr	r4, [pc, #28]	; (403a00 <_sbrk_r+0x20>)
  4039e4:	2300      	movs	r3, #0
  4039e6:	4605      	mov	r5, r0
  4039e8:	4608      	mov	r0, r1
  4039ea:	6023      	str	r3, [r4, #0]
  4039ec:	f7fc ff8e 	bl	40090c <_sbrk>
  4039f0:	1c43      	adds	r3, r0, #1
  4039f2:	d000      	beq.n	4039f6 <_sbrk_r+0x16>
  4039f4:	bd38      	pop	{r3, r4, r5, pc}
  4039f6:	6823      	ldr	r3, [r4, #0]
  4039f8:	2b00      	cmp	r3, #0
  4039fa:	d0fb      	beq.n	4039f4 <_sbrk_r+0x14>
  4039fc:	602b      	str	r3, [r5, #0]
  4039fe:	bd38      	pop	{r3, r4, r5, pc}
  403a00:	20000ad4 	.word	0x20000ad4

00403a04 <__sread>:
  403a04:	b510      	push	{r4, lr}
  403a06:	460c      	mov	r4, r1
  403a08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403a0c:	f000 f9f6 	bl	403dfc <_read_r>
  403a10:	2800      	cmp	r0, #0
  403a12:	db03      	blt.n	403a1c <__sread+0x18>
  403a14:	6d23      	ldr	r3, [r4, #80]	; 0x50
  403a16:	4403      	add	r3, r0
  403a18:	6523      	str	r3, [r4, #80]	; 0x50
  403a1a:	bd10      	pop	{r4, pc}
  403a1c:	89a3      	ldrh	r3, [r4, #12]
  403a1e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  403a22:	81a3      	strh	r3, [r4, #12]
  403a24:	bd10      	pop	{r4, pc}
  403a26:	bf00      	nop

00403a28 <__swrite>:
  403a28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403a2c:	4616      	mov	r6, r2
  403a2e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  403a32:	461f      	mov	r7, r3
  403a34:	05d3      	lsls	r3, r2, #23
  403a36:	460c      	mov	r4, r1
  403a38:	4605      	mov	r5, r0
  403a3a:	d507      	bpl.n	403a4c <__swrite+0x24>
  403a3c:	2200      	movs	r2, #0
  403a3e:	2302      	movs	r3, #2
  403a40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403a44:	f000 f9c4 	bl	403dd0 <_lseek_r>
  403a48:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403a4c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403a50:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  403a54:	81a2      	strh	r2, [r4, #12]
  403a56:	463b      	mov	r3, r7
  403a58:	4632      	mov	r2, r6
  403a5a:	4628      	mov	r0, r5
  403a5c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403a60:	f000 b8a4 	b.w	403bac <_write_r>

00403a64 <__sseek>:
  403a64:	b510      	push	{r4, lr}
  403a66:	460c      	mov	r4, r1
  403a68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403a6c:	f000 f9b0 	bl	403dd0 <_lseek_r>
  403a70:	89a3      	ldrh	r3, [r4, #12]
  403a72:	1c42      	adds	r2, r0, #1
  403a74:	bf0e      	itee	eq
  403a76:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  403a7a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  403a7e:	6520      	strne	r0, [r4, #80]	; 0x50
  403a80:	81a3      	strh	r3, [r4, #12]
  403a82:	bd10      	pop	{r4, pc}

00403a84 <__sclose>:
  403a84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403a88:	f000 b908 	b.w	403c9c <_close_r>

00403a8c <__swbuf_r>:
  403a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403a8e:	460d      	mov	r5, r1
  403a90:	4614      	mov	r4, r2
  403a92:	4606      	mov	r6, r0
  403a94:	b110      	cbz	r0, 403a9c <__swbuf_r+0x10>
  403a96:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403a98:	2b00      	cmp	r3, #0
  403a9a:	d04b      	beq.n	403b34 <__swbuf_r+0xa8>
  403a9c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403aa0:	69a3      	ldr	r3, [r4, #24]
  403aa2:	60a3      	str	r3, [r4, #8]
  403aa4:	b291      	uxth	r1, r2
  403aa6:	0708      	lsls	r0, r1, #28
  403aa8:	d539      	bpl.n	403b1e <__swbuf_r+0x92>
  403aaa:	6923      	ldr	r3, [r4, #16]
  403aac:	2b00      	cmp	r3, #0
  403aae:	d036      	beq.n	403b1e <__swbuf_r+0x92>
  403ab0:	b2ed      	uxtb	r5, r5
  403ab2:	0489      	lsls	r1, r1, #18
  403ab4:	462f      	mov	r7, r5
  403ab6:	d515      	bpl.n	403ae4 <__swbuf_r+0x58>
  403ab8:	6822      	ldr	r2, [r4, #0]
  403aba:	6961      	ldr	r1, [r4, #20]
  403abc:	1ad3      	subs	r3, r2, r3
  403abe:	428b      	cmp	r3, r1
  403ac0:	da1c      	bge.n	403afc <__swbuf_r+0x70>
  403ac2:	3301      	adds	r3, #1
  403ac4:	68a1      	ldr	r1, [r4, #8]
  403ac6:	1c50      	adds	r0, r2, #1
  403ac8:	3901      	subs	r1, #1
  403aca:	60a1      	str	r1, [r4, #8]
  403acc:	6020      	str	r0, [r4, #0]
  403ace:	7015      	strb	r5, [r2, #0]
  403ad0:	6962      	ldr	r2, [r4, #20]
  403ad2:	429a      	cmp	r2, r3
  403ad4:	d01a      	beq.n	403b0c <__swbuf_r+0x80>
  403ad6:	89a3      	ldrh	r3, [r4, #12]
  403ad8:	07db      	lsls	r3, r3, #31
  403ada:	d501      	bpl.n	403ae0 <__swbuf_r+0x54>
  403adc:	2d0a      	cmp	r5, #10
  403ade:	d015      	beq.n	403b0c <__swbuf_r+0x80>
  403ae0:	4638      	mov	r0, r7
  403ae2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403ae4:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403ae6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  403aea:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  403aee:	81a2      	strh	r2, [r4, #12]
  403af0:	6822      	ldr	r2, [r4, #0]
  403af2:	6661      	str	r1, [r4, #100]	; 0x64
  403af4:	6961      	ldr	r1, [r4, #20]
  403af6:	1ad3      	subs	r3, r2, r3
  403af8:	428b      	cmp	r3, r1
  403afa:	dbe2      	blt.n	403ac2 <__swbuf_r+0x36>
  403afc:	4621      	mov	r1, r4
  403afe:	4630      	mov	r0, r6
  403b00:	f7fe fd0a 	bl	402518 <_fflush_r>
  403b04:	b940      	cbnz	r0, 403b18 <__swbuf_r+0x8c>
  403b06:	6822      	ldr	r2, [r4, #0]
  403b08:	2301      	movs	r3, #1
  403b0a:	e7db      	b.n	403ac4 <__swbuf_r+0x38>
  403b0c:	4621      	mov	r1, r4
  403b0e:	4630      	mov	r0, r6
  403b10:	f7fe fd02 	bl	402518 <_fflush_r>
  403b14:	2800      	cmp	r0, #0
  403b16:	d0e3      	beq.n	403ae0 <__swbuf_r+0x54>
  403b18:	f04f 37ff 	mov.w	r7, #4294967295
  403b1c:	e7e0      	b.n	403ae0 <__swbuf_r+0x54>
  403b1e:	4621      	mov	r1, r4
  403b20:	4630      	mov	r0, r6
  403b22:	f7fe fbe5 	bl	4022f0 <__swsetup_r>
  403b26:	2800      	cmp	r0, #0
  403b28:	d1f6      	bne.n	403b18 <__swbuf_r+0x8c>
  403b2a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403b2e:	6923      	ldr	r3, [r4, #16]
  403b30:	b291      	uxth	r1, r2
  403b32:	e7bd      	b.n	403ab0 <__swbuf_r+0x24>
  403b34:	f7fe fd48 	bl	4025c8 <__sinit>
  403b38:	e7b0      	b.n	403a9c <__swbuf_r+0x10>
  403b3a:	bf00      	nop

00403b3c <_wcrtomb_r>:
  403b3c:	b5f0      	push	{r4, r5, r6, r7, lr}
  403b3e:	4606      	mov	r6, r0
  403b40:	b085      	sub	sp, #20
  403b42:	461f      	mov	r7, r3
  403b44:	b189      	cbz	r1, 403b6a <_wcrtomb_r+0x2e>
  403b46:	4c10      	ldr	r4, [pc, #64]	; (403b88 <_wcrtomb_r+0x4c>)
  403b48:	4d10      	ldr	r5, [pc, #64]	; (403b8c <_wcrtomb_r+0x50>)
  403b4a:	6824      	ldr	r4, [r4, #0]
  403b4c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  403b4e:	2c00      	cmp	r4, #0
  403b50:	bf08      	it	eq
  403b52:	462c      	moveq	r4, r5
  403b54:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  403b58:	47a0      	blx	r4
  403b5a:	1c43      	adds	r3, r0, #1
  403b5c:	d103      	bne.n	403b66 <_wcrtomb_r+0x2a>
  403b5e:	2200      	movs	r2, #0
  403b60:	238a      	movs	r3, #138	; 0x8a
  403b62:	603a      	str	r2, [r7, #0]
  403b64:	6033      	str	r3, [r6, #0]
  403b66:	b005      	add	sp, #20
  403b68:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403b6a:	460c      	mov	r4, r1
  403b6c:	4906      	ldr	r1, [pc, #24]	; (403b88 <_wcrtomb_r+0x4c>)
  403b6e:	4a07      	ldr	r2, [pc, #28]	; (403b8c <_wcrtomb_r+0x50>)
  403b70:	6809      	ldr	r1, [r1, #0]
  403b72:	6b49      	ldr	r1, [r1, #52]	; 0x34
  403b74:	2900      	cmp	r1, #0
  403b76:	bf08      	it	eq
  403b78:	4611      	moveq	r1, r2
  403b7a:	4622      	mov	r2, r4
  403b7c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  403b80:	a901      	add	r1, sp, #4
  403b82:	47a0      	blx	r4
  403b84:	e7e9      	b.n	403b5a <_wcrtomb_r+0x1e>
  403b86:	bf00      	nop
  403b88:	20000008 	.word	0x20000008
  403b8c:	2000043c 	.word	0x2000043c

00403b90 <__ascii_wctomb>:
  403b90:	b121      	cbz	r1, 403b9c <__ascii_wctomb+0xc>
  403b92:	2aff      	cmp	r2, #255	; 0xff
  403b94:	d804      	bhi.n	403ba0 <__ascii_wctomb+0x10>
  403b96:	700a      	strb	r2, [r1, #0]
  403b98:	2001      	movs	r0, #1
  403b9a:	4770      	bx	lr
  403b9c:	4608      	mov	r0, r1
  403b9e:	4770      	bx	lr
  403ba0:	238a      	movs	r3, #138	; 0x8a
  403ba2:	6003      	str	r3, [r0, #0]
  403ba4:	f04f 30ff 	mov.w	r0, #4294967295
  403ba8:	4770      	bx	lr
  403baa:	bf00      	nop

00403bac <_write_r>:
  403bac:	b570      	push	{r4, r5, r6, lr}
  403bae:	460d      	mov	r5, r1
  403bb0:	4c08      	ldr	r4, [pc, #32]	; (403bd4 <_write_r+0x28>)
  403bb2:	4611      	mov	r1, r2
  403bb4:	4606      	mov	r6, r0
  403bb6:	461a      	mov	r2, r3
  403bb8:	4628      	mov	r0, r5
  403bba:	2300      	movs	r3, #0
  403bbc:	6023      	str	r3, [r4, #0]
  403bbe:	f7fc faf1 	bl	4001a4 <_write>
  403bc2:	1c43      	adds	r3, r0, #1
  403bc4:	d000      	beq.n	403bc8 <_write_r+0x1c>
  403bc6:	bd70      	pop	{r4, r5, r6, pc}
  403bc8:	6823      	ldr	r3, [r4, #0]
  403bca:	2b00      	cmp	r3, #0
  403bcc:	d0fb      	beq.n	403bc6 <_write_r+0x1a>
  403bce:	6033      	str	r3, [r6, #0]
  403bd0:	bd70      	pop	{r4, r5, r6, pc}
  403bd2:	bf00      	nop
  403bd4:	20000ad4 	.word	0x20000ad4

00403bd8 <__register_exitproc>:
  403bd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403bdc:	4d2c      	ldr	r5, [pc, #176]	; (403c90 <__register_exitproc+0xb8>)
  403bde:	4606      	mov	r6, r0
  403be0:	6828      	ldr	r0, [r5, #0]
  403be2:	4698      	mov	r8, r3
  403be4:	460f      	mov	r7, r1
  403be6:	4691      	mov	r9, r2
  403be8:	f7ff f8ae 	bl	402d48 <__retarget_lock_acquire_recursive>
  403bec:	4b29      	ldr	r3, [pc, #164]	; (403c94 <__register_exitproc+0xbc>)
  403bee:	681c      	ldr	r4, [r3, #0]
  403bf0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  403bf4:	2b00      	cmp	r3, #0
  403bf6:	d03e      	beq.n	403c76 <__register_exitproc+0x9e>
  403bf8:	685a      	ldr	r2, [r3, #4]
  403bfa:	2a1f      	cmp	r2, #31
  403bfc:	dc1c      	bgt.n	403c38 <__register_exitproc+0x60>
  403bfe:	f102 0e01 	add.w	lr, r2, #1
  403c02:	b176      	cbz	r6, 403c22 <__register_exitproc+0x4a>
  403c04:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  403c08:	2401      	movs	r4, #1
  403c0a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  403c0e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  403c12:	4094      	lsls	r4, r2
  403c14:	4320      	orrs	r0, r4
  403c16:	2e02      	cmp	r6, #2
  403c18:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  403c1c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  403c20:	d023      	beq.n	403c6a <__register_exitproc+0x92>
  403c22:	3202      	adds	r2, #2
  403c24:	f8c3 e004 	str.w	lr, [r3, #4]
  403c28:	6828      	ldr	r0, [r5, #0]
  403c2a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  403c2e:	f7ff f88d 	bl	402d4c <__retarget_lock_release_recursive>
  403c32:	2000      	movs	r0, #0
  403c34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403c38:	4b17      	ldr	r3, [pc, #92]	; (403c98 <__register_exitproc+0xc0>)
  403c3a:	b30b      	cbz	r3, 403c80 <__register_exitproc+0xa8>
  403c3c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403c40:	f7ff f8fe 	bl	402e40 <malloc>
  403c44:	4603      	mov	r3, r0
  403c46:	b1d8      	cbz	r0, 403c80 <__register_exitproc+0xa8>
  403c48:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  403c4c:	6002      	str	r2, [r0, #0]
  403c4e:	2100      	movs	r1, #0
  403c50:	6041      	str	r1, [r0, #4]
  403c52:	460a      	mov	r2, r1
  403c54:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  403c58:	f04f 0e01 	mov.w	lr, #1
  403c5c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  403c60:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  403c64:	2e00      	cmp	r6, #0
  403c66:	d0dc      	beq.n	403c22 <__register_exitproc+0x4a>
  403c68:	e7cc      	b.n	403c04 <__register_exitproc+0x2c>
  403c6a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  403c6e:	430c      	orrs	r4, r1
  403c70:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  403c74:	e7d5      	b.n	403c22 <__register_exitproc+0x4a>
  403c76:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  403c7a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  403c7e:	e7bb      	b.n	403bf8 <__register_exitproc+0x20>
  403c80:	6828      	ldr	r0, [r5, #0]
  403c82:	f7ff f863 	bl	402d4c <__retarget_lock_release_recursive>
  403c86:	f04f 30ff 	mov.w	r0, #4294967295
  403c8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403c8e:	bf00      	nop
  403c90:	20000438 	.word	0x20000438
  403c94:	004041d4 	.word	0x004041d4
  403c98:	00402e41 	.word	0x00402e41

00403c9c <_close_r>:
  403c9c:	b538      	push	{r3, r4, r5, lr}
  403c9e:	4c07      	ldr	r4, [pc, #28]	; (403cbc <_close_r+0x20>)
  403ca0:	2300      	movs	r3, #0
  403ca2:	4605      	mov	r5, r0
  403ca4:	4608      	mov	r0, r1
  403ca6:	6023      	str	r3, [r4, #0]
  403ca8:	f7fc fe4c 	bl	400944 <_close>
  403cac:	1c43      	adds	r3, r0, #1
  403cae:	d000      	beq.n	403cb2 <_close_r+0x16>
  403cb0:	bd38      	pop	{r3, r4, r5, pc}
  403cb2:	6823      	ldr	r3, [r4, #0]
  403cb4:	2b00      	cmp	r3, #0
  403cb6:	d0fb      	beq.n	403cb0 <_close_r+0x14>
  403cb8:	602b      	str	r3, [r5, #0]
  403cba:	bd38      	pop	{r3, r4, r5, pc}
  403cbc:	20000ad4 	.word	0x20000ad4

00403cc0 <_fclose_r>:
  403cc0:	b570      	push	{r4, r5, r6, lr}
  403cc2:	b159      	cbz	r1, 403cdc <_fclose_r+0x1c>
  403cc4:	4605      	mov	r5, r0
  403cc6:	460c      	mov	r4, r1
  403cc8:	b110      	cbz	r0, 403cd0 <_fclose_r+0x10>
  403cca:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403ccc:	2b00      	cmp	r3, #0
  403cce:	d03c      	beq.n	403d4a <_fclose_r+0x8a>
  403cd0:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403cd2:	07d8      	lsls	r0, r3, #31
  403cd4:	d505      	bpl.n	403ce2 <_fclose_r+0x22>
  403cd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403cda:	b92b      	cbnz	r3, 403ce8 <_fclose_r+0x28>
  403cdc:	2600      	movs	r6, #0
  403cde:	4630      	mov	r0, r6
  403ce0:	bd70      	pop	{r4, r5, r6, pc}
  403ce2:	89a3      	ldrh	r3, [r4, #12]
  403ce4:	0599      	lsls	r1, r3, #22
  403ce6:	d53c      	bpl.n	403d62 <_fclose_r+0xa2>
  403ce8:	4621      	mov	r1, r4
  403cea:	4628      	mov	r0, r5
  403cec:	f7fe fb74 	bl	4023d8 <__sflush_r>
  403cf0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403cf2:	4606      	mov	r6, r0
  403cf4:	b133      	cbz	r3, 403d04 <_fclose_r+0x44>
  403cf6:	69e1      	ldr	r1, [r4, #28]
  403cf8:	4628      	mov	r0, r5
  403cfa:	4798      	blx	r3
  403cfc:	2800      	cmp	r0, #0
  403cfe:	bfb8      	it	lt
  403d00:	f04f 36ff 	movlt.w	r6, #4294967295
  403d04:	89a3      	ldrh	r3, [r4, #12]
  403d06:	061a      	lsls	r2, r3, #24
  403d08:	d422      	bmi.n	403d50 <_fclose_r+0x90>
  403d0a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403d0c:	b141      	cbz	r1, 403d20 <_fclose_r+0x60>
  403d0e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403d12:	4299      	cmp	r1, r3
  403d14:	d002      	beq.n	403d1c <_fclose_r+0x5c>
  403d16:	4628      	mov	r0, r5
  403d18:	f7fe fd7c 	bl	402814 <_free_r>
  403d1c:	2300      	movs	r3, #0
  403d1e:	6323      	str	r3, [r4, #48]	; 0x30
  403d20:	6c61      	ldr	r1, [r4, #68]	; 0x44
  403d22:	b121      	cbz	r1, 403d2e <_fclose_r+0x6e>
  403d24:	4628      	mov	r0, r5
  403d26:	f7fe fd75 	bl	402814 <_free_r>
  403d2a:	2300      	movs	r3, #0
  403d2c:	6463      	str	r3, [r4, #68]	; 0x44
  403d2e:	f7fe fc77 	bl	402620 <__sfp_lock_acquire>
  403d32:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403d34:	2200      	movs	r2, #0
  403d36:	07db      	lsls	r3, r3, #31
  403d38:	81a2      	strh	r2, [r4, #12]
  403d3a:	d50e      	bpl.n	403d5a <_fclose_r+0x9a>
  403d3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403d3e:	f7ff f801 	bl	402d44 <__retarget_lock_close_recursive>
  403d42:	f7fe fc73 	bl	40262c <__sfp_lock_release>
  403d46:	4630      	mov	r0, r6
  403d48:	bd70      	pop	{r4, r5, r6, pc}
  403d4a:	f7fe fc3d 	bl	4025c8 <__sinit>
  403d4e:	e7bf      	b.n	403cd0 <_fclose_r+0x10>
  403d50:	6921      	ldr	r1, [r4, #16]
  403d52:	4628      	mov	r0, r5
  403d54:	f7fe fd5e 	bl	402814 <_free_r>
  403d58:	e7d7      	b.n	403d0a <_fclose_r+0x4a>
  403d5a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403d5c:	f7fe fff6 	bl	402d4c <__retarget_lock_release_recursive>
  403d60:	e7ec      	b.n	403d3c <_fclose_r+0x7c>
  403d62:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403d64:	f7fe fff0 	bl	402d48 <__retarget_lock_acquire_recursive>
  403d68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403d6c:	2b00      	cmp	r3, #0
  403d6e:	d1bb      	bne.n	403ce8 <_fclose_r+0x28>
  403d70:	6e66      	ldr	r6, [r4, #100]	; 0x64
  403d72:	f016 0601 	ands.w	r6, r6, #1
  403d76:	d1b1      	bne.n	403cdc <_fclose_r+0x1c>
  403d78:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403d7a:	f7fe ffe7 	bl	402d4c <__retarget_lock_release_recursive>
  403d7e:	4630      	mov	r0, r6
  403d80:	bd70      	pop	{r4, r5, r6, pc}
  403d82:	bf00      	nop

00403d84 <_fstat_r>:
  403d84:	b538      	push	{r3, r4, r5, lr}
  403d86:	460b      	mov	r3, r1
  403d88:	4c07      	ldr	r4, [pc, #28]	; (403da8 <_fstat_r+0x24>)
  403d8a:	4605      	mov	r5, r0
  403d8c:	4611      	mov	r1, r2
  403d8e:	4618      	mov	r0, r3
  403d90:	2300      	movs	r3, #0
  403d92:	6023      	str	r3, [r4, #0]
  403d94:	f7fc fdd9 	bl	40094a <_fstat>
  403d98:	1c43      	adds	r3, r0, #1
  403d9a:	d000      	beq.n	403d9e <_fstat_r+0x1a>
  403d9c:	bd38      	pop	{r3, r4, r5, pc}
  403d9e:	6823      	ldr	r3, [r4, #0]
  403da0:	2b00      	cmp	r3, #0
  403da2:	d0fb      	beq.n	403d9c <_fstat_r+0x18>
  403da4:	602b      	str	r3, [r5, #0]
  403da6:	bd38      	pop	{r3, r4, r5, pc}
  403da8:	20000ad4 	.word	0x20000ad4

00403dac <_isatty_r>:
  403dac:	b538      	push	{r3, r4, r5, lr}
  403dae:	4c07      	ldr	r4, [pc, #28]	; (403dcc <_isatty_r+0x20>)
  403db0:	2300      	movs	r3, #0
  403db2:	4605      	mov	r5, r0
  403db4:	4608      	mov	r0, r1
  403db6:	6023      	str	r3, [r4, #0]
  403db8:	f7fc fdcc 	bl	400954 <_isatty>
  403dbc:	1c43      	adds	r3, r0, #1
  403dbe:	d000      	beq.n	403dc2 <_isatty_r+0x16>
  403dc0:	bd38      	pop	{r3, r4, r5, pc}
  403dc2:	6823      	ldr	r3, [r4, #0]
  403dc4:	2b00      	cmp	r3, #0
  403dc6:	d0fb      	beq.n	403dc0 <_isatty_r+0x14>
  403dc8:	602b      	str	r3, [r5, #0]
  403dca:	bd38      	pop	{r3, r4, r5, pc}
  403dcc:	20000ad4 	.word	0x20000ad4

00403dd0 <_lseek_r>:
  403dd0:	b570      	push	{r4, r5, r6, lr}
  403dd2:	460d      	mov	r5, r1
  403dd4:	4c08      	ldr	r4, [pc, #32]	; (403df8 <_lseek_r+0x28>)
  403dd6:	4611      	mov	r1, r2
  403dd8:	4606      	mov	r6, r0
  403dda:	461a      	mov	r2, r3
  403ddc:	4628      	mov	r0, r5
  403dde:	2300      	movs	r3, #0
  403de0:	6023      	str	r3, [r4, #0]
  403de2:	f7fc fdb9 	bl	400958 <_lseek>
  403de6:	1c43      	adds	r3, r0, #1
  403de8:	d000      	beq.n	403dec <_lseek_r+0x1c>
  403dea:	bd70      	pop	{r4, r5, r6, pc}
  403dec:	6823      	ldr	r3, [r4, #0]
  403dee:	2b00      	cmp	r3, #0
  403df0:	d0fb      	beq.n	403dea <_lseek_r+0x1a>
  403df2:	6033      	str	r3, [r6, #0]
  403df4:	bd70      	pop	{r4, r5, r6, pc}
  403df6:	bf00      	nop
  403df8:	20000ad4 	.word	0x20000ad4

00403dfc <_read_r>:
  403dfc:	b570      	push	{r4, r5, r6, lr}
  403dfe:	460d      	mov	r5, r1
  403e00:	4c08      	ldr	r4, [pc, #32]	; (403e24 <_read_r+0x28>)
  403e02:	4611      	mov	r1, r2
  403e04:	4606      	mov	r6, r0
  403e06:	461a      	mov	r2, r3
  403e08:	4628      	mov	r0, r5
  403e0a:	2300      	movs	r3, #0
  403e0c:	6023      	str	r3, [r4, #0]
  403e0e:	f7fc f9ab 	bl	400168 <_read>
  403e12:	1c43      	adds	r3, r0, #1
  403e14:	d000      	beq.n	403e18 <_read_r+0x1c>
  403e16:	bd70      	pop	{r4, r5, r6, pc}
  403e18:	6823      	ldr	r3, [r4, #0]
  403e1a:	2b00      	cmp	r3, #0
  403e1c:	d0fb      	beq.n	403e16 <_read_r+0x1a>
  403e1e:	6033      	str	r3, [r6, #0]
  403e20:	bd70      	pop	{r4, r5, r6, pc}
  403e22:	bf00      	nop
  403e24:	20000ad4 	.word	0x20000ad4

00403e28 <__aeabi_uldivmod>:
  403e28:	b953      	cbnz	r3, 403e40 <__aeabi_uldivmod+0x18>
  403e2a:	b94a      	cbnz	r2, 403e40 <__aeabi_uldivmod+0x18>
  403e2c:	2900      	cmp	r1, #0
  403e2e:	bf08      	it	eq
  403e30:	2800      	cmpeq	r0, #0
  403e32:	bf1c      	itt	ne
  403e34:	f04f 31ff 	movne.w	r1, #4294967295
  403e38:	f04f 30ff 	movne.w	r0, #4294967295
  403e3c:	f000 b97a 	b.w	404134 <__aeabi_idiv0>
  403e40:	f1ad 0c08 	sub.w	ip, sp, #8
  403e44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  403e48:	f000 f806 	bl	403e58 <__udivmoddi4>
  403e4c:	f8dd e004 	ldr.w	lr, [sp, #4]
  403e50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403e54:	b004      	add	sp, #16
  403e56:	4770      	bx	lr

00403e58 <__udivmoddi4>:
  403e58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403e5c:	468c      	mov	ip, r1
  403e5e:	460d      	mov	r5, r1
  403e60:	4604      	mov	r4, r0
  403e62:	9e08      	ldr	r6, [sp, #32]
  403e64:	2b00      	cmp	r3, #0
  403e66:	d151      	bne.n	403f0c <__udivmoddi4+0xb4>
  403e68:	428a      	cmp	r2, r1
  403e6a:	4617      	mov	r7, r2
  403e6c:	d96d      	bls.n	403f4a <__udivmoddi4+0xf2>
  403e6e:	fab2 fe82 	clz	lr, r2
  403e72:	f1be 0f00 	cmp.w	lr, #0
  403e76:	d00b      	beq.n	403e90 <__udivmoddi4+0x38>
  403e78:	f1ce 0c20 	rsb	ip, lr, #32
  403e7c:	fa01 f50e 	lsl.w	r5, r1, lr
  403e80:	fa20 fc0c 	lsr.w	ip, r0, ip
  403e84:	fa02 f70e 	lsl.w	r7, r2, lr
  403e88:	ea4c 0c05 	orr.w	ip, ip, r5
  403e8c:	fa00 f40e 	lsl.w	r4, r0, lr
  403e90:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  403e94:	0c25      	lsrs	r5, r4, #16
  403e96:	fbbc f8fa 	udiv	r8, ip, sl
  403e9a:	fa1f f987 	uxth.w	r9, r7
  403e9e:	fb0a cc18 	mls	ip, sl, r8, ip
  403ea2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  403ea6:	fb08 f309 	mul.w	r3, r8, r9
  403eaa:	42ab      	cmp	r3, r5
  403eac:	d90a      	bls.n	403ec4 <__udivmoddi4+0x6c>
  403eae:	19ed      	adds	r5, r5, r7
  403eb0:	f108 32ff 	add.w	r2, r8, #4294967295
  403eb4:	f080 8123 	bcs.w	4040fe <__udivmoddi4+0x2a6>
  403eb8:	42ab      	cmp	r3, r5
  403eba:	f240 8120 	bls.w	4040fe <__udivmoddi4+0x2a6>
  403ebe:	f1a8 0802 	sub.w	r8, r8, #2
  403ec2:	443d      	add	r5, r7
  403ec4:	1aed      	subs	r5, r5, r3
  403ec6:	b2a4      	uxth	r4, r4
  403ec8:	fbb5 f0fa 	udiv	r0, r5, sl
  403ecc:	fb0a 5510 	mls	r5, sl, r0, r5
  403ed0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  403ed4:	fb00 f909 	mul.w	r9, r0, r9
  403ed8:	45a1      	cmp	r9, r4
  403eda:	d909      	bls.n	403ef0 <__udivmoddi4+0x98>
  403edc:	19e4      	adds	r4, r4, r7
  403ede:	f100 33ff 	add.w	r3, r0, #4294967295
  403ee2:	f080 810a 	bcs.w	4040fa <__udivmoddi4+0x2a2>
  403ee6:	45a1      	cmp	r9, r4
  403ee8:	f240 8107 	bls.w	4040fa <__udivmoddi4+0x2a2>
  403eec:	3802      	subs	r0, #2
  403eee:	443c      	add	r4, r7
  403ef0:	eba4 0409 	sub.w	r4, r4, r9
  403ef4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403ef8:	2100      	movs	r1, #0
  403efa:	2e00      	cmp	r6, #0
  403efc:	d061      	beq.n	403fc2 <__udivmoddi4+0x16a>
  403efe:	fa24 f40e 	lsr.w	r4, r4, lr
  403f02:	2300      	movs	r3, #0
  403f04:	6034      	str	r4, [r6, #0]
  403f06:	6073      	str	r3, [r6, #4]
  403f08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403f0c:	428b      	cmp	r3, r1
  403f0e:	d907      	bls.n	403f20 <__udivmoddi4+0xc8>
  403f10:	2e00      	cmp	r6, #0
  403f12:	d054      	beq.n	403fbe <__udivmoddi4+0x166>
  403f14:	2100      	movs	r1, #0
  403f16:	e886 0021 	stmia.w	r6, {r0, r5}
  403f1a:	4608      	mov	r0, r1
  403f1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403f20:	fab3 f183 	clz	r1, r3
  403f24:	2900      	cmp	r1, #0
  403f26:	f040 808e 	bne.w	404046 <__udivmoddi4+0x1ee>
  403f2a:	42ab      	cmp	r3, r5
  403f2c:	d302      	bcc.n	403f34 <__udivmoddi4+0xdc>
  403f2e:	4282      	cmp	r2, r0
  403f30:	f200 80fa 	bhi.w	404128 <__udivmoddi4+0x2d0>
  403f34:	1a84      	subs	r4, r0, r2
  403f36:	eb65 0503 	sbc.w	r5, r5, r3
  403f3a:	2001      	movs	r0, #1
  403f3c:	46ac      	mov	ip, r5
  403f3e:	2e00      	cmp	r6, #0
  403f40:	d03f      	beq.n	403fc2 <__udivmoddi4+0x16a>
  403f42:	e886 1010 	stmia.w	r6, {r4, ip}
  403f46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403f4a:	b912      	cbnz	r2, 403f52 <__udivmoddi4+0xfa>
  403f4c:	2701      	movs	r7, #1
  403f4e:	fbb7 f7f2 	udiv	r7, r7, r2
  403f52:	fab7 fe87 	clz	lr, r7
  403f56:	f1be 0f00 	cmp.w	lr, #0
  403f5a:	d134      	bne.n	403fc6 <__udivmoddi4+0x16e>
  403f5c:	1beb      	subs	r3, r5, r7
  403f5e:	0c3a      	lsrs	r2, r7, #16
  403f60:	fa1f fc87 	uxth.w	ip, r7
  403f64:	2101      	movs	r1, #1
  403f66:	fbb3 f8f2 	udiv	r8, r3, r2
  403f6a:	0c25      	lsrs	r5, r4, #16
  403f6c:	fb02 3318 	mls	r3, r2, r8, r3
  403f70:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403f74:	fb0c f308 	mul.w	r3, ip, r8
  403f78:	42ab      	cmp	r3, r5
  403f7a:	d907      	bls.n	403f8c <__udivmoddi4+0x134>
  403f7c:	19ed      	adds	r5, r5, r7
  403f7e:	f108 30ff 	add.w	r0, r8, #4294967295
  403f82:	d202      	bcs.n	403f8a <__udivmoddi4+0x132>
  403f84:	42ab      	cmp	r3, r5
  403f86:	f200 80d1 	bhi.w	40412c <__udivmoddi4+0x2d4>
  403f8a:	4680      	mov	r8, r0
  403f8c:	1aed      	subs	r5, r5, r3
  403f8e:	b2a3      	uxth	r3, r4
  403f90:	fbb5 f0f2 	udiv	r0, r5, r2
  403f94:	fb02 5510 	mls	r5, r2, r0, r5
  403f98:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  403f9c:	fb0c fc00 	mul.w	ip, ip, r0
  403fa0:	45a4      	cmp	ip, r4
  403fa2:	d907      	bls.n	403fb4 <__udivmoddi4+0x15c>
  403fa4:	19e4      	adds	r4, r4, r7
  403fa6:	f100 33ff 	add.w	r3, r0, #4294967295
  403faa:	d202      	bcs.n	403fb2 <__udivmoddi4+0x15a>
  403fac:	45a4      	cmp	ip, r4
  403fae:	f200 80b8 	bhi.w	404122 <__udivmoddi4+0x2ca>
  403fb2:	4618      	mov	r0, r3
  403fb4:	eba4 040c 	sub.w	r4, r4, ip
  403fb8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403fbc:	e79d      	b.n	403efa <__udivmoddi4+0xa2>
  403fbe:	4631      	mov	r1, r6
  403fc0:	4630      	mov	r0, r6
  403fc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403fc6:	f1ce 0420 	rsb	r4, lr, #32
  403fca:	fa05 f30e 	lsl.w	r3, r5, lr
  403fce:	fa07 f70e 	lsl.w	r7, r7, lr
  403fd2:	fa20 f804 	lsr.w	r8, r0, r4
  403fd6:	0c3a      	lsrs	r2, r7, #16
  403fd8:	fa25 f404 	lsr.w	r4, r5, r4
  403fdc:	ea48 0803 	orr.w	r8, r8, r3
  403fe0:	fbb4 f1f2 	udiv	r1, r4, r2
  403fe4:	ea4f 4518 	mov.w	r5, r8, lsr #16
  403fe8:	fb02 4411 	mls	r4, r2, r1, r4
  403fec:	fa1f fc87 	uxth.w	ip, r7
  403ff0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  403ff4:	fb01 f30c 	mul.w	r3, r1, ip
  403ff8:	42ab      	cmp	r3, r5
  403ffa:	fa00 f40e 	lsl.w	r4, r0, lr
  403ffe:	d909      	bls.n	404014 <__udivmoddi4+0x1bc>
  404000:	19ed      	adds	r5, r5, r7
  404002:	f101 30ff 	add.w	r0, r1, #4294967295
  404006:	f080 808a 	bcs.w	40411e <__udivmoddi4+0x2c6>
  40400a:	42ab      	cmp	r3, r5
  40400c:	f240 8087 	bls.w	40411e <__udivmoddi4+0x2c6>
  404010:	3902      	subs	r1, #2
  404012:	443d      	add	r5, r7
  404014:	1aeb      	subs	r3, r5, r3
  404016:	fa1f f588 	uxth.w	r5, r8
  40401a:	fbb3 f0f2 	udiv	r0, r3, r2
  40401e:	fb02 3310 	mls	r3, r2, r0, r3
  404022:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  404026:	fb00 f30c 	mul.w	r3, r0, ip
  40402a:	42ab      	cmp	r3, r5
  40402c:	d907      	bls.n	40403e <__udivmoddi4+0x1e6>
  40402e:	19ed      	adds	r5, r5, r7
  404030:	f100 38ff 	add.w	r8, r0, #4294967295
  404034:	d26f      	bcs.n	404116 <__udivmoddi4+0x2be>
  404036:	42ab      	cmp	r3, r5
  404038:	d96d      	bls.n	404116 <__udivmoddi4+0x2be>
  40403a:	3802      	subs	r0, #2
  40403c:	443d      	add	r5, r7
  40403e:	1aeb      	subs	r3, r5, r3
  404040:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  404044:	e78f      	b.n	403f66 <__udivmoddi4+0x10e>
  404046:	f1c1 0720 	rsb	r7, r1, #32
  40404a:	fa22 f807 	lsr.w	r8, r2, r7
  40404e:	408b      	lsls	r3, r1
  404050:	fa05 f401 	lsl.w	r4, r5, r1
  404054:	ea48 0303 	orr.w	r3, r8, r3
  404058:	fa20 fe07 	lsr.w	lr, r0, r7
  40405c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  404060:	40fd      	lsrs	r5, r7
  404062:	ea4e 0e04 	orr.w	lr, lr, r4
  404066:	fbb5 f9fc 	udiv	r9, r5, ip
  40406a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40406e:	fb0c 5519 	mls	r5, ip, r9, r5
  404072:	fa1f f883 	uxth.w	r8, r3
  404076:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40407a:	fb09 f408 	mul.w	r4, r9, r8
  40407e:	42ac      	cmp	r4, r5
  404080:	fa02 f201 	lsl.w	r2, r2, r1
  404084:	fa00 fa01 	lsl.w	sl, r0, r1
  404088:	d908      	bls.n	40409c <__udivmoddi4+0x244>
  40408a:	18ed      	adds	r5, r5, r3
  40408c:	f109 30ff 	add.w	r0, r9, #4294967295
  404090:	d243      	bcs.n	40411a <__udivmoddi4+0x2c2>
  404092:	42ac      	cmp	r4, r5
  404094:	d941      	bls.n	40411a <__udivmoddi4+0x2c2>
  404096:	f1a9 0902 	sub.w	r9, r9, #2
  40409a:	441d      	add	r5, r3
  40409c:	1b2d      	subs	r5, r5, r4
  40409e:	fa1f fe8e 	uxth.w	lr, lr
  4040a2:	fbb5 f0fc 	udiv	r0, r5, ip
  4040a6:	fb0c 5510 	mls	r5, ip, r0, r5
  4040aa:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4040ae:	fb00 f808 	mul.w	r8, r0, r8
  4040b2:	45a0      	cmp	r8, r4
  4040b4:	d907      	bls.n	4040c6 <__udivmoddi4+0x26e>
  4040b6:	18e4      	adds	r4, r4, r3
  4040b8:	f100 35ff 	add.w	r5, r0, #4294967295
  4040bc:	d229      	bcs.n	404112 <__udivmoddi4+0x2ba>
  4040be:	45a0      	cmp	r8, r4
  4040c0:	d927      	bls.n	404112 <__udivmoddi4+0x2ba>
  4040c2:	3802      	subs	r0, #2
  4040c4:	441c      	add	r4, r3
  4040c6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4040ca:	eba4 0408 	sub.w	r4, r4, r8
  4040ce:	fba0 8902 	umull	r8, r9, r0, r2
  4040d2:	454c      	cmp	r4, r9
  4040d4:	46c6      	mov	lr, r8
  4040d6:	464d      	mov	r5, r9
  4040d8:	d315      	bcc.n	404106 <__udivmoddi4+0x2ae>
  4040da:	d012      	beq.n	404102 <__udivmoddi4+0x2aa>
  4040dc:	b156      	cbz	r6, 4040f4 <__udivmoddi4+0x29c>
  4040de:	ebba 030e 	subs.w	r3, sl, lr
  4040e2:	eb64 0405 	sbc.w	r4, r4, r5
  4040e6:	fa04 f707 	lsl.w	r7, r4, r7
  4040ea:	40cb      	lsrs	r3, r1
  4040ec:	431f      	orrs	r7, r3
  4040ee:	40cc      	lsrs	r4, r1
  4040f0:	6037      	str	r7, [r6, #0]
  4040f2:	6074      	str	r4, [r6, #4]
  4040f4:	2100      	movs	r1, #0
  4040f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4040fa:	4618      	mov	r0, r3
  4040fc:	e6f8      	b.n	403ef0 <__udivmoddi4+0x98>
  4040fe:	4690      	mov	r8, r2
  404100:	e6e0      	b.n	403ec4 <__udivmoddi4+0x6c>
  404102:	45c2      	cmp	sl, r8
  404104:	d2ea      	bcs.n	4040dc <__udivmoddi4+0x284>
  404106:	ebb8 0e02 	subs.w	lr, r8, r2
  40410a:	eb69 0503 	sbc.w	r5, r9, r3
  40410e:	3801      	subs	r0, #1
  404110:	e7e4      	b.n	4040dc <__udivmoddi4+0x284>
  404112:	4628      	mov	r0, r5
  404114:	e7d7      	b.n	4040c6 <__udivmoddi4+0x26e>
  404116:	4640      	mov	r0, r8
  404118:	e791      	b.n	40403e <__udivmoddi4+0x1e6>
  40411a:	4681      	mov	r9, r0
  40411c:	e7be      	b.n	40409c <__udivmoddi4+0x244>
  40411e:	4601      	mov	r1, r0
  404120:	e778      	b.n	404014 <__udivmoddi4+0x1bc>
  404122:	3802      	subs	r0, #2
  404124:	443c      	add	r4, r7
  404126:	e745      	b.n	403fb4 <__udivmoddi4+0x15c>
  404128:	4608      	mov	r0, r1
  40412a:	e708      	b.n	403f3e <__udivmoddi4+0xe6>
  40412c:	f1a8 0802 	sub.w	r8, r8, #2
  404130:	443d      	add	r5, r7
  404132:	e72b      	b.n	403f8c <__udivmoddi4+0x134>

00404134 <__aeabi_idiv0>:
  404134:	4770      	bx	lr
  404136:	bf00      	nop
  404138:	746e6f63 	.word	0x746e6f63
  40413c:	6d656761 	.word	0x6d656761
  404140:	25203d20 	.word	0x25203d20
  404144:	00000a69 	.word	0x00000a69
  404148:	75617247 	.word	0x75617247
  40414c:	203d2073 	.word	0x203d2073
  404150:	000a6725 	.word	0x000a6725
  404154:	2d2d0a0d 	.word	0x2d2d0a0d
  404158:	73754720 	.word	0x73754720
  40415c:	6f766174 	.word	0x6f766174
  404160:	6e6f4720 	.word	0x6e6f4720
  404164:	766c61e7 	.word	0x766c61e7
  404168:	2d207365 	.word	0x2d207365
  40416c:	2d0a0d2d 	.word	0x2d0a0d2d
  404170:	5250202d 	.word	0x5250202d
  404174:	54454a4f 	.word	0x54454a4f
  404178:	45505f4f 	.word	0x45505f4f
  40417c:	4c55444e 	.word	0x4c55444e
  404180:	4e495f4f 	.word	0x4e495f4f
  404184:	54524556 	.word	0x54524556
  404188:	204f4449 	.word	0x204f4449
  40418c:	0a0d2d2d 	.word	0x0a0d2d2d
  404190:	53202d2d 	.word	0x53202d2d
  404194:	35474d41 	.word	0x35474d41
  404198:	50585f33 	.word	0x50585f33
  40419c:	4e49414c 	.word	0x4e49414c
  4041a0:	505f4445 	.word	0x505f4445
  4041a4:	2d204f52 	.word	0x2d204f52
  4041a8:	2d0a0d2d 	.word	0x2d0a0d2d
  4041ac:	6f43202d 	.word	0x6f43202d
  4041b0:	6c69706d 	.word	0x6c69706d
  4041b4:	203a6465 	.word	0x203a6465
  4041b8:	20636544 	.word	0x20636544
  4041bc:	32203520 	.word	0x32203520
  4041c0:	20373130 	.word	0x20373130
  4041c4:	333a3132 	.word	0x333a3132
  4041c8:	35353a30 	.word	0x35353a30
  4041cc:	0a2d2d20 	.word	0x0a2d2d20
  4041d0:	0000000d 	.word	0x0000000d

004041d4 <_global_impure_ptr>:
  4041d4:	20000010 0000000a 33323130 37363534     ... ....01234567
  4041e4:	42413938 46454443 00000000 33323130     89ABCDEF....0123
  4041f4:	37363534 62613938 66656463 00000000     456789abcdef....
  404204:	6c756e28 0000296c                       (null)..

0040420c <blanks.7217>:
  40420c:	20202020 20202020 20202020 20202020                     

0040421c <zeroes.7218>:
  40421c:	30303030 30303030 30303030 30303030     0000000000000000
  40422c:	00000043 49534f50 00000058 0000002e     C...POSIX.......

0040423c <_ctype_>:
  40423c:	20202000 20202020 28282020 20282828     .         ((((( 
  40424c:	20202020 20202020 20202020 20202020                     
  40425c:	10108820 10101010 10101010 10101010      ...............
  40426c:	04040410 04040404 10040404 10101010     ................
  40427c:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40428c:	01010101 01010101 01010101 10101010     ................
  40429c:	42421010 42424242 02020202 02020202     ..BBBBBB........
  4042ac:	02020202 02020202 02020202 10101010     ................
  4042bc:	00000020 00000000 00000000 00000000      ...............
	...

00404340 <_init>:
  404340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404342:	bf00      	nop
  404344:	bcf8      	pop	{r3, r4, r5, r6, r7}
  404346:	bc08      	pop	{r3}
  404348:	469e      	mov	lr, r3
  40434a:	4770      	bx	lr

0040434c <__init_array_start>:
  40434c:	004023b9 	.word	0x004023b9

00404350 <__frame_dummy_init_array_entry>:
  404350:	00400121                                !.@.

00404354 <_fini>:
  404354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404356:	bf00      	nop
  404358:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40435a:	bc08      	pop	{r3}
  40435c:	469e      	mov	lr, r3
  40435e:	4770      	bx	lr

00404360 <__fini_array_start>:
  404360:	004000fd 	.word	0x004000fd
