{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27001@altera-tlm.ece.ubc.ca " "Can't contact license server \"27001@altera-tlm.ece.ubc.ca\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Quartus II" 0 -1 1587575300832 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1587575300839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1587575300840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 10:08:19 2020 " "Processing started: Wed Apr 22 10:08:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1587575300840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1587575300840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MC68K -c MC68K " "Command: quartus_map --read_settings_files=on --write_settings_files=off MC68K -c MC68K" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1587575300841 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1587575301633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_bustri0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri0-SYN " "Found design unit 1: lpm_bustri0-SYN" {  } { { "lpm_bustri0.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/lpm_bustri0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310764 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Found entity 1: lpm_bustri0" {  } { { "lpm_bustri0.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/lpm_bustri0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc68k.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mc68k.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MC68K " "Found entity 1: MC68K" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Latch8Bit-bhvr " "Found design unit 1: Latch8Bit-bhvr" {  } { { "Latch8Bit.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Latch8Bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310770 ""} { "Info" "ISGN_ENTITY_NAME" "1 Latch8Bit " "Found entity 1: Latch8Bit" {  } { { "Latch8Bit.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Latch8Bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchipio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file onchipio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipIO " "Found entity 1: OnChipIO" {  } { { "OnChipIO.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interruptpriorityencoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interruptpriorityencoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InterruptPriorityEncoder-bhvr " "Found design unit 1: InterruptPriorityEncoder-bhvr" {  } { { "InterruptPriorityEncoder.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/InterruptPriorityEncoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310776 ""} { "Info" "ISGN_ENTITY_NAME" "1 InterruptPriorityEncoder " "Found entity 1: InterruptPriorityEncoder" {  } { { "InterruptPriorityEncoder.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/InterruptPriorityEncoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iodecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iodecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IODecoder-bhvr " "Found design unit 1: IODecoder-bhvr" {  } { { "IODecoder.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/IODecoder.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310778 ""} { "Info" "ISGN_ENTITY_NAME" "1 IODecoder " "Found entity 1: IODecoder" {  } { { "IODecoder.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/IODecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Controller-bhvr " "Found design unit 1: LCD_Controller-bhvr" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/LCD_Controller.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310781 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/LCD_Controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexto7segmentdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexto7segmentdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexTo7SegmentDisplay-bhvr " "Found design unit 1: HexTo7SegmentDisplay-bhvr" {  } { { "HexTo7SegmentDisplay.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/HexTo7SegmentDisplay.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310784 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexTo7SegmentDisplay " "Found entity 1: HexTo7SegmentDisplay" {  } { { "HexTo7SegmentDisplay.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/HexTo7SegmentDisplay.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-bhvr " "Found design unit 1: Timer-bhvr" {  } { { "Timer.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Timer.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310787 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Timer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Dram " "Found entity 1: Dram" {  } { { "Dram.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Dram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_bustri2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri2-SYN " "Found design unit 1: lpm_bustri2-SYN" {  } { { "lpm_bustri2.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/lpm_bustri2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310792 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri2 " "Found entity 1: lpm_bustri2" {  } { { "lpm_bustri2.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/lpm_bustri2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tg68.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tg68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68-logic " "Found design unit 1: TG68-logic" {  } { { "TG68.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/TG68.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310795 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68 " "Found entity 1: TG68" {  } { { "TG68.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/TG68.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamapper68k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamapper68k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMapper68k-a " "Found design unit 1: DataMapper68k-a" {  } { { "DataMapper68k.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/DataMapper68k.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310798 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMapper68k " "Found entity 1: DataMapper68k" {  } { { "DataMapper68k.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/DataMapper68k.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acia_6850.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acia_6850.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACIA_6850-rtl " "Found design unit 1: ACIA_6850-rtl" {  } { { "ACIA_6850.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/ACIA_6850.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310801 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACIA_6850 " "Found entity 1: ACIA_6850" {  } { { "ACIA_6850.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/ACIA_6850.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acia_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acia_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACIA_RX-rtl " "Found design unit 1: ACIA_RX-rtl" {  } { { "ACIA_RX.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/ACIA_RX.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310804 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACIA_RX " "Found entity 1: ACIA_RX" {  } { { "ACIA_RX.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/ACIA_RX.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acia_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acia_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACIA_TX-rtl " "Found design unit 1: ACIA_TX-rtl" {  } { { "ACIA_TX.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/ACIA_TX.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310807 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACIA_TX " "Found entity 1: ACIA_TX" {  } { { "ACIA_TX.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/ACIA_TX.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m68xxiodecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file m68xxiodecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M68xxIODecoder-bhvr " "Found design unit 1: M68xxIODecoder-bhvr" {  } { { "M68xxIODecoder.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68xxIODecoder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310809 ""} { "Info" "ISGN_ENTITY_NAME" "1 M68xxIODecoder " "Found entity 1: M68xxIODecoder" {  } { { "M68xxIODecoder.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68xxIODecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Latch3Bit-bhvr " "Found design unit 1: Latch3Bit-bhvr" {  } { { "Latch3Bit.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Latch3Bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310812 ""} { "Info" "ISGN_ENTITY_NAME" "1 Latch3Bit " "Found entity 1: Latch3Bit" {  } { { "Latch3Bit.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Latch3Bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchipm68xxio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file onchipm68xxio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipM68xxIO " "Found entity 1: OnChipM68xxIO" {  } { { "OnChipM68xxIO.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipM68xxIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acia_baudrate_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file acia_baudrate_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ACIA_BaudRate_Generator " "Found entity 1: ACIA_BaudRate_Generator" {  } { { "ACIA_BaudRate_Generator.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/ACIA_BaudRate_Generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acia_clock.vhd 4 1 " "Found 4 design units, including 1 entities, in source file acia_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_funcs " "Found design unit 1: bit_funcs" {  } { { "ACIA_Clock.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/ACIA_Clock.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310820 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bit_funcs-body " "Found design unit 2: bit_funcs-body" {  } { { "ACIA_Clock.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/ACIA_Clock.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310820 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ACIA_Clock-rtl " "Found design unit 3: ACIA_Clock-rtl" {  } { { "ACIA_Clock.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/ACIA_Clock.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310820 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACIA_Clock " "Found entity 1: ACIA_Clock" {  } { { "ACIA_Clock.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/ACIA_Clock.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tg68_fast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tg68_fast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68_fast-logic " "Found design unit 1: TG68_fast-logic" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/TG68_fast.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310827 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68_fast " "Found entity 1: TG68_fast" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/TG68_fast.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traceexceptiongenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traceexceptiongenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TraceExceptionGenerator-bhvr " "Found design unit 1: TraceExceptionGenerator-bhvr" {  } { { "TraceExceptionGenerator.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/TraceExceptionGenerator.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310831 ""} { "Info" "ISGN_ENTITY_NAME" "1 TraceExceptionGenerator " "Found entity 1: TraceExceptionGenerator" {  } { { "TraceExceptionGenerator.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/TraceExceptionGenerator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traceexceptioncontrolbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traceexceptioncontrolbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TraceExceptionControlBit-bhvr " "Found design unit 1: TraceExceptionControlBit-bhvr" {  } { { "TraceExceptionControlBit.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/TraceExceptionControlBit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310833 ""} { "Info" "ISGN_ENTITY_NAME" "1 TraceExceptionControlBit " "Found entity 1: TraceExceptionControlBit" {  } { { "TraceExceptionControlBit.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/TraceExceptionControlBit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m68000cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file m68000cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 M68000CPU " "Found entity 1: M68000CPU" {  } { { "M68000CPU.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68000CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busrequestlogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file busrequestlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BusRequestLogic-fsm " "Found design unit 1: BusRequestLogic-fsm" {  } { { "BusRequestLogic.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/BusRequestLogic.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310839 ""} { "Info" "ISGN_ENTITY_NAME" "1 BusRequestLogic " "Found entity 1: BusRequestLogic" {  } { { "BusRequestLogic.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/BusRequestLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlebittristate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file singlebittristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singlebittristate-SYN " "Found design unit 1: singlebittristate-SYN" {  } { { "SingleBitTriState.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SingleBitTriState.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310842 ""} { "Info" "ISGN_ENTITY_NAME" "1 SingleBitTriState " "Found entity 1: SingleBitTriState" {  } { { "SingleBitTriState.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SingleBitTriState.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmacontroller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dmacontroller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DMAController " "Found entity 1: DMAController" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/DMAController.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_dma_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_dma_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_DMA_Mux-bhvr " "Found design unit 1: CPU_DMA_Mux-bhvr" {  } { { "CPU_DMA_Mux.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/CPU_DMA_Mux.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310846 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_DMA_Mux " "Found entity 1: CPU_DMA_Mux" {  } { { "CPU_DMA_Mux.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/CPU_DMA_Mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchiprom16kwords.bdf 1 1 " "Found 1 design units, including 1 entities, in source file onchiprom16kwords.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipROM16KWords " "Found entity 1: OnChipROM16KWords" {  } { { "OnChipROM16KWords.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipROM16KWords.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphicsframebuffermemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file graphicsframebuffermemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GraphicsFrameBufferMemory " "Found entity 1: GraphicsFrameBufferMemory" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsFrameBufferMemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iic_spi_interface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file iic_spi_interface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IIC_SPI_Interface " "Found entity 1: IIC_SPI_Interface" {  } { { "IIC_SPI_Interface.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/IIC_SPI_Interface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colourpallette_2portram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file colourpallette_2portram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colourpallette_2portram-SYN " "Found design unit 1: colourpallette_2portram-SYN" {  } { { "ColourPallette_2PortRam.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/ColourPallette_2PortRam.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310856 ""} { "Info" "ISGN_ENTITY_NAME" "1 ColourPallette_2PortRam " "Found entity 1: ColourPallette_2PortRam" {  } { { "ColourPallette_2PortRam.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/ColourPallette_2PortRam.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "canbus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file canbus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CanBus " "Found entity 1: CanBus" {  } { { "CanBus.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/CanBus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchipram256kbyte.bdf 1 1 " "Found 1 design units, including 1 entities, in source file onchipram256kbyte.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipRam256kbyte " "Found entity 1: OnChipRam256kbyte" {  } { { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_controller800x480.bdf 1 1 " "Found 1 design units, including 1 entities, in source file video_controller800x480.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Video_Controller800x480 " "Found entity 1: Video_Controller800x480" {  } { { "Video_Controller800x480.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Video_Controller800x480.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockGen-rtl " "Found design unit 1: ClockGen-rtl" {  } { { "ClockGen.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/ClockGen.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310866 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockGen " "Found entity 1: ClockGen" {  } { { "ClockGen.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/ClockGen.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgen/clockgen_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clockgen/clockgen_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockGen_0002 " "Found entity 1: ClockGen_0002" {  } { { "ClockGen/ClockGen_0002.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/ClockGen/ClockGen_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip32kword.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onchip32kword.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onchip32kword-SYN " "Found design unit 1: onchip32kword-SYN" {  } { { "OnChip32KWord.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChip32KWord.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310872 ""} { "Info" "ISGN_ENTITY_NAME" "1 OnChip32KWord " "Found entity 1: OnChip32KWord" {  } { { "OnChip32KWord.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChip32KWord.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m68kdramcontroller_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file m68kdramcontroller_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 M68kDramController_Verilog " "Found entity 1: M68kDramController_Verilog" {  } { { "M68kDramController_Verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68kDramController_Verilog.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphicslcd_controller_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file graphicslcd_controller_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 GraphicsLCD_Controller_Verilog " "Found entity 1: GraphicsLCD_Controller_Verilog" {  } { { "GraphicsLCD_Controller_verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsLCD_Controller_verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramaddressmapper_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file ramaddressmapper_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 RamAddressMapper_Verilog " "Found entity 1: RamAddressMapper_Verilog" {  } { { "RamAddressMapper_Verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/RamAddressMapper_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphicscontroller_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file graphicscontroller_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 GraphicsController_Verilog " "Found entity 1: GraphicsController_Verilog" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsController_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgadatamux_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file vgadatamux_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGADataMux_Verilog " "Found entity 1: VGADataMux_Verilog" {  } { { "VGADataMux_Verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/VGADataMux_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32kbyte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram32kbyte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram32kbyte-SYN " "Found design unit 1: ram32kbyte-SYN" {  } { { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310890 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram32kByte " "Found entity 1: Ram32kByte" {  } { { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sramblock_32kword.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sramblock_32kword.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SramBlock_32KWord " "Found entity 1: SramBlock_32KWord" {  } { { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sramblockdecoder_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file sramblockdecoder_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 SramBlockDecoder_Verilog " "Found entity 1: SramBlockDecoder_Verilog" {  } { { "SramBlockDecoder_Verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlockDecoder_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressdecoder_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file addressdecoder_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddressDecoder_Verilog " "Found entity 1: AddressDecoder_Verilog" {  } { { "AddressDecoder_Verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/AddressDecoder_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dtack_generator_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file dtack_generator_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dtack_Generator_Verilog " "Found entity 1: Dtack_Generator_Verilog" {  } { { "Dtack_Generator_Verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Dtack_Generator_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575310901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575310901 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MC68K " "Elaborating entity \"MC68K\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1587575311138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipM68xxIO OnChipM68xxIO:inst11 " "Elaborating entity \"OnChipM68xxIO\" for hierarchy \"OnChipM68xxIO:inst11\"" {  } { { "MC68K.bdf" "inst11" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 1696 1528 1776 1920 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACIA_6850 OnChipM68xxIO:inst11\|ACIA_6850:inst16 " "Elaborating entity \"ACIA_6850\" for hierarchy \"OnChipM68xxIO:inst11\|ACIA_6850:inst16\"" {  } { { "OnChipM68xxIO.bdf" "inst16" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipM68xxIO.bdf" { { 224 824 1008 448 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACIA_RX OnChipM68xxIO:inst11\|ACIA_6850:inst16\|ACIA_RX:RxDev " "Elaborating entity \"ACIA_RX\" for hierarchy \"OnChipM68xxIO:inst11\|ACIA_6850:inst16\|ACIA_RX:RxDev\"" {  } { { "ACIA_6850.vhd" "RxDev" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/ACIA_6850.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACIA_TX OnChipM68xxIO:inst11\|ACIA_6850:inst16\|ACIA_TX:TxDev " "Elaborating entity \"ACIA_TX\" for hierarchy \"OnChipM68xxIO:inst11\|ACIA_6850:inst16\|ACIA_TX:TxDev\"" {  } { { "ACIA_6850.vhd" "TxDev" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/ACIA_6850.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M68xxIODecoder OnChipM68xxIO:inst11\|M68xxIODecoder:inst " "Elaborating entity \"M68xxIODecoder\" for hierarchy \"OnChipM68xxIO:inst11\|M68xxIODecoder:inst\"" {  } { { "OnChipM68xxIO.bdf" "inst" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipM68xxIO.bdf" { { -64 376 624 48 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACIA_BaudRate_Generator OnChipM68xxIO:inst11\|ACIA_BaudRate_Generator:inst1 " "Elaborating entity \"ACIA_BaudRate_Generator\" for hierarchy \"OnChipM68xxIO:inst11\|ACIA_BaudRate_Generator:inst1\"" {  } { { "OnChipM68xxIO.bdf" "inst1" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipM68xxIO.bdf" { { -320 792 976 -192 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACIA_Clock OnChipM68xxIO:inst11\|ACIA_BaudRate_Generator:inst1\|ACIA_Clock:inst20 " "Elaborating entity \"ACIA_Clock\" for hierarchy \"OnChipM68xxIO:inst11\|ACIA_BaudRate_Generator:inst1\|ACIA_Clock:inst20\"" {  } { { "ACIA_BaudRate_Generator.bdf" "inst20" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/ACIA_BaudRate_Generator.bdf" { { 128 736 944 224 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Latch3Bit OnChipM68xxIO:inst11\|ACIA_BaudRate_Generator:inst1\|Latch3Bit:inst1 " "Elaborating entity \"Latch3Bit\" for hierarchy \"OnChipM68xxIO:inst11\|ACIA_BaudRate_Generator:inst1\|Latch3Bit:inst1\"" {  } { { "ACIA_BaudRate_Generator.bdf" "inst1" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/ACIA_BaudRate_Generator.bdf" { { 144 528 672 272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGen ClockGen:inst7 " "Elaborating entity \"ClockGen\" for hierarchy \"ClockGen:inst7\"" {  } { { "MC68K.bdf" "inst7" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -952 -488 -328 -688 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGen_0002 ClockGen:inst7\|ClockGen_0002:clockgen_inst " "Elaborating entity \"ClockGen_0002\" for hierarchy \"ClockGen:inst7\|ClockGen_0002:clockgen_inst\"" {  } { { "ClockGen.vhd" "clockgen_inst" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/ClockGen.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\"" {  } { { "ClockGen/ClockGen_0002.v" "altera_pll_i" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/ClockGen/ClockGen_0002.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311198 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1587575311204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\"" {  } { { "ClockGen/ClockGen_0002.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/ClockGen/ClockGen_0002.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575311205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 4 " "Parameter \"number_of_clocks\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 30.000000 MHz " "Parameter \"output_clock_frequency1\" = \"30.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 50.000000 MHz " "Parameter \"output_clock_frequency2\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 50.000000 MHz " "Parameter \"output_clock_frequency3\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 10000 ps " "Parameter \"phase_shift3\" = \"10000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311212 ""}  } { { "ClockGen/ClockGen_0002.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/ClockGen/ClockGen_0002.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1587575311212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddressDecoder_Verilog AddressDecoder_Verilog:inst20 " "Elaborating entity \"AddressDecoder_Verilog\" for hierarchy \"AddressDecoder_Verilog:inst20\"" {  } { { "MC68K.bdf" "inst20" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 576 816 1064 752 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_DMA_Mux CPU_DMA_Mux:inst14 " "Elaborating entity \"CPU_DMA_Mux\" for hierarchy \"CPU_DMA_Mux:inst14\"" {  } { { "MC68K.bdf" "inst14" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -88 248 512 168 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMAController DMAController:inst12 " "Elaborating entity \"DMAController\" for hierarchy \"DMAController:inst12\"" {  } { { "MC68K.bdf" "inst12" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -712 1456 1776 -456 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311218 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DMA_UDS_L " "Pin \"DMA_UDS_L\" is missing source" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/DMAController.bdf" { { 88 944 1120 104 "DMA_UDS_L" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1587575311219 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DMA_LDS_L " "Pin \"DMA_LDS_L\" is missing source" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/DMAController.bdf" { { 104 944 1120 120 "DMA_LDS_L" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1587575311219 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DMA_RW " "Pin \"DMA_RW\" is missing source" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/DMAController.bdf" { { 120 944 1120 136 "DMA_RW" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1587575311219 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DMA_AS_L " "Pin \"DMA_AS_L\" is missing source" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/DMAController.bdf" { { 136 944 1120 152 "DMA_AS_L" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1587575311219 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DMA_Address\[31..0\] " "Pin \"DMA_Address\[31..0\]\" is missing source" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/DMAController.bdf" { { 72 944 1140 88 "DMA_Address\[31..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1587575311219 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DMA_DataOut\[15..0\] " "Pin \"DMA_DataOut\[15..0\]\" is missing source" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/DMAController.bdf" { { 168 944 1141 184 "DMA_DataOut\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1587575311219 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Clock " "Pin \"Clock\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/DMAController.bdf" { { 72 136 304 88 "Clock" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311219 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Reset_L " "Pin \"Reset_L\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/DMAController.bdf" { { 88 136 304 104 "Reset_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311219 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CS_L " "Pin \"CS_L\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/DMAController.bdf" { { 456 168 336 472 "CS_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311219 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "UDS_IN_L " "Pin \"UDS_IN_L\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/DMAController.bdf" { { 504 168 336 520 "UDS_IN_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311219 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "LDS_IN_L " "Pin \"LDS_IN_L\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/DMAController.bdf" { { 520 168 336 536 "LDS_IN_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311219 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "RW_IN " "Pin \"RW_IN\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/DMAController.bdf" { { 536 168 336 552 "RW_IN" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311219 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BG_L " "Pin \"BG_L\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/DMAController.bdf" { { 584 168 336 600 "BG_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311219 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Dtack_IN_L " "Pin \"Dtack_IN_L\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/DMAController.bdf" { { 120 136 304 136 "Dtack_IN_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311219 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "AS_L " "Pin \"AS_L\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/DMAController.bdf" { { 552 168 336 568 "AS_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311219 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "AddressIn " "Pin \"AddressIn\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/DMAController.bdf" { { 488 168 336 504 "AddressIn\[31..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311219 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "DataInFromCPU " "Pin \"DataInFromCPU\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/DMAController.bdf" { { 472 136 336 488 "DataInFromCPU\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311219 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "DataInFromMemory " "Pin \"DataInFromMemory\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/DMAController.bdf" { { 104 88 304 120 "DataInFromMemory\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dtack_Generator_Verilog Dtack_Generator_Verilog:inst21 " "Elaborating entity \"Dtack_Generator_Verilog\" for hierarchy \"Dtack_Generator_Verilog:inst21\"" {  } { { "MC68K.bdf" "inst21" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 720 -104 112 864 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dram Dram:inst2 " "Elaborating entity \"Dram\" for hierarchy \"Dram:inst2\"" {  } { { "MC68K.bdf" "inst2" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -240 1496 1760 48 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M68kDramController_Verilog Dram:inst2\|M68kDramController_Verilog:inst1 " "Elaborating entity \"M68kDramController_Verilog\" for hierarchy \"Dram:inst2\|M68kDramController_Verilog:inst1\"" {  } { { "Dram.bdf" "inst1" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Dram.bdf" { { 304 576 816 544 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311223 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RefreshTimerDone_H M68kDramController_Verilog.v(52) " "Verilog HDL or VHDL warning at M68kDramController_Verilog.v(52): object \"RefreshTimerDone_H\" assigned a value but never read" {  } { { "M68kDramController_Verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68kDramController_Verilog.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1587575311225 "|MC68K|Dram:inst2|M68kDramController_Verilog:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri0 Dram:inst2\|lpm_bustri0:inst2 " "Elaborating entity \"lpm_bustri0\" for hierarchy \"Dram:inst2\|lpm_bustri0:inst2\"" {  } { { "Dram.bdf" "inst2" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Dram.bdf" { { 272 856 936 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component " "Elaborating entity \"lpm_bustri\" for hierarchy \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "lpm_bustri_component" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/lpm_bustri0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component " "Elaborated megafunction instantiation \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/lpm_bustri0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575311273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component " "Instantiated megafunction \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311273 ""}  } { { "lpm_bustri0.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/lpm_bustri0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1587575311273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CanBus CanBus:inst5 " "Elaborating entity \"CanBus\" for hierarchy \"CanBus:inst5\"" {  } { { "MC68K.bdf" "inst5" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 2752 1552 1808 2944 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311275 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CanBusDtack_L " "Pin \"CanBusDtack_L\" is missing source" {  } { { "CanBus.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/CanBus.bdf" { { 248 920 1096 264 "CanBusDtack_L" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1587575311275 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Can0_TX " "Pin \"Can0_TX\" is missing source" {  } { { "CanBus.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/CanBus.bdf" { { 528 920 1096 544 "Can0_TX" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1587575311275 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Can0_bus_off_on " "Pin \"Can0_bus_off_on\" is missing source" {  } { { "CanBus.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/CanBus.bdf" { { 544 920 1104 560 "Can0_bus_off_on" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1587575311275 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Can0_IRQ " "Pin \"Can0_IRQ\" is missing source" {  } { { "CanBus.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/CanBus.bdf" { { 560 920 1096 576 "Can0_IRQ" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1587575311275 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Can1_bus_off_on2 " "Pin \"Can1_bus_off_on2\" is missing source" {  } { { "CanBus.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/CanBus.bdf" { { 720 912 1140 736 "Can1_bus_off_on2" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1587575311275 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Can1_IRQ3 " "Pin \"Can1_IRQ3\" is missing source" {  } { { "CanBus.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/CanBus.bdf" { { 736 912 1088 752 "Can1_IRQ3" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1587575311275 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Can1_TX " "Pin \"Can1_TX\" is missing source" {  } { { "CanBus.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/CanBus.bdf" { { 704 912 1088 720 "Can1_TX" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1587575311276 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Clk " "Pin \"Clk\" not connected" {  } { { "CanBus.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/CanBus.bdf" { { 168 48 216 184 "Clk" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311276 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Reset_L " "Pin \"Reset_L\" not connected" {  } { { "CanBus.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/CanBus.bdf" { { 192 48 216 208 "Reset_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311276 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "WE_L " "Pin \"WE_L\" not connected" {  } { { "CanBus.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/CanBus.bdf" { { 248 48 216 264 "WE_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311276 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "AS_L " "Pin \"AS_L\" not connected" {  } { { "CanBus.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/CanBus.bdf" { { 304 48 216 320 "AS_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311276 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CanBusSelect_H " "Pin \"CanBusSelect_H\" not connected" {  } { { "CanBus.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/CanBus.bdf" { { 56 48 224 72 "CanBusSelect_H" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311276 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Can0_RX " "Pin \"Can0_RX\" not connected" {  } { { "CanBus.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/CanBus.bdf" { { 584 920 1118 600 "Can0_RX" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311276 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Can1_RX " "Pin \"Can1_RX\" not connected" {  } { { "CanBus.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/CanBus.bdf" { { 760 904 1113 776 "Can1_RX" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311276 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Address " "Pin \"Address\" not connected" {  } { { "CanBus.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/CanBus.bdf" { { 40 56 224 56 "Address\[31..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311276 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "DataIn " "Pin \"DataIn\" not connected" {  } { { "CanBus.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/CanBus.bdf" { { 216 48 216 232 "DataIn\[7..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri2 CanBus:inst5\|lpm_bustri2:inst21 " "Elaborating entity \"lpm_bustri2\" for hierarchy \"CanBus:inst5\|lpm_bustri2:inst21\"" {  } { { "CanBus.bdf" "inst21" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/CanBus.bdf" { { 368 816 896 408 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component " "Elaborating entity \"lpm_bustri\" for hierarchy \"CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri2.vhd" "lpm_bustri_component" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/lpm_bustri2.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component " "Elaborated megafunction instantiation \"CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri2.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/lpm_bustri2.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575311284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component " "Instantiated megafunction \"CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311285 ""}  } { { "lpm_bustri2.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/lpm_bustri2.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1587575311285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M68000CPU M68000CPU:inst17 " "Elaborating entity \"M68000CPU\" for hierarchy \"M68000CPU:inst17\"" {  } { { "MC68K.bdf" "inst17" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 192 -176 72 424 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG68 M68000CPU:inst17\|TG68:inst " "Elaborating entity \"TG68\" for hierarchy \"M68000CPU:inst17\|TG68:inst\"" {  } { { "M68000CPU.bdf" "inst" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68000CPU.bdf" { { 104 408 600 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG68_fast M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst " "Elaborating entity \"TG68_fast\" for hierarchy \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\"" {  } { { "TG68.vhd" "TG68_fast_inst" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/TG68.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311288 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_write_mode TG68_fast.vhd(335) " "Verilog HDL or VHDL warning at TG68_fast.vhd(335): object \"illegal_write_mode\" assigned a value but never read" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/TG68_fast.vhd" 335 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1587575311304 "|MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_read_mode TG68_fast.vhd(336) " "Verilog HDL or VHDL warning at TG68_fast.vhd(336): object \"illegal_read_mode\" assigned a value but never read" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/TG68_fast.vhd" 336 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1587575311304 "|MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_byteaddr TG68_fast.vhd(337) " "Verilog HDL or VHDL warning at TG68_fast.vhd(337): object \"illegal_byteaddr\" assigned a value but never read" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/TG68_fast.vhd" 337 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1587575311304 "|MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trap_chk TG68_fast.vhd(345) " "Verilog HDL or VHDL warning at TG68_fast.vhd(345): object \"trap_chk\" assigned a value but never read" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/TG68_fast.vhd" 345 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1587575311304 "|MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusRequestLogic M68000CPU:inst17\|BusRequestLogic:inst1 " "Elaborating entity \"BusRequestLogic\" for hierarchy \"M68000CPU:inst17\|BusRequestLogic:inst1\"" {  } { { "M68000CPU.bdf" "inst1" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68000CPU.bdf" { { 448 424 576 576 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri lpm_bustri:inst22 " "Elaborating entity \"lpm_bustri\" for hierarchy \"lpm_bustri:inst22\"" {  } { { "MC68K.bdf" "inst22" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 208 2504 2648 304 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_bustri:inst22 " "Elaborated megafunction instantiation \"lpm_bustri:inst22\"" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 208 2504 2648 304 "inst22" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575311310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_bustri:inst22 " "Instantiated megafunction \"lpm_bustri:inst22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311310 ""}  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 208 2504 2648 304 "inst22" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1587575311310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_Controller800x480 Video_Controller800x480:inst1 " "Elaborating entity \"Video_Controller800x480\" for hierarchy \"Video_Controller800x480:inst1\"" {  } { { "MC68K.bdf" "inst1" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 2080 1544 1776 2304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GraphicsLCD_Controller_Verilog Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5 " "Elaborating entity \"GraphicsLCD_Controller_Verilog\" for hierarchy \"Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\"" {  } { { "Video_Controller800x480.bdf" "inst5" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Video_Controller800x480.bdf" { { 200 1536 1784 376 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ColourPallette_2PortRam Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3 " "Elaborating entity \"ColourPallette_2PortRam\" for hierarchy \"Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\"" {  } { { "Video_Controller800x480.bdf" "inst3" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Video_Controller800x480.bdf" { { 152 1080 1336 304 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\"" {  } { { "ColourPallette_2PortRam.vhd" "altsyncram_component" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/ColourPallette_2PortRam.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\"" {  } { { "ColourPallette_2PortRam.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/ColourPallette_2PortRam.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575311383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ColourPallette_2PortRam.mif " "Parameter \"init_file\" = \"ColourPallette_2PortRam.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311388 ""}  } { { "ColourPallette_2PortRam.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/ColourPallette_2PortRam.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1587575311388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b634.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b634.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b634 " "Found entity 1: altsyncram_b634" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575311444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575311444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b634 Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated " "Elaborating entity \"altsyncram_b634\" for hierarchy \"Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GraphicsController_Verilog Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1 " "Elaborating entity \"GraphicsController_Verilog\" for hierarchy \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\"" {  } { { "Video_Controller800x480.bdf" "inst1" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Video_Controller800x480.bdf" { { 1264 600 896 1504 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311451 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "X2 GraphicsController_Verilog.v(43) " "Verilog HDL or VHDL warning at GraphicsController_Verilog.v(43): object \"X2\" assigned a value but never read" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsController_Verilog.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1587575311453 "|MC68K|Video_Controller800x480:inst1|GraphicsController_Verilog:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y2 GraphicsController_Verilog.v(43) " "Verilog HDL or VHDL warning at GraphicsController_Verilog.v(43): object \"Y2\" assigned a value but never read" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsController_Verilog.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1587575311453 "|MC68K|Video_Controller800x480:inst1|GraphicsController_Verilog:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BackGroundColour GraphicsController_Verilog.v(43) " "Verilog HDL or VHDL warning at GraphicsController_Verilog.v(43): object \"BackGroundColour\" assigned a value but never read" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsController_Verilog.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1587575311453 "|MC68K|Video_Controller800x480:inst1|GraphicsController_Verilog:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sig_Busy_H GraphicsController_Verilog.v(71) " "Verilog HDL or VHDL warning at GraphicsController_Verilog.v(71): object \"Sig_Busy_H\" assigned a value but never read" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsController_Verilog.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1587575311453 "|MC68K|Video_Controller800x480:inst1|GraphicsController_Verilog:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GraphicsFrameBufferMemory Video_Controller800x480:inst1\|GraphicsFrameBufferMemory:inst9 " "Elaborating entity \"GraphicsFrameBufferMemory\" for hierarchy \"Video_Controller800x480:inst1\|GraphicsFrameBufferMemory:inst9\"" {  } { { "Video_Controller800x480.bdf" "inst9" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Video_Controller800x480.bdf" { { 1184 1472 1832 1344 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311454 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "GraphicsDataOut\[15..0\] " "Pin \"GraphicsDataOut\[15..0\]\" is missing source" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsFrameBufferMemory.bdf" { { 664 752 984 680 "GraphicsDataOut\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1587575311455 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "VGA_Data\[15..0\] " "Pin \"VGA_Data\[15..0\]\" is missing source" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsFrameBufferMemory.bdf" { { 200 792 984 216 "VGA_Data\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1587575311455 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Clock_50Mhz " "Pin \"Clock_50Mhz\" not connected" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsFrameBufferMemory.bdf" { { 240 808 984 256 "Clock_50Mhz" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311455 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Graphics_Upper_Byte_Enable " "Pin \"Graphics_Upper_Byte_Enable\" not connected" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsFrameBufferMemory.bdf" { { 720 720 992 736 "Graphics_Upper_Byte_Enable" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311455 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Graphics_Lower_Byte_Enable " "Pin \"Graphics_Lower_Byte_Enable\" not connected" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsFrameBufferMemory.bdf" { { 760 720 992 776 "Graphics_Lower_Byte_Enable" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311455 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Graphics_Write_Enable " "Pin \"Graphics_Write_Enable\" not connected" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsFrameBufferMemory.bdf" { { 776 752 992 792 "Graphics_Write_Enable" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311455 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Graphics_Addr " "Pin \"Graphics_Addr\" not connected" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsFrameBufferMemory.bdf" { { 632 768 984 648 "Graphics_Addr\[17..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311455 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GraphicsDataIn " "Pin \"GraphicsDataIn\" not connected" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsFrameBufferMemory.bdf" { { 648 768 984 664 "GraphicsDataIn\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311455 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "VGA_Addr " "Pin \"VGA_Addr\" not connected" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsFrameBufferMemory.bdf" { { 216 784 984 232 "VGA_Addr\[17..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RamAddressMapper_Verilog Video_Controller800x480:inst1\|RamAddressMapper_Verilog:inst " "Elaborating entity \"RamAddressMapper_Verilog\" for hierarchy \"Video_Controller800x480:inst1\|RamAddressMapper_Verilog:inst\"" {  } { { "Video_Controller800x480.bdf" "inst" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Video_Controller800x480.bdf" { { 736 1496 1768 816 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGADataMux_Verilog Video_Controller800x480:inst1\|VGADataMux_Verilog:inst2 " "Elaborating entity \"VGADataMux_Verilog\" for hierarchy \"Video_Controller800x480:inst1\|VGADataMux_Verilog:inst2\"" {  } { { "Video_Controller800x480.bdf" "inst2" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Video_Controller800x480.bdf" { { 208 536 792 288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipROM16KWords OnChipROM16KWords:inst16 " "Elaborating entity \"OnChipROM16KWords\" for hierarchy \"OnChipROM16KWords:inst16\"" {  } { { "MC68K.bdf" "inst16" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 672 1520 1736 768 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311459 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Clock " "Pin \"Clock\" not connected" {  } { { "OnChipROM16KWords.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipROM16KWords.bdf" { { 200 88 256 216 "Clock" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311460 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "RomSelect_H " "Pin \"RomSelect_H\" not connected" {  } { { "OnChipROM16KWords.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipROM16KWords.bdf" { { -48 88 256 -32 "RomSelect_H" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311460 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Address " "Pin \"Address\" not connected" {  } { { "OnChipROM16KWords.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipROM16KWords.bdf" { { 120 80 256 136 "Address\[13..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311460 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst2 " "Primitive \"NOT\" of instance \"inst2\" not used" {  } { { "OnChipROM16KWords.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipROM16KWords.bdf" { { 192 288 336 224 "inst2" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1587575311460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipRam256kbyte OnChipRam256kbyte:inst6 " "Elaborating entity \"OnChipRam256kbyte\" for hierarchy \"OnChipRam256kbyte:inst6\"" {  } { { "MC68K.bdf" "inst6" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SramBlock_32KWord OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst " "Elaborating entity \"SramBlock_32KWord\" for hierarchy \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\"" {  } { { "OnChipRam256kbyte.bdf" "inst" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311463 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "UDS_L " "Pin \"UDS_L\" not connected" {  } { { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 496 352 520 512 "UDS_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311464 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "LDS_L " "Pin \"LDS_L\" not connected" {  } { { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 520 352 520 536 "LDS_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311464 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "WE_L " "Pin \"WE_L\" not connected" {  } { { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 544 352 520 560 "WE_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311464 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "AS_L " "Pin \"AS_L\" not connected" {  } { { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 568 352 520 584 "AS_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311464 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "32kWordBlockSelect_H " "Pin \"32kWordBlockSelect_H\" not connected" {  } { { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 480 312 520 496 "32kWordBlockSelect_H" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram32kByte OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3 " "Elaborating entity \"Ram32kByte\" for hierarchy \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\"" {  } { { "SramBlock_32KWord.bdf" "inst3" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\"" {  } { { "Ram32kByte.vhd" "altsyncram_component" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\"" {  } { { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575311498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311504 ""}  } { { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1587575311504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ba04.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ba04.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ba04 " "Found entity 1: altsyncram_ba04" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575311558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575311558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ba04 OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated " "Elaborating entity \"altsyncram_ba04\" for hierarchy \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575311608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575311608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_ba04.tdf" "decode3" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_11a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_11a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_11a " "Found entity 1: decode_11a" {  } { { "db/decode_11a.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/decode_11a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575311656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575311656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_11a OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|decode_11a:rden_decode " "Elaborating entity \"decode_11a\" for hierarchy \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|decode_11a:rden_decode\"" {  } { { "db/altsyncram_ba04.tdf" "rden_decode" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ofb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ofb " "Found entity 1: mux_ofb" {  } { { "db/mux_ofb.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/mux_ofb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575311703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575311703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ofb OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|mux_ofb:mux2 " "Elaborating entity \"mux_ofb\" for hierarchy \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|mux_ofb:mux2\"" {  } { { "db/altsyncram_ba04.tdf" "mux2" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SramBlockDecoder_Verilog OnChipRam256kbyte:inst6\|SramBlockDecoder_Verilog:inst1 " "Elaborating entity \"SramBlockDecoder_Verilog\" for hierarchy \"OnChipRam256kbyte:inst6\|SramBlockDecoder_Verilog:inst1\"" {  } { { "OnChipRam256kbyte.bdf" "inst1" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 104 464 664 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipIO OnChipIO:inst8 " "Elaborating entity \"OnChipIO\" for hierarchy \"OnChipIO:inst8\"" {  } { { "MC68K.bdf" "inst8" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 1096 1520 1776 1576 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer OnChipIO:inst8\|Timer:Timer1 " "Elaborating entity \"Timer\" for hierarchy \"OnChipIO:inst8\|Timer:Timer1\"" {  } { { "OnChipIO.bdf" "Timer1" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipIO.bdf" { { 880 928 1160 1040 "Timer1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IODecoder OnChipIO:inst8\|IODecoder:inst1 " "Elaborating entity \"IODecoder\" for hierarchy \"OnChipIO:inst8\|IODecoder:inst1\"" {  } { { "OnChipIO.bdf" "inst1" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipIO.bdf" { { -360 24 296 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller OnChipIO:inst8\|LCD_Controller:inst2 " "Elaborating entity \"LCD_Controller\" for hierarchy \"OnChipIO:inst8\|LCD_Controller:inst2\"" {  } { { "OnChipIO.bdf" "inst2" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipIO.bdf" { { 696 928 1216 824 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TraceExceptionControlBit OnChipIO:inst8\|TraceExceptionControlBit:inst16 " "Elaborating entity \"TraceExceptionControlBit\" for hierarchy \"OnChipIO:inst8\|TraceExceptionControlBit:inst16\"" {  } { { "OnChipIO.bdf" "inst16" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipIO.bdf" { { 560 1024 1120 688 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexTo7SegmentDisplay OnChipIO:inst8\|HexTo7SegmentDisplay:inst11 " "Elaborating entity \"HexTo7SegmentDisplay\" for hierarchy \"OnChipIO:inst8\|HexTo7SegmentDisplay:inst11\"" {  } { { "OnChipIO.bdf" "inst11" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipIO.bdf" { { -688 1192 1368 -592 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Latch8Bit OnChipIO:inst8\|Latch8Bit:inst3 " "Elaborating entity \"Latch8Bit\" for hierarchy \"OnChipIO:inst8\|Latch8Bit:inst3\"" {  } { { "OnChipIO.bdf" "inst3" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipIO.bdf" { { -688 1008 1152 -560 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IIC_SPI_Interface IIC_SPI_Interface:inst32 " "Elaborating entity \"IIC_SPI_Interface\" for hierarchy \"IIC_SPI_Interface:inst32\"" {  } { { "MC68K.bdf" "inst32" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 2384 1552 1768 2576 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311779 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "IIC0_IRQ_L " "Pin \"IIC0_IRQ_L\" is missing source" {  } { { "IIC_SPI_Interface.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/IIC_SPI_Interface.bdf" { { 280 840 1016 296 "IIC0_IRQ_L" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1587575311780 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "sck_o " "Pin \"sck_o\" is missing source" {  } { { "IIC_SPI_Interface.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/IIC_SPI_Interface.bdf" { { 560 848 1024 576 "sck_o" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1587575311780 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "mosi_o " "Pin \"mosi_o\" is missing source" {  } { { "IIC_SPI_Interface.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/IIC_SPI_Interface.bdf" { { 576 848 1024 592 "mosi_o" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1587575311780 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SPI_IRQ " "Pin \"SPI_IRQ\" is missing source" {  } { { "IIC_SPI_Interface.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/IIC_SPI_Interface.bdf" { { 544 848 1024 560 "SPI_IRQ" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1587575311780 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SSN_O\[7..0\] " "Pin \"SSN_O\[7..0\]\" is missing source" {  } { { "IIC_SPI_Interface.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/IIC_SPI_Interface.bdf" { { 616 848 1024 632 "SSN_O\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1587575311780 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Clk " "Pin \"Clk\" not connected" {  } { { "IIC_SPI_Interface.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/IIC_SPI_Interface.bdf" { { 240 64 232 256 "Clk" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311780 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Reset_L " "Pin \"Reset_L\" not connected" {  } { { "IIC_SPI_Interface.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/IIC_SPI_Interface.bdf" { { 272 64 232 288 "Reset_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311780 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "WE_L " "Pin \"WE_L\" not connected" {  } { { "IIC_SPI_Interface.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/IIC_SPI_Interface.bdf" { { 416 64 232 432 "WE_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311780 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "AS_L " "Pin \"AS_L\" not connected" {  } { { "IIC_SPI_Interface.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/IIC_SPI_Interface.bdf" { { 472 64 232 488 "AS_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311780 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "miso_i " "Pin \"miso_i\" not connected" {  } { { "IIC_SPI_Interface.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/IIC_SPI_Interface.bdf" { { 592 840 1008 608 "miso_i" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311780 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "IIC_SPI_Select " "Pin \"IIC_SPI_Select\" not connected" {  } { { "IIC_SPI_Interface.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/IIC_SPI_Interface.bdf" { { 88 64 232 104 "IIC_SPI_Select" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311780 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Address " "Pin \"Address\" not connected" {  } { { "IIC_SPI_Interface.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/IIC_SPI_Interface.bdf" { { 72 64 232 88 "Address\[31..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311780 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "DataIn " "Pin \"DataIn\" not connected" {  } { { "IIC_SPI_Interface.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/IIC_SPI_Interface.bdf" { { 304 64 232 320 "DataIn\[7..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1587575311780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterruptPriorityEncoder InterruptPriorityEncoder:inst28 " "Elaborating entity \"InterruptPriorityEncoder\" for hierarchy \"InterruptPriorityEncoder:inst28\"" {  } { { "MC68K.bdf" "inst28" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 224 -464 -328 384 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TraceExceptionGenerator TraceExceptionGenerator:inst30 " "Elaborating entity \"TraceExceptionGenerator\" for hierarchy \"TraceExceptionGenerator:inst30\"" {  } { { "MC68K.bdf" "inst30" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -384 304 496 -224 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575311790 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_0 " "Inferred dual-clock RAM node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1587575313179 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_1 " "Inferred dual-clock RAM node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1587575313182 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_0 " "Inferred dual-clock RAM node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1587575313184 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_1 " "Inferred dual-clock RAM node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1587575313185 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17 " "Parameter NUMWORDS_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17 " "Parameter NUMWORDS_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17 " "Parameter NUMWORDS_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17 " "Parameter NUMWORDS_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1587575319768 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1587575319768 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1587575319768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_0 " "Elaborated megafunction instantiation \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575319795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_0 " "Instantiated megafunction \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575319797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575319797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575319797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 17 " "Parameter \"NUMWORDS_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575319797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575319797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575319797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 17 " "Parameter \"NUMWORDS_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575319797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575319797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575319797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575319797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575319797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575319797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575319797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575319797 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1587575319797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uvj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uvj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uvj1 " "Found entity 1: altsyncram_uvj1" {  } { { "db/altsyncram_uvj1.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_uvj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587575319846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587575319846 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 balanced 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"balanced\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Quartus II" 0 -1 1587575320340 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SCL " "bidirectional pin \"SCL\" has no driver" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 2440 2008 2184 2456 "SCL" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1587575320366 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDA " "bidirectional pin \"SDA\" has no driver" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 2456 2008 2184 2472 "SDA" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1587575320366 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1587575320366 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a7 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 201 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a15 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 377 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a23 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a31 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 729 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a6 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a14 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 355 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a22 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 531 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a30 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 707 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a5 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a13 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 333 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a21 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 509 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a29 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 685 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a4 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 135 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a12 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a20 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 487 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a28 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 663 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a3 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 113 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a11 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a19 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 465 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a27 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 641 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a2 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 91 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a10 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a18 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 443 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a26 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 619 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a1 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a9 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a17 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 421 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a25 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a0 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a8 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a16 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a24 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 575 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a7 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 201 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 832 1056 1272 960 "inst4" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a15 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 377 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 832 1056 1272 960 "inst4" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a23 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 832 1056 1272 960 "inst4" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a31 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 729 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 832 1056 1272 960 "inst4" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a6 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 832 1056 1272 960 "inst4" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a14 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 355 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 832 1056 1272 960 "inst4" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a22 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 531 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 832 1056 1272 960 "inst4" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a30 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 707 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 832 1056 1272 960 "inst4" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a5 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 832 1056 1272 960 "inst4" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a13 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 333 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 832 1056 1272 960 "inst4" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a21 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 509 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 832 1056 1272 960 "inst4" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a29 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 685 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 832 1056 1272 960 "inst4" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a4 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 135 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 832 1056 1272 960 "inst4" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a12 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 832 1056 1272 960 "inst4" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a20 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 487 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 832 1056 1272 960 "inst4" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a28 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 663 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 832 1056 1272 960 "inst4" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a3 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 113 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 832 1056 1272 960 "inst4" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a11 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 832 1056 1272 960 "inst4" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a19 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 465 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 832 1056 1272 960 "inst4" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a27 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 641 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 832 1056 1272 960 "inst4" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a2 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 91 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 832 1056 1272 960 "inst4" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a10 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 832 1056 1272 960 "inst4" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a18 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 443 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 832 1056 1272 960 "inst4" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a26 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 619 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 832 1056 1272 960 "inst4" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a1 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 832 1056 1272 960 "inst4" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a9 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 832 1056 1272 960 "inst4" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a17 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 421 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 832 1056 1272 960 "inst4" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a25 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 832 1056 1272 960 "inst4" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a0 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 832 1056 1272 960 "inst4" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a8 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 832 1056 1272 960 "inst4" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a16 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 832 1056 1272 960 "inst4" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a24 " "Synthesized away node \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst4\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_ba04.tdf" 575 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ram32kByte.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Ram32kByte.vhd" 62 0 0 } } { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/SramBlock_32KWord.bdf" { { 832 1056 1272 960 "inst4" "" } } } } { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575320391 "|MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ram_block1a24"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1587575320391 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1587575320391 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[15\] DataBusIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[15\]\" to the node \"DataBusIn\[15\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 47 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[7\] DataBusIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"DataBusIn\[15\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[14\] DataBusIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[14\]\" to the node \"DataBusIn\[14\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 47 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[6\] DataBusIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"DataBusIn\[14\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[13\] DataBusIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[13\]\" to the node \"DataBusIn\[13\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 47 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[5\] DataBusIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"DataBusIn\[13\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[12\] DataBusIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[12\]\" to the node \"DataBusIn\[12\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 47 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[4\] DataBusIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"DataBusIn\[12\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[11\] DataBusIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[11\]\" to the node \"DataBusIn\[11\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 47 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[3\] DataBusIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"DataBusIn\[11\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[10\] DataBusIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[10\]\" to the node \"DataBusIn\[10\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 47 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[2\] DataBusIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"DataBusIn\[10\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[9\] DataBusIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[9\]\" to the node \"DataBusIn\[9\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 47 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[1\] DataBusIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"DataBusIn\[9\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[8\] DataBusIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[8\]\" to the node \"DataBusIn\[8\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 47 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[0\] DataBusIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"DataBusIn\[8\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[7\] DataBusIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[7\]\" to the node \"DataBusIn\[7\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 47 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst\|lpm_bustri:lpm_bustri_component\|dout\[7\] DataBusIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"DataBusIn\[7\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[6\] DataBusIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[6\]\" to the node \"DataBusIn\[6\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 47 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst\|lpm_bustri:lpm_bustri_component\|dout\[6\] DataBusIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"DataBusIn\[6\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[5\] DataBusIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[5\]\" to the node \"DataBusIn\[5\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 47 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst\|lpm_bustri:lpm_bustri_component\|dout\[5\] DataBusIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"DataBusIn\[5\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[4\] DataBusIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[4\]\" to the node \"DataBusIn\[4\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 47 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst\|lpm_bustri:lpm_bustri_component\|dout\[4\] DataBusIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"DataBusIn\[4\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[3\] DataBusIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[3\]\" to the node \"DataBusIn\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 47 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\] DataBusIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"DataBusIn\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[2\] DataBusIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[2\]\" to the node \"DataBusIn\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 47 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst\|lpm_bustri:lpm_bustri_component\|dout\[2\] DataBusIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"DataBusIn\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[1\] DataBusIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[1\]\" to the node \"DataBusIn\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 47 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst\|lpm_bustri:lpm_bustri_component\|dout\[1\] DataBusIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"DataBusIn\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[0\] DataBusIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[0\]\" to the node \"DataBusIn\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 47 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[0\] DataBusIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[0\]\" to the node \"DataBusIn\[0\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst\|lpm_bustri:lpm_bustri_component\|dout\[0\] DataBusIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"DataBusIn\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[15\] DataBusIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[15\]\" to the node \"DataBusIn\[15\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[15\] DataBusIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[15\]\" to the node \"DataBusIn\[15\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[15\] DataBusIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[15\]\" to the node \"DataBusIn\[15\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "IIC_SPI_Interface:inst32\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[7\] DataBusIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"IIC_SPI_Interface:inst32\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"DataBusIn\[15\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[7\] DataBusIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"DataBusIn\[15\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[14\] DataBusIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[14\]\" to the node \"DataBusIn\[14\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[14\] DataBusIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[14\]\" to the node \"DataBusIn\[14\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[14\] DataBusIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[14\]\" to the node \"DataBusIn\[14\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "IIC_SPI_Interface:inst32\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[6\] DataBusIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"IIC_SPI_Interface:inst32\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"DataBusIn\[14\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[6\] DataBusIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"DataBusIn\[14\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[13\] DataBusIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[13\]\" to the node \"DataBusIn\[13\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[13\] DataBusIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[13\]\" to the node \"DataBusIn\[13\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[13\] DataBusIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[13\]\" to the node \"DataBusIn\[13\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "IIC_SPI_Interface:inst32\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[5\] DataBusIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"IIC_SPI_Interface:inst32\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"DataBusIn\[13\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[5\] DataBusIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"DataBusIn\[13\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[12\] DataBusIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[12\]\" to the node \"DataBusIn\[12\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[12\] DataBusIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[12\]\" to the node \"DataBusIn\[12\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[12\] DataBusIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[12\]\" to the node \"DataBusIn\[12\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "IIC_SPI_Interface:inst32\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[4\] DataBusIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"IIC_SPI_Interface:inst32\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"DataBusIn\[12\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[4\] DataBusIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"DataBusIn\[12\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[11\] DataBusIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[11\]\" to the node \"DataBusIn\[11\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[11\] DataBusIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[11\]\" to the node \"DataBusIn\[11\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[11\] DataBusIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[11\]\" to the node \"DataBusIn\[11\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "IIC_SPI_Interface:inst32\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[3\] DataBusIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"IIC_SPI_Interface:inst32\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"DataBusIn\[11\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[3\] DataBusIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"DataBusIn\[11\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[10\] DataBusIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[10\]\" to the node \"DataBusIn\[10\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[10\] DataBusIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[10\]\" to the node \"DataBusIn\[10\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[10\] DataBusIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[10\]\" to the node \"DataBusIn\[10\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "IIC_SPI_Interface:inst32\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[2\] DataBusIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"IIC_SPI_Interface:inst32\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"DataBusIn\[10\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[2\] DataBusIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"DataBusIn\[10\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[9\] DataBusIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[9\]\" to the node \"DataBusIn\[9\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[9\] DataBusIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[9\]\" to the node \"DataBusIn\[9\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[9\] DataBusIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[9\]\" to the node \"DataBusIn\[9\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "IIC_SPI_Interface:inst32\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[1\] DataBusIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"IIC_SPI_Interface:inst32\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"DataBusIn\[9\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[1\] DataBusIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"DataBusIn\[9\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[8\] DataBusIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[8\]\" to the node \"DataBusIn\[8\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[8\] DataBusIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[8\]\" to the node \"DataBusIn\[8\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[8\] DataBusIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[8\]\" to the node \"DataBusIn\[8\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "IIC_SPI_Interface:inst32\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[0\] DataBusIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"IIC_SPI_Interface:inst32\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"DataBusIn\[8\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[0\] DataBusIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"CanBus:inst5\|lpm_bustri2:inst21\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"DataBusIn\[8\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[7\] DataBusIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[7\]\" to the node \"DataBusIn\[7\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[7\] DataBusIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"DataBusIn\[7\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[6\] DataBusIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[6\]\" to the node \"DataBusIn\[6\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[6\] DataBusIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"DataBusIn\[6\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[5\] DataBusIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[5\]\" to the node \"DataBusIn\[5\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[5\] DataBusIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"DataBusIn\[5\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[4\] DataBusIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[4\]\" to the node \"DataBusIn\[4\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[4\] DataBusIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"DataBusIn\[4\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[3\] DataBusIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[3\]\" to the node \"DataBusIn\[3\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[3\] DataBusIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"DataBusIn\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[2\] DataBusIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[2\]\" to the node \"DataBusIn\[2\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[2\] DataBusIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"DataBusIn\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[1\] DataBusIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[1\]\" to the node \"DataBusIn\[1\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[1\] DataBusIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"DataBusIn\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[0\] DataBusIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"DataBusIn\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587575320422 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1587575320422 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[7\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[7\] " "Converted the fanout from the open-drain buffer \"OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[7\]\" into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1587575320426 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[6\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[6\] " "Converted the fanout from the open-drain buffer \"OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[6\]\" into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1587575320426 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[5\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[5\] " "Converted the fanout from the open-drain buffer \"OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[5\]\" into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1587575320426 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[4\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[4\] " "Converted the fanout from the open-drain buffer \"OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[4\]\" into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1587575320426 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[3\] " "Converted the fanout from the open-drain buffer \"OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[3\]\" into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1587575320426 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[2\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[2\] " "Converted the fanout from the open-drain buffer \"OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[2\]\" into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1587575320426 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[1\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[1\] " "Converted the fanout from the open-drain buffer \"OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[1\]\" into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1587575320426 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[0\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[0\] " "Converted the fanout from the open-drain buffer \"OnChipROM16KWords:inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[0\]\" into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1587575320426 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Quartus II" 0 -1 1587575320426 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:inst8\|Timer:Timer1\|DataOut\[7\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[15\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:inst8\|Timer:Timer1\|DataOut\[7\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[15\]\" into an OR gate" {  } { { "Timer.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Timer.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1587575320437 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:inst8\|Timer:Timer1\|DataOut\[6\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[14\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:inst8\|Timer:Timer1\|DataOut\[6\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[14\]\" into an OR gate" {  } { { "Timer.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Timer.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1587575320437 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:inst8\|Timer:Timer1\|DataOut\[5\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[13\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:inst8\|Timer:Timer1\|DataOut\[5\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[13\]\" into an OR gate" {  } { { "Timer.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Timer.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1587575320437 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:inst8\|Timer:Timer1\|DataOut\[4\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[12\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:inst8\|Timer:Timer1\|DataOut\[4\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[12\]\" into an OR gate" {  } { { "Timer.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Timer.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1587575320437 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:inst8\|Timer:Timer1\|DataOut\[3\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[11\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:inst8\|Timer:Timer1\|DataOut\[3\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[11\]\" into an OR gate" {  } { { "Timer.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Timer.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1587575320437 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:inst8\|Timer:Timer1\|DataOut\[2\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[10\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:inst8\|Timer:Timer1\|DataOut\[2\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[10\]\" into an OR gate" {  } { { "Timer.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Timer.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1587575320437 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:inst8\|Timer:Timer1\|DataOut\[1\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[9\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:inst8\|Timer:Timer1\|DataOut\[1\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[9\]\" into an OR gate" {  } { { "Timer.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Timer.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1587575320437 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:inst8\|lpm_bustri2:inst15\|lpm_bustri:lpm_bustri_component\|dout\[0\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[8\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:inst8\|lpm_bustri2:inst15\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[8\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1587575320437 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1587575320437 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 2072 2088 2268 2088 "VGA_SYNC_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1587575383190 "|MC68K|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -200 2080 2256 -184 "DRAM_CS_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1587575383190 "|MC68K|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "sck_o GND " "Pin \"sck_o\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 2488 2008 2184 2504 "sck_o" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1587575383190 "|MC68K|sck_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "mosi_o GND " "Pin \"mosi_o\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 2504 2008 2184 2520 "mosi_o" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1587575383190 "|MC68K|mosi_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "Can0_TX GND " "Pin \"Can0_TX\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 2808 2064 2240 2824 "Can0_TX" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1587575383190 "|MC68K|Can0_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "Can1_TX GND " "Pin \"Can1_TX\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 2944 2064 2240 2960 "Can1_TX" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1587575383190 "|MC68K|Can1_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "DramRamSelect_H GND " "Pin \"DramRamSelect_H\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 536 2232 2433 552 "DramRamSelect_H" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1587575383190 "|MC68K|DramRamSelect_H"} { "Warning" "WMLS_MLS_STUCK_PIN" "GraphicsSelect_L VCC " "Pin \"GraphicsSelect_L\" is stuck at VCC" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 568 2232 2414 584 "GraphicsSelect_L" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1587575383190 "|MC68K|GraphicsSelect_L"} { "Warning" "WMLS_MLS_STUCK_PIN" "CanBusSelect_H GND " "Pin \"CanBusSelect_H\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 584 2232 2411 600 "CanBusSelect_H" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1587575383190 "|MC68K|CanBusSelect_H"} { "Warning" "WMLS_MLS_STUCK_PIN" "ResetOut GND " "Pin \"ResetOut\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -72 2080 2256 -56 "ResetOut" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1587575383190 "|MC68K|ResetOut"} { "Warning" "WMLS_MLS_STUCK_PIN" "DramDtack_L VCC " "Pin \"DramDtack_L\" is stuck at VCC" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -88 2080 2256 -72 "DramDtack_L" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1587575383190 "|MC68K|DramDtack_L"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_Contrast_DE1 GND " "Pin \"LCD_Contrast_DE1\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 1440 2104 2280 1456 "LCD_Contrast_DE1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1587575383190 "|MC68K|LCD_Contrast_DE1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -136 2080 2288 -120 "DRAM_ADDR\[12..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1587575383190 "|MC68K|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -136 2080 2288 -120 "DRAM_ADDR\[12..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1587575383190 "|MC68K|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -136 2080 2288 -120 "DRAM_ADDR\[12..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1587575383190 "|MC68K|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -136 2080 2288 -120 "DRAM_ADDR\[12..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1587575383190 "|MC68K|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -136 2080 2288 -120 "DRAM_ADDR\[12..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1587575383190 "|MC68K|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -136 2080 2288 -120 "DRAM_ADDR\[12..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1587575383190 "|MC68K|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -136 2080 2288 -120 "DRAM_ADDR\[12..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1587575383190 "|MC68K|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -136 2080 2288 -120 "DRAM_ADDR\[12..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1587575383190 "|MC68K|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -136 2080 2288 -120 "DRAM_ADDR\[12..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1587575383190 "|MC68K|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -136 2080 2288 -120 "DRAM_ADDR\[12..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1587575383190 "|MC68K|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -136 2080 2288 -120 "DRAM_ADDR\[12..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1587575383190 "|MC68K|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -136 2080 2288 -120 "DRAM_ADDR\[12..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1587575383190 "|MC68K|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -136 2080 2288 -120 "DRAM_ADDR\[12..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1587575383190 "|MC68K|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -120 2080 2264 -104 "DRAM_BA\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1587575383190 "|MC68K|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -120 2080 2264 -104 "DRAM_BA\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1587575383190 "|MC68K|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSN_O\[0\] GND " "Pin \"SSN_O\[0\]\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 2560 2008 2184 2576 "SSN_O\[0\]" "" } { 2552 1848 2008 2568 "SSN_O\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1587575383190 "|MC68K|SSN_O[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1587575383190 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1587575383468 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OnChipIO:inst8\|LCD_Controller:inst2\|timer\[3\] High " "Register OnChipIO:inst8\|LCD_Controller:inst2\|timer\[3\] will power up to High" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/LCD_Controller.vhd" 54 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1587575384003 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1587575384003 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "46 " "46 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1587575389793 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ALTSYNCRAM 5 " "Removed 5 MSB VCC or GND address nodes from RAM block \"Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ColourPallette_2PortRam.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/ColourPallette_2PortRam.vhd" 64 0 0 } } { "Video_Controller800x480.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/Video_Controller800x480.bdf" { { 152 1080 1336 304 "inst3" "" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 2080 1544 1776 2304 "inst1" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575389812 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 4 0 0 " "Adding 14 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1587575390516 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575390516 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Can0_RX " "No output dependent on input pin \"Can0_RX\"" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 2824 2064 2232 2840 "Can0_RX" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575390900 "|MC68K|Can0_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Can1_RX " "No output dependent on input pin \"Can1_RX\"" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 2960 2064 2232 2976 "Can1_RX" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575390900 "|MC68K|Can1_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "miso_i " "No output dependent on input pin \"miso_i\"" {  } { { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 2696 2016 2184 2712 "miso_i" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1587575390900 "|MC68K|miso_i"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1587575390900 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3993 " "Implemented 3993 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1587575390925 ""} { "Info" "ICUT_CUT_TM_OPINS" "201 " "Implemented 201 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1587575390925 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1587575390925 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3663 " "Implemented 3663 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1587575390925 ""} { "Info" "ICUT_CUT_TM_RAMS" "88 " "Implemented 88 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1587575390925 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1587575390925 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1587575390925 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 290 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 290 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5007 " "Peak virtual memory: 5007 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1587575391114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 10:09:51 2020 " "Processing ended: Wed Apr 22 10:09:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1587575391114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:32 " "Elapsed time: 00:01:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1587575391114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:43 " "Total CPU time (on all processors): 00:01:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1587575391114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1587575391114 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27001@altera-tlm.ece.ubc.ca " "Can't contact license server \"27001@altera-tlm.ece.ubc.ca\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Quartus II" 0 -1 1587575394395 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1587575394803 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1587575394806 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 10:09:53 2020 " "Processing started: Wed Apr 22 10:09:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1587575394806 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1587575394806 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MC68K -c MC68K " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MC68K -c MC68K" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1587575394807 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1587575394992 ""}
{ "Info" "0" "" "Project  = MC68K" {  } {  } 0 0 "Project  = MC68K" 0 0 "Fitter" 0 0 1587575394993 ""}
{ "Info" "0" "" "Revision = MC68K" {  } {  } 0 0 "Revision = MC68K" 0 0 "Fitter" 0 0 1587575394993 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1587575395220 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MC68K 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"MC68K\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1587575395258 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1587575395315 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1587575395315 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1587575395435 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7 " "Atom \"Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1587575395453 "|MC68K|Video_Controller800x480:inst1|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|ram_block1a7"}  } {  } 0 119042 "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." 0 0 "Fitter" 0 -1 1587575395453 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1587575395854 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1587575395878 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1587575396225 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|Z_error " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|Z_error -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/TG68_fast.vhd" 350 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396456 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|opcode\[6\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|opcode\[6\] -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/TG68_fast.vhd" 621 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396456 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|opcode\[8\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|opcode\[8\] -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/TG68_fast.vhd" 621 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396456 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|opcode\[15\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|opcode\[15\] -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/TG68_fast.vhd" 621 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396456 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.trap1 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.trap1 -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/TG68_fast.vhd" 358 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396456 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.int2 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.int2 -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/TG68_fast.vhd" 358 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396456 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.rte " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.rte -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/TG68_fast.vhd" 358 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396456 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.int1 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.int1 -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/TG68_fast.vhd" 358 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396456 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.int3 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.int3 -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/TG68_fast.vhd" 358 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396456 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.trap2 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.trap2 -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/TG68_fast.vhd" 358 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396456 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.int4 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.int4 -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/TG68_fast.vhd" 358 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396456 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.trap3 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.trap3 -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/TG68_fast.vhd" 358 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396457 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.nop " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state.nop -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/TG68_fast.vhd" 358 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396457 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|H_Sync_out " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|H_Sync_out -- source does not feed directly to destination" {  } { { "GraphicsLCD_Controller_verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsLCD_Controller_verilog.v" 8 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396457 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out -- source does not feed directly to destination" {  } { { "GraphicsLCD_Controller_verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsLCD_Controller_verilog.v" 8 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396457 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Dram:inst2\|M68kDramController_Verilog:inst1\|SDram_CKE_H " "Ignored Global Signal option from source node Clk_50Mhz to destination node Dram:inst2\|M68kDramController_Verilog:inst1\|SDram_CKE_H -- source does not feed directly to destination" {  } { { "M68kDramController_Verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68kDramController_Verilog.v" 26 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396457 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Dram:inst2\|M68kDramController_Verilog:inst1\|SDram_CAS_L " "Ignored Global Signal option from source node Clk_50Mhz to destination node Dram:inst2\|M68kDramController_Verilog:inst1\|SDram_CAS_L -- source does not feed directly to destination" {  } { { "M68kDramController_Verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68kDramController_Verilog.v" 29 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396457 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Dram:inst2\|M68kDramController_Verilog:inst1\|SDram_RAS_L " "Ignored Global Signal option from source node Clk_50Mhz to destination node Dram:inst2\|M68kDramController_Verilog:inst1\|SDram_RAS_L -- source does not feed directly to destination" {  } { { "M68kDramController_Verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68kDramController_Verilog.v" 28 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396457 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Dram:inst2\|M68kDramController_Verilog:inst1\|SDram_WE_L " "Ignored Global Signal option from source node Clk_50Mhz to destination node Dram:inst2\|M68kDramController_Verilog:inst1\|SDram_WE_L -- source does not feed directly to destination" {  } { { "M68kDramController_Verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68kDramController_Verilog.v" 30 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396457 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|H_Data_On " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|H_Data_On -- source does not feed directly to destination" {  } { { "GraphicsLCD_Controller_verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsLCD_Controller_verilog.v" 95 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396457 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Data_On " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Data_On -- source does not feed directly to destination" {  } { { "GraphicsLCD_Controller_verilog.v" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/GraphicsLCD_Controller_verilog.v" 95 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396457 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~PORTADATAOUT0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~PORTADATAOUT0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 270 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396457 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[7\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[7\] -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 35 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396458 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~porta_we_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~porta_we_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 270 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396458 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~portb_re_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~portb_re_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 270 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396458 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~porta_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~porta_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 270 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396458 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~portb_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~portb_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 270 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396458 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~porta_datain_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~porta_datain_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 270 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396458 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~porta_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~porta_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 270 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396458 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~portb_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a7~portb_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 270 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396458 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~PORTADATAOUT0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~PORTADATAOUT0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 237 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396458 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[6\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[6\] -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 35 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396458 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~porta_we_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~porta_we_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 237 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396458 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~portb_re_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~portb_re_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 237 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396458 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~porta_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~porta_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 237 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396458 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~portb_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~portb_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 237 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396458 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~porta_datain_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~porta_datain_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 237 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396458 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~porta_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~porta_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 237 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396458 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~portb_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a6~portb_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 237 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396458 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~PORTADATAOUT0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~PORTADATAOUT0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 204 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396458 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[5\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[5\] -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 35 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396458 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~porta_we_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~porta_we_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 204 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396458 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~portb_re_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~portb_re_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 204 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396458 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~porta_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~porta_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 204 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396459 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~portb_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~portb_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 204 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396459 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~porta_datain_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~porta_datain_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 204 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396459 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~porta_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~porta_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 204 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396459 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~portb_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a5~portb_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 204 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396459 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~PORTADATAOUT0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~PORTADATAOUT0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 171 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396459 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[4\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[4\] -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 35 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396459 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~porta_we_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~porta_we_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 171 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396459 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~portb_re_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~portb_re_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 171 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396459 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~porta_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~porta_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 171 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396459 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~portb_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~portb_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 171 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396459 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~porta_datain_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~porta_datain_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 171 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396459 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~porta_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~porta_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 171 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396459 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~portb_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a4~portb_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 171 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396459 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~PORTADATAOUT0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~PORTADATAOUT0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 138 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396459 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[3\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[3\] -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 35 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396459 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~porta_we_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~porta_we_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 138 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396459 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~portb_re_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~portb_re_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 138 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396459 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~porta_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~porta_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 138 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396459 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~portb_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~portb_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 138 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396459 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~porta_datain_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~porta_datain_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 138 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396459 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~porta_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~porta_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 138 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396459 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~portb_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a3~portb_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 138 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396460 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~PORTADATAOUT0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~PORTADATAOUT0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 105 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396460 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[2\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[2\] -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 35 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396460 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~porta_we_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~porta_we_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 105 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396460 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~portb_re_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~portb_re_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 105 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396460 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~porta_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~porta_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 105 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396460 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~portb_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~portb_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 105 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396460 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~porta_datain_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~porta_datain_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 105 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396460 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~porta_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~porta_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 105 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396460 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~portb_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a2~portb_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 105 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396460 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~PORTADATAOUT0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~PORTADATAOUT0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 72 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396460 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[1\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[1\] -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 35 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396460 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~porta_we_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~porta_we_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 72 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396460 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~portb_re_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~portb_re_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 72 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396460 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~porta_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~porta_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 72 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396460 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~portb_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~portb_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 72 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396460 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~porta_datain_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~porta_datain_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 72 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396460 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~porta_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~porta_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 72 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396460 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~portb_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a1~portb_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 72 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396460 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~PORTADATAOUT0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~PORTADATAOUT0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 39 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396460 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[0\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[0\] -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 35 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396460 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~porta_we_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~porta_we_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 39 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396460 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~portb_re_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~portb_re_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 39 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396461 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~porta_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~porta_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 39 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396461 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~portb_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~portb_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 39 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396461 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~porta_datain_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~porta_datain_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 39 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396461 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~porta_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~porta_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 39 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396461 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~portb_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a0~portb_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 39 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396461 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~PORTADATAOUT0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~PORTADATAOUT0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 534 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396461 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[15\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|q_b\[15\] -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 35 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396461 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~porta_we_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~porta_we_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 534 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396461 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~portb_re_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~portb_re_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 534 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396461 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~porta_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~porta_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 534 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396461 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~portb_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~portb_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 534 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396461 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~porta_datain_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ram_block1a15~porta_datain_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/db/altsyncram_b634.tdf" 534 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1587575396461 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1587575396468 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1587575408039 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "auto-promoted clock driver Reset_L~inputCLKENA0 CLKCTRL_G3 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for auto-promoted clock driver Reset_L~inputCLKENA0, placed at CLKCTRL_G3" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad Reset_L PIN_AA14 " "Refclk input I/O pad Reset_L is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Quartus II" 0 -1 1587575408479 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Quartus II" 0 -1 1587575408479 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1587575408479 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1037 global CLKCTRL_G7 " "ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1037 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1587575408481 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 15 global CLKCTRL_G4 " "ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 15 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1587575408481 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 62 global CLKCTRL_G5 " "ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 with 62 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1587575408481 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\]~CLKENA0 22 global CLKCTRL_G6 " "ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\]~CLKENA0 with 22 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1587575408481 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1587575408481 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Reset_L~inputCLKENA0 516 global CLKCTRL_G3 " "Reset_L~inputCLKENA0 with 516 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1587575408482 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1587575408482 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1587575408482 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587575408849 ""}
{ "Info" "ISTA_SDC_FOUND" "M68k.sdc " "Reading SDC File: 'M68k.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1587575411030 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 10 CLOCK2_50 port " "Ignored filter at M68k.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1587575411046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411048 ""}  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587575411048 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 11 CLOCK3_50 port " "Ignored filter at M68k.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1587575411048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411049 ""}  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587575411049 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 12 CLOCK4_50 port " "Ignored filter at M68k.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1587575411049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411049 ""}  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587575411049 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 14 altera_reserved_tck port " "Ignored filter at M68k.sdc(14): altera_reserved_tck could not be matched with a port" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1587575411049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period \"16 MHz\" " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period \"16 MHz\"" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411049 ""}  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587575411049 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 15 altera_reserved_tdi port " "Ignored filter at M68k.sdc(15): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1587575411050 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 15 altera_reserved_tck clock " "Ignored filter at M68k.sdc(15): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1587575411050 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 15 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411051 ""}  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587575411051 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 15 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(15): Argument -clock is not an object ID" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587575411051 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 16 altera_reserved_tms port " "Ignored filter at M68k.sdc(16): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1587575411051 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411051 ""}  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587575411051 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(16): Argument -clock is not an object ID" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587575411051 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 17 altera_reserved_tdo port " "Ignored filter at M68k.sdc(17): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1587575411051 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay M68k.sdc 17 Argument <targets> is an empty collection " "Ignored set_output_delay at M68k.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411052 ""}  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587575411052 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay M68k.sdc 17 Argument -clock is not an object ID " "Ignored set_output_delay at M68k.sdc(17): Argument -clock is not an object ID" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587575411052 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 19 TD_CLK27 port " "Ignored filter at M68k.sdc(19): TD_CLK27 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1587575411052 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 19 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411052 ""}  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587575411052 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411055 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411055 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411055 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411055 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -phase 180.00 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -phase 180.00 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411055 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1587575411055 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1587575411056 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 61 TD_DATA* port " "Ignored filter at M68k.sdc(61): TD_DATA* could not be matched with a port" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1587575411057 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 61 tv_27m clock " "Ignored filter at M68k.sdc(61): tv_27m could not be matched with a clock" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1587575411057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411057 ""}  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587575411057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(61): Argument -clock is not an object ID" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587575411057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411057 ""}  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587575411057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587575411058 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 63 TD_HS port " "Ignored filter at M68k.sdc(63): TD_HS could not be matched with a port" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1587575411058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411058 ""}  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587575411058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587575411058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 64 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(64): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411058 ""}  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587575411058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 64 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(64): Argument -clock is not an object ID" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587575411058 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 65 TD_VS port " "Ignored filter at M68k.sdc(65): TD_VS could not be matched with a port" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1587575411059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 65 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411059 ""}  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587575411059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 65 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(65): Argument -clock is not an object ID" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587575411059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 66 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411059 ""}  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587575411059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 66 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(66): Argument -clock is not an object ID" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587575411059 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 98 VGA_BLANK port " "Ignored filter at M68k.sdc(98): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1587575411060 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay M68k.sdc 98 Argument <targets> is an empty collection " "Ignored set_output_delay at M68k.sdc(98): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411060 ""}  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587575411060 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay M68k.sdc 99 Argument <targets> is an empty collection " "Ignored set_output_delay at M68k.sdc(99): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411061 ""}  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587575411061 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Node: Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out is being clocked by Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1587575411083 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1587575411083 "|MC68K|Video_Controller800x480:inst1|GraphicsLCD_Controller_Verilog:inst5|V_Clock"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411088 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411088 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411088 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411088 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411088 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411088 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1587575411088 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1587575411116 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1587575411118 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411120 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411120 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411120 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.714      clk_vga " "  39.714      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411120 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411120 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411120 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  40.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411120 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  33.333 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411120 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  20.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411120 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  20.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1587575411120 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1587575411120 ""}
{ "Warning" "WCSYN_CANNOT_RUN_FSYN_WHEN_FAST_FIT_IS_ON" "" "Can't perform fitting netlist optimizations during fast fit compilation" {  } {  } 0 128008 "Can't perform fitting netlist optimizations during fast fit compilation" 0 0 "Fitter" 0 -1 1587575411216 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1587575411216 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1587575411222 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1587575411233 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1587575411244 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1587575411244 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1587575411249 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1587575411700 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "5 I/O output buffer " "Packed 5 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1587575411707 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1587575411707 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1587575412148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1587575412148 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1587575412148 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587575412149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1587575418418 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1587575420276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587575425805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1587575430184 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1587575431685 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587575431685 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1587575438954 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1587575454734 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1587575454734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587575459500 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.18 " "Total time spent on timing analysis during the Fitter is 7.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1587575465701 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1587575465912 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1587575469634 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1587575469760 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1587575473291 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:23 " "Fitter post-fit operations ending: elapsed time is 00:00:23" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587575488343 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1587575488936 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "18 " "Following 18 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -104 2080 2271 -88 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/" { { 0 { 0 ""} 0 136 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1587575488997 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -104 2080 2271 -88 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/" { { 0 { 0 ""} 0 137 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1587575488997 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -104 2080 2271 -88 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/" { { 0 { 0 ""} 0 138 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1587575488997 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -104 2080 2271 -88 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/" { { 0 { 0 ""} 0 139 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1587575488997 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -104 2080 2271 -88 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/" { { 0 { 0 ""} 0 140 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1587575488997 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -104 2080 2271 -88 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/" { { 0 { 0 ""} 0 141 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1587575488997 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -104 2080 2271 -88 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/" { { 0 { 0 ""} 0 142 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1587575488997 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -104 2080 2271 -88 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/" { { 0 { 0 ""} 0 143 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1587575488997 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -104 2080 2271 -88 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/" { { 0 { 0 ""} 0 144 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1587575488997 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -104 2080 2271 -88 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/" { { 0 { 0 ""} 0 145 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1587575488997 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -104 2080 2271 -88 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/" { { 0 { 0 ""} 0 146 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1587575488997 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -104 2080 2271 -88 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/" { { 0 { 0 ""} 0 147 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1587575488997 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -104 2080 2271 -88 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/" { { 0 { 0 ""} 0 148 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1587575488997 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -104 2080 2271 -88 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/" { { 0 { 0 ""} 0 149 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1587575488997 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -104 2080 2271 -88 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/" { { 0 { 0 ""} 0 150 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1587575488997 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { -104 2080 2271 -88 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/" { { 0 { 0 ""} 0 151 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1587575488997 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SCL a permanently disabled " "Pin SCL has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SCL } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCL" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 2440 2008 2184 2456 "SCL" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/" { { 0 { 0 ""} 0 316 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1587575488997 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDA a permanently disabled " "Pin SDA has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SDA } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDA" } } } } { "MC68K.bdf" "" { Schematic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.bdf" { { 2456 2008 2184 2472 "SDA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/" { { 0 { 0 ""} 0 317 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1587575488997 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1587575488997 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.fit.smsg " "Generated suppressed messages file C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/MC68K.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1587575489323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 152 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 152 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7028 " "Peak virtual memory: 7028 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1587575491109 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 10:11:31 2020 " "Processing ended: Wed Apr 22 10:11:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1587575491109 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:38 " "Elapsed time: 00:01:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1587575491109 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:46 " "Total CPU time (on all processors): 00:02:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1587575491109 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1587575491109 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27001@altera-tlm.ece.ubc.ca " "Can't contact license server \"27001@altera-tlm.ece.ubc.ca\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Fitter" 0 -1 1587575495067 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1587575495072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1587575495072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 10:11:33 2020 " "Processing started: Wed Apr 22 10:11:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1587575495072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1587575495072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MC68K -c MC68K " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MC68K -c MC68K" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1587575495073 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1587575504076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4938 " "Peak virtual memory: 4938 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1587575507135 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 10:11:47 2020 " "Processing ended: Wed Apr 22 10:11:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1587575507135 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1587575507135 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1587575507135 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1587575507135 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1587575507867 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27001@altera-tlm.ece.ubc.ca " "Can't contact license server \"27001@altera-tlm.ece.ubc.ca\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Assembler" 0 -1 1587575510580 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1587575510934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1587575510936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 10:11:49 2020 " "Processing started: Wed Apr 22 10:11:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1587575510936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1587575510936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MC68K -c MC68K " "Command: quartus_sta MC68K -c MC68K" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1587575510937 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1587575511134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1587575512428 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1587575512484 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1587575512484 ""}
{ "Info" "ISTA_SDC_FOUND" "M68k.sdc " "Reading SDC File: 'M68k.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1587575515027 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 10 CLOCK2_50 port " "Ignored filter at M68k.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1587575515043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515045 ""}  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1587575515045 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 11 CLOCK3_50 port " "Ignored filter at M68k.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1587575515045 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515045 ""}  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1587575515045 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 12 CLOCK4_50 port " "Ignored filter at M68k.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1587575515046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515046 ""}  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1587575515046 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 14 altera_reserved_tck port " "Ignored filter at M68k.sdc(14): altera_reserved_tck could not be matched with a port" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1587575515046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period \"16 MHz\" " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period \"16 MHz\"" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515046 ""}  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1587575515046 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 15 altera_reserved_tdi port " "Ignored filter at M68k.sdc(15): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1587575515047 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 15 altera_reserved_tck clock " "Ignored filter at M68k.sdc(15): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1587575515047 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 15 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515048 ""}  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1587575515048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 15 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(15): Argument -clock is not an object ID" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1587575515048 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 16 altera_reserved_tms port " "Ignored filter at M68k.sdc(16): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1587575515048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515048 ""}  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1587575515048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(16): Argument -clock is not an object ID" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1587575515048 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 17 altera_reserved_tdo port " "Ignored filter at M68k.sdc(17): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1587575515049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay M68k.sdc 17 Argument <targets> is an empty collection " "Ignored set_output_delay at M68k.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515049 ""}  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1587575515049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay M68k.sdc 17 Argument -clock is not an object ID " "Ignored set_output_delay at M68k.sdc(17): Argument -clock is not an object ID" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1587575515049 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 19 TD_CLK27 port " "Ignored filter at M68k.sdc(19): TD_CLK27 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1587575515049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 19 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515049 ""}  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1587575515049 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515053 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515053 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515053 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515053 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -phase 180.00 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -phase 180.00 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515053 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515053 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1587575515053 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 61 TD_DATA* port " "Ignored filter at M68k.sdc(61): TD_DATA* could not be matched with a port" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1587575515056 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 61 tv_27m clock " "Ignored filter at M68k.sdc(61): tv_27m could not be matched with a clock" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1587575515056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515056 ""}  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1587575515056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(61): Argument -clock is not an object ID" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1587575515056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515056 ""}  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1587575515056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1587575515057 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 63 TD_HS port " "Ignored filter at M68k.sdc(63): TD_HS could not be matched with a port" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1587575515057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515057 ""}  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1587575515057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1587575515057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 64 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(64): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515057 ""}  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1587575515057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 64 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(64): Argument -clock is not an object ID" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1587575515058 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 65 TD_VS port " "Ignored filter at M68k.sdc(65): TD_VS could not be matched with a port" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1587575515058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 65 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515058 ""}  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1587575515058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 65 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(65): Argument -clock is not an object ID" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1587575515058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 66 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515058 ""}  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1587575515058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 66 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(66): Argument -clock is not an object ID" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1587575515059 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 98 VGA_BLANK port " "Ignored filter at M68k.sdc(98): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1587575515060 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay M68k.sdc 98 Argument <targets> is an empty collection " "Ignored set_output_delay at M68k.sdc(98): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515060 ""}  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1587575515060 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay M68k.sdc 99 Argument <targets> is an empty collection " "Ignored set_output_delay at M68k.sdc(99): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515060 ""}  } { { "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" "" { Text "C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/M68k.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1587575515060 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Node: Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out is being clocked by Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1587575515088 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1587575515088 "|MC68K|Video_Controller800x480:inst1|GraphicsLCD_Controller_Verilog:inst5|V_Clock"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515095 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515095 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515095 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515095 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515095 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515095 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1587575515095 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515107 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1587575515111 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1587575515129 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1587575515267 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1587575515267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.215 " "Worst-case setup slack is -15.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.215            -366.901 clk_vga  " "  -15.215            -366.901 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.151             -23.453 clk_dram  " "   -6.151             -23.453 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.464               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.464               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.791               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.791               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.160               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   14.160               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.140               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   26.140               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1587575515272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.181               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.220               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.252               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.348               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.635               0.000 clk_vga  " "    8.635               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.327               0.000 clk_dram  " "    9.327               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1587575515303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 35.135 " "Worst-case recovery slack is 35.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.135               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   35.135               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1587575515308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.367 " "Worst-case removal slack is 0.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.367               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1587575515313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.974 " "Worst-case minimum pulse width slack is 0.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.974               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.974               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.382               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.382               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.848               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.848               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.259               0.000 CLOCK_50  " "    9.259               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.508               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   14.508               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.305               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   17.305               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575515318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1587575515318 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1587575515509 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1587575515576 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1587575521443 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Node: Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out is being clocked by Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1587575521745 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1587575521745 "|MC68K|Video_Controller800x480:inst1|GraphicsLCD_Controller_Verilog:inst5|V_Clock"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521750 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521750 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521750 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521750 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521750 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521750 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1587575521750 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521751 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1587575521822 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1587575521822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.922 " "Worst-case setup slack is -14.922" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.922            -359.902 clk_vga  " "  -14.922            -359.902 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.723             -21.692 clk_dram  " "   -5.723             -21.692 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.759               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.759               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.893               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.893               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.455               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   14.455               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.316               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   26.316               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1587575521827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.163 " "Worst-case hold slack is 0.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.163               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.249               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.280               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.413               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.472               0.000 clk_vga  " "    8.472               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.179               0.000 clk_dram  " "    9.179               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1587575521858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 35.419 " "Worst-case recovery slack is 35.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.419               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   35.419               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1587575521864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.461 " "Worst-case removal slack is 0.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.461               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1587575521869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.048 " "Worst-case minimum pulse width slack is 1.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.048               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.048               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.445               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.445               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.920               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.920               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.293               0.000 CLOCK_50  " "    9.293               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.582               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   14.582               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.379               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   17.379               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575521874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1587575521874 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1587575522050 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1587575522321 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1587575527807 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Node: Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out is being clocked by Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1587575528115 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1587575528115 "|MC68K|Video_Controller800x480:inst1|GraphicsLCD_Controller_Verilog:inst5|V_Clock"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528120 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528120 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528120 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528120 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528120 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528120 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1587575528120 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528122 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1587575528148 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1587575528148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.211 " "Worst-case setup slack is -9.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.211            -221.128 clk_vga  " "   -9.211            -221.128 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.032              -0.032 clk_dram  " "   -0.032              -0.032 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.016               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   10.016               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.106               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.106               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.491               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.491               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.008               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   29.008               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1587575528155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.173 " "Worst-case hold slack is 0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.173               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.234               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.243               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.258               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.564               0.000 clk_vga  " "    4.564               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.261               0.000 clk_dram  " "    5.261               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1587575528188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 37.022 " "Worst-case recovery slack is 37.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.022               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   37.022               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1587575528194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.422 " "Worst-case removal slack is 0.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.422               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1587575528200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.314 " "Worst-case minimum pulse width slack is 1.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.314               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.314               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.223               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.223               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.892               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.892               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.150               0.000 CLOCK_50  " "    9.150               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.555               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.555               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.172               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.172               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575528206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1587575528206 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1587575528376 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Node: Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out is being clocked by Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1587575529968 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1587575529968 "|MC68K|Video_Controller800x480:inst1|GraphicsLCD_Controller_Verilog:inst5|V_Clock"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1587575529973 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1587575529973 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1587575529973 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1587575529973 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1587575529973 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1587575529973 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1587575529973 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1587575529974 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1587575530001 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1587575530001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.744 " "Worst-case setup slack is -8.744" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575530010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575530010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.744            -209.989 clk_vga  " "   -8.744            -209.989 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575530010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 clk_dram  " "    0.405               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575530010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.893               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   10.893               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575530010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.533               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.533               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575530010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.862               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.862               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575530010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.419               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   29.419               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575530010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1587575530010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.156 " "Worst-case hold slack is 0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575530045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575530045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.156               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575530045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.197               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575530045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.208               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575530045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.213               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575530045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.239               0.000 clk_vga  " "    4.239               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575530045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.950               0.000 clk_dram  " "    4.950               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575530045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1587575530045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 37.366 " "Worst-case recovery slack is 37.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575530053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575530053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.366               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   37.366               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575530053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1587575530053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.342 " "Worst-case removal slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575530061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575530061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.342               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575530061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1587575530061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.341 " "Worst-case minimum pulse width slack is 1.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575530069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575530069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.341               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.341               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575530069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.250               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.250               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575530069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.919               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.919               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575530069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.112               0.000 CLOCK_50  " "    9.112               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575530069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.582               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.582               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575530069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.201               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.201               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1587575530069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1587575530069 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1587575534792 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1587575534795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 48 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5472 " "Peak virtual memory: 5472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1587575535058 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 10:12:15 2020 " "Processing ended: Wed Apr 22 10:12:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1587575535058 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1587575535058 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1587575535058 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1587575535058 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27001@altera-tlm.ece.ubc.ca " "Can't contact license server \"27001@altera-tlm.ece.ubc.ca\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Quartus II" 0 -1 1587575538746 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1587575538751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1587575538752 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 10:12:17 2020 " "Processing started: Wed Apr 22 10:12:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1587575538752 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1587575538752 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MC68K -c MC68K " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MC68K -c MC68K" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1587575538752 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1587575540519 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MC68K.vho C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/simulation/modelsim/ simulation " "Generated file MC68K.vho in folder \"C:/Users/paul/Desktop/M68kV6.0 - 800by480 - (Verilog) For Students (2020)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1587575542102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5012 " "Peak virtual memory: 5012 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1587575542321 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 10:12:22 2020 " "Processing ended: Wed Apr 22 10:12:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1587575542321 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1587575542321 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1587575542321 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1587575542321 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 493 s " "Quartus II Full Compilation was successful. 0 errors, 493 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1587575543445 ""}
