/*
 * Copyright (C) 2015-2017 Variscite Ltd.
 * Copyright (C) 2015-2017 Voipac.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

/ {
	aliases {
		mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
		mxcfb2 = &mxcfb3;
		mxcfb3 = &mxcfb4;
	};

	chosen {
		stdout-path = &uart1;
	};

	gpio-beeper: {
		compatible = "gpio-beeper";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_beeper>;
		gpios = <&gpio4 28 GPIO_ACTIVE_HIGH>;
	};

	gpio-keys {
		compatible = "gpio-keys";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_keys>;

		home {
			label = "Home";
			gpios = <&gpio4 24 GPIO_ACTIVE_LOW>;
			gpio-key,wakeup;
			linux,code = <KEY_HOME>;
		};

		back {
			label = "Back-";
			gpios = <&gpio4 25 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_BACK>;
		};

		menu {
			label = "Menu+";
			gpios = <&gpio4 26 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_MENU>;
		};

		irid_ring {
			label = "RI";
			gpios = <&gpio5 11 GPIO_ACTIVE_LOW>;
			gpio-key,wakeup;
			linux,code = <KEY_PROG1>;
		};

		timepulse {
			label = "TIMEPULSE";
			gpios = <&gpio7 11 GPIO_ACTIVE_HIGH>;
			linux,code = <KEY_TIME>;
		};
	};

	leds {
		compatible = "gpio-leds";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_leds>;

		module-led {
			gpios = <&gpio4 27 GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "heartbeat";
			retain-state-suspended;
		};

		user-dbg-1 {
			gpios = <&gpio4 23 GPIO_ACTIVE_HIGH>;
		};
		user-dbg-2 {
			gpios = <&gpio5 9 GPIO_ACTIVE_HIGH>;
		};
	};

	memory {
		reg = <0x10000000 0x40000000>;
	};

	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb2: fb@1 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str ="1920x1080M@60";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb3: fb@2 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB565";
		mode_str ="CLAA-WVGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb4: fb@3 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_usb_otg_vbus: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			regulator-always-on;
			gpio = <&gpio1 28 0>;    /* USB_ETH_PWR_EN; high=+3.3V USB supply on (req'd for Ethernet, USB, peripherals) */
			enable-active-high;

			regulator-state-mem {
				regulator-off-in-suspend;
			};
		};

		reg_usb_h1_vbus: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "usb_h1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			regulator-always-on;
			gpio = <&gpio4 21 0>;    /* 5V_DISABLE; high=+5V supply on (req'd for USB) */
			enable-active-high;

			regulator-state-mem {
				regulator-off-in-suspend;
			};
		};

		reg_audio: regulator@2 {
			compatible = "regulator-fixed";
			reg = <2>;
			regulator-name = "tlv320aic3x-supply";
			enable-active-high;
		};

		reg_3p3v: regulator@3 {
			compatible = "regulator-fixed";
			reg = <3>;
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};
	};

	wlan_en_reg: fixedregulator@2 {
		compatible = "regulator-fixed";
		regulator-name = "wlan-en-regulator";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;

		/* WLAN_EN GPIO for this board - Bank5, pin13 */
		gpio = <&gpio7 8 0>;

		/* WLAN card specific delay */
		startup-delay-us = <70000>;
		enable-active-high;
	};

	sound-hdmi {
		compatible = "fsl,imx6q-audio-hdmi",
			     "fsl,imx-audio-hdmi";
		model = "imx-audio-hdmi";
		hdmi-controller = <&hdmi_audio>;
	};

	sound-tlv320aic3x {
		compatible = "fsl,imx-audio-tlv320aic3x";
		model = "tlv320aic3x-audio";
		ssi-controller = <&ssi2>;
		audio-codec = <&codec>;
		audio-routing =
			"Headphone Jack",	"HPLOUT",
			"Headphone Jack",	"HPROUT",
			"Line In Jack",		"LINE1L",
			"Line In Jack",		"LINE1R",
			"Mic Jack",		"DMIC";
		mux-int-port = <2>;
		mux-ext-port = <3>;
	};

	v4l2_cap_0 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <1>;
		mclk_source = <0>;
		mipi_camera = <1>;
		default_input = <1>;
		status = "okay";
	};

	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};
};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux>;
	status = "okay";
};

&ecspi1 {
	fsl,spi-num-chipselects = <2>;
	cs-gpios = <&gpio5 17 GPIO_ACTIVE_LOW>, <&gpio4 10 GPIO_ACTIVE_LOW>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1>;
	status = "okay";

	spidev10: spi@0 {
		compatible = "spidev";
		spi-max-frequency = <57600000>;
		reg = <0>;
	};
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "rgmii";
	phy-reset-gpios = <&gpio1 25 GPIO_ACTIVE_LOW>;
	fsl,magic-packet;
	status = "okay";
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

	codec: tlv320aic3x@1b {
		compatible = "ti,tlv320aic3x";
		reg = <0x1b>;
		clocks = <&clks 201>;
		clock-names = "clko_clk";
		IOVDD-supply = <&reg_audio>;
		DVDD-supply = <&reg_audio>;
		AVDD-supply = <&reg_audio>;
		DRVDD-supply = <&reg_audio>;
		gpio-reset = <&gpio4 5 1>;
		ai3x-gpio-func = <
			0 /* AIC3X_GPIO1_FUNC_DISABLED */
			5 /* AIC3X_GPIO2_FUNC_DIGITAL_MIC_INPUT */
		>;
	};

	pmic: pfuze100@08 {
		compatible = "fsl,pfuze100";
		reg = <0x08>;

		regulators {
			sw1a_reg: sw1ab {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw1c_reg: sw1c {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};
		};
	};
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx6qdl-dart-iris2 {

		pinctrl_hog: hoggrp {
			fsl,pins = <
				/* PMIC INT */
				MX6QDL_PAD_GPIO_17__GPIO7_IO12		0x80000000
				/* for Bluetooth/wifi enable */
				MX6QDL_PAD_SD3_DAT6__GPIO6_IO18		0x0001b0b1
				/* Wifi Slow Clock */
				MX6QDL_PAD_ENET_RXD0__OSC32K_32K_OUT	0x000000b0
				/* Audio Clock */
				MX6QDL_PAD_GPIO_0__CCM_CLKO1		0x000130b0
				/* Camera Clock */
				MX6QDL_PAD_GPIO_3__CCM_CLKO2		0x000130b0
				/* R0+rework for MDIO (disable ECSPI1 pins)
				MX6QDL_PAD_DISP0_DAT20__GPIO5_IO14	0x0001b0b1
				MX6QDL_PAD_DISP0_DAT21__GPIO5_IO15	0x0001b0b1
				MX6QDL_PAD_DISP0_DAT22__GPIO5_IO16	0x0001b0b1
				MX6QDL_PAD_DISP0_DAT23__GPIO5_IO17	0x0001b0b1 */
			>;
		};

		pinctrl_audmux: audmuxgrp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT7__AUD3_RXD		0x000130b0
				MX6QDL_PAD_CSI0_DAT4__AUD3_TXC		0x000130b0
				MX6QDL_PAD_CSI0_DAT5__AUD3_TXD		0x000110b0
				MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS		0x000130b0
			>;
		};

		pinctrl_ecspi1: ecspi1grp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT22__ECSPI1_MISO	0x000100b1
				MX6QDL_PAD_DISP0_DAT21__ECSPI1_MOSI	0x000100b1
				MX6QDL_PAD_DISP0_DAT20__ECSPI1_SCLK	0x000100b1
				MX6QDL_PAD_DISP0_DAT23__ECSPI1_SS0	0x80000000 /* CS0 */
				MX6QDL_PAD_KEY_COL2__ECSPI1_SS1 	0x80000000 /* CS1 (N/C on Iris2) */
			>;
		};

		pinctrl_enet: enetgrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x0001b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC		0x0001b0b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x0001b0b0
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x0001b0b0
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x0001b0b0
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x0001b0b0
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x0001b0b0
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x0001b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x0001b0b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x0001b0b0
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x0001b0b0
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x0001b0b0
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x0001b0b0
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x0001b0b0
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	0x0001b0b0
				MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25	0x00000831 /* PHY Reset */
			>;
		};

		pinctrl_gpio_beeper: gpio_beepergrp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT07__GPIO4_IO28	0x0001b0b0
			>;
		};

		pinctrl_gpio_keys: gpio_keysgrp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT03__GPIO4_IO24	0x0001b0b0
				MX6QDL_PAD_DISP0_DAT04__GPIO4_IO25	0x0001b0b0
				MX6QDL_PAD_DISP0_DAT05__GPIO4_IO26	0x0001b0b0
				MX6QDL_PAD_DISP0_DAT17__GPIO5_IO11	0x0001b0b0
				MX6QDL_PAD_GPIO_16__ENET_1588_EVENT2_IN	0x0001b0b0
			>;
		};

		pinctrl_hdmi_cec: hdmi_cecgrp {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE	0x0001f8b0
			>;
		};

		pinctrl_hdmi_hdcp: hdmi_hdcpgrp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__HDMI_TX_DDC_SCL	0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__HDMI_TX_DDC_SDA	0x4001b8b1
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT8__I2C1_SDA		0x4001b8b1
				MX6QDL_PAD_CSI0_DAT9__I2C1_SCL		0x4001b8b1
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL		0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA		0x4001b8b1
			>;
		};

		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_5__I2C3_SCL			0x4001b8b1
				MX6QDL_PAD_GPIO_6__I2C3_SDA         0x4001b8b1
			>;
		};

		pinctrl_ipu1_disp: ipu1_dispgrp {
			fsl,pins = <
				MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK	0x00000010
				MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15		0x00000010
				MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02		0x00000010
				MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03		0x00000010
				MX6QDL_PAD_DI0_PIN4__IPU1_DI0_PIN04		0x80000000
				MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00	0x00000010
				MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01	0x00000010
				MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02	0x00000010
				MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03	0x00000010
				MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04	0x00000010
				MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05	0x00000010
				MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06	0x00000010
				MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07	0x00000010
				MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08	0x00000010
				MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09	0x00000010
				MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10	0x00000010
				MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11	0x00000010
				MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12	0x00000010
				MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13	0x00000010
				MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14	0x00000010
				MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15	0x00000010
				MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16	0x00000010
				MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17	0x00000010
				MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18	0x00000010
				MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19	0x00000010
				MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20	0x00000010
				MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21	0x00000010
				MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22	0x00000010
				MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23	0x00000010
			>;
		};

		pinctrl_leds: ledsgrp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT06__GPIO4_IO27	0x00017059 /* Module LED */
				MX6QDL_PAD_DISP0_DAT02__GPIO4_IO23	0x00000831 /* DBG1 Open Drain Output */
				MX6QDL_PAD_DISP0_DAT15__GPIO5_IO09	0x00000831 /* DBG2 Open Drain Output */
			>;
		};

		pinctrl_ov5647_mipi: ov5647_mipigrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28	0x00017059 /* +3V3_USB Enable */
				MX6QDL_PAD_DISP0_DAT1__GPIO4_IO22	0x00013059 /* RPI Camera LED */
			>;
		};

		pinctrl_pcie: pciegrp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT10__IPU2_DISP0_DATA10  0x00017059 /* Wake */
				MX6QDL_PAD_DISP0_DAT11__IPU2_DISP0_DATA11  0x000030B1 /* Wdis */
				MX6QDL_PAD_KEY_ROW2__GPIO4_IO11            0x0000d038 /* Reset */
			>;
		};

		pinctrl_pwm2: pwm2grp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT9__PWM2_OUT		0x0001b0b1
			>;
		};

		/* Linux Console */
		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA	0x0001b0b1
				MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA	0x0001b0b1
				MX6QDL_PAD_EIM_D19__UART1_CTS_B		0x0001b0b1
				MX6QDL_PAD_EIM_D20__UART1_RTS_B		0x0001b0b1
			>;
		};

		/* UART2 (Spare) */
		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_8__UART2_RX_DATA	0x0001b0b1
				MX6QDL_PAD_GPIO_7__UART2_TX_DATA	0x0001b0b1
			>;
		};

		/* Variscite Bluetooth */
		pinctrl_uart2_bt: uart2_btgrp {
			fsl,pins = <
				MX6QDL_PAD_SD3_DAT5__UART2_TX_DATA	0x0001b0b1
				MX6QDL_PAD_SD3_DAT4__UART2_RX_DATA	0x0001b0b1
				MX6QDL_PAD_SD4_DAT6__UART2_CTS_B	0x0001b0b1
				MX6QDL_PAD_SD4_DAT5__UART2_RTS_B	0x0001b0b1
			>;
		};

		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA	0x0001b0b1
				MX6QDL_PAD_EIM_D25__UART3_RX_DATA	0x0001b0b1
			>;
		};

		pinctrl_uart4: uart4grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL0__UART4_TX_DATA	0x0001b0b1
				MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA	0x0001b0b1
			>;
		};

		pinctrl_uart5: uart5grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL1__UART5_TX_DATA	0x0001b0b1
				MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA	0x0001b0b1
			>;
		};

		pinctrl_usbotg: usbotggrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID   0x00017059
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX6QDL_PAD_SD1_CMD__SD1_CMD		0x00017071
				MX6QDL_PAD_SD1_CLK__SD1_CLK		0x00010071
				MX6QDL_PAD_SD1_DAT0__SD1_DATA0		0x00017071
				MX6QDL_PAD_SD1_DAT1__SD1_DATA1		0x00017071
				MX6QDL_PAD_SD1_DAT2__SD1_DATA2		0x00017071
				MX6QDL_PAD_SD1_DAT3__SD1_DATA3		0x00017071
				MX6QDL_PAD_SD3_DAT7__GPIO6_IO17		0x00017071	/* reserve two pins from sd1 for wl8 gpio, this is pulled low at reset for WL_EN */
				MX6QDL_PAD_SD3_RST__GPIO7_IO08		0x00017071	/* this is for wl_irq which driver will configure as an input with a pull down */
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1_100mhzgrp {
			fsl,pins = <
				MX6QDL_PAD_SD1_CMD__SD1_CMD		0x000170B9
				MX6QDL_PAD_SD1_CLK__SD1_CLK		0x000100B9
				MX6QDL_PAD_SD1_DAT0__SD1_DATA0		0x000170B9
				MX6QDL_PAD_SD1_DAT1__SD1_DATA1		0x000170B9
				MX6QDL_PAD_SD1_DAT2__SD1_DATA2		0x000170B9
				MX6QDL_PAD_SD1_DAT3__SD1_DATA3		0x000170B9
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1_200mhzgrp {
			fsl,pins = <
				MX6QDL_PAD_SD1_CMD__SD1_CMD		0x000170F9
				MX6QDL_PAD_SD1_CLK__SD1_CLK		0x000100F9
				MX6QDL_PAD_SD1_DAT0__SD1_DATA0		0x000170F9
				MX6QDL_PAD_SD1_DAT1__SD1_DATA1		0x000170F9
				MX6QDL_PAD_SD1_DAT2__SD1_DATA2		0x000170F9
				MX6QDL_PAD_SD1_DAT3__SD1_DATA3		0x000170F9
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6QDL_PAD_SD2_CMD__SD2_CMD		0x00017059
				MX6QDL_PAD_SD2_CLK__SD2_CLK		0x00010059
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0		0x00017059
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1		0x00017059
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2		0x00017059
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3		0x00017059
			>;
		};

		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD		0x00017059
				MX6QDL_PAD_SD3_CLK__SD3_CLK		0x00010059
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x00017059
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x00017059
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x00017059
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x00017059
			>;
		};

		pinctrl_usdhc3_100mhz: usdhc3_100mhzgrp {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD		0x000170B9
				MX6QDL_PAD_SD3_CLK__SD3_CLK		0x000100B9
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x000170B9
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x000170B9
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x000170B9
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x000170B9
			>;
		};

		pinctrl_usdhc3_200mhz: usdhc3_200mhzgrp {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD		0x000170F9
				MX6QDL_PAD_SD3_CLK__SD3_CLK		0x000100F9
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x000170F9
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x000170F9
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x000170F9
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x000170F9
			>;
		};
	};
};

&dcic1 {
	dcic_id = <0>;
	dcic_mux = "dcic-hdmi";
	status = "okay";
};

&dcic2 {
	dcic_id = <1>;
	dcic_mux = "dcic-lvds1";
	status = "okay";
};

&gpc {
	/* use ldo-bypass, u-boot will check it and configure */
	fsl,ldo-bypass = <1>;
};

&hdmi_audio {
	status = "okay";
};

&hdmi_cec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hdmi_cec>;
	status = "okay";
};

&hdmi_core {
	ipu_id = <0>;
	disp_id = <0>;
	status = "okay";
};

&hdmi_video {
	fsl,phy_reg_vlev = <0x0294>;
	fsl,phy_reg_cksymtx = <0x800d>;
	status = "okay";
};

&ldb {
	status = "disabled";
};

&mipi_csi {
	ipu_id = <0>;
	csi_id = <1>;
	v_channel = <0>;           /* NB: imx6qdl-openrex.dtsi is on <1> */
	lanes = <2>;
	/* mipi_dphy_clk = <0x28>; /* NB: imx6qdl-openrex.dtsi has this */
	status = "okay";
};

&mipi_dsi {
	dev_id = <0>;
	disp_id = <1>;
	status = "disabled";
};

&pcie {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie>;
	reset-gpio = <&gpio4 11 GPIO_ACTIVE_LOW>;
	wake-up-gpio = <&gpio4 31 GPIO_ACTIVE_HIGH>;
	disable-gpio = <&gpio5 5 GPIO_ACTIVE_LOW>;
	status = "okay";
};

/* GPIO_1 */
&pwm2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm2>;
	status = "okay";
};

&reg_arm {
	vin-supply = <&sw1a_reg>;
};

&reg_pu {
	vin-supply = <&sw1c_reg>;
};

&reg_soc {
	vin-supply = <&sw1c_reg>;
};

/* ttymxc0 UART (Console) */
&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	fsl,uart-has-rtscts;
	status = "okay";
};

/* Bluetooth Uart */
&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2_bt>;
	fsl,uart-has-rtscts;
	status = "okay";
};

/* ttymxc2 UART (PDDL) */
&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "okay";
};

/* ttymxc3 UART (Pixhawk) */
&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

/* ttymxc4 UART (Iridium) */
&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	status = "okay";
};

&usbh1 {
	vbus-supply = <&reg_usb_h1_vbus>;
	disable-over-current;
	status = "okay";
};

&usbotg {
	vbus-supply = <&reg_usb_otg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	disable-over-current;
	/* dr_mode: One of "host", "peripheral" or "otg". Defaults to "otg" */
	dr_mode = "peripheral";
	srp-disable;
	hnp-disable;
	adp-disable;
	status = "okay";
};

&usdhc1 {	/* uSDHC1, TiWi wl1271 7 Wilink8 WL18xx*/
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	vmmc-supply = <&wlan_en_reg>;
	bus-width = <4>;
	non-removable;
	cap-power-off-card;
	status = "okay";
	#address-cells = <1>;
	#size-cells = <0>;
	wlcore: wlcore@0 {
		compatible = "ti,wl1835";
		reg = <2>;
		interrupt-parent = <&gpio6>;
		interrupts = <17 IRQ_TYPE_EDGE_RISING>;

		/* if a 12xx card is there, configure the clock to WL12XX_REFCLOCK_38_XTAL */
		ref-clock-frequency = <38400000>;
	};
};

&usdhc2 {	/* uSDHC2, MMC/SD card */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2>;
	bus-width = <4>;
	cd-gpios = <&gpio1 4 GPIO_ACTIVE_HIGH>;
	no-1-8-v;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "okay";
};

&usdhc3 {	/* uSDHC3, eMMC */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3>;
	non-removable;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "okay";
};
