# Reduced instruction set, RISC 

The [[ISA, Instruction Set Architecture|ISA]] of a RISC processor provides a comparatively small set of instructions, each with a very focused purpose. More complex operations are peformed by building up sequences of these simpler instructions.

The opposite of [[CISC]] design