<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 10
-n 3 -fastpaths -xml ISERDES_8bit.twx ISERDES_8bit.ncd -o ISERDES_8bit.twr
ISERDES_8bit.pcf -ucf Pre.ucf

</twCmdLine><twDesign>ISERDES_8bit.ncd</twDesign><twDesignPath>ISERDES_8bit.ncd</twDesignPath><twPCF>ISERDES_8bit.pcf</twPCF><twPcfPath>ISERDES_8bit.pcf</twPcfPath><twDevInfo arch="virtex4" pkg="ff1148"><twDevName>xc4vlx60</twDevName><twSpeedGrade>-10</twSpeedGrade><twSpeedVer>PRODUCTION 1.71 2013-10-13, STEPPING level 1</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_Qclock = PERIOD &quot;Qclock&quot; 25 ns HIGH 50 % INPUT_JITTER 375 ps;" ScopeName="">TS_Qclock = PERIOD TIMEGRP &quot;Qclock&quot; 25 ns HIGH 50% INPUT_JITTER 0.375 ns;</twConstName><twItemCnt>191</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>68</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/RefTimeCnt/count_8 (SLICE_X55Y162.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.044</twSlack><twSrc BELType="FF">PhaseSwitch/EndTrig_4</twSrc><twDest BELType="FF">PhaseSwitch/RefTimeCnt/count_8</twDest><twTotPathDel>2.768</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PhaseSwitch/EndTrig_4</twSrc><twDest BELType='FF'>PhaseSwitch/RefTimeCnt/count_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Test_4_OBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X56Y185.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>PhaseSwitch/EndTrig_4</twComp><twBEL>PhaseSwitch/EndTrig_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y162.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.371</twDelInfo><twComp>PhaseSwitch/EndTrig_4</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y162.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>PhaseSwitch/RefTimeCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/RefTimeCnt/count_8</twBEL></twPathDel><twLogDel>1.397</twLogDel><twRouteDel>1.371</twRouteDel><twTotDel>2.768</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Test_4_OBUF_BUFG</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/RefTimeCnt/count_9 (SLICE_X55Y162.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.044</twSlack><twSrc BELType="FF">PhaseSwitch/EndTrig_4</twSrc><twDest BELType="FF">PhaseSwitch/RefTimeCnt/count_9</twDest><twTotPathDel>2.768</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PhaseSwitch/EndTrig_4</twSrc><twDest BELType='FF'>PhaseSwitch/RefTimeCnt/count_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Test_4_OBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X56Y185.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>PhaseSwitch/EndTrig_4</twComp><twBEL>PhaseSwitch/EndTrig_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y162.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.371</twDelInfo><twComp>PhaseSwitch/EndTrig_4</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y162.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>PhaseSwitch/RefTimeCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/RefTimeCnt/count_9</twBEL></twPathDel><twLogDel>1.397</twLogDel><twRouteDel>1.371</twRouteDel><twTotDel>2.768</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Test_4_OBUF_BUFG</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/RefTimeCnt/count_10 (SLICE_X55Y163.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.044</twSlack><twSrc BELType="FF">PhaseSwitch/EndTrig_4</twSrc><twDest BELType="FF">PhaseSwitch/RefTimeCnt/count_10</twDest><twTotPathDel>2.768</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PhaseSwitch/EndTrig_4</twSrc><twDest BELType='FF'>PhaseSwitch/RefTimeCnt/count_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Test_4_OBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X56Y185.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>PhaseSwitch/EndTrig_4</twComp><twBEL>PhaseSwitch/EndTrig_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y163.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.371</twDelInfo><twComp>PhaseSwitch/EndTrig_4</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y163.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>PhaseSwitch/RefTimeCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/RefTimeCnt/count_10</twBEL></twPathDel><twLogDel>1.397</twLogDel><twRouteDel>1.371</twRouteDel><twTotDel>2.768</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Test_4_OBUF_BUFG</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Qclock = PERIOD TIMEGRP &quot;Qclock&quot; 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/TrigEnd/Trig (SLICE_X56Y168.G3), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.791</twSlack><twSrc BELType="FF">PhaseSwitch/TrigEnd/Trig</twSrc><twDest BELType="FF">PhaseSwitch/TrigEnd/Trig</twDest><twTotPathDel>0.791</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PhaseSwitch/TrigEnd/Trig</twSrc><twDest BELType='FF'>PhaseSwitch/TrigEnd/Trig</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y168.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Test_4_OBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X56Y168.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>PhaseSwitch/TrigEnd/Trig</twComp><twBEL>PhaseSwitch/TrigEnd/Trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y168.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.603</twDelInfo><twComp>PhaseSwitch/TrigEnd/Trig</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y168.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">-0.143</twDelInfo><twComp>PhaseSwitch/TrigEnd/Trig</twComp><twBEL>PhaseSwitch/TrigEnd/Mmux_Trig_PWR_10_o_MUX_4_o11</twBEL><twBEL>PhaseSwitch/TrigEnd/Trig</twBEL></twPathDel><twLogDel>0.188</twLogDel><twRouteDel>0.603</twRouteDel><twTotDel>0.791</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Test_4_OBUF_BUFG</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/RefTimeCnt/count_5 (SLICE_X55Y160.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.796</twSlack><twSrc BELType="FF">PhaseSwitch/RefTimeCnt/count_5</twSrc><twDest BELType="FF">PhaseSwitch/RefTimeCnt/count_5</twDest><twTotPathDel>0.796</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PhaseSwitch/RefTimeCnt/count_5</twSrc><twDest BELType='FF'>PhaseSwitch/RefTimeCnt/count_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y160.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Test_4_OBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X55Y160.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>PhaseSwitch/RefTimeCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/RefTimeCnt/count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y160.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.330</twDelInfo><twComp>PhaseSwitch/RefTimeCnt/count&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y160.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>PhaseSwitch/RefTimeCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/RefTimeCnt/count&lt;5&gt;_rt</twBEL><twBEL>PhaseSwitch/RefTimeCnt/Mcount_count_xor&lt;5&gt;</twBEL><twBEL>PhaseSwitch/RefTimeCnt/count_5</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.330</twRouteDel><twTotDel>0.796</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Test_4_OBUF_BUFG</twDestClk><twPctLog>58.5</twPctLog><twPctRoute>41.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/EndTrig_4 (SLICE_X56Y185.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.799</twSlack><twSrc BELType="FF">PhaseSwitch/EndTrig_3</twSrc><twDest BELType="FF">PhaseSwitch/EndTrig_4</twDest><twTotPathDel>0.799</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PhaseSwitch/EndTrig_3</twSrc><twDest BELType='FF'>PhaseSwitch/EndTrig_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Test_4_OBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X56Y185.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>PhaseSwitch/EndTrig_4</twComp><twBEL>PhaseSwitch/EndTrig_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y185.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.550</twDelInfo><twComp>PhaseSwitch/EndTrig_3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y185.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.082</twDelInfo><twComp>PhaseSwitch/EndTrig_4</twComp><twBEL>PhaseSwitch/EndTrig_4</twBEL></twPathDel><twLogDel>0.249</twLogDel><twRouteDel>0.550</twRouteDel><twTotDel>0.799</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Test_4_OBUF_BUFG</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="18"><twPinLimitBanner>Component Switching Limit Checks: TS_Qclock = PERIOD TIMEGRP &quot;Qclock&quot; 25 ns HIGH 50% INPUT_JITTER 0.375 ns;</twPinLimitBanner><twPinLimit anchorID="19" type="MINPERIOD" name="Tdcmpco" slack="1.489" period="6.250" constraintValue="6.250" deviceLimit="4.761" freqLimit="210.040" physResource="DLL/DCM_ADV_INST/CLKFX" logResource="DLL/DCM_ADV_INST/CLKFX" locationPin="DCM_ADV_X0Y7.CLKFX" clockNet="DLL/CLKFX_BUF"/><twPinLimit anchorID="20" type="MAXPERIOD" name="Tdcmpco" slack="3.126" period="12.500" constraintValue="12.500" deviceLimit="15.626" freqLimit="63.996" physResource="DLL/DCM_ADV_INST/CLK2X" logResource="DLL/DCM_ADV_INST/CLK2X" locationPin="DCM_ADV_X0Y7.CLK2X" clockNet="DLL/CLK2X_BUF"/><twPinLimit anchorID="21" type="MAXPERIOD" name="Tdcmpc" slack="6.251" period="25.000" constraintValue="25.000" deviceLimit="31.251" freqLimit="31.999" physResource="DLL/DCM_ADV_INST/CLKIN" logResource="DLL/DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y7.CLKIN" clockNet="Test_4_OBUF"/></twPinLimitRpt></twConst><twConst anchorID="22" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_FCT_40 = PERIOD &quot;FCT_40&quot; 25 ns HIGH 50 % INPUT_JITTER 375 ps;" ScopeName="">TS_FCT_40 = PERIOD TIMEGRP &quot;FCT_40&quot; 25 ns HIGH 50% INPUT_JITTER 0.375 ns;</twConstName><twItemCnt>181</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>45</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.097</twMinPer></twConstHead><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/Fnorm (SLICE_X58Y180.SR), 16 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.903</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCt/count_4</twSrc><twDest BELType="FF">PhaseSwitch/Fnorm</twDest><twTotPathDel>3.845</twTotPathDel><twClkSkew dest = "0.449" src = "0.513">0.064</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/SysClkCt/count_4</twSrc><twDest BELType='FF'>PhaseSwitch/Fnorm</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X57Y176.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Test_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X57Y176.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;1&gt;</twComp><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_lut&lt;1&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y175.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y175.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y176.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y176.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;5&gt;</twComp><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y177.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y177.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;7&gt;</twComp><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y180.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.157</twDelInfo><twComp>PhaseSwitch/Fnorm</twComp><twBEL>PhaseSwitch/Fnorm</twBEL></twPathDel><twLogDel>2.325</twLogDel><twRouteDel>1.520</twRouteDel><twTotDel>3.845</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Test_3_OBUF</twDestClk><twPctLog>60.5</twPctLog><twPctRoute>39.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.063</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCt/count_6</twSrc><twDest BELType="FF">PhaseSwitch/Fnorm</twDest><twTotPathDel>3.685</twTotPathDel><twClkSkew dest = "0.449" src = "0.513">0.064</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/SysClkCt/count_6</twSrc><twDest BELType='FF'>PhaseSwitch/Fnorm</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X57Y177.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Test_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X57Y177.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/count_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;1&gt;</twComp><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_lut&lt;1&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y175.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y175.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y176.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y176.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;5&gt;</twComp><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y177.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y177.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;7&gt;</twComp><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y180.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.157</twDelInfo><twComp>PhaseSwitch/Fnorm</twComp><twBEL>PhaseSwitch/Fnorm</twBEL></twPathDel><twLogDel>2.325</twLogDel><twRouteDel>1.360</twRouteDel><twTotDel>3.685</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Test_3_OBUF</twDestClk><twPctLog>63.1</twPctLog><twPctRoute>36.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.065</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCt/count_9</twSrc><twDest BELType="FF">PhaseSwitch/Fnorm</twDest><twTotPathDel>3.747</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/SysClkCt/count_9</twSrc><twDest BELType='FF'>PhaseSwitch/Fnorm</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X57Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Test_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X57Y178.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/count_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y175.F4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y175.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_lut&lt;2&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y176.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y176.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;5&gt;</twComp><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y177.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y177.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;7&gt;</twComp><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y180.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.157</twDelInfo><twComp>PhaseSwitch/Fnorm</twComp><twBEL>PhaseSwitch/Fnorm</twBEL></twPathDel><twLogDel>2.251</twLogDel><twRouteDel>1.496</twRouteDel><twTotDel>3.747</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Test_3_OBUF</twDestClk><twPctLog>60.1</twPctLog><twPctRoute>39.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/Fnorm (SLICE_X58Y180.BX), 12 paths
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.881</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCt/count_7</twSrc><twDest BELType="FF">PhaseSwitch/Fnorm</twDest><twTotPathDel>2.867</twTotPathDel><twClkSkew dest = "0.449" src = "0.513">0.064</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/SysClkCt/count_7</twSrc><twDest BELType='FF'>PhaseSwitch/Fnorm</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X57Y177.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Test_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X57Y177.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/count_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y178.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y178.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;1&gt;</twComp><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_lut&lt;1&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y179.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y179.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;3&gt;</twComp><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y180.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y180.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;5&gt;</twComp><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;7&gt;</twComp><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y180.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y180.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>PhaseSwitch/Fnorm</twComp><twBEL>PhaseSwitch/Fnorm</twBEL></twPathDel><twLogDel>1.413</twLogDel><twRouteDel>1.454</twRouteDel><twTotDel>2.867</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Test_3_OBUF</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.915</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCt/count_6</twSrc><twDest BELType="FF">PhaseSwitch/Fnorm</twDest><twTotPathDel>2.833</twTotPathDel><twClkSkew dest = "0.449" src = "0.513">0.064</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/SysClkCt/count_6</twSrc><twDest BELType='FF'>PhaseSwitch/Fnorm</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X57Y177.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Test_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X57Y177.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/count_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y178.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y178.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;1&gt;</twComp><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_lut&lt;1&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y179.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y179.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;3&gt;</twComp><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y180.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y180.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;5&gt;</twComp><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;7&gt;</twComp><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y180.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y180.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>PhaseSwitch/Fnorm</twComp><twBEL>PhaseSwitch/Fnorm</twBEL></twPathDel><twLogDel>1.413</twLogDel><twRouteDel>1.420</twRouteDel><twTotDel>2.833</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Test_3_OBUF</twDestClk><twPctLog>49.9</twPctLog><twPctRoute>50.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.035</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCt/count_4</twSrc><twDest BELType="FF">PhaseSwitch/Fnorm</twDest><twTotPathDel>2.713</twTotPathDel><twClkSkew dest = "0.449" src = "0.513">0.064</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/SysClkCt/count_4</twSrc><twDest BELType='FF'>PhaseSwitch/Fnorm</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X57Y176.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Test_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X57Y176.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y178.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y178.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;1&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/count&lt;4&gt;_rt.1</twBEL><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;0&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y179.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y179.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;3&gt;</twComp><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y180.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y180.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;5&gt;</twComp><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;7&gt;</twComp><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y180.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y180.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>PhaseSwitch/Fnorm</twComp><twBEL>PhaseSwitch/Fnorm</twBEL></twPathDel><twLogDel>1.428</twLogDel><twRouteDel>1.285</twRouteDel><twTotDel>2.713</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Test_3_OBUF</twDestClk><twPctLog>52.6</twPctLog><twPctRoute>47.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/SysClkCt/count_11 (SLICE_X57Y179.CIN), 10 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.193</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCt/count_5</twSrc><twDest BELType="FF">PhaseSwitch/SysClkCt/count_11</twDest><twTotPathDel>2.150</twTotPathDel><twClkSkew dest = "0.433" src = "0.902">0.469</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/SysClkCt/count_5</twSrc><twDest BELType='FF'>PhaseSwitch/SysClkCt/count_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X57Y176.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Test_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X57Y176.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y176.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y176.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/count&lt;5&gt;_rt</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y177.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y177.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y178.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y178.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y179.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y179.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_xor&lt;11&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/count_11</twBEL></twPathDel><twLogDel>1.550</twLogDel><twRouteDel>0.600</twRouteDel><twTotDel>2.150</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Test_3_OBUF</twDestClk><twPctLog>72.1</twPctLog><twPctRoute>27.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.223</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCt/count_1</twSrc><twDest BELType="FF">PhaseSwitch/SysClkCt/count_11</twDest><twTotPathDel>2.327</twTotPathDel><twClkSkew dest = "0.433" src = "0.695">0.262</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/SysClkCt/count_1</twSrc><twDest BELType='FF'>PhaseSwitch/SysClkCt/count_11</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X57Y174.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Test_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X57Y174.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y174.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y174.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/count&lt;1&gt;_rt</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y175.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y175.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y176.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y176.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y177.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y177.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y178.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y178.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y179.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y179.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_xor&lt;11&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/count_11</twBEL></twPathDel><twLogDel>1.722</twLogDel><twRouteDel>0.605</twRouteDel><twTotDel>2.327</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Test_3_OBUF</twDestClk><twPctLog>74.0</twPctLog><twPctRoute>26.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.235</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCt/count_6</twSrc><twDest BELType="FF">PhaseSwitch/SysClkCt/count_11</twDest><twTotPathDel>2.108</twTotPathDel><twClkSkew dest = "0.433" src = "0.902">0.469</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/SysClkCt/count_6</twSrc><twDest BELType='FF'>PhaseSwitch/SysClkCt/count_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X57Y177.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Test_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X57Y177.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/count_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y177.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y177.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/count&lt;6&gt;_rt</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y178.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y178.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y179.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y179.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_xor&lt;11&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/count_11</twBEL></twPathDel><twLogDel>1.478</twLogDel><twRouteDel>0.630</twRouteDel><twTotDel>2.108</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Test_3_OBUF</twDestClk><twPctLog>70.1</twPctLog><twPctRoute>29.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_FCT_40 = PERIOD TIMEGRP &quot;FCT_40&quot; 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
</twPathRptBanner><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/SysClkZero (SLICE_X56Y176.F4), 4 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.452</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCt/count_11</twSrc><twDest BELType="FF">PhaseSwitch/SysClkZero</twDest><twTotPathDel>0.921</twTotPathDel><twClkSkew dest = "0.902" src = "0.433">-0.469</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PhaseSwitch/SysClkCt/count_11</twSrc><twDest BELType='FF'>PhaseSwitch/SysClkZero</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X57Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Test_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X57Y179.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/count_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y176.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y176.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.179</twDelInfo><twComp>PhaseSwitch/SysClkZero</twComp><twBEL>PhaseSwitch/SysClkCnt_o[0]_SysClkCnt_o[15]_OR_48_o&lt;0&gt;18</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y176.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>PhaseSwitch/SysClkCnt_o[0]_SysClkCnt_o[15]_OR_48_o&lt;0&gt;18</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y176.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">-0.141</twDelInfo><twComp>PhaseSwitch/SysClkZero</twComp><twBEL>PhaseSwitch/SysClkCnt_o[0]_SysClkCnt_o[15]_OR_48_o&lt;0&gt;28</twBEL><twBEL>PhaseSwitch/SysClkZero</twBEL></twPathDel><twLogDel>0.351</twLogDel><twRouteDel>0.570</twRouteDel><twTotDel>0.921</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Test_3_OBUF</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.659</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCt/count_0</twSrc><twDest BELType="FF">PhaseSwitch/SysClkZero</twDest><twTotPathDel>0.907</twTotPathDel><twClkSkew dest = "0.717" src = "0.469">-0.248</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PhaseSwitch/SysClkCt/count_0</twSrc><twDest BELType='FF'>PhaseSwitch/SysClkZero</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X57Y174.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Test_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X57Y174.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y176.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y176.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.179</twDelInfo><twComp>PhaseSwitch/SysClkZero</twComp><twBEL>PhaseSwitch/SysClkCnt_o[0]_SysClkCnt_o[15]_OR_48_o&lt;0&gt;18</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y176.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>PhaseSwitch/SysClkCnt_o[0]_SysClkCnt_o[15]_OR_48_o&lt;0&gt;18</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y176.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">-0.141</twDelInfo><twComp>PhaseSwitch/SysClkZero</twComp><twBEL>PhaseSwitch/SysClkCnt_o[0]_SysClkCnt_o[15]_OR_48_o&lt;0&gt;28</twBEL><twBEL>PhaseSwitch/SysClkZero</twBEL></twPathDel><twLogDel>0.351</twLogDel><twRouteDel>0.556</twRouteDel><twTotDel>0.907</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Test_3_OBUF</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.741</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCt/count_10</twSrc><twDest BELType="FF">PhaseSwitch/SysClkZero</twDest><twTotPathDel>1.210</twTotPathDel><twClkSkew dest = "0.902" src = "0.433">-0.469</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PhaseSwitch/SysClkCt/count_10</twSrc><twDest BELType='FF'>PhaseSwitch/SysClkZero</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X57Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Test_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X57Y179.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/count_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y176.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y176.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.179</twDelInfo><twComp>PhaseSwitch/SysClkZero</twComp><twBEL>PhaseSwitch/SysClkCnt_o[0]_SysClkCnt_o[15]_OR_48_o&lt;0&gt;18</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y176.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>PhaseSwitch/SysClkCnt_o[0]_SysClkCnt_o[15]_OR_48_o&lt;0&gt;18</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y176.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">-0.141</twDelInfo><twComp>PhaseSwitch/SysClkZero</twComp><twBEL>PhaseSwitch/SysClkCnt_o[0]_SysClkCnt_o[15]_OR_48_o&lt;0&gt;28</twBEL><twBEL>PhaseSwitch/SysClkZero</twBEL></twPathDel><twLogDel>0.351</twLogDel><twRouteDel>0.859</twRouteDel><twTotDel>1.210</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Test_3_OBUF</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/FnormTrig (SLICE_X63Y190.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.479</twSlack><twSrc BELType="FF">PhaseSwitch/Fnorm</twSrc><twDest BELType="FF">PhaseSwitch/FnormTrig</twDest><twTotPathDel>1.084</twTotPathDel><twClkSkew dest = "1.054" src = "0.449">-0.605</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PhaseSwitch/Fnorm</twSrc><twDest BELType='FF'>PhaseSwitch/FnormTrig</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X58Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Test_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X58Y180.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>PhaseSwitch/Fnorm</twComp><twBEL>PhaseSwitch/Fnorm</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y190.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.821</twDelInfo><twComp>PhaseSwitch/Fnorm</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X63Y190.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.068</twDelInfo><twComp>PhaseSwitch/FnormTrig</twComp><twBEL>PhaseSwitch/FnormTrig</twBEL></twPathDel><twLogDel>0.263</twLogDel><twRouteDel>0.821</twRouteDel><twTotDel>1.084</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Test_3_OBUF</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/SysClkCt/count_13 (SLICE_X57Y180.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.791</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCt/count_13</twSrc><twDest BELType="FF">PhaseSwitch/SysClkCt/count_13</twDest><twTotPathDel>0.791</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PhaseSwitch/SysClkCt/count_13</twSrc><twDest BELType='FF'>PhaseSwitch/SysClkCt/count_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Test_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X57Y180.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/count_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y180.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.325</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y180.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/count&lt;13&gt;_rt</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_xor&lt;13&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/count_13</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.325</twRouteDel><twTotDel>0.791</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Test_3_OBUF</twDestClk><twPctLog>58.9</twPctLog><twPctRoute>41.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="51"><twPinLimitBanner>Component Switching Limit Checks: TS_FCT_40 = PERIOD TIMEGRP &quot;FCT_40&quot; 25 ns HIGH 50% INPUT_JITTER 0.375 ns;</twPinLimitBanner><twPinLimit anchorID="52" type="MINLOWPULSE" name="Tcl" slack="23.942" period="25.000" constraintValue="12.500" deviceLimit="0.529" physResource="PhaseSwitch/SysClkCt/count&lt;0&gt;/CLK" logResource="PhaseSwitch/SysClkCt/count_0/CK" locationPin="SLICE_X57Y174.CLK" clockNet="Test_3_OBUF"/><twPinLimit anchorID="53" type="MINLOWPULSE" name="Tcl" slack="23.942" period="25.000" constraintValue="12.500" deviceLimit="0.529" physResource="PhaseSwitch/SysClkCt/count&lt;0&gt;/CLK" logResource="PhaseSwitch/SysClkCt/count_1/CK" locationPin="SLICE_X57Y174.CLK" clockNet="Test_3_OBUF"/><twPinLimit anchorID="54" type="MINLOWPULSE" name="Tcl" slack="23.942" period="25.000" constraintValue="12.500" deviceLimit="0.529" physResource="PhaseSwitch/SysClkCt/count&lt;2&gt;/CLK" logResource="PhaseSwitch/SysClkCt/count_2/CK" locationPin="SLICE_X57Y175.CLK" clockNet="Test_3_OBUF"/></twPinLimitRpt></twConst><twConst anchorID="55" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_DCO0 = PERIOD &quot;ADC_DCO_LVDS0&quot; 3125 ps HIGH 50 %;" ScopeName="">TS_DCO0 = PERIOD TIMEGRP &quot;ADC_DCO_LVDS0&quot; 3.125 ns HIGH 50%;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.555</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Mshreg_DataP_01/SRL16E (SLICE_X34Y134.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.570</twSlack><twSrc BELType="FF">IDDR_inst/FF2</twSrc><twDest BELType="FF">Mshreg_DataP_01/SRL16E</twDest><twTotPathDel>2.555</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>IDDR_inst/FF2</twSrc><twDest BELType='FF'>Mshreg_DataP_01/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X0Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">DCO</twSrcClk><twPathDel><twSite>ILOGIC_X0Y89.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>Data_p</twComp><twBEL>IDDR_inst/FF2</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y134.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.665</twDelInfo><twComp>Data_p</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y134.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>DataP_1</twComp><twBEL>Mshreg_DataP_01/SRL16E</twBEL></twPathDel><twLogDel>0.890</twLogDel><twRouteDel>1.665</twRouteDel><twTotDel>2.555</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">DCO</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Mshreg_DataN_01/SRL16E (SLICE_X36Y134.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.594</twSlack><twSrc BELType="FF">IDDR_inst/FF3</twSrc><twDest BELType="FF">Mshreg_DataN_01/SRL16E</twDest><twTotPathDel>2.531</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>IDDR_inst/FF3</twSrc><twDest BELType='FF'>Mshreg_DataN_01/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X0Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">DCO</twSrcClk><twPathDel><twSite>ILOGIC_X0Y89.Q2</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>Data_p</twComp><twBEL>IDDR_inst/FF3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y134.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.660</twDelInfo><twComp>Data_n</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y134.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>DataN_1</twComp><twBEL>Mshreg_DataN_01/SRL16E</twBEL></twPathDel><twLogDel>0.871</twLogDel><twRouteDel>1.660</twRouteDel><twTotDel>2.531</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">DCO</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DataN_2 (SLICE_X39Y134.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.111</twSlack><twSrc BELType="FF">DataN_1</twSrc><twDest BELType="FF">DataN_2</twDest><twTotPathDel>1.014</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DataN_1</twSrc><twDest BELType='FF'>DataN_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">DCO</twSrcClk><twPathDel><twSite>SLICE_X36Y134.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>DataN_1</twComp><twBEL>DataN_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y134.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>DataN_1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y134.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>DataN_2</twComp><twBEL>DataN_2</twBEL></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>0.362</twRouteDel><twTotDel>1.014</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">DCO</twDestClk><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_DCO0 = PERIOD TIMEGRP &quot;ADC_DCO_LVDS0&quot; 3.125 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DataN_2 (SLICE_X39Y134.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.383</twSlack><twSrc BELType="FF">DataN_1</twSrc><twDest BELType="FF">DataN_2</twDest><twTotPathDel>0.596</twTotPathDel><twClkSkew dest = "0.702" src = "0.489">-0.213</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DataN_1</twSrc><twDest BELType='FF'>DataN_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">DCO</twSrcClk><twPathDel><twSite>SLICE_X36Y134.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>DataN_1</twComp><twBEL>DataN_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y134.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.333</twDelInfo><twComp>DataN_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y134.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.068</twDelInfo><twComp>DataN_2</twComp><twBEL>DataN_2</twBEL></twPathDel><twLogDel>0.263</twLogDel><twRouteDel>0.333</twRouteDel><twTotDel>0.596</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">DCO</twDestClk><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DataP_2 (SLICE_X34Y132.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.532</twSlack><twSrc BELType="FF">DataP_1</twSrc><twDest BELType="FF">DataP_2</twDest><twTotPathDel>0.552</twTotPathDel><twClkSkew dest = "0.299" src = "0.279">-0.020</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DataP_1</twSrc><twDest BELType='FF'>DataP_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">DCO</twSrcClk><twPathDel><twSite>SLICE_X34Y134.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>DataP_1</twComp><twBEL>DataP_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y132.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.302</twDelInfo><twComp>DataP_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y132.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.081</twDelInfo><twComp>DataP_2</twComp><twBEL>DataP_2</twBEL></twPathDel><twLogDel>0.250</twLogDel><twRouteDel>0.302</twRouteDel><twTotDel>0.552</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">DCO</twDestClk><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DataN_del_3 (SLICE_X38Y134.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.533</twSlack><twSrc BELType="FF">DataN_2</twSrc><twDest BELType="FF">DataN_del_3</twDest><twTotPathDel>0.544</twTotPathDel><twClkSkew dest = "0.122" src = "0.111">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DataN_2</twSrc><twDest BELType='FF'>DataN_del_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">DCO</twSrcClk><twPathDel><twSite>SLICE_X39Y134.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>DataN_2</twComp><twBEL>DataN_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y134.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.312</twDelInfo><twComp>DataN_2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y134.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.081</twDelInfo><twComp>DataN_del_3</twComp><twBEL>DataN_del_3</twBEL></twPathDel><twLogDel>0.232</twLogDel><twRouteDel>0.312</twRouteDel><twTotDel>0.544</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">DCO</twDestClk><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="68"><twPinLimitBanner>Component Switching Limit Checks: TS_DCO0 = PERIOD TIMEGRP &quot;ADC_DCO_LVDS0&quot; 3.125 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="69" type="MINLOWPULSE" name="Twpl" slack="1.725" period="3.125" constraintValue="1.562" deviceLimit="0.700" physResource="DataN_1/CLK" logResource="Mshreg_DataN_01/SRL16E/WS" locationPin="SLICE_X36Y134.CLK" clockNet="DCO"/><twPinLimit anchorID="70" type="MINLOWPULSE" name="Twpl" slack="1.725" period="3.125" constraintValue="1.562" deviceLimit="0.700" physResource="DataP_1/CLK" logResource="Mshreg_DataP_01/SRL16E/WS" locationPin="SLICE_X34Y134.CLK" clockNet="DCO"/><twPinLimit anchorID="71" type="MINHIGHPULSE" name="Twph" slack="1.753" period="3.125" constraintValue="1.562" deviceLimit="0.686" physResource="DataN_1/CLK" logResource="Mshreg_DataN_01/SRL16E/WS" locationPin="SLICE_X36Y134.CLK" clockNet="DCO"/></twPinLimitRpt></twConst><twConst anchorID="72" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_Qclock = PERIOD &quot;Qclock&quot; 25 ns HIGH 50 % INPUT_JITTER 375 ps;" ScopeName="">TS_DLL_CLK0_BUF = PERIOD TIMEGRP &quot;DLL_CLK0_BUF&quot; TS_Qclock HIGH 50%         INPUT_JITTER 0.375 ns;</twConstName><twItemCnt>344</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>79</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>17.184</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TriggerData_9 (SLICE_X96Y165.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.954</twSlack><twSrc BELType="FF">FastTrigDes_o</twSrc><twDest BELType="FF">TriggerData_9</twDest><twTotPathDel>3.868</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.200" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.428</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>FastTrigDes_o</twSrc><twDest BELType='FF'>TriggerData_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X62Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="18.750">Clk160</twSrcClk><twPathDel><twSite>SLICE_X62Y143.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>FastTrigDes_o</twComp><twBEL>FastTrigDes_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y165.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.417</twDelInfo><twComp>FastTrigDes_o</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y165.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>TriggerData_9</twComp><twBEL>TriggerData_9</twBEL></twPathDel><twLogDel>1.451</twLogDel><twRouteDel>2.417</twRouteDel><twTotDel>3.868</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Test_9_OBUF</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TriggerData_8 (SLICE_X96Y165.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.954</twSlack><twSrc BELType="FF">FastTrigDes_o</twSrc><twDest BELType="FF">TriggerData_8</twDest><twTotPathDel>3.868</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.200" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.428</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>FastTrigDes_o</twSrc><twDest BELType='FF'>TriggerData_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X62Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="18.750">Clk160</twSrcClk><twPathDel><twSite>SLICE_X62Y143.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>FastTrigDes_o</twComp><twBEL>FastTrigDes_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y165.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.417</twDelInfo><twComp>FastTrigDes_o</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y165.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>TriggerData_9</twComp><twBEL>TriggerData_8</twBEL></twPathDel><twLogDel>1.451</twLogDel><twRouteDel>2.417</twRouteDel><twTotDel>3.868</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Test_9_OBUF</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TriggerData_15 (SLICE_X98Y148.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.468</twSlack><twSrc BELType="FF">FastTrigDes_o</twSrc><twDest BELType="FF">TriggerData_15</twDest><twTotPathDel>3.354</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.200" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.428</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>FastTrigDes_o</twSrc><twDest BELType='FF'>TriggerData_15</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X62Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="18.750">Clk160</twSrcClk><twPathDel><twSite>SLICE_X62Y143.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>FastTrigDes_o</twComp><twBEL>FastTrigDes_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y148.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.903</twDelInfo><twComp>FastTrigDes_o</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y148.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>TriggerData_15</twComp><twBEL>TriggerData_15</twBEL></twPathDel><twLogDel>1.451</twLogDel><twRouteDel>1.903</twRouteDel><twTotDel>3.354</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Test_9_OBUF</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_DLL_CLK0_BUF = PERIOD TIMEGRP &quot;DLL_CLK0_BUF&quot; TS_Qclock HIGH 50%
        INPUT_JITTER 0.375 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TriggerData_3 (SLICE_X92Y146.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.464</twSlack><twSrc BELType="FF">GroupAmp_3</twSrc><twDest BELType="FF">TriggerData_3</twDest><twTotPathDel>0.945</twTotPathDel><twClkSkew dest = "5.865" src = "5.812">-0.053</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.200" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.428</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>GroupAmp_3</twSrc><twDest BELType='FF'>TriggerData_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X83Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk160</twSrcClk><twPathDel><twSite>SLICE_X83Y146.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>GroupAmp&lt;3&gt;</twComp><twBEL>GroupAmp_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y146.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.714</twDelInfo><twComp>GroupAmp&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X92Y146.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.082</twDelInfo><twComp>TriggerData_3</twComp><twBEL>TriggerData_3</twBEL></twPathDel><twLogDel>0.231</twLogDel><twRouteDel>0.714</twRouteDel><twTotDel>0.945</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Test_9_OBUF</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TriggerData_5 (SLICE_X92Y143.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">GroupAmp_5</twSrc><twDest BELType="FF">TriggerData_5</twDest><twTotPathDel>0.945</twTotPathDel><twClkSkew dest = "5.861" src = "5.809">-0.052</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.200" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.428</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>GroupAmp_5</twSrc><twDest BELType='FF'>TriggerData_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X83Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk160</twSrcClk><twPathDel><twSite>SLICE_X83Y143.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>GroupAmp&lt;5&gt;</twComp><twBEL>GroupAmp_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y143.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.714</twDelInfo><twComp>GroupAmp&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X92Y143.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.082</twDelInfo><twComp>TriggerData_5</twComp><twBEL>TriggerData_5</twBEL></twPathDel><twLogDel>0.231</twLogDel><twRouteDel>0.714</twRouteDel><twTotDel>0.945</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Test_9_OBUF</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TriggerData_7 (SLICE_X92Y136.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.483</twSlack><twSrc BELType="FF">GroupAmp_7</twSrc><twDest BELType="FF">TriggerData_7</twDest><twTotPathDel>0.963</twTotPathDel><twClkSkew dest = "5.870" src = "5.818">-0.052</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.200" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.428</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>GroupAmp_7</twSrc><twDest BELType='FF'>TriggerData_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X82Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk160</twSrcClk><twPathDel><twSite>SLICE_X82Y137.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>GroupAmp&lt;7&gt;</twComp><twBEL>GroupAmp_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y136.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.714</twDelInfo><twComp>GroupAmp&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X92Y136.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.082</twDelInfo><twComp>TriggerData_7</twComp><twBEL>TriggerData_7</twBEL></twPathDel><twLogDel>0.249</twLogDel><twRouteDel>0.714</twRouteDel><twTotDel>0.963</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Test_9_OBUF</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="85"><twPinLimitBanner>Component Switching Limit Checks: TS_DLL_CLK0_BUF = PERIOD TIMEGRP &quot;DLL_CLK0_BUF&quot; TS_Qclock HIGH 50%
        INPUT_JITTER 0.375 ns;</twPinLimitBanner><twPinLimit anchorID="86" type="MINLOWPULSE" name="Tcl" slack="23.942" period="25.000" constraintValue="12.500" deviceLimit="0.529" physResource="CntTest/count&lt;0&gt;/CLK" logResource="CntTest/count_0/CK" locationPin="SLICE_X51Y189.CLK" clockNet="Test_9_OBUF"/><twPinLimit anchorID="87" type="MINLOWPULSE" name="Tcl" slack="23.942" period="25.000" constraintValue="12.500" deviceLimit="0.529" physResource="CntTest/count&lt;0&gt;/CLK" logResource="CntTest/count_1/CK" locationPin="SLICE_X51Y189.CLK" clockNet="Test_9_OBUF"/><twPinLimit anchorID="88" type="MINLOWPULSE" name="Tcl" slack="23.942" period="25.000" constraintValue="12.500" deviceLimit="0.529" physResource="CntTest/count&lt;2&gt;/CLK" logResource="CntTest/count_2/CK" locationPin="SLICE_X51Y190.CLK" clockNet="Test_9_OBUF"/></twPinLimitRpt></twConst><twConst anchorID="89" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_Qclock = PERIOD &quot;Qclock&quot; 25 ns HIGH 50 % INPUT_JITTER 375 ps;" ScopeName="">TS_DLL_CLK2X_BUF = PERIOD TIMEGRP &quot;DLL_CLK2X_BUF&quot; TS_Qclock / 2 HIGH 50%         INPUT_JITTER 0.375 ns;</twConstName><twItemCnt>358</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>153</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.874</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DelayReset_0 (SLICE_X65Y143.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.813</twSlack><twSrc BELType="FF">LT_Trig/Trig</twSrc><twDest BELType="FF">DelayReset_0</twDest><twTotPathDel>2.004</twTotPathDel><twClkSkew dest = "5.678" src = "5.683">0.005</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.200" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.428</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>LT_Trig/Trig</twSrc><twDest BELType='FF'>DelayReset_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X62Y142.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">Clk160</twSrcClk><twPathDel><twSite>SLICE_X62Y142.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>LT_Trig/Trig</twComp><twBEL>LT_Trig/Trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y143.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>LT_Trig/Trig</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y143.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>DelayReset_0</twComp><twBEL>DelayReset_0</twBEL></twPathDel><twLogDel>1.331</twLogDel><twRouteDel>0.673</twRouteDel><twTotDel>2.004</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>66.4</twPctLog><twPctRoute>33.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Led_B/ES1/Trig0 (SLICE_X57Y155.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.165</twSlack><twSrc BELType="FF">FastTrigDes_o</twSrc><twDest BELType="FF">Led_B/ES1/Trig0</twDest><twTotPathDel>1.645</twTotPathDel><twClkSkew dest = "5.671" src = "5.683">0.012</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.200" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.428</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>FastTrigDes_o</twSrc><twDest BELType='FF'>Led_B/ES1/Trig0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X62Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">Clk160</twSrcClk><twPathDel><twSite>SLICE_X62Y143.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>FastTrigDes_o</twComp><twBEL>FastTrigDes_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y155.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>FastTrigDes_o</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y155.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>Led_B/ES1/Trig1</twComp><twBEL>Led_B/ES1/Trig0</twBEL></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>0.993</twRouteDel><twTotDel>1.645</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DelayReset_0 (SLICE_X65Y143.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.818</twSlack><twSrc BELType="FF">Amp_Trig/Trig</twSrc><twDest BELType="FF">DelayReset_0</twDest><twTotPathDel>0.990</twTotPathDel><twClkSkew dest = "5.678" src = "5.692">0.014</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.200" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.428</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Amp_Trig/Trig</twSrc><twDest BELType='FF'>DelayReset_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X67Y142.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">Clk160</twSrcClk><twPathDel><twSite>SLICE_X67Y142.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>Amp_Trig/Trig</twComp><twBEL>Amp_Trig/Trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y143.BY</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>Amp_Trig/Trig</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y143.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>DelayReset_0</twComp><twBEL>DelayReset_0</twBEL></twPathDel><twLogDel>0.632</twLogDel><twRouteDel>0.358</twRouteDel><twTotDel>0.990</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>63.8</twPctLog><twPctRoute>36.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP &quot;DLL_CLK2X_BUF&quot; TS_Qclock / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DelayReset_0 (SLICE_X65Y143.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.160</twSlack><twSrc BELType="FF">Amp_Trig/Trig</twSrc><twDest BELType="FF">DelayReset_0</twDest><twTotPathDel>0.574</twTotPathDel><twClkSkew dest = "5.678" src = "5.692">0.014</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.200" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.428</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Amp_Trig/Trig</twSrc><twDest BELType='FF'>DelayReset_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X67Y142.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">Clk160</twSrcClk><twPathDel><twSite>SLICE_X67Y142.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>Amp_Trig/Trig</twComp><twBEL>Amp_Trig/Trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y143.BY</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.329</twDelInfo><twComp>Amp_Trig/Trig</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y143.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.068</twDelInfo><twComp>DelayReset_0</twComp><twBEL>DelayReset_0</twBEL></twPathDel><twLogDel>0.245</twLogDel><twRouteDel>0.329</twRouteDel><twTotDel>0.574</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Reset_Trig/Trig (SLICE_X56Y141.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.529</twSlack><twSrc BELType="FF">StopReset</twSrc><twDest BELType="FF">Reset_Trig/Trig</twDest><twTotPathDel>0.525</twTotPathDel><twClkSkew dest = "0.120" src = "0.124">0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>StopReset</twSrc><twDest BELType='FF'>Reset_Trig/Trig</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X56Y138.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>StopReset</twComp><twBEL>StopReset</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y141.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>StopReset</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y141.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">-0.143</twDelInfo><twComp>Reset_Trig/Trig</twComp><twBEL>Reset_Trig/Mmux_Trig_PWR_10_o_MUX_4_o11</twBEL><twBEL>Reset_Trig/Trig</twBEL></twPathDel><twLogDel>0.188</twLogDel><twRouteDel>0.337</twRouteDel><twTotDel>0.525</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Led_B/ES1/Trig1 (SLICE_X57Y155.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.558</twSlack><twSrc BELType="FF">Led_B/ES1/Trig0</twSrc><twDest BELType="FF">Led_B/ES1/Trig1</twDest><twTotPathDel>0.558</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Led_B/ES1/Trig0</twSrc><twDest BELType='FF'>Led_B/ES1/Trig1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X57Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X57Y155.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>Led_B/ES1/Trig1</twComp><twBEL>Led_B/ES1/Trig0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y155.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.324</twDelInfo><twComp>Led_B/ES1/Trig0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y155.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.079</twDelInfo><twComp>Led_B/ES1/Trig1</twComp><twBEL>Led_B/ES1/Trig1</twBEL></twPathDel><twLogDel>0.234</twLogDel><twRouteDel>0.324</twRouteDel><twTotDel>0.558</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="102"><twPinLimitBanner>Component Switching Limit Checks: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP &quot;DLL_CLK2X_BUF&quot; TS_Qclock / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;</twPinLimitBanner><twPinLimit anchorID="103" type="MINLOWPULSE" name="Twpl" slack="11.100" period="12.500" constraintValue="6.250" deviceLimit="0.700" physResource="DelayReset_5/CLK" logResource="Mshreg_DelayReset_5/SRL16E/WS" locationPin="SLICE_X62Y141.CLK" clockNet="ADC_CLK_OBUF"/><twPinLimit anchorID="104" type="MINHIGHPULSE" name="Twph" slack="11.128" period="12.500" constraintValue="6.250" deviceLimit="0.686" physResource="DelayReset_5/CLK" logResource="Mshreg_DelayReset_5/SRL16E/WS" locationPin="SLICE_X62Y141.CLK" clockNet="ADC_CLK_OBUF"/><twPinLimit anchorID="105" type="MINLOWPULSE" name="Tcl" slack="11.442" period="12.500" constraintValue="6.250" deviceLimit="0.529" physResource="Led_B/Prescaler/count&lt;0&gt;/CLK" logResource="Led_B/Prescaler/count_0/CK" locationPin="SLICE_X44Y140.CLK" clockNet="ADC_CLK_OBUF"/></twPinLimitRpt></twConst><twConst anchorID="106" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_Qclock = PERIOD &quot;Qclock&quot; 25 ns HIGH 50 % INPUT_JITTER 375 ps;" ScopeName="">TS_DLL_CLKFX_BUF = PERIOD TIMEGRP &quot;DLL_CLKFX_BUF&quot; TS_Qclock / 4 HIGH 50%         INPUT_JITTER 0.375 ns;</twConstName><twItemCnt>298</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>169</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.737</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GroupAmp_7 (SLICE_X82Y137.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.513</twSlack><twSrc BELType="FF">Reset_Trig/Trig</twSrc><twDest BELType="FF">GroupAmp_7</twDest><twTotPathDel>4.309</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.200" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.428</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Reset_Trig/Trig</twSrc><twDest BELType='FF'>GroupAmp_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y141.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X56Y141.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>Reset_Trig/Trig</twComp><twBEL>Reset_Trig/Trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y137.SR</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">2.792</twDelInfo><twComp>Reset_Trig/Trig</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y137.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.157</twDelInfo><twComp>GroupAmp&lt;7&gt;</twComp><twBEL>GroupAmp_7</twBEL></twPathDel><twLogDel>1.517</twLogDel><twRouteDel>2.792</twRouteDel><twTotDel>4.309</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">Clk160</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GroupAmp_6 (SLICE_X82Y137.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.513</twSlack><twSrc BELType="FF">Reset_Trig/Trig</twSrc><twDest BELType="FF">GroupAmp_6</twDest><twTotPathDel>4.309</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.200" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.428</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Reset_Trig/Trig</twSrc><twDest BELType='FF'>GroupAmp_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y141.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X56Y141.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>Reset_Trig/Trig</twComp><twBEL>Reset_Trig/Trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y137.SR</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">2.792</twDelInfo><twComp>Reset_Trig/Trig</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y137.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.157</twDelInfo><twComp>GroupAmp&lt;7&gt;</twComp><twBEL>GroupAmp_6</twBEL></twPathDel><twLogDel>1.517</twLogDel><twRouteDel>2.792</twRouteDel><twTotDel>4.309</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">Clk160</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GroupAmp_9 (SLICE_X85Y154.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.875</twSlack><twSrc BELType="FF">Reset_Trig/Trig</twSrc><twDest BELType="FF">GroupAmp_9</twDest><twTotPathDel>3.947</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.200" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.428</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Reset_Trig/Trig</twSrc><twDest BELType='FF'>GroupAmp_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y141.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X56Y141.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>Reset_Trig/Trig</twComp><twBEL>Reset_Trig/Trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y154.SR</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">2.550</twDelInfo><twComp>Reset_Trig/Trig</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y154.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>GroupAmp&lt;9&gt;</twComp><twBEL>GroupAmp_9</twBEL></twPathDel><twLogDel>1.397</twLogDel><twRouteDel>2.550</twRouteDel><twTotDel>3.947</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">Clk160</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP &quot;DLL_CLKFX_BUF&quot; TS_Qclock / 4 HIGH 50%
        INPUT_JITTER 0.375 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LT_Trig/Trig (SLICE_X62Y142.G3), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.381</twSlack><twSrc BELType="FF">Reset_Trig/Trig</twSrc><twDest BELType="FF">LT_Trig/Trig</twDest><twTotPathDel>0.831</twTotPathDel><twClkSkew dest = "5.683" src = "5.661">-0.022</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.200" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.428</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Reset_Trig/Trig</twSrc><twDest BELType='FF'>LT_Trig/Trig</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y141.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X56Y141.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>Reset_Trig/Trig</twComp><twBEL>Reset_Trig/Trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y142.G3</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twFalling">0.643</twDelInfo><twComp>Reset_Trig/Trig</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X62Y142.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">-0.143</twDelInfo><twComp>LT_Trig/Trig</twComp><twBEL>LT_Trig/Mmux_Trig_PWR_10_o_MUX_4_o11</twBEL><twBEL>LT_Trig/Trig</twBEL></twPathDel><twLogDel>0.188</twLogDel><twRouteDel>0.643</twRouteDel><twTotDel>0.831</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clk160</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Amp_Trig/Trig (SLICE_X67Y142.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.523</twSlack><twSrc BELType="FF">GroupValue_Amp_Done</twSrc><twDest BELType="FF">Amp_Trig/Trig</twDest><twTotPathDel>0.523</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>GroupValue_Amp_Done</twSrc><twDest BELType='FF'>Amp_Trig/Trig</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X66Y142.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">Clk160</twSrcClk><twPathDel><twSite>SLICE_X66Y142.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>GroupValue_Amp_Done</twComp><twBEL>GroupValue_Amp_Done</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y142.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.317</twDelInfo><twComp>GroupValue_Amp_Done</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X67Y142.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">-0.125</twDelInfo><twComp>Amp_Trig/Trig</twComp><twBEL>Amp_Trig/Mmux_Trig_PWR_10_o_MUX_4_o11</twBEL><twBEL>Amp_Trig/Trig</twBEL></twPathDel><twLogDel>0.206</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>0.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">Clk160</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LT_Trig/Trig (SLICE_X62Y142.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.541</twSlack><twSrc BELType="FF">LT_Trig/Trig</twSrc><twDest BELType="FF">LT_Trig/Trig</twDest><twTotPathDel>0.541</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>LT_Trig/Trig</twSrc><twDest BELType='FF'>LT_Trig/Trig</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y142.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">Clk160</twSrcClk><twPathDel><twSite>SLICE_X62Y142.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>LT_Trig/Trig</twComp><twBEL>LT_Trig/Trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y142.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>LT_Trig/Trig</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X62Y142.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">-0.143</twDelInfo><twComp>LT_Trig/Trig</twComp><twBEL>LT_Trig/Mmux_Trig_PWR_10_o_MUX_4_o11</twBEL><twBEL>LT_Trig/Trig</twBEL></twPathDel><twLogDel>0.188</twLogDel><twRouteDel>0.353</twRouteDel><twTotDel>0.541</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">Clk160</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="119"><twPinLimitBanner>Component Switching Limit Checks: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP &quot;DLL_CLKFX_BUF&quot; TS_Qclock / 4 HIGH 50%
        INPUT_JITTER 0.375 ns;</twPinLimitBanner><twPinLimit anchorID="120" type="MINLOWPULSE" name="Tcl" slack="5.192" period="6.250" constraintValue="3.125" deviceLimit="0.529" physResource="AverData_med&lt;1&gt;/CLK" logResource="AverData_med_1/CK" locationPin="SLICE_X48Y136.CLK" clockNet="Clk160"/><twPinLimit anchorID="121" type="MINLOWPULSE" name="Tcl" slack="5.192" period="6.250" constraintValue="3.125" deviceLimit="0.529" physResource="AverData_med&lt;2&gt;/CLK" logResource="AverData_med_2/CK" locationPin="SLICE_X48Y137.CLK" clockNet="Clk160"/><twPinLimit anchorID="122" type="MINLOWPULSE" name="Tcl" slack="5.192" period="6.250" constraintValue="3.125" deviceLimit="0.529" physResource="AverData_med&lt;2&gt;/CLK" logResource="AverData_med_3/CK" locationPin="SLICE_X48Y137.CLK" clockNet="Clk160"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="123"><twConstRollup name="TS_Qclock" fullName="TS_Qclock = PERIOD TIMEGRP &quot;Qclock&quot; 25 ns HIGH 50% INPUT_JITTER 0.375 ns;" type="origin" depth="0" requirement="25.000" prefType="period" actual="10.000" actualRollup="18.948" errors="0" errorRollup="0" items="191" itemsRollup="1000"/><twConstRollup name="TS_DLL_CLK0_BUF" fullName="TS_DLL_CLK0_BUF = PERIOD TIMEGRP &quot;DLL_CLK0_BUF&quot; TS_Qclock HIGH 50%         INPUT_JITTER 0.375 ns;" type="child" depth="1" requirement="25.000" prefType="period" actual="17.184" actualRollup="N/A" errors="0" errorRollup="0" items="344" itemsRollup="0"/><twConstRollup name="TS_DLL_CLK2X_BUF" fullName="TS_DLL_CLK2X_BUF = PERIOD TIMEGRP &quot;DLL_CLK2X_BUF&quot; TS_Qclock / 2 HIGH 50%         INPUT_JITTER 0.375 ns;" type="child" depth="1" requirement="12.500" prefType="period" actual="4.874" actualRollup="N/A" errors="0" errorRollup="0" items="358" itemsRollup="0"/><twConstRollup name="TS_DLL_CLKFX_BUF" fullName="TS_DLL_CLKFX_BUF = PERIOD TIMEGRP &quot;DLL_CLKFX_BUF&quot; TS_Qclock / 4 HIGH 50%         INPUT_JITTER 0.375 ns;" type="child" depth="1" requirement="6.250" prefType="period" actual="4.737" actualRollup="N/A" errors="0" errorRollup="0" items="298" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="124">0</twUnmetConstCnt><twDataSheet anchorID="125" twNameLen="17"><twClk2SUList anchorID="126" twDestWidth="17"><twDest>ADC_DCO_LVDS&lt;0&gt;</twDest><twClk2SU><twSrc>ADC_DCO_LVDS&lt;0&gt;</twSrc><twRiseRise>2.555</twRiseRise></twClk2SU><twClk2SU><twSrc>ADC_DCO_LVDS_n&lt;0&gt;</twSrc><twRiseRise>2.555</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="127" twDestWidth="17"><twDest>ADC_DCO_LVDS_n&lt;0&gt;</twDest><twClk2SU><twSrc>ADC_DCO_LVDS&lt;0&gt;</twSrc><twRiseRise>2.555</twRiseRise></twClk2SU><twClk2SU><twSrc>ADC_DCO_LVDS_n&lt;0&gt;</twSrc><twRiseRise>2.555</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="128" twDestWidth="6"><twDest>FCT_40</twDest><twClk2SU><twSrc>FCT_40</twSrc><twRiseRise>4.097</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="129" twDestWidth="6"><twDest>Qclock</twDest><twClk2SU><twSrc>Qclock</twSrc><twRiseRise>4.737</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="130"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>1380</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>635</twConnCnt></twConstCov><twStats anchorID="131"><twMinPer>17.184</twMinPer><twFootnote number="1" /><twMaxFreq>58.194</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Aug 07 17:17:29 2019 </twTimestamp></twFoot><twClientInfo anchorID="132"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 374 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
