m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA/16.1/Verilog
vdecoder3to8
!s110 1522688705
!i10b 1
!s100 `<C<ZE`Fh_]ZJonAla=nm1
IcHdCJYQleg@ZNTBl[M;_k2
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1522688280
8C:/intelFPGA/16.1/Verilog/decoder3to8.v
FC:/intelFPGA/16.1/Verilog/decoder3to8.v
L0 2
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1522688705.000000
!s107 C:/intelFPGA/16.1/Verilog/decoder3to8.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA/16.1/Verilog/decoder3to8.v|
!i113 1
Z3 o-work work
Z4 tCvgOpt 0
vdecoder3to8_tb
!s110 1522688729
!i10b 1
!s100 dC8>fdg9mZG8Sk49a0A@[3
I`:`=XOVB^aGDZi82Z<9241
R1
R0
w1522688725
8C:/intelFPGA/16.1/Verilog/decoder3to8_tb.v
FC:/intelFPGA/16.1/Verilog/decoder3to8_tb.v
L0 1
R2
r1
!s85 0
31
!s108 1522688729.000000
!s107 C:/intelFPGA/16.1/Verilog/decoder3to8_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA/16.1/Verilog/decoder3to8_tb.v|
!i113 1
R3
R4
