// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingDataflowPartition_0_IODMA_0_Mem2Stream_Batch_64u_3072u_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        in_r,
        dma2dwc1_din,
        dma2dwc1_num_data_valid,
        dma2dwc1_fifo_cap,
        dma2dwc1_full_n,
        dma2dwc1_write,
        numReps,
        numReps_c_din,
        numReps_c_num_data_valid,
        numReps_c_fifo_cap,
        numReps_c_full_n,
        numReps_c_write
);

parameter    ap_ST_fsm_state1 = 18'd1;
parameter    ap_ST_fsm_state2 = 18'd2;
parameter    ap_ST_fsm_state3 = 18'd4;
parameter    ap_ST_fsm_state4 = 18'd8;
parameter    ap_ST_fsm_state5 = 18'd16;
parameter    ap_ST_fsm_state6 = 18'd32;
parameter    ap_ST_fsm_state7 = 18'd64;
parameter    ap_ST_fsm_state8 = 18'd128;
parameter    ap_ST_fsm_state9 = 18'd256;
parameter    ap_ST_fsm_state10 = 18'd512;
parameter    ap_ST_fsm_state11 = 18'd1024;
parameter    ap_ST_fsm_state12 = 18'd2048;
parameter    ap_ST_fsm_state13 = 18'd4096;
parameter    ap_ST_fsm_state14 = 18'd8192;
parameter    ap_ST_fsm_state15 = 18'd16384;
parameter    ap_ST_fsm_state16 = 18'd32768;
parameter    ap_ST_fsm_state17 = 18'd65536;
parameter    ap_ST_fsm_state18 = 18'd131072;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [63:0] m_axi_gmem_WDATA;
output  [7:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [63:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [8:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [63:0] in_r;
output  [63:0] dma2dwc1_din;
input  [1:0] dma2dwc1_num_data_valid;
input  [1:0] dma2dwc1_fifo_cap;
input   dma2dwc1_full_n;
output   dma2dwc1_write;
input  [31:0] numReps;
output  [31:0] numReps_c_din;
input  [1:0] numReps_c_num_data_valid;
input  [1:0] numReps_c_fifo_cap;
input   numReps_c_full_n;
output   numReps_c_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg m_axi_gmem_ARVALID;
reg[63:0] m_axi_gmem_ARADDR;
reg[0:0] m_axi_gmem_ARID;
reg[31:0] m_axi_gmem_ARLEN;
reg[2:0] m_axi_gmem_ARSIZE;
reg[1:0] m_axi_gmem_ARBURST;
reg[1:0] m_axi_gmem_ARLOCK;
reg[3:0] m_axi_gmem_ARCACHE;
reg[2:0] m_axi_gmem_ARPROT;
reg[3:0] m_axi_gmem_ARQOS;
reg[3:0] m_axi_gmem_ARREGION;
reg[0:0] m_axi_gmem_ARUSER;
reg m_axi_gmem_RREADY;
reg[63:0] dma2dwc1_din;
reg dma2dwc1_write;
reg numReps_c_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_state3;
reg   [0:0] icmp_ln168_reg_254;
reg    numReps_c_blk_n;
wire   [3:0] empty_fu_124_p1;
reg   [3:0] empty_reg_243;
wire   [0:0] icmp_ln168_fu_145_p2;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln166_fu_136_p2;
reg   [60:0] trunc_ln1_reg_258;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_ap_start;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_ap_done;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_ap_idle;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_ap_ready;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_AWVALID;
wire   [63:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_AWADDR;
wire   [0:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_AWID;
wire   [31:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_AWLEN;
wire   [2:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_AWSIZE;
wire   [1:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_AWBURST;
wire   [1:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_AWLOCK;
wire   [3:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_AWCACHE;
wire   [2:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_AWPROT;
wire   [3:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_AWQOS;
wire   [3:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_AWREGION;
wire   [0:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_AWUSER;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_WVALID;
wire   [63:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_WDATA;
wire   [7:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_WSTRB;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_WLAST;
wire   [0:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_WID;
wire   [0:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_WUSER;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARVALID;
wire   [63:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARADDR;
wire   [0:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARID;
wire   [31:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARLEN;
wire   [2:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARSIZE;
wire   [1:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARBURST;
wire   [1:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARLOCK;
wire   [3:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARCACHE;
wire   [2:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARPROT;
wire   [3:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARQOS;
wire   [3:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARREGION;
wire   [0:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARUSER;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_RREADY;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_BREADY;
wire   [63:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_dma2dwc1_din;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_dma2dwc1_write;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_ap_start;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_ap_done;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_ap_idle;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_ap_ready;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_AWVALID;
wire   [63:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_AWADDR;
wire   [0:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_AWID;
wire   [31:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_AWLEN;
wire   [2:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_AWSIZE;
wire   [1:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_AWBURST;
wire   [1:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_AWLOCK;
wire   [3:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_AWCACHE;
wire   [2:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_AWPROT;
wire   [3:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_AWQOS;
wire   [3:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_AWREGION;
wire   [0:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_AWUSER;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_WVALID;
wire   [63:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_WDATA;
wire   [7:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_WSTRB;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_WLAST;
wire   [0:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_WID;
wire   [0:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_WUSER;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARVALID;
wire   [63:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARADDR;
wire   [0:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARID;
wire   [31:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARLEN;
wire   [2:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARSIZE;
wire   [1:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARBURST;
wire   [1:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARLOCK;
wire   [3:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARCACHE;
wire   [2:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARPROT;
wire   [3:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARQOS;
wire   [3:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARREGION;
wire   [0:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARUSER;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_RREADY;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_BREADY;
wire   [63:0] grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_dma2dwc1_din;
wire    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_dma2dwc1_write;
reg    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_ap_start_reg;
wire    ap_CS_fsm_state18;
wire  signed [63:0] sext_ln140_fu_195_p1;
reg    ap_block_state3_io;
reg   [31:0] rep_fu_74;
wire   [31:0] rep_3_fu_205_p2;
wire   [31:0] rep_2_fu_215_p2;
reg    ap_block_state1;
wire   [3:0] trunc_ln163_fu_141_p1;
wire   [31:0] shl_ln170_fu_150_p2;
wire   [31:0] shl_ln170_1_fu_156_p2;
wire   [31:0] sub_ln170_fu_162_p2;
wire   [34:0] shl_ln1_fu_168_p3;
wire   [63:0] zext_ln140_fu_176_p1;
wire   [63:0] add_ln140_fu_180_p2;
reg   [17:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_block_state11_on_subcall_done;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 18'd1;
#0 grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_ap_start_reg = 1'b0;
#0 grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_ap_start_reg = 1'b0;
end

StreamingDataflowPartition_0_IODMA_0_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11 grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_ap_start),
    .ap_done(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_ap_done),
    .ap_idle(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_ap_idle),
    .ap_ready(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_ap_ready),
    .m_axi_gmem_AWVALID(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
    .m_axi_gmem_RREADY(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
    .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
    .m_axi_gmem_RID(m_axi_gmem_RID),
    .m_axi_gmem_RFIFONUM(m_axi_gmem_RFIFONUM),
    .m_axi_gmem_RUSER(m_axi_gmem_RUSER),
    .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .dma2dwc1_din(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_dma2dwc1_din),
    .dma2dwc1_num_data_valid(2'd0),
    .dma2dwc1_fifo_cap(2'd0),
    .dma2dwc1_full_n(dma2dwc1_full_n),
    .dma2dwc1_write(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_dma2dwc1_write),
    .sext_ln140(trunc_ln1_reg_258)
);

StreamingDataflowPartition_0_IODMA_0_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1 grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_ap_start),
    .ap_done(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_ap_done),
    .ap_idle(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_ap_idle),
    .ap_ready(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_ap_ready),
    .m_axi_gmem_AWVALID(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
    .m_axi_gmem_RREADY(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
    .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
    .m_axi_gmem_RID(m_axi_gmem_RID),
    .m_axi_gmem_RFIFONUM(m_axi_gmem_RFIFONUM),
    .m_axi_gmem_RUSER(m_axi_gmem_RUSER),
    .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .dma2dwc1_din(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_dma2dwc1_din),
    .dma2dwc1_num_data_valid(2'd0),
    .dma2dwc1_fifo_cap(2'd0),
    .dma2dwc1_full_n(dma2dwc1_full_n),
    .dma2dwc1_write(grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_dma2dwc1_write),
    .sext_ln140(trunc_ln1_reg_258)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln166_fu_136_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_ap_start_reg <= 1'b1;
        end else if ((grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_ap_ready == 1'b1)) begin
            grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_ap_start_reg <= 1'b1;
        end else if ((grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_ap_ready == 1'b1)) begin
            grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (numReps_c_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rep_fu_74 <= 32'd0;
    end else if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln168_reg_254 == 1'd1))) begin
        rep_fu_74 <= rep_2_fu_215_p2;
    end else if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln168_reg_254 == 1'd0))) begin
        rep_fu_74 <= rep_3_fu_205_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        empty_reg_243 <= empty_fu_124_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln166_fu_136_p2 == 1'd0))) begin
        icmp_ln168_reg_254 <= icmp_ln168_fu_145_p2;
        trunc_ln1_reg_258 <= {{add_ln140_fu_180_p2[63:3]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state11_on_subcall_done)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (real_start == 1'b0) | (numReps_c_full_n == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state3_io)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln166_fu_136_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        if ((icmp_ln168_reg_254 == 1'd1)) begin
            dma2dwc1_din = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_dma2dwc1_din;
        end else if ((icmp_ln168_reg_254 == 1'd0)) begin
            dma2dwc1_din = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_dma2dwc1_din;
        end else begin
            dma2dwc1_din = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_dma2dwc1_din;
        end
    end else begin
        dma2dwc1_din = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_dma2dwc1_din;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        if ((icmp_ln168_reg_254 == 1'd1)) begin
            dma2dwc1_write = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_dma2dwc1_write;
        end else if ((icmp_ln168_reg_254 == 1'd0)) begin
            dma2dwc1_write = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_dma2dwc1_write;
        end else begin
            dma2dwc1_write = 1'b0;
        end
    end else begin
        dma2dwc1_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state3) & (icmp_ln168_reg_254 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln168_reg_254 == 1'd1)))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln166_fu_136_p2 == 1'd1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln168_reg_254 == 1'd0)) | ((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln168_reg_254 == 1'd1)))) begin
        m_axi_gmem_ARADDR = sext_ln140_fu_195_p1;
    end else if (((1'b1 == ap_CS_fsm_state18) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln168_reg_254 == 1'd1)))) begin
        m_axi_gmem_ARADDR = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state10) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln168_reg_254 == 1'd0)))) begin
        m_axi_gmem_ARADDR = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARADDR;
    end else begin
        m_axi_gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln168_reg_254 == 1'd1)))) begin
        m_axi_gmem_ARBURST = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state10) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln168_reg_254 == 1'd0)))) begin
        m_axi_gmem_ARBURST = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARBURST;
    end else begin
        m_axi_gmem_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln168_reg_254 == 1'd1)))) begin
        m_axi_gmem_ARCACHE = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state10) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln168_reg_254 == 1'd0)))) begin
        m_axi_gmem_ARCACHE = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARCACHE;
    end else begin
        m_axi_gmem_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln168_reg_254 == 1'd1)))) begin
        m_axi_gmem_ARID = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARID;
    end else if (((1'b1 == ap_CS_fsm_state10) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln168_reg_254 == 1'd0)))) begin
        m_axi_gmem_ARID = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARID;
    end else begin
        m_axi_gmem_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln168_reg_254 == 1'd1))) begin
        m_axi_gmem_ARLEN = 32'd6144;
    end else if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln168_reg_254 == 1'd0))) begin
        m_axi_gmem_ARLEN = 32'd384;
    end else if (((1'b1 == ap_CS_fsm_state18) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln168_reg_254 == 1'd1)))) begin
        m_axi_gmem_ARLEN = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state10) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln168_reg_254 == 1'd0)))) begin
        m_axi_gmem_ARLEN = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARLEN;
    end else begin
        m_axi_gmem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln168_reg_254 == 1'd1)))) begin
        m_axi_gmem_ARLOCK = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state10) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln168_reg_254 == 1'd0)))) begin
        m_axi_gmem_ARLOCK = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARLOCK;
    end else begin
        m_axi_gmem_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln168_reg_254 == 1'd1)))) begin
        m_axi_gmem_ARPROT = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state10) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln168_reg_254 == 1'd0)))) begin
        m_axi_gmem_ARPROT = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARPROT;
    end else begin
        m_axi_gmem_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln168_reg_254 == 1'd1)))) begin
        m_axi_gmem_ARQOS = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state10) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln168_reg_254 == 1'd0)))) begin
        m_axi_gmem_ARQOS = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARQOS;
    end else begin
        m_axi_gmem_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln168_reg_254 == 1'd1)))) begin
        m_axi_gmem_ARREGION = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state10) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln168_reg_254 == 1'd0)))) begin
        m_axi_gmem_ARREGION = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARREGION;
    end else begin
        m_axi_gmem_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln168_reg_254 == 1'd1)))) begin
        m_axi_gmem_ARSIZE = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state10) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln168_reg_254 == 1'd0)))) begin
        m_axi_gmem_ARSIZE = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARSIZE;
    end else begin
        m_axi_gmem_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln168_reg_254 == 1'd1)))) begin
        m_axi_gmem_ARUSER = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state10) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln168_reg_254 == 1'd0)))) begin
        m_axi_gmem_ARUSER = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARUSER;
    end else begin
        m_axi_gmem_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln168_reg_254 == 1'd0)) | ((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln168_reg_254 == 1'd1)))) begin
        m_axi_gmem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state18) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln168_reg_254 == 1'd1)))) begin
        m_axi_gmem_ARVALID = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state10) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln168_reg_254 == 1'd0)))) begin
        m_axi_gmem_ARVALID = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_ARVALID;
    end else begin
        m_axi_gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln168_reg_254 == 1'd1)))) begin
        m_axi_gmem_RREADY = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state10) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln168_reg_254 == 1'd0)))) begin
        m_axi_gmem_RREADY = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_m_axi_gmem_RREADY;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        numReps_c_blk_n = numReps_c_full_n;
    end else begin
        numReps_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (numReps_c_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        numReps_c_write = 1'b1;
    end else begin
        numReps_c_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (numReps_c_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln166_fu_136_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln168_reg_254 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln168_reg_254 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln140_fu_180_p2 = (zext_ln140_fu_176_p1 + in_r);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0) | (numReps_c_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state11_on_subcall_done = (((grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_ap_done == 1'b0) & (icmp_ln168_reg_254 == 1'd1)) | ((grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_ap_done == 1'b0) & (icmp_ln168_reg_254 == 1'd0)));
end

always @ (*) begin
    ap_block_state3_io = (((m_axi_gmem_ARREADY == 1'b0) & (icmp_ln168_reg_254 == 1'd0)) | ((m_axi_gmem_ARREADY == 1'b0) & (icmp_ln168_reg_254 == 1'd1)));
end

assign ap_ready = internal_ap_ready;

assign empty_fu_124_p1 = numReps[3:0];

assign grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_ap_start = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_11_fu_106_ap_start_reg;

assign grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_ap_start = grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_115_ap_start_reg;

assign icmp_ln166_fu_136_p2 = ((rep_fu_74 == numReps) ? 1'b1 : 1'b0);

assign icmp_ln168_fu_145_p2 = ((empty_reg_243 == trunc_ln163_fu_141_p1) ? 1'b1 : 1'b0);

assign m_axi_gmem_AWADDR = 64'd0;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd0;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_AWVALID = 1'b0;

assign m_axi_gmem_BREADY = 1'b0;

assign m_axi_gmem_WDATA = 64'd0;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 8'd0;

assign m_axi_gmem_WUSER = 1'd0;

assign m_axi_gmem_WVALID = 1'b0;

assign numReps_c_din = numReps;

assign rep_2_fu_215_p2 = (rep_fu_74 + 32'd16);

assign rep_3_fu_205_p2 = (rep_fu_74 + 32'd1);

assign sext_ln140_fu_195_p1 = $signed(trunc_ln1_reg_258);

assign shl_ln170_1_fu_156_p2 = rep_fu_74 << 32'd7;

assign shl_ln170_fu_150_p2 = rep_fu_74 << 32'd9;

assign shl_ln1_fu_168_p3 = {{sub_ln170_fu_162_p2}, {3'd0}};

assign start_out = real_start;

assign sub_ln170_fu_162_p2 = (shl_ln170_fu_150_p2 - shl_ln170_1_fu_156_p2);

assign trunc_ln163_fu_141_p1 = rep_fu_74[3:0];

assign zext_ln140_fu_176_p1 = shl_ln1_fu_168_p3;

endmodule //StreamingDataflowPartition_0_IODMA_0_Mem2Stream_Batch_64u_3072u_s
