# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../ees_351_selftest.ip_user_files/xilinx.com_user_but_led_1.0/but_led.v" \
"../../../../../../../../Artix/temp/tb_gpio.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
