// This program was cloned from: https://github.com/Aryavardhan37/Verilog_codes
// License: MIT License

module not_gate(a,y);
input a;
output y;
not(y,a);
endmodule