<rss version="2.0">
  <channel>
    <title>GitHub Systemverilog Languages Daily Trending</title>
    <link>https://github.com/isboyjc/github-trending-api</link>
    <description>Daily Trending of Systemverilog Languages in GitHub</description>
    <pubDate>Tue, 11 Nov 2025 07:17:01 GMT</pubDate>
    <item>
      <title>aws/aws-fpga</title>
      <link>https://github.com/aws/aws-fpga</link>
      <description>Official repository of the AWS EC2 FPGA Hardware and Software Development Kit</description>
      <guid>https://github.com/aws/aws-fpga</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>1,616</stars>
      <forks>532</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/23247657?s=40&amp;v=4</avatar>
          <name>kristopk</name>
          <url>https://github.com/kristopk</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/23247716?s=40&amp;v=4</avatar>
          <name>deeppat</name>
          <url>https://github.com/deeppat</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/23534756?s=40&amp;v=4</avatar>
          <name>AWSGH</name>
          <url>https://github.com/AWSGH</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/174385813?s=40&amp;v=4</avatar>
          <name>mjthimm</name>
          <url>https://github.com/mjthimm</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/82236989?s=40&amp;v=4</avatar>
          <name>kyyalama2</name>
          <url>https://github.com/kyyalama2</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>chipsalliance/Cores-VeeR-EL2</title>
      <link>https://github.com/chipsalliance/Cores-VeeR-EL2</link>
      <description>VeeR EL2 Core</description>
      <guid>https://github.com/chipsalliance/Cores-VeeR-EL2</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>302</stars>
      <forks>91</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3785621?s=40&amp;v=4</avatar>
          <name>kgugala</name>
          <url>https://github.com/kgugala</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/38781500?s=40&amp;v=4</avatar>
          <name>tmichalak</name>
          <url>https://github.com/tmichalak</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/47315577?s=40&amp;v=4</avatar>
          <name>mkurc-ant</name>
          <url>https://github.com/mkurc-ant</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/48583927?s=40&amp;v=4</avatar>
          <name>wsipak</name>
          <url>https://github.com/wsipak</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/120088471?s=40&amp;v=4</avatar>
          <name>mczyz-antmicro</name>
          <url>https://github.com/mczyz-antmicro</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>openhwgroup/cvw</title>
      <link>https://github.com/openhwgroup/cvw</link>
      <description>CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.</description>
      <guid>https://github.com/openhwgroup/cvw</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>434</stars>
      <forks>322</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/74973295?s=40&amp;v=4</avatar>
          <name>davidharrishmc</name>
          <url>https://github.com/davidharrishmc</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/568353?s=40&amp;v=4</avatar>
          <name>rosethompson</name>
          <url>https://github.com/rosethompson</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/25440394?s=40&amp;v=4</avatar>
          <name>jordancarlin</name>
          <url>https://github.com/jordancarlin</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/51968757?s=40&amp;v=4</avatar>
          <name>BBracker</name>
          <url>https://github.com/BBracker</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/76259960?s=40&amp;v=4</avatar>
          <name>kparry4</name>
          <url>https://github.com/kparry4</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>lowRISC/opentitan</title>
      <link>https://github.com/lowRISC/opentitan</link>
      <description>OpenTitan: Open source silicon root of trust</description>
      <guid>https://github.com/lowRISC/opentitan</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>3,016</stars>
      <forks>910</forks>
      <addStars>4</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/104845?s=40&amp;v=4</avatar>
          <name>rswarbrick</name>
          <url>https://github.com/rswarbrick</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/41358501?s=40&amp;v=4</avatar>
          <name>msfschaffner</name>
          <url>https://github.com/msfschaffner</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11466553?s=40&amp;v=4</avatar>
          <name>cindychip</name>
          <url>https://github.com/cindychip</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/5633066?s=40&amp;v=4</avatar>
          <name>timothytrippel</name>
          <url>https://github.com/timothytrippel</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/20307557?s=40&amp;v=4</avatar>
          <name>vogelpi</name>
          <url>https://github.com/vogelpi</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>openhwgroup/cvfpu</title>
      <link>https://github.com/openhwgroup/cvfpu</link>
      <description>Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.</description>
      <guid>https://github.com/openhwgroup/cvfpu</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>539</stars>
      <forks>145</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/9446837?s=40&amp;v=4</avatar>
          <name>michael-platzer</name>
          <url>https://github.com/michael-platzer</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/199415?s=40&amp;v=4</avatar>
          <name>zarubaf</name>
          <url>https://github.com/zarubaf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/55843305?s=40&amp;v=4</avatar>
          <name>lucabertaccini</name>
          <url>https://github.com/lucabertaccini</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/18549773?s=40&amp;v=4</avatar>
          <name>davideschiavone</name>
          <url>https://github.com/davideschiavone</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/33124232?s=40&amp;v=4</avatar>
          <name>stmach</name>
          <url>https://github.com/stmach</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>pulp-platform/fpu_div_sqrt_mvp</title>
      <link>https://github.com/pulp-platform/fpu_div_sqrt_mvp</link>
      <description>[UNRELEASED] FP div/sqrt unit for transprecision</description>
      <guid>https://github.com/pulp-platform/fpu_div_sqrt_mvp</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>24</stars>
      <forks>17</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/33124232?s=40&amp;v=4</avatar>
          <name>stmach</name>
          <url>https://github.com/stmach</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/199415?s=40&amp;v=4</avatar>
          <name>zarubaf</name>
          <url>https://github.com/zarubaf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3583291?s=40&amp;v=4</avatar>
          <name>andreaskurth</name>
          <url>https://github.com/andreaskurth</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/28906668?s=40&amp;v=4</avatar>
          <name>flaviens</name>
          <url>https://github.com/flaviens</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/55843305?s=40&amp;v=4</avatar>
          <name>lucabertaccini</name>
          <url>https://github.com/lucabertaccini</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>lowRISC/ibex</title>
      <link>https://github.com/lowRISC/ibex</link>
      <description>Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.</description>
      <guid>https://github.com/lowRISC/ibex</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>1,664</stars>
      <forks>661</forks>
      <addStars>4</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/471032?s=40&amp;v=4</avatar>
          <name>GregAC</name>
          <url>https://github.com/GregAC</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/104845?s=40&amp;v=4</avatar>
          <name>rswarbrick</name>
          <url>https://github.com/rswarbrick</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1159506?s=40&amp;v=4</avatar>
          <name>Atokulus</name>
          <url>https://github.com/Atokulus</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/20307557?s=40&amp;v=4</avatar>
          <name>vogelpi</name>
          <url>https://github.com/vogelpi</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2758621?s=40&amp;v=4</avatar>
          <name>atraber</name>
          <url>https://github.com/atraber</url>
        </contributor>
      </contributors>
    </item>
  </channel>
</rss>