<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/x86/tlb.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_c21774f8bc9f0de15163573e5f5fa2b5.html">x86</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">tlb.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="x86_2tlb_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2007-2008 The Hewlett-Packard Development Company</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="x86_2tlb_8hh.html">arch/x86/tlb.hh</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &lt;cstring&gt;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &lt;memory&gt;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="generic_2mmapped__ipr_8hh.html">arch/generic/mmapped_ipr.hh</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2x86_2faults_8hh.html">arch/x86/faults.hh</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="microldstop_8hh.html">arch/x86/insts/microldstop.hh</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="pagetable__walker_8hh.html">arch/x86/pagetable_walker.hh</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2x86_2regs_2misc_8hh.html">arch/x86/regs/misc.hh</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="msr_8hh.html">arch/x86/regs/msr.hh</a>&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="x86__traits_8hh.html">arch/x86/x86_traits.hh</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2trace_8hh.html">base/trace.hh</a>&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;debug/TLB.hh&quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="page__table_8hh.html">mem/page_table.hh</a>&quot;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="request_8hh.html">mem/request.hh</a>&quot;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="full__system_8hh.html">sim/full_system.hh</a>&quot;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim_2process_8hh.html">sim/process.hh</a>&quot;</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceX86ISA.html">X86ISA</a> {</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classX86ISA_1_1TLB.html#a505bcd412abb15ec6e6d2a6bef5a5aef">   62</a></span>&#160;<a class="code" href="classX86ISA_1_1TLB.html#a505bcd412abb15ec6e6d2a6bef5a5aef">TLB::TLB</a>(<span class="keyword">const</span> <a class="code" href="classX86ISA_1_1TLB.html#a8f50dbf2d3b177705085b4337741c55e">Params</a> *<a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>)</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    : <a class="code" href="classBaseTLB.html">BaseTLB</a>(p), configAddress(0), size(p-&gt;size),</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;      <a class="code" href="namespaceArmISA.html#af99b9a9cf2253406a36163bb6492680d">tlb</a>(size), lruSeq(0)</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;{</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classX86ISA_1_1TLB.html#ad5629257f768d016e4dc9a7202f4497b">size</a>)</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;TLBs must have a non-zero size.\n&quot;</span>);</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a> = 0; <a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a> &lt; <a class="code" href="classX86ISA_1_1TLB.html#ad5629257f768d016e4dc9a7202f4497b">size</a>; <a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a>++) {</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        <a class="code" href="classX86ISA_1_1TLB.html#a07b0b3f6222235f729058e713a36ffb8">tlb</a>[<a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a>].trieHandle = NULL;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        <a class="code" href="classX86ISA_1_1TLB.html#ac7b47e4db2317953851b0a7d12ed4c17">freeList</a>.push_back(&amp;<a class="code" href="classX86ISA_1_1TLB.html#a07b0b3f6222235f729058e713a36ffb8">tlb</a>[<a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a>]);</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    }</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <a class="code" href="classX86ISA_1_1TLB.html#a818d92ce45a35ccd1bb3a8892395a66e">walker</a> = p-&gt;walker;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <a class="code" href="classX86ISA_1_1TLB.html#a818d92ce45a35ccd1bb3a8892395a66e">walker</a>-&gt;<a class="code" href="classX86ISA_1_1Walker.html#ac6deb440ec762dcb8b22eed04b7dde77">setTLB</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;}</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="classX86ISA_1_1TLB.html#a555d25933c347e54add060f07ec734cf">   79</a></span>&#160;<a class="code" href="classX86ISA_1_1TLB.html#a555d25933c347e54add060f07ec734cf">TLB::evictLRU</a>()</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;{</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="comment">// Find the entry with the lowest (and hence least recently updated)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="comment">// sequence number.</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="keywordtype">unsigned</span> lru = 0;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 1; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classX86ISA_1_1TLB.html#ad5629257f768d016e4dc9a7202f4497b">size</a>; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classX86ISA_1_1TLB.html#a07b0b3f6222235f729058e713a36ffb8">tlb</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].<a class="code" href="classX86ISA_1_1TLB.html#a3588fddb1b250a6aee2d2ef7ae5ed2d9">lruSeq</a> &lt; <a class="code" href="classX86ISA_1_1TLB.html#a07b0b3f6222235f729058e713a36ffb8">tlb</a>[lru].<a class="code" href="classX86ISA_1_1TLB.html#a3588fddb1b250a6aee2d2ef7ae5ed2d9">lruSeq</a>)</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;            lru = <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    }</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    assert(<a class="code" href="classX86ISA_1_1TLB.html#a07b0b3f6222235f729058e713a36ffb8">tlb</a>[lru].trieHandle);</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <a class="code" href="classX86ISA_1_1TLB.html#a7e3d4b40d30287f046c9fa634ccee28b">trie</a>.<a class="code" href="classTrie.html#a859b4140afa401bda76b32048c3d1518">remove</a>(<a class="code" href="classX86ISA_1_1TLB.html#a07b0b3f6222235f729058e713a36ffb8">tlb</a>[lru].trieHandle);</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <a class="code" href="classX86ISA_1_1TLB.html#a07b0b3f6222235f729058e713a36ffb8">tlb</a>[lru].trieHandle = NULL;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <a class="code" href="classX86ISA_1_1TLB.html#ac7b47e4db2317953851b0a7d12ed4c17">freeList</a>.push_back(&amp;<a class="code" href="classX86ISA_1_1TLB.html#a07b0b3f6222235f729058e713a36ffb8">tlb</a>[lru]);</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;}</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<a class="code" href="structX86ISA_1_1TlbEntry.html">TlbEntry</a> *</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="classX86ISA_1_1TLB.html#ab4e91798a14ed0e23597e81fed76b754">   97</a></span>&#160;<a class="code" href="classX86ISA_1_1TLB.html#ab4e91798a14ed0e23597e81fed76b754">TLB::insert</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vpn, <span class="keyword">const</span> <a class="code" href="structX86ISA_1_1TlbEntry.html">TlbEntry</a> &amp;entry)</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;{</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="comment">// If somebody beat us to it, just use that existing entry.</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <a class="code" href="structX86ISA_1_1TlbEntry.html">TlbEntry</a> *newEntry = <a class="code" href="classX86ISA_1_1TLB.html#a7e3d4b40d30287f046c9fa634ccee28b">trie</a>.<a class="code" href="classTrie.html#a9869001ec9a0be18734fe51490bde0b1">lookup</a>(vpn);</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="keywordflow">if</span> (newEntry) {</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        assert(newEntry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#a33008235d1fc683b8a833852b8d34c61">vaddr</a> == vpn);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        <span class="keywordflow">return</span> newEntry;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    }</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classX86ISA_1_1TLB.html#ac7b47e4db2317953851b0a7d12ed4c17">freeList</a>.empty())</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        <a class="code" href="classX86ISA_1_1TLB.html#a555d25933c347e54add060f07ec734cf">evictLRU</a>();</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    newEntry = <a class="code" href="classX86ISA_1_1TLB.html#ac7b47e4db2317953851b0a7d12ed4c17">freeList</a>.front();</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <a class="code" href="classX86ISA_1_1TLB.html#ac7b47e4db2317953851b0a7d12ed4c17">freeList</a>.pop_front();</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    *newEntry = entry;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    newEntry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#a327401c6f58939702cd13961838528b1">lruSeq</a> = <a class="code" href="classX86ISA_1_1TLB.html#a4daee54b9ac33897bca3c94737e1e6b5">nextSeq</a>();</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    newEntry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#a33008235d1fc683b8a833852b8d34c61">vaddr</a> = vpn;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    newEntry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#ac99a3fa21407f1fe6f31ef71ac2cc562">trieHandle</a> =</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <a class="code" href="classX86ISA_1_1TLB.html#a7e3d4b40d30287f046c9fa634ccee28b">trie</a>.<a class="code" href="classTrie.html#a08a687c5c9247a56d7bbf49c92b2180b">insert</a>(vpn, <a class="code" href="classTrie.html#aa501a1ec7d090b5d61e511e80ec7df14">TlbEntryTrie::MaxBits</a> - entry.<a class="code" href="structX86ISA_1_1TlbEntry.html#a4ff8eebfb327fb36e46f249421f403b5">logBytes</a>, newEntry);</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="keywordflow">return</span> newEntry;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;}</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<a class="code" href="structX86ISA_1_1TlbEntry.html">TlbEntry</a> *</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="classX86ISA_1_1TLB.html#a869f6665c4ffca6ab60c1d68404d4e2c">  121</a></span>&#160;<a class="code" href="classX86ISA_1_1TLB.html#a869f6665c4ffca6ab60c1d68404d4e2c">TLB::lookup</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#aa9331aab1c34d5babc25ea53e521b708">va</a>, <span class="keywordtype">bool</span> update_lru)</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;{</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <a class="code" href="structX86ISA_1_1TlbEntry.html">TlbEntry</a> *entry = <a class="code" href="classX86ISA_1_1TLB.html#a7e3d4b40d30287f046c9fa634ccee28b">trie</a>.<a class="code" href="classTrie.html#a9869001ec9a0be18734fe51490bde0b1">lookup</a>(va);</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="keywordflow">if</span> (entry &amp;&amp; update_lru)</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        entry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#a327401c6f58939702cd13961838528b1">lruSeq</a> = <a class="code" href="classX86ISA_1_1TLB.html#a4daee54b9ac33897bca3c94737e1e6b5">nextSeq</a>();</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="keywordflow">return</span> entry;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;}</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="classX86ISA_1_1TLB.html#ae8761eaea1bdfeed088d4ad745a17e4f">  130</a></span>&#160;<a class="code" href="classX86ISA_1_1TLB.html#ae8761eaea1bdfeed088d4ad745a17e4f">TLB::flushAll</a>()</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;{</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classX86ISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Invalidating all entries.\n&quot;</span>);</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classX86ISA_1_1TLB.html#ad5629257f768d016e4dc9a7202f4497b">size</a>; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classX86ISA_1_1TLB.html#a07b0b3f6222235f729058e713a36ffb8">tlb</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].trieHandle) {</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;            <a class="code" href="classX86ISA_1_1TLB.html#a7e3d4b40d30287f046c9fa634ccee28b">trie</a>.<a class="code" href="classTrie.html#a859b4140afa401bda76b32048c3d1518">remove</a>(<a class="code" href="classX86ISA_1_1TLB.html#a07b0b3f6222235f729058e713a36ffb8">tlb</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].trieHandle);</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;            <a class="code" href="classX86ISA_1_1TLB.html#a07b0b3f6222235f729058e713a36ffb8">tlb</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].trieHandle = NULL;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;            <a class="code" href="classX86ISA_1_1TLB.html#ac7b47e4db2317953851b0a7d12ed4c17">freeList</a>.push_back(&amp;<a class="code" href="classX86ISA_1_1TLB.html#a07b0b3f6222235f729058e713a36ffb8">tlb</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]);</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        }</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    }</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;}</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="classX86ISA_1_1TLB.html#a2ec79fbeeb19eb12784e6c563a24b374">  143</a></span>&#160;<a class="code" href="classX86ISA_1_1TLB.html#a2ec79fbeeb19eb12784e6c563a24b374">TLB::setConfigAddress</a>(uint32_t <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>)</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;{</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <a class="code" href="classX86ISA_1_1TLB.html#ae711fd322bc5b469e1957c04eb8252cf">configAddress</a> = <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;}</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="classX86ISA_1_1TLB.html#a8784d6e0d8fc4150f5d00dbaba62d0a7">  149</a></span>&#160;<a class="code" href="classX86ISA_1_1TLB.html#a8784d6e0d8fc4150f5d00dbaba62d0a7">TLB::flushNonGlobal</a>()</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;{</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classX86ISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Invalidating all non global entries.\n&quot;</span>);</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classX86ISA_1_1TLB.html#ad5629257f768d016e4dc9a7202f4497b">size</a>; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classX86ISA_1_1TLB.html#a07b0b3f6222235f729058e713a36ffb8">tlb</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].trieHandle &amp;&amp; !<a class="code" href="classX86ISA_1_1TLB.html#a07b0b3f6222235f729058e713a36ffb8">tlb</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].global) {</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;            <a class="code" href="classX86ISA_1_1TLB.html#a7e3d4b40d30287f046c9fa634ccee28b">trie</a>.<a class="code" href="classTrie.html#a859b4140afa401bda76b32048c3d1518">remove</a>(<a class="code" href="classX86ISA_1_1TLB.html#a07b0b3f6222235f729058e713a36ffb8">tlb</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].trieHandle);</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;            <a class="code" href="classX86ISA_1_1TLB.html#a07b0b3f6222235f729058e713a36ffb8">tlb</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].trieHandle = NULL;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;            <a class="code" href="classX86ISA_1_1TLB.html#ac7b47e4db2317953851b0a7d12ed4c17">freeList</a>.push_back(&amp;<a class="code" href="classX86ISA_1_1TLB.html#a07b0b3f6222235f729058e713a36ffb8">tlb</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]);</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        }</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    }</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;}</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="classX86ISA_1_1TLB.html#a5ab72e75e55b5bc03bc58384d62f5b2c">  162</a></span>&#160;<a class="code" href="classX86ISA_1_1TLB.html#a5ab72e75e55b5bc03bc58384d62f5b2c">TLB::demapPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#aa9331aab1c34d5babc25ea53e521b708">va</a>, uint64_t asn)</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;{</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <a class="code" href="structX86ISA_1_1TlbEntry.html">TlbEntry</a> *entry = <a class="code" href="classX86ISA_1_1TLB.html#a7e3d4b40d30287f046c9fa634ccee28b">trie</a>.<a class="code" href="classTrie.html#a9869001ec9a0be18734fe51490bde0b1">lookup</a>(va);</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="keywordflow">if</span> (entry) {</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        <a class="code" href="classX86ISA_1_1TLB.html#a7e3d4b40d30287f046c9fa634ccee28b">trie</a>.<a class="code" href="classTrie.html#a859b4140afa401bda76b32048c3d1518">remove</a>(entry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#ac99a3fa21407f1fe6f31ef71ac2cc562">trieHandle</a>);</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        entry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#ac99a3fa21407f1fe6f31ef71ac2cc562">trieHandle</a> = NULL;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        <a class="code" href="classX86ISA_1_1TLB.html#ac7b47e4db2317953851b0a7d12ed4c17">freeList</a>.push_back(entry);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    }</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;}</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="classX86ISA_1_1TLB.html#acd3ffdf076879d536d23a512637e9690">  173</a></span>&#160;<a class="code" href="classX86ISA_1_1TLB.html#acd3ffdf076879d536d23a512637e9690">TLB::translateInt</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;{</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classX86ISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Addresses references internal memory.\n&quot;</span>);</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a> = req-&gt;getVaddr();</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> prefix = (vaddr &gt;&gt; 3) &amp; <a class="code" href="namespaceX86ISA.html#a0945f0041ce4d2db0bdd6651ee0a6f71">IntAddrPrefixMask</a>;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="keywordflow">if</span> (prefix == <a class="code" href="namespaceX86ISA.html#ae07ab1d90116fc02676ecd498c60f8ff">IntAddrPrefixCPUID</a>) {</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;CPUID memory space not yet implemented!\n&quot;</span>);</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (prefix == <a class="code" href="namespaceX86ISA.html#a1443ba2a3a09993c948627d33345b893">IntAddrPrefixMSR</a>) {</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        vaddr = (vaddr &gt;&gt; 3) &amp; ~<a class="code" href="namespaceX86ISA.html#a0945f0041ce4d2db0bdd6651ee0a6f71">IntAddrPrefixMask</a>;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        req-&gt;setFlags(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a450fdf86e23bd408c25aff98abcc242c">Request::MMAPPED_IPR</a>);</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a> regNum;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="namespaceX86ISA.html#a77954bc6dc0c8aa5f896b43194bf0de0">msrAddrToIndex</a>(regNum, vaddr))</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;            <span class="keywordflow">return</span> std::make_shared&lt;GeneralProtection&gt;(0);</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        <span class="comment">//The index is multiplied by the size of a RegVal so that</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        <span class="comment">//any memory dependence calculations will not see these as</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        <span class="comment">//overlapping.</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        req-&gt;setPaddr((<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>)regNum * <span class="keyword">sizeof</span>(<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>));</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (prefix == <a class="code" href="namespaceX86ISA.html#acc5288e54e9aea4ad412ccc93203bed7">IntAddrPrefixIO</a>) {</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        <span class="comment">// TODO If CPL &gt; IOPL or in virtual mode, check the I/O permission</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        <span class="comment">// bitmap in the TSS.</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> IOPort = vaddr &amp; ~<a class="code" href="namespaceX86ISA.html#a0945f0041ce4d2db0bdd6651ee0a6f71">IntAddrPrefixMask</a>;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        <span class="comment">// Make sure the address fits in the expected 16 bit IO address</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        <span class="comment">// space.</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        assert(!(IOPort &amp; ~0xFFFF));</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        <span class="keywordflow">if</span> (IOPort == 0xCF8 &amp;&amp; req-&gt;getSize() == 4) {</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;            req-&gt;setFlags(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a450fdf86e23bd408c25aff98abcc242c">Request::MMAPPED_IPR</a>);</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;            req-&gt;setPaddr(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2586f2ee2642081584dc7b8662f08689">MISCREG_PCI_CONFIG_ADDRESS</a> * <span class="keyword">sizeof</span>(<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>));</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((IOPort &amp; ~<a class="code" href="namespaceX86ISA.html#a3a801d0a728552f9b9952acd5dab25e8">mask</a>(2)) == 0xCFC) {</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;            req-&gt;setFlags(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a337c57035f62c3e2ddbb56e2c12d6dfe">Request::UNCACHEABLE</a> | <a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27ad2411748b1690329af0a0a935912d903">Request::STRICT_ORDER</a>);</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classX86ISA_1_1TLB.html#ae711fd322bc5b469e1957c04eb8252cf">configAddress</a> =</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2586f2ee2642081584dc7b8662f08689">MISCREG_PCI_CONFIG_ADDRESS</a>);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(configAddress, 31, 31)) {</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                req-&gt;setPaddr(<a class="code" href="namespaceX86ISA.html#ad4b5f057325fa90658d5c6cc929d61e5">PhysAddrPrefixPciConfig</a> |</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                        <a class="code" href="bitfield_8hh.html#aa77220618e53d25e3f859c84b2809b39">mbits</a>(configAddress, 30, 2) |</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                        (IOPort &amp; <a class="code" href="namespaceX86ISA.html#a3a801d0a728552f9b9952acd5dab25e8">mask</a>(2)));</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                req-&gt;setPaddr(<a class="code" href="namespaceX86ISA.html#aed845654338270e50f411474fdac11ff">PhysAddrPrefixIO</a> | IOPort);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;            }</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;            req-&gt;setFlags(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a337c57035f62c3e2ddbb56e2c12d6dfe">Request::UNCACHEABLE</a> | <a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27ad2411748b1690329af0a0a935912d903">Request::STRICT_ORDER</a>);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;            req-&gt;setPaddr(<a class="code" href="namespaceX86ISA.html#aed845654338270e50f411474fdac11ff">PhysAddrPrefixIO</a> | IOPort);</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        }</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Access to unrecognized internal address space %#x.\n&quot;</span>,</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                prefix);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    }</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;}</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="classX86ISA_1_1TLB.html#a226c59fd7298e97542b477f52a536006">  227</a></span>&#160;<a class="code" href="classX86ISA_1_1TLB.html#a226c59fd7298e97542b477f52a536006">TLB::finalizePhysical</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req,</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                      <a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> paddr = req-&gt;getPaddr();</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <a class="code" href="classAddrRange.html">AddrRange</a> m5opRange(0xFFFF0000, 0x100000000);</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="keywordflow">if</span> (m5opRange.<a class="code" href="classAddrRange.html#a615f684c623955389a18abc857dc885d">contains</a>(paddr)) {</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        req-&gt;setFlags(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a450fdf86e23bd408c25aff98abcc242c">Request::MMAPPED_IPR</a> | <a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a470b5bfda86638956aae8fe7ab279c74">Request::GENERIC_IPR</a> |</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                      <a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27ad2411748b1690329af0a0a935912d903">Request::STRICT_ORDER</a>);</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        req-&gt;setPaddr(<a class="code" href="namespaceGenericISA.html#a79a8335aadefb64d22e7fc06ac063ad0">GenericISA::iprAddressPseudoInst</a>((paddr &gt;&gt; 8) &amp; 0xFF,</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                                                       paddr &amp; 0xFF));</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>) {</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        <span class="comment">// Check for an access to the local APIC</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        LocalApicBase localApicBase =</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1d040714908a7f2cb590893a4060cec6">MISCREG_APIC_BASE</a>);</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        <a class="code" href="classAddrRange.html">AddrRange</a> apicRange(localApicBase.base * <a class="code" href="namespaceX86ISA.html#ab06693a31585903fad9ce8567a83b21e">PageBytes</a>,</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                            (localApicBase.base + 1) * <a class="code" href="namespaceX86ISA.html#ab06693a31585903fad9ce8567a83b21e">PageBytes</a>);</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        <span class="keywordflow">if</span> (apicRange.<a class="code" href="classAddrRange.html#a615f684c623955389a18abc857dc885d">contains</a>(paddr)) {</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;            <span class="comment">// The Intel developer&#39;s manuals say the below restrictions apply,</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;            <span class="comment">// but the linux kernel, because of a compiler optimization, breaks</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;            <span class="comment">// them.</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;            <span class="comment">/*</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">            // Check alignment</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">            if (paddr &amp; ((32/8) - 1))</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">                return new GeneralProtection(0);</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">            // Check access size</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">            if (req-&gt;getSize() != (32/8))</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">                return new GeneralProtection(0);</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">            */</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;            <span class="comment">// Force the access to be uncacheable.</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;            req-&gt;setFlags(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a337c57035f62c3e2ddbb56e2c12d6dfe">Request::UNCACHEABLE</a> | <a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27ad2411748b1690329af0a0a935912d903">Request::STRICT_ORDER</a>);</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;            req-&gt;setPaddr(<a class="code" href="namespaceX86ISA.html#afe1cfa1e015d1bc9a1aaa13453e9af92">x86LocalAPICAddress</a>(tc-&gt;<a class="code" href="classThreadContext.html#af8521a9f618db8c70a3291240a166abf">contextId</a>(),</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                                              paddr - apicRange.<a class="code" href="classAddrRange.html#a2fbc15c252cfd1299669febb874b9c5e">start</a>()));</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        }</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    }</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;}</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="classX86ISA_1_1TLB.html#a7e2df4e915e5eb5ee51d757d3bf6d6bc">  269</a></span>&#160;<a class="code" href="classX86ISA_1_1TLB.html#a7e2df4e915e5eb5ee51d757d3bf6d6bc">TLB::translate</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req,</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        <a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="classBaseTLB_1_1Translation.html">Translation</a> *translation,</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, <span class="keywordtype">bool</span> &amp;delayedResponse, <span class="keywordtype">bool</span> timing)</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;{</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <a class="code" href="classFlags.html">Request::Flags</a> flags = req-&gt;getFlags();</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a> = flags &amp; <a class="code" href="namespaceX86ISA.html#aa5d6862414ee0e4ce359c70c0179d649">SegmentFlagMask</a>;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="keywordtype">bool</span> storeCheck = flags &amp; (<a class="code" href="namespaceX86ISA.html#a951ee203823b19c66987216e039ff689a4b17b810f6bc1a5880a5ac0c353a5dae">StoreCheck</a> &lt;&lt; <a class="code" href="namespaceX86ISA.html#aa9a4d1399863269d35247363c0707927">FlagShift</a>);</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    delayedResponse = <span class="keyword">false</span>;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <span class="comment">// If this is true, we&#39;re dealing with a request to a non-memory address</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="comment">// space.</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="keywordflow">if</span> (seg == <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682aa949bb20bd1d9e85f9bd10323225efb1">SEGMENT_REG_MS</a>) {</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classX86ISA_1_1TLB.html#acd3ffdf076879d536d23a512637e9690">translateInt</a>(req, tc);</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    }</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a> = req-&gt;getVaddr();</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classX86ISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Translating vaddr %#x.\n&quot;</span>, vaddr);</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    HandyM5Reg m5Reg = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4">MISCREG_M5_REG</a>);</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <span class="comment">// If protected mode has been enabled...</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <span class="keywordflow">if</span> (m5Reg.prot) {</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classX86ISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;In protected mode.\n&quot;</span>);</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        <span class="comment">// If we&#39;re not in 64-bit mode, do protection/limit checks</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        <span class="keywordflow">if</span> (m5Reg.mode != LongMode) {</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classX86ISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Not in long mode. Checking segment protection.\n&quot;</span>);</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;            <span class="comment">// Check for a NULL segment selector.</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;            <span class="keywordflow">if</span> (!(seg == <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682aa390788135173e2ccebadff4982de51b">SEGMENT_REG_TSG</a> || seg == <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a2a9659547d7d33bcfb0eb9c87e9fbb6a">SYS_SEGMENT_REG_IDTR</a> ||</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;                        seg == <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682aeaa3ab9e2aa297ac323653bb6a09f079">SEGMENT_REG_HS</a> || seg == <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a931c11bee0b10cfa3d9f05d20feb043d">SEGMENT_REG_LS</a>)</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                    &amp;&amp; !tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#a7a287359d6688cb50477df97dcbdd196">MISCREG_SEG_SEL</a>(seg)))</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;                <span class="keywordflow">return</span> std::make_shared&lt;GeneralProtection&gt;(0);</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;            <span class="keywordtype">bool</span> <a class="code" href="namespaceX86ISA.html#a7105fd49a7e7608076993108cc4213d4">expandDown</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;            SegAttr <a class="code" href="namespaceArmISA.html#a0ff9290207eddeb5cf7bfc3fa0c9cd14">attr</a> = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#abb8ec3742a54286da349c98a1a9c9755">MISCREG_SEG_ATTR</a>(seg));</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;            <span class="keywordflow">if</span> (seg &gt;= <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682aec9a81ccadce521fcfa555f3ee13e300">SEGMENT_REG_ES</a> &amp;&amp; seg &lt;= <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682aeaa3ab9e2aa297ac323653bb6a09f079">SEGMENT_REG_HS</a>) {</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                <span class="keywordflow">if</span> (!attr.writable &amp;&amp; (mode == <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">Write</a> || storeCheck))</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                    <span class="keywordflow">return</span> std::make_shared&lt;GeneralProtection&gt;(0);</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;                <span class="keywordflow">if</span> (!attr.readable &amp;&amp; mode == <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585eaf4cd684f5d76a9d7d92f583393d1655f">Read</a>)</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;                    <span class="keywordflow">return</span> std::make_shared&lt;GeneralProtection&gt;(0);</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;                expandDown = attr.expandDown;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;            }</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a> = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#a310d36d3d8ec55a84d807cb7e1edf7d6">MISCREG_SEG_BASE</a>(seg));</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#a44cce9583f40230afeb02fabfc00f13c">limit</a> = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af93c7fd7ac0d329975952ac0c2a97f98">MISCREG_SEG_LIMIT</a>(seg));</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;            <span class="keywordtype">bool</span> sizeOverride = (flags &amp; (<a class="code" href="namespaceX86ISA.html#a951ee203823b19c66987216e039ff689a1e280a8ff7db19404c2a4197c03edf79">AddrSizeFlagBit</a> &lt;&lt; <a class="code" href="namespaceX86ISA.html#aa9a4d1399863269d35247363c0707927">FlagShift</a>));</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;            <span class="keywordtype">unsigned</span> logSize = sizeOverride ? (unsigned)m5Reg.altAddr</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;                                            : (<span class="keywordtype">unsigned</span>)m5Reg.defAddr;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;            <span class="keywordtype">int</span> <a class="code" href="classX86ISA_1_1TLB.html#ad5629257f768d016e4dc9a7202f4497b">size</a> = (1 &lt;&lt; logSize) * 8;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#aa7ffdfdf3f16527ea967dc9c763a6335">offset</a> = <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(vaddr - base, size - 1, 0);</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> endOffset = offset + req-&gt;getSize() - 1;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;            <span class="keywordflow">if</span> (expandDown) {</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classX86ISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Checking an expand down segment.\n&quot;</span>);</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;                <a class="code" href="logging_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a>(<span class="stringliteral">&quot;Expand down segments are untested.\n&quot;</span>);</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;                <span class="keywordflow">if</span> (offset &lt;= limit || endOffset &lt;= limit)</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;                    <span class="keywordflow">return</span> std::make_shared&lt;GeneralProtection&gt;(0);</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;                <span class="keywordflow">if</span> (offset &gt; limit || endOffset &gt; limit)</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;                    <span class="keywordflow">return</span> std::make_shared&lt;GeneralProtection&gt;(0);</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;            }</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        }</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        <span class="keywordflow">if</span> (m5Reg.submode != <a class="code" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373af69681143096872eb521fd9b7b2db77f">SixtyFourBitMode</a> ||</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;                (flags &amp; (<a class="code" href="namespaceX86ISA.html#a951ee203823b19c66987216e039ff689a1e280a8ff7db19404c2a4197c03edf79">AddrSizeFlagBit</a> &lt;&lt; <a class="code" href="namespaceX86ISA.html#aa9a4d1399863269d35247363c0707927">FlagShift</a>)))</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;            vaddr &amp;= <a class="code" href="namespaceX86ISA.html#a3a801d0a728552f9b9952acd5dab25e8">mask</a>(32);</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        <span class="comment">// If paging is enabled, do the translation.</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        <span class="keywordflow">if</span> (m5Reg.paging) {</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classX86ISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Paging enabled.\n&quot;</span>);</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;            <span class="comment">// The vaddr already has the segment base applied.</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;            <a class="code" href="structX86ISA_1_1TlbEntry.html">TlbEntry</a> *entry = <a class="code" href="classX86ISA_1_1TLB.html#a869f6665c4ffca6ab60c1d68404d4e2c">lookup</a>(vaddr);</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;            <span class="keywordflow">if</span> (mode == <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585eaf4cd684f5d76a9d7d92f583393d1655f">Read</a>) {</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;                <a class="code" href="classX86ISA_1_1TLB.html#a09880547167dd280f850d1c38ed43bf7">rdAccesses</a>++;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;                <a class="code" href="classX86ISA_1_1TLB.html#ad480f06c82c5fcfa6d30b20a27f3e160">wrAccesses</a>++;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;            }</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;            <span class="keywordflow">if</span> (!entry) {</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classX86ISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Handling a TLB miss for &quot;</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;                        <span class="stringliteral">&quot;address %#x at pc %#x.\n&quot;</span>,</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;                        vaddr, tc-&gt;<a class="code" href="classThreadContext.html#a8a9143613e6da73fea16e097c879df82">instAddr</a>());</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;                <span class="keywordflow">if</span> (mode == <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585eaf4cd684f5d76a9d7d92f583393d1655f">Read</a>) {</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;                    <a class="code" href="classX86ISA_1_1TLB.html#adbce95bf8139c7af85ed0264fddad861">rdMisses</a>++;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;                } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;                    <a class="code" href="classX86ISA_1_1TLB.html#a2144fada173ce5429332ebea0e0bc867">wrMisses</a>++;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;                }</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>) {</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;                    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> fault = <a class="code" href="classX86ISA_1_1TLB.html#a818d92ce45a35ccd1bb3a8892395a66e">walker</a>-&gt;<a class="code" href="classX86ISA_1_1Walker.html#adb85aec8ba598189775f53bda4f75245">start</a>(tc, translation, req, mode);</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;                    <span class="keywordflow">if</span> (timing || fault != <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>) {</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;                        <span class="comment">// This gets ignored in atomic mode.</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                        delayedResponse = <span class="keyword">true</span>;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                        <span class="keywordflow">return</span> fault;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;                    }</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;                    entry = <a class="code" href="classX86ISA_1_1TLB.html#a869f6665c4ffca6ab60c1d68404d4e2c">lookup</a>(vaddr);</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;                    assert(entry);</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;                } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;                    <a class="code" href="classProcess.html">Process</a> *<a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a> = tc-&gt;<a class="code" href="classThreadContext.html#a578034e4f174170011007e9908ca666d">getProcessPtr</a>();</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;                    <span class="keyword">const</span> <a class="code" href="structEmulationPageTable_1_1Entry.html">EmulationPageTable::Entry</a> *pte =</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;                        p-&gt;<a class="code" href="classProcess.html#aeb1f0636e741b206059ffdbbc72bcf01">pTable</a>-&gt;<a class="code" href="classEmulationPageTable.html#a692ce97e35ba203ca11d981c61b60716">lookup</a>(vaddr);</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;                    <span class="keywordflow">if</span> (!pte &amp;&amp; mode != <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea63234010c6a55c971617a58bd577566b">Execute</a>) {</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;                        <span class="comment">// Check if we just need to grow the stack.</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;                        <span class="keywordflow">if</span> (p-&gt;<a class="code" href="classProcess.html#aeafd0a9f4f332dab45ff954f8857e82f">fixupStackFault</a>(vaddr)) {</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;                            <span class="comment">// If we did, lookup the entry for the new page.</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;                            pte = p-&gt;<a class="code" href="classProcess.html#aeb1f0636e741b206059ffdbbc72bcf01">pTable</a>-&gt;<a class="code" href="classEmulationPageTable.html#a692ce97e35ba203ca11d981c61b60716">lookup</a>(vaddr);</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;                        }</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;                    }</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;                    <span class="keywordflow">if</span> (!pte) {</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;                        <span class="keywordflow">return</span> std::make_shared&lt;PageFault&gt;(<a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, <span class="keyword">true</span>, <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>,</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;                                                           <span class="keyword">true</span>, <span class="keyword">false</span>);</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;                    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;                        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> alignedVaddr = p-&gt;<a class="code" href="classProcess.html#aeb1f0636e741b206059ffdbbc72bcf01">pTable</a>-&gt;<a class="code" href="classEmulationPageTable.html#af1317b22ec0ea20f5e7ad09c94c32ecd">pageAlign</a>(vaddr);</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;                        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classX86ISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Mapping %#x to %#x\n&quot;</span>, alignedVaddr,</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;                                pte-&gt;<a class="code" href="structEmulationPageTable_1_1Entry.html#a6c1866a41d576b70e84527523d09dcba">paddr</a>);</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;                        entry = <a class="code" href="classX86ISA_1_1TLB.html#ab4e91798a14ed0e23597e81fed76b754">insert</a>(alignedVaddr, <a class="code" href="structX86ISA_1_1TlbEntry.html">TlbEntry</a>(</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;                                p-&gt;<a class="code" href="classProcess.html#aeb1f0636e741b206059ffdbbc72bcf01">pTable</a>-&gt;<a class="code" href="classEmulationPageTable.html#a75c658349f05abcdecc96458b51725d1">pid</a>(), alignedVaddr, pte-&gt;<a class="code" href="structEmulationPageTable_1_1Entry.html#a6c1866a41d576b70e84527523d09dcba">paddr</a>,</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;                                pte-&gt;<a class="code" href="structEmulationPageTable_1_1Entry.html#ab0274018c841d59ef66c60d66d652538">flags</a> &amp; <a class="code" href="classEmulationPageTable.html#ad28e4377007e2ccda8ec52a7ec19f8c4ad83776af07a54b44632edb06f86479e6">EmulationPageTable::Uncacheable</a>,</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;                                pte-&gt;<a class="code" href="structEmulationPageTable_1_1Entry.html#ab0274018c841d59ef66c60d66d652538">flags</a> &amp; <a class="code" href="classEmulationPageTable.html#ad28e4377007e2ccda8ec52a7ec19f8c4a80fd9e3e8d61504ef3b30327b089f2d7">EmulationPageTable::ReadOnly</a>));</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;                    }</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;                    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classX86ISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Miss was serviced.\n&quot;</span>);</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;                }</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;            }</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classX86ISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Entry found with paddr %#x, &quot;</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;                    <span class="stringliteral">&quot;doing protection checks.\n&quot;</span>, entry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#aae3dab8cc02e39a658865c28cfb8a8ac">paddr</a>);</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;            <span class="comment">// Do paging protection checks.</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;            <span class="keywordtype">bool</span> inUser = (m5Reg.cpl == 3 &amp;&amp;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;                    !(flags &amp; (<a class="code" href="namespaceX86ISA.html#a951ee203823b19c66987216e039ff689a4b4eb032bad0f18f930ab18713bd5fad">CPL0FlagBit</a> &lt;&lt; <a class="code" href="namespaceX86ISA.html#aa9a4d1399863269d35247363c0707927">FlagShift</a>)));</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;            CR0 cr0 = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">MISCREG_CR0</a>);</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;            <span class="keywordtype">bool</span> badWrite = (!entry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#a10c58edddf4f3be430b3aed67ce2f345">writable</a> &amp;&amp; (inUser || cr0.wp));</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;            <span class="keywordflow">if</span> ((inUser &amp;&amp; !entry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#af25a9b944fdc7e04079332c2a11cbe09">user</a>) || (mode == <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">Write</a> &amp;&amp; badWrite)) {</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;                <span class="comment">// The page must have been present to get into the TLB in</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;                <span class="comment">// the first place. We&#39;ll assume the reserved bits are</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;                <span class="comment">// fine even though we&#39;re not checking them.</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;                <span class="keywordflow">return</span> std::make_shared&lt;PageFault&gt;(<a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, <span class="keyword">true</span>, <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, inUser,</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;                                                   <span class="keyword">false</span>);</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;            }</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;            <span class="keywordflow">if</span> (storeCheck &amp;&amp; badWrite) {</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                <span class="comment">// This would fault if this were a write, so return a page</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                <span class="comment">// fault that reflects that happening.</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;                <span class="keywordflow">return</span> std::make_shared&lt;PageFault&gt;(<a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, <span class="keyword">true</span>, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">Write</a>, inUser,</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;                                                   <span class="keyword">false</span>);</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;            }</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> paddr = entry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#aae3dab8cc02e39a658865c28cfb8a8ac">paddr</a> | (vaddr &amp; <a class="code" href="namespaceX86ISA.html#a3a801d0a728552f9b9952acd5dab25e8">mask</a>(entry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#a4ff8eebfb327fb36e46f249421f403b5">logBytes</a>));</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classX86ISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Translated %#x -&gt; %#x.\n&quot;</span>, vaddr, paddr);</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;            req-&gt;setPaddr(paddr);</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;            <span class="keywordflow">if</span> (entry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#ab946ef397e1c037519ea8af144b4f198">uncacheable</a>)</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;                req-&gt;setFlags(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a337c57035f62c3e2ddbb56e2c12d6dfe">Request::UNCACHEABLE</a> | <a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27ad2411748b1690329af0a0a935912d903">Request::STRICT_ORDER</a>);</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;            <span class="comment">//Use the address which already has segmentation applied.</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classX86ISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Paging disabled.\n&quot;</span>);</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classX86ISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Translated %#x -&gt; %#x.\n&quot;</span>, vaddr, vaddr);</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;            req-&gt;setPaddr(vaddr);</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;        }</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;        <span class="comment">// Real mode</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classX86ISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;In real mode.\n&quot;</span>);</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classX86ISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Translated %#x -&gt; %#x.\n&quot;</span>, vaddr, vaddr);</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;        req-&gt;setPaddr(vaddr);</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    }</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classX86ISA_1_1TLB.html#a226c59fd7298e97542b477f52a536006">finalizePhysical</a>(req, tc, mode);</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;}</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="classX86ISA_1_1TLB.html#a88c0496e01434b693ad7bd0d5a0f8267">  430</a></span>&#160;<a class="code" href="classX86ISA_1_1TLB.html#a88c0496e01434b693ad7bd0d5a0f8267">TLB::translateAtomic</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;{</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    <span class="keywordtype">bool</span> delayedResponse;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classX86ISA_1_1TLB.html#a7e2df4e915e5eb5ee51d757d3bf6d6bc">TLB::translate</a>(req, tc, NULL, mode, delayedResponse, <span class="keyword">false</span>);</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;}</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="classX86ISA_1_1TLB.html#a66c8d4eed42991893cfeca1ed6dd898f">  437</a></span>&#160;<a class="code" href="classX86ISA_1_1TLB.html#a66c8d4eed42991893cfeca1ed6dd898f">TLB::translateTiming</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc,</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;        <a class="code" href="classBaseTLB_1_1Translation.html">Translation</a> *translation, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;{</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    <span class="keywordtype">bool</span> delayedResponse;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    assert(translation);</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> fault =</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;        <a class="code" href="classX86ISA_1_1TLB.html#a7e2df4e915e5eb5ee51d757d3bf6d6bc">TLB::translate</a>(req, tc, translation, mode, delayedResponse, <span class="keyword">true</span>);</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    <span class="keywordflow">if</span> (!delayedResponse)</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;        translation-&gt;<a class="code" href="classBaseTLB_1_1Translation.html#a3833ff3494a0d96012d575f12703e2c8">finish</a>(fault, req, tc, mode);</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;        translation-&gt;<a class="code" href="classBaseTLB_1_1Translation.html#a32fb8e6640117528da167bb47f420f7d">markDelayed</a>();</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;}</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<a class="code" href="classX86ISA_1_1Walker.html">Walker</a> *</div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="classX86ISA_1_1TLB.html#ab61c626743207ec217eea2948246f0ca">  451</a></span>&#160;<a class="code" href="classX86ISA_1_1TLB.html#ab61c626743207ec217eea2948246f0ca">TLB::getWalker</a>()</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;{</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classX86ISA_1_1TLB.html#a818d92ce45a35ccd1bb3a8892395a66e">walker</a>;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;}</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="classX86ISA_1_1TLB.html#a6b415e3f325d07851259baa6c2f8627e">  457</a></span>&#160;<a class="code" href="classX86ISA_1_1TLB.html#a6b415e3f325d07851259baa6c2f8627e">TLB::regStats</a>()</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;{</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <span class="keyword">using namespace </span><a class="code" href="namespaceStats.html">Stats</a>;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    <a class="code" href="classStats_1_1Group.html#ae51571a9ce454b2b4cb6d1e2d91e03ce">BaseTLB::regStats</a>();</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <a class="code" href="classX86ISA_1_1TLB.html#a09880547167dd280f850d1c38ed43bf7">rdAccesses</a></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.rdAccesses&quot;</span>)</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;TLB accesses on read requests&quot;</span>);</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    <a class="code" href="classX86ISA_1_1TLB.html#ad480f06c82c5fcfa6d30b20a27f3e160">wrAccesses</a></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.wrAccesses&quot;</span>)</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;TLB accesses on write requests&quot;</span>);</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    <a class="code" href="classX86ISA_1_1TLB.html#adbce95bf8139c7af85ed0264fddad861">rdMisses</a></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.rdMisses&quot;</span>)</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;TLB misses on read requests&quot;</span>);</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <a class="code" href="classX86ISA_1_1TLB.html#a2144fada173ce5429332ebea0e0bc867">wrMisses</a></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.wrMisses&quot;</span>)</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;TLB misses on write requests&quot;</span>);</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;}</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="classX86ISA_1_1TLB.html#abf95e874b8d49fbea702966cdef0eb08">  480</a></span>&#160;<a class="code" href="classX86ISA_1_1TLB.html#abf95e874b8d49fbea702966cdef0eb08">TLB::serialize</a>(<a class="code" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;<a class="code" href="namespacecp.html">cp</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    <span class="comment">// Only store the entries in use.</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    uint32_t _size = <a class="code" href="classX86ISA_1_1TLB.html#ad5629257f768d016e4dc9a7202f4497b">size</a> - <a class="code" href="classX86ISA_1_1TLB.html#ac7b47e4db2317953851b0a7d12ed4c17">freeList</a>.size();</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(_size);</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="classX86ISA_1_1TLB.html#a3588fddb1b250a6aee2d2ef7ae5ed2d9">lruSeq</a>);</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    uint32_t _count = 0;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <span class="keywordflow">for</span> (uint32_t <a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a> = 0; <a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a> &lt; <a class="code" href="classX86ISA_1_1TLB.html#ad5629257f768d016e4dc9a7202f4497b">size</a>; <a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a>++) {</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classX86ISA_1_1TLB.html#a07b0b3f6222235f729058e713a36ffb8">tlb</a>[<a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a>].trieHandle != NULL)</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;            <a class="code" href="classX86ISA_1_1TLB.html#a07b0b3f6222235f729058e713a36ffb8">tlb</a>[<a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a>].serializeSection(cp, <a class="code" href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a>(<span class="stringliteral">&quot;Entry%d&quot;</span>, _count++));</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    }</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;}</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="classX86ISA_1_1TLB.html#a79ff1705dd06c56ef5feb6fd8a94a460">  495</a></span>&#160;<a class="code" href="classX86ISA_1_1TLB.html#a79ff1705dd06c56ef5feb6fd8a94a460">TLB::unserialize</a>(<a class="code" href="classCheckpointIn.html">CheckpointIn</a> &amp;<a class="code" href="namespacecp.html">cp</a>)</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;{</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <span class="comment">// Do not allow to restore with a smaller tlb.</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    uint32_t _size;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(_size);</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    <span class="keywordflow">if</span> (_size &gt; <a class="code" href="classX86ISA_1_1TLB.html#ad5629257f768d016e4dc9a7202f4497b">size</a>) {</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;        <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;TLB size less than the one in checkpoint!&quot;</span>);</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    }</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="classX86ISA_1_1TLB.html#a3588fddb1b250a6aee2d2ef7ae5ed2d9">lruSeq</a>);</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    <span class="keywordflow">for</span> (uint32_t <a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a> = 0; <a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a> &lt; _size; <a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a>++) {</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;        <a class="code" href="structX86ISA_1_1TlbEntry.html">TlbEntry</a> *newEntry = <a class="code" href="classX86ISA_1_1TLB.html#ac7b47e4db2317953851b0a7d12ed4c17">freeList</a>.front();</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;        <a class="code" href="classX86ISA_1_1TLB.html#ac7b47e4db2317953851b0a7d12ed4c17">freeList</a>.pop_front();</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;        newEntry-&gt;<a class="code" href="classSerializable.html#ad019457160891a7974f124f1c6899f21">unserializeSection</a>(cp, <a class="code" href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a>(<span class="stringliteral">&quot;Entry%d&quot;</span>, <a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a>));</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;        newEntry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#ac99a3fa21407f1fe6f31ef71ac2cc562">trieHandle</a> = <a class="code" href="classX86ISA_1_1TLB.html#a7e3d4b40d30287f046c9fa634ccee28b">trie</a>.<a class="code" href="classTrie.html#a08a687c5c9247a56d7bbf49c92b2180b">insert</a>(newEntry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#a33008235d1fc683b8a833852b8d34c61">vaddr</a>,</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;            <a class="code" href="classTrie.html#aa501a1ec7d090b5d61e511e80ec7df14">TlbEntryTrie::MaxBits</a> - newEntry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#a4ff8eebfb327fb36e46f249421f403b5">logBytes</a>, newEntry);</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    }</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;}</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<a class="code" href="classPort.html">Port</a> *</div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="classX86ISA_1_1TLB.html#a1a9d8d85f142f3c2c8dd56a00e1d30bb">  517</a></span>&#160;<a class="code" href="classX86ISA_1_1TLB.html#a1a9d8d85f142f3c2c8dd56a00e1d30bb">TLB::getTableWalkerPort</a>()</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;{</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    <span class="keywordflow">return</span> &amp;<a class="code" href="classX86ISA_1_1TLB.html#a818d92ce45a35ccd1bb3a8892395a66e">walker</a>-&gt;<a class="code" href="classX86ISA_1_1Walker.html#aca7e4cdbfef56819dfe09544de262947">getPort</a>(<span class="stringliteral">&quot;port&quot;</span>);</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;}</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;} <span class="comment">// namespace X86ISA</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<a class="code" href="classX86ISA_1_1TLB.html">X86ISA::TLB</a> *</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;X86TLBParams::create()</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;{</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classX86ISA_1_1TLB.html">X86ISA::TLB</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;}</div><div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="structX86ISA_1_1TlbEntry_html_ab946ef397e1c037519ea8af144b4f198"><div class="ttname"><a href="structX86ISA_1_1TlbEntry.html#ab946ef397e1c037519ea8af144b4f198">X86ISA::TlbEntry::uncacheable</a></div><div class="ttdeci">bool uncacheable</div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00085">pagetable.hh:85</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="classRequest_html_aea466660c14a3a08f1d06ff7cedefd27a470b5bfda86638956aae8fe7ab279c74"><div class="ttname"><a href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a470b5bfda86638956aae8fe7ab279c74">Request::GENERIC_IPR</a></div><div class="ttdoc">The request should be handled by the generic IPR code (only valid together with MMAPPED_IPR) ...</div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00178">request.hh:178</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ad4b5f057325fa90658d5c6cc929d61e5"><div class="ttname"><a href="namespaceX86ISA.html#ad4b5f057325fa90658d5c6cc929d61e5">X86ISA::PhysAddrPrefixPciConfig</a></div><div class="ttdeci">const Addr PhysAddrPrefixPciConfig</div><div class="ttdef"><b>Definition:</b> <a href="x86__traits_8hh_source.html#l00073">x86_traits.hh:73</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aa7ffdfdf3f16527ea967dc9c763a6335"><div class="ttname"><a href="namespaceX86ISA.html#aa7ffdfdf3f16527ea967dc9c763a6335">X86ISA::offset</a></div><div class="ttdeci">offset</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l01026">misc.hh:1026</a></div></div>
<div class="ttc" id="classRequest_html_aea466660c14a3a08f1d06ff7cedefd27a337c57035f62c3e2ddbb56e2c12d6dfe"><div class="ttname"><a href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a337c57035f62c3e2ddbb56e2c12d6dfe">Request::UNCACHEABLE</a></div><div class="ttdoc">The request is to an uncacheable address. </div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00114">request.hh:114</a></div></div>
<div class="ttc" id="classPort_html"><div class="ttname"><a href="classPort.html">Port</a></div><div class="ttdoc">Ports are used to interface objects to each other. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2port_8hh_source.html#l00060">port.hh:60</a></div></div>
<div class="ttc" id="classTrie_html_a08a687c5c9247a56d7bbf49c92b2180b"><div class="ttname"><a href="classTrie.html#a08a687c5c9247a56d7bbf49c92b2180b">Trie::insert</a></div><div class="ttdeci">Handle insert(Key key, unsigned width, Value *val)</div><div class="ttdoc">Method which inserts a key/value pair into the trie. </div><div class="ttdef"><b>Definition:</b> <a href="trie_8hh_source.html#l00188">trie.hh:188</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aa9a4d1399863269d35247363c0707927"><div class="ttname"><a href="namespaceX86ISA.html#aa9a4d1399863269d35247363c0707927">X86ISA::FlagShift</a></div><div class="ttdeci">const int FlagShift</div><div class="ttdef"><b>Definition:</b> <a href="ldstflags_8hh_source.html#l00052">ldstflags.hh:52</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a9a8e39bac375fb9c112b3741e3928fb8"><div class="ttname"><a href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a></div><div class="ttdeci">decltype(nullptr) constexpr NoFault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00245">types.hh:245</a></div></div>
<div class="ttc" id="structX86ISA_1_1TlbEntry_html_a327401c6f58939702cd13961838528b1"><div class="ttname"><a href="structX86ISA_1_1TlbEntry.html#a327401c6f58939702cd13961838528b1">X86ISA::TlbEntry::lruSeq</a></div><div class="ttdeci">uint64_t lruSeq</div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00093">pagetable.hh:93</a></div></div>
<div class="ttc" id="classX86ISA_1_1TLB_html_adbce95bf8139c7af85ed0264fddad861"><div class="ttname"><a href="classX86ISA_1_1TLB.html#adbce95bf8139c7af85ed0264fddad861">X86ISA::TLB::rdMisses</a></div><div class="ttdeci">Stats::Scalar rdMisses</div><div class="ttdef"><b>Definition:</b> <a href="x86_2tlb_8hh_source.html#l00106">tlb.hh:106</a></div></div>
<div class="ttc" id="logging_8hh_html_acad519418dbfdd70c1208711e609c80e"><div class="ttname"><a href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a></div><div class="ttdeci">#define fatal(...)</div><div class="ttdoc">This implements a cprintf based fatal() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00175">logging.hh:175</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a951ee203823b19c66987216e039ff689a4b17b810f6bc1a5880a5ac0c353a5dae"><div class="ttname"><a href="namespaceX86ISA.html#a951ee203823b19c66987216e039ff689a4b17b810f6bc1a5880a5ac0c353a5dae">X86ISA::StoreCheck</a></div><div class="ttdef"><b>Definition:</b> <a href="ldstflags_8hh_source.html#l00056">ldstflags.hh:56</a></div></div>
<div class="ttc" id="classX86ISA_1_1TLB_html_a79ff1705dd06c56ef5feb6fd8a94a460"><div class="ttname"><a href="classX86ISA_1_1TLB.html#a79ff1705dd06c56ef5feb6fd8a94a460">X86ISA::TLB::unserialize</a></div><div class="ttdeci">void unserialize(CheckpointIn &amp;cp) override</div><div class="ttdoc">Unserialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2tlb_8cc_source.html#l00495">tlb.cc:495</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="classX86ISA_1_1TLB_html_a2ec79fbeeb19eb12784e6c563a24b374"><div class="ttname"><a href="classX86ISA_1_1TLB.html#a2ec79fbeeb19eb12784e6c563a24b374">X86ISA::TLB::setConfigAddress</a></div><div class="ttdeci">void setConfigAddress(uint32_t addr)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2tlb_8cc_source.html#l00143">tlb.cc:143</a></div></div>
<div class="ttc" id="structEmulationPageTable_1_1Entry_html_a6c1866a41d576b70e84527523d09dcba"><div class="ttname"><a href="structEmulationPageTable_1_1Entry.html#a6c1866a41d576b70e84527523d09dcba">EmulationPageTable::Entry::paddr</a></div><div class="ttdeci">Addr paddr</div><div class="ttdef"><b>Definition:</b> <a href="page__table_8hh_source.html#l00055">page_table.hh:55</a></div></div>
<div class="ttc" id="classBaseTLB_html_a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5"><div class="ttname"><a href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">BaseTLB::Write</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00059">tlb.hh:59</a></div></div>
<div class="ttc" id="msr_8hh_html"><div class="ttname"><a href="msr_8hh.html">msr.hh</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_adcf3309de68236e70dea4c9e105e4682a2a9659547d7d33bcfb0eb9c87e9fbb6a"><div class="ttname"><a href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a2a9659547d7d33bcfb0eb9c87e9fbb6a">X86ISA::SYS_SEGMENT_REG_IDTR</a></div><div class="ttdef"><b>Definition:</b> <a href="segment_8hh_source.html#l00062">segment.hh:62</a></div></div>
<div class="ttc" id="classX86ISA_1_1TLB_html_a1a9d8d85f142f3c2c8dd56a00e1d30bb"><div class="ttname"><a href="classX86ISA_1_1TLB.html#a1a9d8d85f142f3c2c8dd56a00e1d30bb">X86ISA::TLB::getTableWalkerPort</a></div><div class="ttdeci">Port * getTableWalkerPort() override</div><div class="ttdoc">Get the table walker port. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2tlb_8cc_source.html#l00517">tlb.cc:517</a></div></div>
<div class="ttc" id="arch_2x86_2faults_8hh_html"><div class="ttname"><a href="arch_2x86_2faults_8hh.html">faults.hh</a></div></div>
<div class="ttc" id="classSerializable_html_ad019457160891a7974f124f1c6899f21"><div class="ttname"><a href="classSerializable.html#ad019457160891a7974f124f1c6899f21">Serializable::unserializeSection</a></div><div class="ttdeci">void unserializeSection(CheckpointIn &amp;cp, const char *name)</div><div class="ttdoc">Unserialize an a child object. </div><div class="ttdef"><b>Definition:</b> <a href="serialize_8cc_source.html#l00183">serialize.cc:183</a></div></div>
<div class="ttc" id="classX86ISA_1_1TLB_html_a07b0b3f6222235f729058e713a36ffb8"><div class="ttname"><a href="classX86ISA_1_1TLB.html#a07b0b3f6222235f729058e713a36ffb8">X86ISA::TLB::tlb</a></div><div class="ttdeci">std::vector&lt; TlbEntry &gt; tlb</div><div class="ttdef"><b>Definition:</b> <a href="x86_2tlb_8hh_source.html#l00096">tlb.hh:96</a></div></div>
<div class="ttc" id="structX86ISA_1_1TlbEntry_html_a4ff8eebfb327fb36e46f249421f403b5"><div class="ttname"><a href="structX86ISA_1_1TlbEntry.html#a4ff8eebfb327fb36e46f249421f403b5">X86ISA::TlbEntry::logBytes</a></div><div class="ttdeci">unsigned logBytes</div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00074">pagetable.hh:74</a></div></div>
<div class="ttc" id="request_8hh_html"><div class="ttname"><a href="request_8hh.html">request.hh</a></div><div class="ttdoc">Declaration of a request, the overall memory request consisting of the parts of the request that are ...</div></div>
<div class="ttc" id="classAddrRange_html_a615f684c623955389a18abc857dc885d"><div class="ttname"><a href="classAddrRange.html#a615f684c623955389a18abc857dc885d">AddrRange::contains</a></div><div class="ttdeci">bool contains(const Addr &amp;a) const</div><div class="ttdoc">Determine if the range contains an address. </div><div class="ttdef"><b>Definition:</b> <a href="addr__range_8hh_source.html#l00406">addr_range.hh:406</a></div></div>
<div class="ttc" id="request_8hh_html_a7b4f6e20c8b9ccdc4518bb61c20fc81c"><div class="ttname"><a href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a></div><div class="ttdeci">std::shared_ptr&lt; Request &gt; RequestPtr</div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00082">request.hh:82</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a951ee203823b19c66987216e039ff689a4b4eb032bad0f18f930ab18713bd5fad"><div class="ttname"><a href="namespaceX86ISA.html#a951ee203823b19c66987216e039ff689a4b4eb032bad0f18f930ab18713bd5fad">X86ISA::CPL0FlagBit</a></div><div class="ttdef"><b>Definition:</b> <a href="ldstflags_8hh_source.html#l00054">ldstflags.hh:54</a></div></div>
<div class="ttc" id="classBaseTLB_1_1Translation_html_a32fb8e6640117528da167bb47f420f7d"><div class="ttname"><a href="classBaseTLB_1_1Translation.html#a32fb8e6640117528da167bb47f420f7d">BaseTLB::Translation::markDelayed</a></div><div class="ttdeci">virtual void markDelayed()=0</div><div class="ttdoc">Signal that the translation has been delayed due to a hw page table walk. </div></div>
<div class="ttc" id="classTrie_html_aa501a1ec7d090b5d61e511e80ec7df14"><div class="ttname"><a href="classTrie.html#aa501a1ec7d090b5d61e511e80ec7df14">Trie&lt; Addr, X86ISA::TlbEntry &gt;::MaxBits</a></div><div class="ttdeci">static const unsigned MaxBits</div><div class="ttdef"><b>Definition:</b> <a href="trie_8hh_source.html#l00113">trie.hh:113</a></div></div>
<div class="ttc" id="classX86ISA_1_1Walker_html_adb85aec8ba598189775f53bda4f75245"><div class="ttname"><a href="classX86ISA_1_1Walker.html#adb85aec8ba598189775f53bda4f75245">X86ISA::Walker::start</a></div><div class="ttdeci">Fault start(ThreadContext *_tc, BaseTLB::Translation *translation, const RequestPtr &amp;req, BaseTLB::Mode mode)</div><div class="ttdef"><b>Definition:</b> <a href="pagetable__walker_8cc_source.html#l00071">pagetable_walker.cc:71</a></div></div>
<div class="ttc" id="classX86ISA_1_1TLB_html_a505bcd412abb15ec6e6d2a6bef5a5aef"><div class="ttname"><a href="classX86ISA_1_1TLB.html#a505bcd412abb15ec6e6d2a6bef5a5aef">X86ISA::TLB::TLB</a></div><div class="ttdeci">TLB(const Params *p)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2tlb_8cc_source.html#l00062">tlb.cc:62</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_adcf3309de68236e70dea4c9e105e4682aa390788135173e2ccebadff4982de51b"><div class="ttname"><a href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682aa390788135173e2ccebadff4982de51b">X86ISA::SEGMENT_REG_TSG</a></div><div class="ttdef"><b>Definition:</b> <a href="segment_8hh_source.html#l00055">segment.hh:55</a></div></div>
<div class="ttc" id="classRequest_html_aea466660c14a3a08f1d06ff7cedefd27ad2411748b1690329af0a0a935912d903"><div class="ttname"><a href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27ad2411748b1690329af0a0a935912d903">Request::STRICT_ORDER</a></div><div class="ttdoc">The request is required to be strictly ordered by CPU models and is non-speculative. </div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00124">request.hh:124</a></div></div>
<div class="ttc" id="full__system_8hh_html_af929576af6f85c8849704b66d04b8370"><div class="ttname"><a href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a></div><div class="ttdeci">bool FullSystem</div><div class="ttdoc">The FullSystem variable can be used to determine the current mode of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="root_8cc_source.html#l00136">root.cc:136</a></div></div>
<div class="ttc" id="classThreadContext_html_a578034e4f174170011007e9908ca666d"><div class="ttname"><a href="classThreadContext.html#a578034e4f174170011007e9908ca666d">ThreadContext::getProcessPtr</a></div><div class="ttdeci">virtual Process * getProcessPtr()=0</div></div>
<div class="ttc" id="base_2types_8hh_html_ae921129ca7cdba02e1a26b763caafb78"><div class="ttname"><a href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="ttdeci">uint64_t RegVal</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00168">types.hh:168</a></div></div>
<div class="ttc" id="classStats_1_1Group_html_ae51571a9ce454b2b4cb6d1e2d91e03ce"><div class="ttname"><a href="classStats_1_1Group.html#ae51571a9ce454b2b4cb6d1e2d91e03ce">Stats::Group::regStats</a></div><div class="ttdeci">virtual void regStats()</div><div class="ttdoc">Callback to set stat parameters. </div><div class="ttdef"><b>Definition:</b> <a href="group_8cc_source.html#l00066">group.cc:66</a></div></div>
<div class="ttc" id="classX86ISA_1_1TLB_html_ae711fd322bc5b469e1957c04eb8252cf"><div class="ttname"><a href="classX86ISA_1_1TLB.html#ae711fd322bc5b469e1957c04eb8252cf">X86ISA::TLB::configAddress</a></div><div class="ttdeci">uint32_t configAddress</div><div class="ttdef"><b>Definition:</b> <a href="x86_2tlb_8hh_source.html#l00065">tlb.hh:65</a></div></div>
<div class="ttc" id="classX86ISA_1_1TLB_html_a226c59fd7298e97542b477f52a536006"><div class="ttname"><a href="classX86ISA_1_1TLB.html#a226c59fd7298e97542b477f52a536006">X86ISA::TLB::finalizePhysical</a></div><div class="ttdeci">Fault finalizePhysical(const RequestPtr &amp;req, ThreadContext *tc, Mode mode) const override</div><div class="ttdoc">Do post-translation physical address finalization. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2tlb_8cc_source.html#l00227">tlb.cc:227</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ae07ab1d90116fc02676ecd498c60f8ff"><div class="ttname"><a href="namespaceX86ISA.html#ae07ab1d90116fc02676ecd498c60f8ff">X86ISA::IntAddrPrefixCPUID</a></div><div class="ttdeci">const Addr IntAddrPrefixCPUID</div><div class="ttdef"><b>Definition:</b> <a href="x86__traits_8hh_source.html#l00068">x86_traits.hh:68</a></div></div>
<div class="ttc" id="classEmulationPageTable_html_ad28e4377007e2ccda8ec52a7ec19f8c4ad83776af07a54b44632edb06f86479e6"><div class="ttname"><a href="classEmulationPageTable.html#ad28e4377007e2ccda8ec52a7ec19f8c4ad83776af07a54b44632edb06f86479e6">EmulationPageTable::Uncacheable</a></div><div class="ttdef"><b>Definition:</b> <a href="page__table_8hh_source.html#l00095">page_table.hh:95</a></div></div>
<div class="ttc" id="structX86ISA_1_1TlbEntry_html_a10c58edddf4f3be430b3aed67ce2f345"><div class="ttname"><a href="structX86ISA_1_1TlbEntry.html#a10c58edddf4f3be430b3aed67ce2f345">X86ISA::TlbEntry::writable</a></div><div class="ttdeci">bool writable</div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00078">pagetable.hh:78</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab06693a31585903fad9ce8567a83b21e"><div class="ttname"><a href="namespaceX86ISA.html#ab06693a31585903fad9ce8567a83b21e">X86ISA::PageBytes</a></div><div class="ttdeci">const Addr PageBytes</div><div class="ttdef"><b>Definition:</b> <a href="x86_2isa__traits_8hh_source.html#l00053">isa_traits.hh:53</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a7105fd49a7e7608076993108cc4213d4"><div class="ttname"><a href="namespaceX86ISA.html#a7105fd49a7e7608076993108cc4213d4">X86ISA::expandDown</a></div><div class="ttdeci">Bitfield&lt; 14 &gt; expandDown</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00998">misc.hh:998</a></div></div>
<div class="ttc" id="namespacecp_html"><div class="ttname"><a href="namespacecp.html">cp</a></div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8cc_source.html#l00042">cprintf.cc:42</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aab42c0db74065d35a4e8809e56f72f97"><div class="ttname"><a href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">ArmISA::mode</a></div><div class="ttdeci">Bitfield&lt; 4, 0 &gt; mode</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00073">miscregs_types.hh:73</a></div></div>
<div class="ttc" id="structX86ISA_1_1TlbEntry_html_aae3dab8cc02e39a658865c28cfb8a8ac"><div class="ttname"><a href="structX86ISA_1_1TlbEntry.html#aae3dab8cc02e39a658865c28cfb8a8ac">X86ISA::TlbEntry::paddr</a></div><div class="ttdeci">Addr paddr</div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00069">pagetable.hh:69</a></div></div>
<div class="ttc" id="classX86ISA_1_1TLB_html_a8784d6e0d8fc4150f5d00dbaba62d0a7"><div class="ttname"><a href="classX86ISA_1_1TLB.html#a8784d6e0d8fc4150f5d00dbaba62d0a7">X86ISA::TLB::flushNonGlobal</a></div><div class="ttdeci">void flushNonGlobal()</div><div class="ttdef"><b>Definition:</b> <a href="x86_2tlb_8cc_source.html#l00149">tlb.cc:149</a></div></div>
<div class="ttc" id="classX86ISA_1_1TLB_html_a7e3d4b40d30287f046c9fa634ccee28b"><div class="ttname"><a href="classX86ISA_1_1TLB.html#a7e3d4b40d30287f046c9fa634ccee28b">X86ISA::TLB::trie</a></div><div class="ttdeci">TlbEntryTrie trie</div><div class="ttdef"><b>Definition:</b> <a href="x86_2tlb_8hh_source.html#l00100">tlb.hh:100</a></div></div>
<div class="ttc" id="classX86ISA_1_1TLB_html_a7e2df4e915e5eb5ee51d757d3bf6d6bc"><div class="ttname"><a href="classX86ISA_1_1TLB.html#a7e2df4e915e5eb5ee51d757d3bf6d6bc">X86ISA::TLB::translate</a></div><div class="ttdeci">Fault translate(const RequestPtr &amp;req, ThreadContext *tc, Translation *translation, Mode mode, bool &amp;delayedResponse, bool timing)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2tlb_8cc_source.html#l00269">tlb.cc:269</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="structX86ISA_1_1TlbEntry_html_a33008235d1fc683b8a833852b8d34c61"><div class="ttname"><a href="structX86ISA_1_1TlbEntry.html#a33008235d1fc683b8a833852b8d34c61">X86ISA::TlbEntry::vaddr</a></div><div class="ttdeci">Addr vaddr</div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00072">pagetable.hh:72</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799f"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">X86ISA::MiscRegIndex</a></div><div class="ttdeci">MiscRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00102">misc.hh:102</a></div></div>
<div class="ttc" id="classX86ISA_1_1Walker_html_ac6deb440ec762dcb8b22eed04b7dde77"><div class="ttname"><a href="classX86ISA_1_1Walker.html#ac6deb440ec762dcb8b22eed04b7dde77">X86ISA::Walker::setTLB</a></div><div class="ttdeci">void setTLB(TLB *_tlb)</div><div class="ttdef"><b>Definition:</b> <a href="pagetable__walker_8hh_source.html#l00193">pagetable_walker.hh:193</a></div></div>
<div class="ttc" id="base_2trace_8hh_html"><div class="ttname"><a href="base_2trace_8hh.html">trace.hh</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a0945f0041ce4d2db0bdd6651ee0a6f71"><div class="ttname"><a href="namespaceX86ISA.html#a0945f0041ce4d2db0bdd6651ee0a6f71">X86ISA::IntAddrPrefixMask</a></div><div class="ttdeci">const Addr IntAddrPrefixMask</div><div class="ttdef"><b>Definition:</b> <a href="x86__traits_8hh_source.html#l00067">x86_traits.hh:67</a></div></div>
<div class="ttc" id="classX86ISA_1_1TLB_html_a09880547167dd280f850d1c38ed43bf7"><div class="ttname"><a href="classX86ISA_1_1TLB.html#a09880547167dd280f850d1c38ed43bf7">X86ISA::TLB::rdAccesses</a></div><div class="ttdeci">Stats::Scalar rdAccesses</div><div class="ttdef"><b>Definition:</b> <a href="x86_2tlb_8hh_source.html#l00104">tlb.hh:104</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_adcf3309de68236e70dea4c9e105e4682aa949bb20bd1d9e85f9bd10323225efb1"><div class="ttname"><a href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682aa949bb20bd1d9e85f9bd10323225efb1">X86ISA::SEGMENT_REG_MS</a></div><div class="ttdef"><b>Definition:</b> <a href="segment_8hh_source.html#l00057">segment.hh:57</a></div></div>
<div class="ttc" id="classAddrRange_html"><div class="ttname"><a href="classAddrRange.html">AddrRange</a></div><div class="ttdoc">The AddrRange class encapsulates an address range, and supports a number of tests to check if two ran...</div><div class="ttdef"><b>Definition:</b> <a href="addr__range_8hh_source.html#l00072">addr_range.hh:72</a></div></div>
<div class="ttc" id="classBaseTLB_html"><div class="ttname"><a href="classBaseTLB.html">BaseTLB</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00052">tlb.hh:52</a></div></div>
<div class="ttc" id="namespaceGenericISA_html_a79a8335aadefb64d22e7fc06ac063ad0"><div class="ttname"><a href="namespaceGenericISA.html#a79a8335aadefb64d22e7fc06ac063ad0">GenericISA::iprAddressPseudoInst</a></div><div class="ttdeci">Addr iprAddressPseudoInst(uint8_t func, uint8_t subfunc)</div><div class="ttdoc">Generate a generic IPR address that emulates a pseudo inst. </div><div class="ttdef"><b>Definition:</b> <a href="generic_2mmapped__ipr_8hh_source.html#l00084">mmapped_ipr.hh:84</a></div></div>
<div class="ttc" id="serialize_8hh_html_a13d18ccba3d8bcbcd5aab2e37c380bff"><div class="ttname"><a href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a></div><div class="ttdeci">#define UNSERIALIZE_SCALAR(scalar)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00645">serialize.hh:645</a></div></div>
<div class="ttc" id="sim_2process_8hh_html"><div class="ttname"><a href="sim_2process_8hh.html">process.hh</a></div></div>
<div class="ttc" id="x86__traits_8hh_html"><div class="ttname"><a href="x86__traits_8hh.html">x86_traits.hh</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa2586f2ee2642081584dc7b8662f08689"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2586f2ee2642081584dc7b8662f08689">X86ISA::MISCREG_PCI_CONFIG_ADDRESS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00398">misc.hh:398</a></div></div>
<div class="ttc" id="classEmulationPageTable_html_af1317b22ec0ea20f5e7ad09c94c32ecd"><div class="ttname"><a href="classEmulationPageTable.html#af1317b22ec0ea20f5e7ad09c94c32ecd">EmulationPageTable::pageAlign</a></div><div class="ttdeci">Addr pageAlign(Addr a)</div><div class="ttdef"><b>Definition:</b> <a href="page__table_8hh_source.html#l00107">page_table.hh:107</a></div></div>
<div class="ttc" id="cprintf_8hh_html_a848c8ad3ab12f32c2d70d72701307be2"><div class="ttname"><a href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a></div><div class="ttdeci">std::string csprintf(const char *format, const Args &amp;...args)</div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8hh_source.html#l00162">cprintf.hh:162</a></div></div>
<div class="ttc" id="classBaseTLB_html_a26b67ef35b9f92e337acf48571c7585eaf4cd684f5d76a9d7d92f583393d1655f"><div class="ttname"><a href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585eaf4cd684f5d76a9d7d92f583393d1655f">BaseTLB::Read</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00059">tlb.hh:59</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_abb8ec3742a54286da349c98a1a9c9755"><div class="ttname"><a href="namespaceX86ISA.html#abb8ec3742a54286da349c98a1a9c9755">X86ISA::MISCREG_SEG_ATTR</a></div><div class="ttdeci">static MiscRegIndex MISCREG_SEG_ATTR(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00535">misc.hh:535</a></div></div>
<div class="ttc" id="classX86ISA_1_1TLB_html_a4daee54b9ac33897bca3c94737e1e6b5"><div class="ttname"><a href="classX86ISA_1_1TLB.html#a4daee54b9ac33897bca3c94737e1e6b5">X86ISA::TLB::nextSeq</a></div><div class="ttdeci">uint64_t nextSeq()</div><div class="ttdef"><b>Definition:</b> <a href="x86_2tlb_8hh_source.html#l00120">tlb.hh:120</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af93c7fd7ac0d329975952ac0c2a97f98"><div class="ttname"><a href="namespaceX86ISA.html#af93c7fd7ac0d329975952ac0c2a97f98">X86ISA::MISCREG_SEG_LIMIT</a></div><div class="ttdeci">static MiscRegIndex MISCREG_SEG_LIMIT(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00528">misc.hh:528</a></div></div>
<div class="ttc" id="structX86ISA_1_1TlbEntry_html_ac99a3fa21407f1fe6f31ef71ac2cc562"><div class="ttname"><a href="structX86ISA_1_1TlbEntry.html#ac99a3fa21407f1fe6f31ef71ac2cc562">X86ISA::TlbEntry::trieHandle</a></div><div class="ttdeci">TlbEntryTrie::Handle trieHandle</div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00095">pagetable.hh:95</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a592632f4675b2979c74073b6c188e373af69681143096872eb521fd9b7b2db77f"><div class="ttname"><a href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373af69681143096872eb521fd9b7b2db77f">X86ISA::SixtyFourBitMode</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00192">types.hh:192</a></div></div>
<div class="ttc" id="classFlags_html"><div class="ttname"><a href="classFlags.html">Flags&lt; FlagsType &gt;</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa1d040714908a7f2cb590893a4060cec6"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1d040714908a7f2cb590893a4060cec6">X86ISA::MISCREG_APIC_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00395">misc.hh:395</a></div></div>
<div class="ttc" id="classX86ISA_1_1TLB_html_a6b415e3f325d07851259baa6c2f8627e"><div class="ttname"><a href="classX86ISA_1_1TLB.html#a6b415e3f325d07851259baa6c2f8627e">X86ISA::TLB::regStats</a></div><div class="ttdeci">void regStats() override</div><div class="ttdoc">Callback to set stat parameters. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2tlb_8cc_source.html#l00457">tlb.cc:457</a></div></div>
<div class="ttc" id="structX86ISA_1_1TlbEntry_html"><div class="ttname"><a href="structX86ISA_1_1TlbEntry.html">X86ISA::TlbEntry</a></div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00066">pagetable.hh:66</a></div></div>
<div class="ttc" id="classX86ISA_1_1TLB_html_a66c8d4eed42991893cfeca1ed6dd898f"><div class="ttname"><a href="classX86ISA_1_1TLB.html#a66c8d4eed42991893cfeca1ed6dd898f">X86ISA::TLB::translateTiming</a></div><div class="ttdeci">void translateTiming(const RequestPtr &amp;req, ThreadContext *tc, Translation *translation, Mode mode) override</div><div class="ttdef"><b>Definition:</b> <a href="x86_2tlb_8cc_source.html#l00437">tlb.cc:437</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a3a801d0a728552f9b9952acd5dab25e8"><div class="ttname"><a href="namespaceX86ISA.html#a3a801d0a728552f9b9952acd5dab25e8">X86ISA::mask</a></div><div class="ttdeci">mask</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00798">misc.hh:798</a></div></div>
<div class="ttc" id="classTrie_html_a9869001ec9a0be18734fe51490bde0b1"><div class="ttname"><a href="classTrie.html#a9869001ec9a0be18734fe51490bde0b1">Trie::lookup</a></div><div class="ttdeci">Value * lookup(Key key)</div><div class="ttdoc">Method which looks up the Value corresponding to a particular key. </div><div class="ttdef"><b>Definition:</b> <a href="trie_8hh_source.html#l00274">trie.hh:274</a></div></div>
<div class="ttc" id="classX86ISA_1_1TLB_html_a555d25933c347e54add060f07ec734cf"><div class="ttname"><a href="classX86ISA_1_1TLB.html#a555d25933c347e54add060f07ec734cf">X86ISA::TLB::evictLRU</a></div><div class="ttdeci">void evictLRU()</div><div class="ttdef"><b>Definition:</b> <a href="x86_2tlb_8cc_source.html#l00079">tlb.cc:79</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aa3826b335948154c40c1b6a32cbd10f5"><div class="ttname"><a href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">X86ISA::base</a></div><div class="ttdeci">Bitfield&lt; 51, 12 &gt; base</div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00142">pagetable.hh:142</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a9bab751e4fa25d88bf84ee970a01a641"><div class="ttname"><a href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">MipsISA::vaddr</a></div><div class="ttdeci">vaddr</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00277">pra_constants.hh:277</a></div></div>
<div class="ttc" id="structEmulationPageTable_1_1Entry_html"><div class="ttname"><a href="structEmulationPageTable_1_1Entry.html">EmulationPageTable::Entry</a></div><div class="ttdef"><b>Definition:</b> <a href="page__table_8hh_source.html#l00053">page_table.hh:53</a></div></div>
<div class="ttc" id="x86_2tlb_8hh_html"><div class="ttname"><a href="x86_2tlb_8hh.html">tlb.hh</a></div></div>
<div class="ttc" id="classBaseTLB_html_a26b67ef35b9f92e337acf48571c7585ea63234010c6a55c971617a58bd577566b"><div class="ttname"><a href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea63234010c6a55c971617a58bd577566b">BaseTLB::Execute</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00059">tlb.hh:59</a></div></div>
<div class="ttc" id="classX86ISA_1_1TLB_html_a2144fada173ce5429332ebea0e0bc867"><div class="ttname"><a href="classX86ISA_1_1TLB.html#a2144fada173ce5429332ebea0e0bc867">X86ISA::TLB::wrMisses</a></div><div class="ttdeci">Stats::Scalar wrMisses</div><div class="ttdef"><b>Definition:</b> <a href="x86_2tlb_8hh_source.html#l00107">tlb.hh:107</a></div></div>
<div class="ttc" id="classX86ISA_1_1TLB_html_ab61c626743207ec217eea2948246f0ca"><div class="ttname"><a href="classX86ISA_1_1TLB.html#ab61c626743207ec217eea2948246f0ca">X86ISA::TLB::getWalker</a></div><div class="ttdeci">Walker * getWalker()</div><div class="ttdef"><b>Definition:</b> <a href="x86_2tlb_8cc_source.html#l00451">tlb.cc:451</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a1443ba2a3a09993c948627d33345b893"><div class="ttname"><a href="namespaceX86ISA.html#a1443ba2a3a09993c948627d33345b893">X86ISA::IntAddrPrefixMSR</a></div><div class="ttdeci">const Addr IntAddrPrefixMSR</div><div class="ttdef"><b>Definition:</b> <a href="x86__traits_8hh_source.html#l00069">x86_traits.hh:69</a></div></div>
<div class="ttc" id="classBaseTLB_1_1Translation_html_a3833ff3494a0d96012d575f12703e2c8"><div class="ttname"><a href="classBaseTLB_1_1Translation.html#a3833ff3494a0d96012d575f12703e2c8">BaseTLB::Translation::finish</a></div><div class="ttdeci">virtual void finish(const Fault &amp;fault, const RequestPtr &amp;req, ThreadContext *tc, Mode mode)=0</div></div>
<div class="ttc" id="namespaceArmISA_html_af99b9a9cf2253406a36163bb6492680d"><div class="ttname"><a href="namespaceArmISA.html#af99b9a9cf2253406a36163bb6492680d">ArmISA::tlb</a></div><div class="ttdeci">Bitfield&lt; 59, 56 &gt; tlb</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00091">miscregs_types.hh:91</a></div></div>
<div class="ttc" id="arch_2x86_2regs_2misc_8hh_html"><div class="ttname"><a href="arch_2x86_2regs_2misc_8hh.html">misc.hh</a></div></div>
<div class="ttc" id="classRequest_html_aea466660c14a3a08f1d06ff7cedefd27a450fdf86e23bd408c25aff98abcc242c"><div class="ttname"><a href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a450fdf86e23bd408c25aff98abcc242c">Request::MMAPPED_IPR</a></div><div class="ttdoc">This request is to a memory mapped register. </div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00126">request.hh:126</a></div></div>
<div class="ttc" id="classThreadContext_html_a8a9143613e6da73fea16e097c879df82"><div class="ttname"><a href="classThreadContext.html#a8a9143613e6da73fea16e097c879df82">ThreadContext::instAddr</a></div><div class="ttdeci">virtual Addr instAddr() const =0</div></div>
<div class="ttc" id="classX86ISA_1_1TLB_html_ad480f06c82c5fcfa6d30b20a27f3e160"><div class="ttname"><a href="classX86ISA_1_1TLB.html#ad480f06c82c5fcfa6d30b20a27f3e160">X86ISA::TLB::wrAccesses</a></div><div class="ttdeci">Stats::Scalar wrAccesses</div><div class="ttdef"><b>Definition:</b> <a href="x86_2tlb_8hh_source.html#l00105">tlb.hh:105</a></div></div>
<div class="ttc" id="microldstop_8hh_html"><div class="ttname"><a href="microldstop_8hh.html">microldstop.hh</a></div></div>
<div class="ttc" id="classEmulationPageTable_html_ad28e4377007e2ccda8ec52a7ec19f8c4a80fd9e3e8d61504ef3b30327b089f2d7"><div class="ttname"><a href="classEmulationPageTable.html#ad28e4377007e2ccda8ec52a7ec19f8c4a80fd9e3e8d61504ef3b30327b089f2d7">EmulationPageTable::ReadOnly</a></div><div class="ttdef"><b>Definition:</b> <a href="page__table_8hh_source.html#l00096">page_table.hh:96</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_adcf3309de68236e70dea4c9e105e4682aeaa3ab9e2aa297ac323653bb6a09f079"><div class="ttname"><a href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682aeaa3ab9e2aa297ac323653bb6a09f079">X86ISA::SEGMENT_REG_HS</a></div><div class="ttdef"><b>Definition:</b> <a href="segment_8hh_source.html#l00053">segment.hh:53</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a7a287359d6688cb50477df97dcbdd196"><div class="ttname"><a href="namespaceX86ISA.html#a7a287359d6688cb50477df97dcbdd196">X86ISA::MISCREG_SEG_SEL</a></div><div class="ttdeci">static MiscRegIndex MISCREG_SEG_SEL(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00507">misc.hh:507</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a5bc8a695e4619ccf733d545021fe664e"><div class="ttname"><a href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">X86ISA::seg</a></div><div class="ttdeci">Bitfield&lt; 2, 0 &gt; seg</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00084">types.hh:84</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="pagetable__walker_8hh_html"><div class="ttname"><a href="pagetable__walker_8hh.html">pagetable_walker.hh</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4">X86ISA::MISCREG_M5_REG</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00139">misc.hh:139</a></div></div>
<div class="ttc" id="classSimObject_html_ac6bf42a0c7d51f21477fc064f75178c1"><div class="ttname"><a href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">SimObject::name</a></div><div class="ttdeci">virtual const std::string name() const</div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00120">sim_object.hh:120</a></div></div>
<div class="ttc" id="classCheckpointIn_html"><div class="ttname"><a href="classCheckpointIn.html">CheckpointIn</a></div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00072">serialize.hh:72</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a951ee203823b19c66987216e039ff689a1e280a8ff7db19404c2a4197c03edf79"><div class="ttname"><a href="namespaceX86ISA.html#a951ee203823b19c66987216e039ff689a1e280a8ff7db19404c2a4197c03edf79">X86ISA::AddrSizeFlagBit</a></div><div class="ttdef"><b>Definition:</b> <a href="ldstflags_8hh_source.html#l00055">ldstflags.hh:55</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aa5d6862414ee0e4ce359c70c0179d649"><div class="ttname"><a href="namespaceX86ISA.html#aa5d6862414ee0e4ce359c70c0179d649">X86ISA::SegmentFlagMask</a></div><div class="ttdeci">const Request::FlagsType M5_VAR_USED SegmentFlagMask</div><div class="ttdef"><b>Definition:</b> <a href="ldstflags_8hh_source.html#l00051">ldstflags.hh:51</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aa9331aab1c34d5babc25ea53e521b708"><div class="ttname"><a href="namespaceArmISA.html#aa9331aab1c34d5babc25ea53e521b708">ArmISA::va</a></div><div class="ttdeci">Bitfield&lt; 8 &gt; va</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00263">miscregs_types.hh:263</a></div></div>
<div class="ttc" id="classX86ISA_1_1TLB_html_a88c0496e01434b693ad7bd0d5a0f8267"><div class="ttname"><a href="classX86ISA_1_1TLB.html#a88c0496e01434b693ad7bd0d5a0f8267">X86ISA::TLB::translateAtomic</a></div><div class="ttdeci">Fault translateAtomic(const RequestPtr &amp;req, ThreadContext *tc, Mode mode) override</div><div class="ttdef"><b>Definition:</b> <a href="x86_2tlb_8cc_source.html#l00430">tlb.cc:430</a></div></div>
<div class="ttc" id="logging_8hh_html_abb243c15dfbeedf4ae64aa213f4f18c7"><div class="ttname"><a href="logging_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a></div><div class="ttdeci">#define warn_once(...)</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00216">logging.hh:216</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_acc5288e54e9aea4ad412ccc93203bed7"><div class="ttname"><a href="namespaceX86ISA.html#acc5288e54e9aea4ad412ccc93203bed7">X86ISA::IntAddrPrefixIO</a></div><div class="ttdeci">const Addr IntAddrPrefixIO</div><div class="ttdef"><b>Definition:</b> <a href="x86__traits_8hh_source.html#l00070">x86_traits.hh:70</a></div></div>
<div class="ttc" id="serialize_8hh_html_a49163149ec656ffecff0e46aee418e29"><div class="ttname"><a href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a></div><div class="ttdeci">#define SERIALIZE_SCALAR(scalar)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00643">serialize.hh:643</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a77954bc6dc0c8aa5f896b43194bf0de0"><div class="ttname"><a href="namespaceX86ISA.html#a77954bc6dc0c8aa5f896b43194bf0de0">X86ISA::msrAddrToIndex</a></div><div class="ttdeci">bool msrAddrToIndex(MiscRegIndex &amp;regNum, Addr addr)</div><div class="ttdoc">Find and return the misc reg corresponding to an MSR address. </div><div class="ttdef"><b>Definition:</b> <a href="msr_8cc_source.html#l00149">msr.cc:149</a></div></div>
<div class="ttc" id="classX86ISA_1_1TLB_html_ae8761eaea1bdfeed088d4ad745a17e4f"><div class="ttname"><a href="classX86ISA_1_1TLB.html#ae8761eaea1bdfeed088d4ad745a17e4f">X86ISA::TLB::flushAll</a></div><div class="ttdeci">void flushAll() override</div><div class="ttdoc">Remove all entries from the TLB. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2tlb_8cc_source.html#l00130">tlb.cc:130</a></div></div>
<div class="ttc" id="classBaseTLB_html_a26b67ef35b9f92e337acf48571c7585e"><div class="ttname"><a href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">BaseTLB::Mode</a></div><div class="ttdeci">Mode</div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00059">tlb.hh:59</a></div></div>
<div class="ttc" id="classStats_1_1DataWrap_html_a8f6effeadf113613c8e96c732bef7228"><div class="ttname"><a href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">Stats::DataWrap::name</a></div><div class="ttdeci">Derived &amp; name(const std::string &amp;name)</div><div class="ttdoc">Set the name and marks this stat to print at the end of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l00279">statistics.hh:279</a></div></div>
<div class="ttc" id="classX86ISA_1_1TLB_html_a8f50dbf2d3b177705085b4337741c55e"><div class="ttname"><a href="classX86ISA_1_1TLB.html#a8f50dbf2d3b177705085b4337741c55e">X86ISA::TLB::Params</a></div><div class="ttdeci">X86TLBParams Params</div><div class="ttdef"><b>Definition:</b> <a href="x86_2tlb_8hh_source.html#l00069">tlb.hh:69</a></div></div>
<div class="ttc" id="classProcess_html_aeafd0a9f4f332dab45ff954f8857e82f"><div class="ttname"><a href="classProcess.html#aeafd0a9f4f332dab45ff954f8857e82f">Process::fixupStackFault</a></div><div class="ttdeci">bool fixupStackFault(Addr vaddr)</div><div class="ttdoc">Attempt to fix up a fault at vaddr by allocating a page on the stack. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8cc_source.html#l00372">process.cc:372</a></div></div>
<div class="ttc" id="classTrie_html_a859b4140afa401bda76b32048c3d1518"><div class="ttname"><a href="classTrie.html#a859b4140afa401bda76b32048c3d1518">Trie::remove</a></div><div class="ttdeci">Value * remove(Handle handle)</div><div class="ttdoc">Method to delete a value from the trie. </div><div class="ttdef"><b>Definition:</b> <a href="trie_8hh_source.html#l00289">trie.hh:289</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a44cce9583f40230afeb02fabfc00f13c"><div class="ttname"><a href="namespaceX86ISA.html#a44cce9583f40230afeb02fabfc00f13c">X86ISA::limit</a></div><div class="ttdeci">BitfieldType&lt; SegDescriptorLimit &gt; limit</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00926">misc.hh:926</a></div></div>
<div class="ttc" id="structX86ISA_1_1TlbEntry_html_af25a9b944fdc7e04079332c2a11cbe09"><div class="ttname"><a href="structX86ISA_1_1TlbEntry.html#af25a9b944fdc7e04079332c2a11cbe09">X86ISA::TlbEntry::user</a></div><div class="ttdeci">bool user</div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00080">pagetable.hh:80</a></div></div>
<div class="ttc" id="classX86ISA_1_1TLB_html_a869f6665c4ffca6ab60c1d68404d4e2c"><div class="ttname"><a href="classX86ISA_1_1TLB.html#a869f6665c4ffca6ab60c1d68404d4e2c">X86ISA::TLB::lookup</a></div><div class="ttdeci">TlbEntry * lookup(Addr va, bool update_lru=true)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2tlb_8cc_source.html#l00121">tlb.cc:121</a></div></div>
<div class="ttc" id="classProcess_html_aeb1f0636e741b206059ffdbbc72bcf01"><div class="ttname"><a href="classProcess.html#aeb1f0636e741b206059ffdbbc72bcf01">Process::pTable</a></div><div class="ttdeci">EmulationPageTable * pTable</div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8hh_source.html#l00182">process.hh:182</a></div></div>
<div class="ttc" id="classThreadContext_html_aca903e46048a5e7a9cce0f8be315660d"><div class="ttname"><a href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect</a></div><div class="ttdeci">virtual RegVal readMiscRegNoEffect(RegIndex misc_reg) const =0</div></div>
<div class="ttc" id="page__table_8hh_html"><div class="ttname"><a href="page__table_8hh.html">page_table.hh</a></div><div class="ttdoc">Declarations of a non-full system Page Table. </div></div>
<div class="ttc" id="namespaceX86ISA_html_adcf3309de68236e70dea4c9e105e4682a931c11bee0b10cfa3d9f05d20feb043d"><div class="ttname"><a href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a931c11bee0b10cfa3d9f05d20feb043d">X86ISA::SEGMENT_REG_LS</a></div><div class="ttdef"><b>Definition:</b> <a href="segment_8hh_source.html#l00056">segment.hh:56</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a310d36d3d8ec55a84d807cb7e1edf7d6"><div class="ttname"><a href="namespaceX86ISA.html#a310d36d3d8ec55a84d807cb7e1edf7d6">X86ISA::MISCREG_SEG_BASE</a></div><div class="ttdeci">static MiscRegIndex MISCREG_SEG_BASE(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00514">misc.hh:514</a></div></div>
<div class="ttc" id="serialize_8hh_html_a821b5f5905353967b548ad54944d553e"><div class="ttname"><a href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a></div><div class="ttdeci">std::ostream CheckpointOut</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00068">serialize.hh:68</a></div></div>
<div class="ttc" id="classX86ISA_1_1TLB_html_abf95e874b8d49fbea702966cdef0eb08"><div class="ttname"><a href="classX86ISA_1_1TLB.html#abf95e874b8d49fbea702966cdef0eb08">X86ISA::TLB::serialize</a></div><div class="ttdeci">void serialize(CheckpointOut &amp;cp) const override</div><div class="ttdoc">Serialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2tlb_8cc_source.html#l00480">tlb.cc:480</a></div></div>
<div class="ttc" id="namespaceX86ISA_html"><div class="ttname"><a href="namespaceX86ISA.html">X86ISA</a></div><div class="ttdoc">This is exposed globally, independent of the ISA. </div><div class="ttdef"><b>Definition:</b> <a href="acpi_8hh_source.html#l00057">acpi.hh:57</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_adcf3309de68236e70dea4c9e105e4682aec9a81ccadce521fcfa555f3ee13e300"><div class="ttname"><a href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682aec9a81ccadce521fcfa555f3ee13e300">X86ISA::SEGMENT_REG_ES</a></div><div class="ttdef"><b>Definition:</b> <a href="segment_8hh_source.html#l00047">segment.hh:47</a></div></div>
<div class="ttc" id="classX86ISA_1_1TLB_html_acd3ffdf076879d536d23a512637e9690"><div class="ttname"><a href="classX86ISA_1_1TLB.html#acd3ffdf076879d536d23a512637e9690">X86ISA::TLB::translateInt</a></div><div class="ttdeci">Fault translateInt(const RequestPtr &amp;req, ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2tlb_8cc_source.html#l00173">tlb.cc:173</a></div></div>
<div class="ttc" id="classX86ISA_1_1TLB_html_a5ab72e75e55b5bc03bc58384d62f5b2c"><div class="ttname"><a href="classX86ISA_1_1TLB.html#a5ab72e75e55b5bc03bc58384d62f5b2c">X86ISA::TLB::demapPage</a></div><div class="ttdeci">void demapPage(Addr va, uint64_t asn) override</div><div class="ttdef"><b>Definition:</b> <a href="x86_2tlb_8cc_source.html#l00162">tlb.cc:162</a></div></div>
<div class="ttc" id="generic_2mmapped__ipr_8hh_html"><div class="ttname"><a href="generic_2mmapped__ipr_8hh.html">mmapped_ipr.hh</a></div><div class="ttdoc">ISA-generic helper functions for memory mapped IPR accesses. </div></div>
<div class="ttc" id="classX86ISA_1_1TLB_html"><div class="ttname"><a href="classX86ISA_1_1TLB.html">X86ISA::TLB</a></div><div class="ttdef"><b>Definition:</b> <a href="x86_2tlb_8hh_source.html#l00058">tlb.hh:58</a></div></div>
<div class="ttc" id="classBaseTLB_1_1Translation_html"><div class="ttname"><a href="classBaseTLB_1_1Translation.html">BaseTLB::Translation</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00061">tlb.hh:61</a></div></div>
<div class="ttc" id="classX86ISA_1_1TLB_html_ac7b47e4db2317953851b0a7d12ed4c17"><div class="ttname"><a href="classX86ISA_1_1TLB.html#ac7b47e4db2317953851b0a7d12ed4c17">X86ISA::TLB::freeList</a></div><div class="ttdeci">EntryList freeList</div><div class="ttdef"><b>Definition:</b> <a href="x86_2tlb_8hh_source.html#l00098">tlb.hh:98</a></div></div>
<div class="ttc" id="namespaceStats_html"><div class="ttname"><a href="namespaceStats.html">Stats</a></div><div class="ttdef"><b>Definition:</b> <a href="statistics_8cc_source.html#l00062">statistics.cc:62</a></div></div>
<div class="ttc" id="classThreadContext_html_af8521a9f618db8c70a3291240a166abf"><div class="ttname"><a href="classThreadContext.html#af8521a9f618db8c70a3291240a166abf">ThreadContext::contextId</a></div><div class="ttdeci">virtual ContextID contextId() const =0</div></div>
<div class="ttc" id="classEmulationPageTable_html_a692ce97e35ba203ca11d981c61b60716"><div class="ttname"><a href="classEmulationPageTable.html#a692ce97e35ba203ca11d981c61b60716">EmulationPageTable::lookup</a></div><div class="ttdeci">const Entry * lookup(Addr vaddr)</div><div class="ttdoc">Lookup function. </div><div class="ttdef"><b>Definition:</b> <a href="page__table_8cc_source.html#l00134">page_table.cc:134</a></div></div>
<div class="ttc" id="classProcess_html"><div class="ttname"><a href="classProcess.html">Process</a></div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8hh_source.html#l00064">process.hh:64</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aed845654338270e50f411474fdac11ff"><div class="ttname"><a href="namespaceX86ISA.html#aed845654338270e50f411474fdac11ff">X86ISA::PhysAddrPrefixIO</a></div><div class="ttdeci">const Addr PhysAddrPrefixIO</div><div class="ttdef"><b>Definition:</b> <a href="x86__traits_8hh_source.html#l00072">x86_traits.hh:72</a></div></div>
<div class="ttc" id="classAddrRange_html_a2fbc15c252cfd1299669febb874b9c5e"><div class="ttname"><a href="classAddrRange.html#a2fbc15c252cfd1299669febb874b9c5e">AddrRange::start</a></div><div class="ttdeci">Addr start() const</div><div class="ttdoc">Get the start address of the range. </div><div class="ttdef"><b>Definition:</b> <a href="addr__range_8hh_source.html#l00297">addr_range.hh:297</a></div></div>
<div class="ttc" id="classStats_1_1DataWrap_html_a21c87112d21fd2a0caa14aaa343d8bc1"><div class="ttname"><a href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">Stats::DataWrap::desc</a></div><div class="ttdeci">Derived &amp; desc(const std::string &amp;_desc)</div><div class="ttdoc">Set the description and marks this stat to print at the end of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l00312">statistics.hh:312</a></div></div>
<div class="ttc" id="classX86ISA_1_1TLB_html_a3588fddb1b250a6aee2d2ef7ae5ed2d9"><div class="ttname"><a href="classX86ISA_1_1TLB.html#a3588fddb1b250a6aee2d2ef7ae5ed2d9">X86ISA::TLB::lruSeq</a></div><div class="ttdeci">uint64_t lruSeq</div><div class="ttdef"><b>Definition:</b> <a href="x86_2tlb_8hh_source.html#l00101">tlb.hh:101</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a46f7df8299e6ae64913f3c80fd5a6854"><div class="ttname"><a href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">X86ISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00152">pagetable.hh:152</a></div></div>
<div class="ttc" id="classX86ISA_1_1Walker_html_aca7e4cdbfef56819dfe09544de262947"><div class="ttname"><a href="classX86ISA_1_1Walker.html#aca7e4cdbfef56819dfe09544de262947">X86ISA::Walker::getPort</a></div><div class="ttdeci">Port &amp; getPort(const std::string &amp;if_name, PortID idx=InvalidPortID) override</div><div class="ttdoc">Get a port with a given name and index. </div><div class="ttdef"><b>Definition:</b> <a href="pagetable__walker_8cc_source.html#l00172">pagetable_walker.cc:172</a></div></div>
<div class="ttc" id="classX86ISA_1_1TLB_html_a818d92ce45a35ccd1bb3a8892395a66e"><div class="ttname"><a href="classX86ISA_1_1TLB.html#a818d92ce45a35ccd1bb3a8892395a66e">X86ISA::TLB::walker</a></div><div class="ttdeci">Walker * walker</div><div class="ttdef"><b>Definition:</b> <a href="x86_2tlb_8hh_source.html#l00082">tlb.hh:82</a></div></div>
<div class="ttc" id="bitfield_8hh_html_aa77220618e53d25e3f859c84b2809b39"><div class="ttname"><a href="bitfield_8hh.html#aa77220618e53d25e3f859c84b2809b39">mbits</a></div><div class="ttdeci">T mbits(T val, int first, int last)</div><div class="ttdoc">Mask off the given bits in place like bits() but without shifting. </div><div class="ttdef"><b>Definition:</b> <a href="bitfield_8hh_source.html#l00096">bitfield.hh:96</a></div></div>
<div class="ttc" id="bitfield_8hh_html_a037aa50d964c15b87b49ca219fd62d85"><div class="ttname"><a href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a></div><div class="ttdeci">T bits(T val, int first, int last)</div><div class="ttdoc">Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; and right justify it...</div><div class="ttdef"><b>Definition:</b> <a href="bitfield_8hh_source.html#l00072">bitfield.hh:72</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a0ff9290207eddeb5cf7bfc3fa0c9cd14"><div class="ttname"><a href="namespaceArmISA.html#a0ff9290207eddeb5cf7bfc3fa0c9cd14">ArmISA::attr</a></div><div class="ttdeci">attr</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00625">miscregs_types.hh:625</a></div></div>
<div class="ttc" id="classX86ISA_1_1Walker_html"><div class="ttname"><a href="classX86ISA_1_1Walker.html">X86ISA::Walker</a></div><div class="ttdef"><b>Definition:</b> <a href="pagetable__walker_8hh_source.html#l00058">pagetable_walker.hh:58</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_afe1cfa1e015d1bc9a1aaa13453e9af92"><div class="ttname"><a href="namespaceX86ISA.html#afe1cfa1e015d1bc9a1aaa13453e9af92">X86ISA::x86LocalAPICAddress</a></div><div class="ttdeci">static Addr x86LocalAPICAddress(const uint8_t id, const uint16_t addr)</div><div class="ttdef"><b>Definition:</b> <a href="x86__traits_8hh_source.html#l00093">x86_traits.hh:93</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a0aec5ee396ee2840c29facb40fa90530"><div class="ttname"><a href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">X86ISA::x</a></div><div class="ttdeci">Bitfield&lt; 1 &gt; x</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00105">types.hh:105</a></div></div>
<div class="ttc" id="structEmulationPageTable_1_1Entry_html_ab0274018c841d59ef66c60d66d652538"><div class="ttname"><a href="structEmulationPageTable_1_1Entry.html#ab0274018c841d59ef66c60d66d652538">EmulationPageTable::Entry::flags</a></div><div class="ttdeci">uint64_t flags</div><div class="ttdef"><b>Definition:</b> <a href="page__table_8hh_source.html#l00056">page_table.hh:56</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a79b5c08c190167d17c9b9b3fd40112f6"><div class="ttname"><a href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">X86ISA::addr</a></div><div class="ttdeci">Bitfield&lt; 3 &gt; addr</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00081">types.hh:81</a></div></div>
<div class="ttc" id="classEmulationPageTable_html_a75c658349f05abcdecc96458b51725d1"><div class="ttname"><a href="classEmulationPageTable.html#a75c658349f05abcdecc96458b51725d1">EmulationPageTable::pid</a></div><div class="ttdeci">uint64_t pid() const</div><div class="ttdef"><b>Definition:</b> <a href="page__table_8hh_source.html#l00083">page_table.hh:83</a></div></div>
<div class="ttc" id="full__system_8hh_html"><div class="ttname"><a href="full__system_8hh.html">full_system.hh</a></div></div>
<div class="ttc" id="classX86ISA_1_1TLB_html_ab4e91798a14ed0e23597e81fed76b754"><div class="ttname"><a href="classX86ISA_1_1TLB.html#ab4e91798a14ed0e23597e81fed76b754">X86ISA::TLB::insert</a></div><div class="ttdeci">TlbEntry * insert(Addr vpn, const TlbEntry &amp;entry)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2tlb_8cc_source.html#l00097">tlb.cc:97</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">X86ISA::MISCREG_CR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00107">misc.hh:107</a></div></div>
<div class="ttc" id="classX86ISA_1_1TLB_html_ad5629257f768d016e4dc9a7202f4497b"><div class="ttname"><a href="classX86ISA_1_1TLB.html#ad5629257f768d016e4dc9a7202f4497b">X86ISA::TLB::size</a></div><div class="ttdeci">uint32_t size</div><div class="ttdef"><b>Definition:</b> <a href="x86_2tlb_8hh_source.html#l00094">tlb.hh:94</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
