Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Sun Nov 26 20:08:12 2023
| Host         : AryanLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Modes_timing_summary_routed.rpt -pb Modes_timing_summary_routed.pb -rpx Modes_timing_summary_routed.rpx -warn_on_violation
| Design       : Modes
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     47          
LUTAR-1    Warning           LUT drives async reset alert    44          
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               22          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (466)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (130)
5. checking no_input_delay (12)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (466)
--------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: A[0] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: A[1] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: A[2] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: A[3] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B[0] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: B[1] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: B[2] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: B[3] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: modeSwitch[0] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: modeSwitch[1] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Aval_reg[0]_C/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Aval_reg[0]_P/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Aval_reg[1]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Aval_reg[1]_LDC/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Aval_reg[1]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Aval_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Aval_reg[2]_LDC/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Aval_reg[2]_P/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Aval_reg[3]_C/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Aval_reg[3]_LDC/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Aval_reg[3]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Bval_reg[0]_C/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Bval_reg[0]_P/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Bval_reg[1]_C/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Bval_reg[1]_P/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Bval_reg[2]_C/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Bval_reg[2]_LDC/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Bval_reg[2]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Bval_reg[3]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Bval_reg[3]_LDC/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Bval_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cl1/COUNT_reg[18]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: cl2/COUNT_reg[21]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (130)
--------------------------------------------------
 There are 130 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.889        0.000                      0                   41        0.254        0.000                      0                   41        4.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.889        0.000                      0                   41        0.254        0.000                      0                   41        4.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 cl2/COUNT_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl2/COUNT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 0.968ns (23.134%)  route 3.216ns (76.866%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.546     5.067    cl2/clk_IBUF_BUFG
    SLICE_X34Y23         FDRE                                         r  cl2/COUNT_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518     5.585 r  cl2/COUNT_reg[21]/Q
                         net (fo=1, routed)           1.511     7.096    slow_clk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.192 r  slow_clk2_BUFG_inst/O
                         net (fo=46, routed)          1.705     8.898    cl2/S[0]
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.354     9.252 r  cl2/COUNT_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.252    cl2/COUNT_reg[20]_i_1_n_6
    SLICE_X34Y23         FDRE                                         r  cl2/COUNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.429    14.770    cl2/clk_IBUF_BUFG
    SLICE_X34Y23         FDRE                                         r  cl2/COUNT_reg[21]/C
                         clock pessimism              0.297    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X34Y23         FDRE (Setup_fdre_C_D)        0.109    15.141    cl2/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             7.567ns  (required time - arrival time)
  Source:                 cl1/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl1/COUNT_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 1.849ns (74.610%)  route 0.629ns (25.390%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.635     5.156    cl1/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  cl1/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  cl1/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.629     6.303    cl1/COUNT_reg_n_0_[1]
    SLICE_X64Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.960 r  cl1/COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.960    cl1/COUNT_reg[0]_i_1_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.077 r  cl1/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.077    cl1/COUNT_reg[4]_i_1_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.194 r  cl1/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.194    cl1/COUNT_reg[8]_i_1_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.311 r  cl1/COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.311    cl1/COUNT_reg[12]_i_1_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.634 r  cl1/COUNT_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.634    cl1/COUNT_reg[16]_i_1_n_6
    SLICE_X64Y15         FDRE                                         r  cl1/COUNT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.513    14.854    cl1/clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  cl1/COUNT_reg[17]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X64Y15         FDRE (Setup_fdre_C_D)        0.109    15.202    cl1/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -7.634    
  -------------------------------------------------------------------
                         slack                                  7.567    

Slack (MET) :             7.642ns  (required time - arrival time)
  Source:                 cl2/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl2/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.862ns (77.498%)  route 0.541ns (22.502%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.553     5.074    cl2/clk_IBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  cl2/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  cl2/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.541     6.133    cl2/COUNT_reg_n_0_[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.790 r  cl2/COUNT_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.790    cl2/COUNT_reg[0]_i_1__0_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.907 r  cl2/COUNT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.907    cl2/COUNT_reg[4]_i_1__0_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.024 r  cl2/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.024    cl2/COUNT_reg[8]_i_1__0_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.141 r  cl2/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    cl2/COUNT_reg[12]_i_1__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.258 r  cl2/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.258    cl2/COUNT_reg[16]_i_1__0_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.477 r  cl2/COUNT_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.477    cl2/COUNT_reg[20]_i_1_n_7
    SLICE_X34Y23         FDRE                                         r  cl2/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.429    14.770    cl2/clk_IBUF_BUFG
    SLICE_X34Y23         FDRE                                         r  cl2/COUNT_reg[20]/C
                         clock pessimism              0.275    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X34Y23         FDRE (Setup_fdre_C_D)        0.109    15.119    cl2/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -7.477    
  -------------------------------------------------------------------
                         slack                                  7.642    

Slack (MET) :             7.651ns  (required time - arrival time)
  Source:                 cl1/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl1/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 1.765ns (73.719%)  route 0.629ns (26.281%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.635     5.156    cl1/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  cl1/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  cl1/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.629     6.303    cl1/COUNT_reg_n_0_[1]
    SLICE_X64Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.960 r  cl1/COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.960    cl1/COUNT_reg[0]_i_1_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.077 r  cl1/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.077    cl1/COUNT_reg[4]_i_1_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.194 r  cl1/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.194    cl1/COUNT_reg[8]_i_1_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.311 r  cl1/COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.311    cl1/COUNT_reg[12]_i_1_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.550 r  cl1/COUNT_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.550    cl1/COUNT_reg[16]_i_1_n_5
    SLICE_X64Y15         FDRE                                         r  cl1/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.513    14.854    cl1/clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  cl1/COUNT_reg[18]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X64Y15         FDRE (Setup_fdre_C_D)        0.109    15.202    cl1/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  7.651    

Slack (MET) :             7.656ns  (required time - arrival time)
  Source:                 cl2/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl2/COUNT_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.849ns (77.375%)  route 0.541ns (22.625%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.553     5.074    cl2/clk_IBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  cl2/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  cl2/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.541     6.133    cl2/COUNT_reg_n_0_[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.790 r  cl2/COUNT_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.790    cl2/COUNT_reg[0]_i_1__0_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.907 r  cl2/COUNT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.907    cl2/COUNT_reg[4]_i_1__0_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.024 r  cl2/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.024    cl2/COUNT_reg[8]_i_1__0_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.141 r  cl2/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    cl2/COUNT_reg[12]_i_1__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.464 r  cl2/COUNT_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.464    cl2/COUNT_reg[16]_i_1__0_n_6
    SLICE_X34Y22         FDRE                                         r  cl2/COUNT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.430    14.771    cl2/clk_IBUF_BUFG
    SLICE_X34Y22         FDRE                                         r  cl2/COUNT_reg[17]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X34Y22         FDRE (Setup_fdre_C_D)        0.109    15.120    cl2/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -7.464    
  -------------------------------------------------------------------
                         slack                                  7.656    

Slack (MET) :             7.664ns  (required time - arrival time)
  Source:                 cl2/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl2/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 1.841ns (77.299%)  route 0.541ns (22.701%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.553     5.074    cl2/clk_IBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  cl2/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  cl2/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.541     6.133    cl2/COUNT_reg_n_0_[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.790 r  cl2/COUNT_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.790    cl2/COUNT_reg[0]_i_1__0_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.907 r  cl2/COUNT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.907    cl2/COUNT_reg[4]_i_1__0_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.024 r  cl2/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.024    cl2/COUNT_reg[8]_i_1__0_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.141 r  cl2/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    cl2/COUNT_reg[12]_i_1__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.456 r  cl2/COUNT_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.456    cl2/COUNT_reg[16]_i_1__0_n_4
    SLICE_X34Y22         FDRE                                         r  cl2/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.430    14.771    cl2/clk_IBUF_BUFG
    SLICE_X34Y22         FDRE                                         r  cl2/COUNT_reg[19]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X34Y22         FDRE (Setup_fdre_C_D)        0.109    15.120    cl2/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -7.456    
  -------------------------------------------------------------------
                         slack                                  7.664    

Slack (MET) :             7.671ns  (required time - arrival time)
  Source:                 cl1/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl1/COUNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 1.745ns (73.498%)  route 0.629ns (26.502%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.635     5.156    cl1/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  cl1/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  cl1/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.629     6.303    cl1/COUNT_reg_n_0_[1]
    SLICE_X64Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.960 r  cl1/COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.960    cl1/COUNT_reg[0]_i_1_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.077 r  cl1/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.077    cl1/COUNT_reg[4]_i_1_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.194 r  cl1/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.194    cl1/COUNT_reg[8]_i_1_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.311 r  cl1/COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.311    cl1/COUNT_reg[12]_i_1_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.530 r  cl1/COUNT_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.530    cl1/COUNT_reg[16]_i_1_n_7
    SLICE_X64Y15         FDRE                                         r  cl1/COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.513    14.854    cl1/clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  cl1/COUNT_reg[16]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X64Y15         FDRE (Setup_fdre_C_D)        0.109    15.202    cl1/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                  7.671    

Slack (MET) :             7.685ns  (required time - arrival time)
  Source:                 cl1/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl1/COUNT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 1.732ns (73.352%)  route 0.629ns (26.648%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.635     5.156    cl1/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  cl1/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  cl1/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.629     6.303    cl1/COUNT_reg_n_0_[1]
    SLICE_X64Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.960 r  cl1/COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.960    cl1/COUNT_reg[0]_i_1_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.077 r  cl1/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.077    cl1/COUNT_reg[4]_i_1_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.194 r  cl1/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.194    cl1/COUNT_reg[8]_i_1_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.517 r  cl1/COUNT_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.517    cl1/COUNT_reg[12]_i_1_n_6
    SLICE_X64Y14         FDRE                                         r  cl1/COUNT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.514    14.855    cl1/clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  cl1/COUNT_reg[13]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X64Y14         FDRE (Setup_fdre_C_D)        0.109    15.203    cl1/COUNT_reg[13]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -7.517    
  -------------------------------------------------------------------
                         slack                                  7.685    

Slack (MET) :             7.693ns  (required time - arrival time)
  Source:                 cl1/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl1/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 1.724ns (73.261%)  route 0.629ns (26.739%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.635     5.156    cl1/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  cl1/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  cl1/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.629     6.303    cl1/COUNT_reg_n_0_[1]
    SLICE_X64Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.960 r  cl1/COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.960    cl1/COUNT_reg[0]_i_1_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.077 r  cl1/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.077    cl1/COUNT_reg[4]_i_1_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.194 r  cl1/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.194    cl1/COUNT_reg[8]_i_1_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.509 r  cl1/COUNT_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.509    cl1/COUNT_reg[12]_i_1_n_4
    SLICE_X64Y14         FDRE                                         r  cl1/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.514    14.855    cl1/clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  cl1/COUNT_reg[15]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X64Y14         FDRE (Setup_fdre_C_D)        0.109    15.203    cl1/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                  7.693    

Slack (MET) :             7.740ns  (required time - arrival time)
  Source:                 cl2/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl2/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.765ns (76.551%)  route 0.541ns (23.449%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.553     5.074    cl2/clk_IBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  cl2/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  cl2/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.541     6.133    cl2/COUNT_reg_n_0_[1]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.790 r  cl2/COUNT_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.790    cl2/COUNT_reg[0]_i_1__0_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.907 r  cl2/COUNT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.907    cl2/COUNT_reg[4]_i_1__0_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.024 r  cl2/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.024    cl2/COUNT_reg[8]_i_1__0_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.141 r  cl2/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    cl2/COUNT_reg[12]_i_1__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.380 r  cl2/COUNT_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.380    cl2/COUNT_reg[16]_i_1__0_n_5
    SLICE_X34Y22         FDRE                                         r  cl2/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.430    14.771    cl2/clk_IBUF_BUFG
    SLICE_X34Y22         FDRE                                         r  cl2/COUNT_reg[18]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X34Y22         FDRE (Setup_fdre_C_D)        0.109    15.120    cl2/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  7.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 cl1/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl1/COUNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.592     1.475    cl1/clk_IBUF_BUFG
    SLICE_X64Y12         FDRE                                         r  cl1/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  cl1/COUNT_reg[6]/Q
                         net (fo=1, routed)           0.114     1.754    cl1/COUNT_reg_n_0_[6]
    SLICE_X64Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.864 r  cl1/COUNT_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    cl1/COUNT_reg[4]_i_1_n_5
    SLICE_X64Y12         FDRE                                         r  cl1/COUNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.862     1.989    cl1/clk_IBUF_BUFG
    SLICE_X64Y12         FDRE                                         r  cl1/COUNT_reg[6]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X64Y12         FDRE (Hold_fdre_C_D)         0.134     1.609    cl1/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 cl1/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl1/COUNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.593     1.476    cl1/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  cl1/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  cl1/COUNT_reg[2]/Q
                         net (fo=1, routed)           0.114     1.755    cl1/COUNT_reg_n_0_[2]
    SLICE_X64Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  cl1/COUNT_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    cl1/COUNT_reg[0]_i_1_n_5
    SLICE_X64Y11         FDRE                                         r  cl1/COUNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.864     1.991    cl1/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  cl1/COUNT_reg[2]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y11         FDRE (Hold_fdre_C_D)         0.134     1.610    cl1/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 cl1/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl1/COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.591     1.474    cl1/clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  cl1/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  cl1/COUNT_reg[10]/Q
                         net (fo=1, routed)           0.114     1.753    cl1/COUNT_reg_n_0_[10]
    SLICE_X64Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.863 r  cl1/COUNT_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    cl1/COUNT_reg[8]_i_1_n_5
    SLICE_X64Y13         FDRE                                         r  cl1/COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.861     1.988    cl1/clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  cl1/COUNT_reg[10]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y13         FDRE (Hold_fdre_C_D)         0.134     1.608    cl1/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 cl1/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl1/COUNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.591     1.474    cl1/clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  cl1/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  cl1/COUNT_reg[14]/Q
                         net (fo=1, routed)           0.114     1.753    cl1/COUNT_reg_n_0_[14]
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.863 r  cl1/COUNT_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    cl1/COUNT_reg[12]_i_1_n_5
    SLICE_X64Y14         FDRE                                         r  cl1/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.861     1.988    cl1/clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  cl1/COUNT_reg[14]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y14         FDRE (Hold_fdre_C_D)         0.134     1.608    cl1/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 cl2/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl2/COUNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.552     1.435    cl2/clk_IBUF_BUFG
    SLICE_X34Y21         FDRE                                         r  cl2/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  cl2/COUNT_reg[14]/Q
                         net (fo=1, routed)           0.114     1.714    cl2/COUNT_reg_n_0_[14]
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.824 r  cl2/COUNT_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.824    cl2/COUNT_reg[12]_i_1__0_n_5
    SLICE_X34Y21         FDRE                                         r  cl2/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.819     1.946    cl2/clk_IBUF_BUFG
    SLICE_X34Y21         FDRE                                         r  cl2/COUNT_reg[14]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X34Y21         FDRE (Hold_fdre_C_D)         0.134     1.569    cl2/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 cl2/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl2/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.552     1.435    cl2/clk_IBUF_BUFG
    SLICE_X34Y22         FDRE                                         r  cl2/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  cl2/COUNT_reg[18]/Q
                         net (fo=1, routed)           0.114     1.714    cl2/COUNT_reg_n_0_[18]
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.824 r  cl2/COUNT_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.824    cl2/COUNT_reg[16]_i_1__0_n_5
    SLICE_X34Y22         FDRE                                         r  cl2/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.818     1.945    cl2/clk_IBUF_BUFG
    SLICE_X34Y22         FDRE                                         r  cl2/COUNT_reg[18]/C
                         clock pessimism             -0.510     1.435    
    SLICE_X34Y22         FDRE (Hold_fdre_C_D)         0.134     1.569    cl2/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 cl2/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl2/COUNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.554     1.437    cl2/clk_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  cl2/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  cl2/COUNT_reg[6]/Q
                         net (fo=1, routed)           0.114     1.716    cl2/COUNT_reg_n_0_[6]
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.826 r  cl2/COUNT_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.826    cl2/COUNT_reg[4]_i_1__0_n_5
    SLICE_X34Y19         FDRE                                         r  cl2/COUNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.821     1.948    cl2/clk_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  cl2/COUNT_reg[6]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X34Y19         FDRE (Hold_fdre_C_D)         0.134     1.571    cl2/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 cl2/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl2/COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.553     1.436    cl2/clk_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  cl2/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  cl2/COUNT_reg[10]/Q
                         net (fo=1, routed)           0.114     1.715    cl2/COUNT_reg_n_0_[10]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.825 r  cl2/COUNT_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.825    cl2/COUNT_reg[8]_i_1__0_n_5
    SLICE_X34Y20         FDRE                                         r  cl2/COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.820     1.947    cl2/clk_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  cl2/COUNT_reg[10]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X34Y20         FDRE (Hold_fdre_C_D)         0.134     1.570    cl2/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 cl1/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl1/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.274ns (64.768%)  route 0.149ns (35.232%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.591     1.474    cl1/clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  cl1/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  cl1/COUNT_reg[18]/Q
                         net (fo=3, routed)           0.149     1.787    cl1/CLK
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.897 r  cl1/COUNT_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.897    cl1/COUNT_reg[16]_i_1_n_5
    SLICE_X64Y15         FDRE                                         r  cl1/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.860     1.987    cl1/clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  cl1/COUNT_reg[18]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X64Y15         FDRE (Hold_fdre_C_D)         0.134     1.608    cl1/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 cl1/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl1/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.592     1.475    cl1/clk_IBUF_BUFG
    SLICE_X64Y12         FDRE                                         r  cl1/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  cl1/COUNT_reg[6]/Q
                         net (fo=1, routed)           0.114     1.754    cl1/COUNT_reg_n_0_[6]
    SLICE_X64Y12         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.900 r  cl1/COUNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    cl1/COUNT_reg[4]_i_1_n_4
    SLICE_X64Y12         FDRE                                         r  cl1/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.862     1.989    cl1/clk_IBUF_BUFG
    SLICE_X64Y12         FDRE                                         r  cl1/COUNT_reg[7]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X64Y12         FDRE (Hold_fdre_C_D)         0.134     1.609    cl1/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y11   cl1/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y13   cl1/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y13   cl1/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y14   cl1/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y14   cl1/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y14   cl1/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y14   cl1/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y15   cl1/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y15   cl1/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y11   cl1/COUNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y11   cl1/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y13   cl1/COUNT_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y13   cl1/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y13   cl1/COUNT_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y13   cl1/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y14   cl1/COUNT_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y14   cl1/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y14   cl1/COUNT_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y14   cl1/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y11   cl1/COUNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y11   cl1/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y13   cl1/COUNT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y13   cl1/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y13   cl1/COUNT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y13   cl1/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y14   cl1/COUNT_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y14   cl1/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y14   cl1/COUNT_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y14   cl1/COUNT_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           142 Endpoints
Min Delay           142 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timeVal_reg[9]_LDC/G
                            (positive level-sensitive latch)
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.782ns  (logic 9.010ns (36.358%)  route 15.771ns (63.642%))
  Logic Levels:           20  (CARRY4=5 LDCE=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          LDCE                         0.000     0.000 r  timeVal_reg[9]_LDC/G
    SLICE_X54Y8          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  timeVal_reg[9]_LDC/Q
                         net (fo=14, routed)          1.155     1.984    c6/state[0]_i_4_3
    SLICE_X59Y11         LUT3 (Prop_lut3_I1_O)        0.124     2.108 r  c6/state[0]_i_10/O
                         net (fo=17, routed)          1.182     3.291    c6/timeVal_reg[9]_P
    SLICE_X63Y8          LUT5 (Prop_lut5_I4_O)        0.152     3.443 r  c6/sseg_OBUF[6]_inst_i_152/O
                         net (fo=2, routed)           0.318     3.761    c6/sseg_OBUF[6]_inst_i_152_n_0
    SLICE_X64Y8          LUT5 (Prop_lut5_I3_O)        0.332     4.093 r  c6/sseg_OBUF[6]_inst_i_106/O
                         net (fo=2, routed)           1.015     5.107    c6/sseg_OBUF[6]_inst_i_106_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I0_O)        0.124     5.231 r  c6/sseg_OBUF[6]_inst_i_110/O
                         net (fo=1, routed)           0.000     5.231    c6/sseg_OBUF[6]_inst_i_110_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.629 r  c6/sseg_OBUF[6]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     5.629    c6/sseg_OBUF[6]_inst_i_54_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.743 r  c6/sseg_OBUF[6]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.743    c6/sseg_OBUF[6]_inst_i_25_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.077 f  c6/sseg_OBUF[6]_inst_i_40/O[1]
                         net (fo=13, routed)          1.794     7.872    c6/sseg_OBUF[6]_inst_i_40_n_6
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.303     8.175 r  c6/sseg_OBUF[6]_inst_i_99/O
                         net (fo=1, routed)           0.519     8.694    c6/sseg_OBUF[6]_inst_i_99_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     9.101 r  c6/sseg_OBUF[6]_inst_i_52/O[1]
                         net (fo=3, routed)           1.331    10.432    c6/sseg_OBUF[6]_inst_i_52_n_6
    SLICE_X56Y10         LUT4 (Prop_lut4_I0_O)        0.303    10.735 r  c6/sseg_OBUF[6]_inst_i_48/O
                         net (fo=1, routed)           0.551    11.286    c6/sseg_OBUF[6]_inst_i_48_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    11.826 r  c6/sseg_OBUF[6]_inst_i_22/CO[2]
                         net (fo=12, routed)          1.091    12.917    c6/sseg_OBUF[6]_inst_i_22_n_1
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.339    13.256 r  c6/sseg_OBUF[6]_inst_i_73/O
                         net (fo=3, routed)           0.828    14.084    c6/sseg_OBUF[6]_inst_i_73_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.326    14.410 r  c6/sseg_OBUF[6]_inst_i_75/O
                         net (fo=2, routed)           0.685    15.095    c6/sseg_OBUF[6]_inst_i_75_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I2_O)        0.124    15.219 r  c6/sseg_OBUF[6]_inst_i_36/O
                         net (fo=2, routed)           0.976    16.195    c6/sseg_OBUF[6]_inst_i_36_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I1_O)        0.124    16.319 r  c6/sseg_OBUF[6]_inst_i_8/O
                         net (fo=12, routed)          0.840    17.159    c6/sseg_OBUF[6]_inst_i_8_n_0
    SLICE_X62Y14         LUT5 (Prop_lut5_I0_O)        0.152    17.311 r  c6/sseg_OBUF[4]_inst_i_10/O
                         net (fo=2, routed)           0.819    18.130    c6/sseg_OBUF[4]_inst_i_10_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I4_O)        0.326    18.456 r  c6/sseg_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.801    19.257    c6/sseg_OBUF[2]_inst_i_5_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I3_O)        0.124    19.381 r  c6/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.866    21.246    sseg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    24.782 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.782    sseg[2]
    U8                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timeVal_reg[9]_LDC/G
                            (positive level-sensitive latch)
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.747ns  (logic 9.004ns (36.384%)  route 15.743ns (63.616%))
  Logic Levels:           20  (CARRY4=5 LDCE=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          LDCE                         0.000     0.000 r  timeVal_reg[9]_LDC/G
    SLICE_X54Y8          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  timeVal_reg[9]_LDC/Q
                         net (fo=14, routed)          1.155     1.984    c6/state[0]_i_4_3
    SLICE_X59Y11         LUT3 (Prop_lut3_I1_O)        0.124     2.108 r  c6/state[0]_i_10/O
                         net (fo=17, routed)          1.182     3.291    c6/timeVal_reg[9]_P
    SLICE_X63Y8          LUT5 (Prop_lut5_I4_O)        0.152     3.443 r  c6/sseg_OBUF[6]_inst_i_152/O
                         net (fo=2, routed)           0.318     3.761    c6/sseg_OBUF[6]_inst_i_152_n_0
    SLICE_X64Y8          LUT5 (Prop_lut5_I3_O)        0.332     4.093 r  c6/sseg_OBUF[6]_inst_i_106/O
                         net (fo=2, routed)           1.015     5.107    c6/sseg_OBUF[6]_inst_i_106_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I0_O)        0.124     5.231 r  c6/sseg_OBUF[6]_inst_i_110/O
                         net (fo=1, routed)           0.000     5.231    c6/sseg_OBUF[6]_inst_i_110_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.629 r  c6/sseg_OBUF[6]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     5.629    c6/sseg_OBUF[6]_inst_i_54_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.743 r  c6/sseg_OBUF[6]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.743    c6/sseg_OBUF[6]_inst_i_25_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.077 f  c6/sseg_OBUF[6]_inst_i_40/O[1]
                         net (fo=13, routed)          1.794     7.872    c6/sseg_OBUF[6]_inst_i_40_n_6
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.303     8.175 r  c6/sseg_OBUF[6]_inst_i_99/O
                         net (fo=1, routed)           0.519     8.694    c6/sseg_OBUF[6]_inst_i_99_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     9.101 r  c6/sseg_OBUF[6]_inst_i_52/O[1]
                         net (fo=3, routed)           1.331    10.432    c6/sseg_OBUF[6]_inst_i_52_n_6
    SLICE_X56Y10         LUT4 (Prop_lut4_I0_O)        0.303    10.735 r  c6/sseg_OBUF[6]_inst_i_48/O
                         net (fo=1, routed)           0.551    11.286    c6/sseg_OBUF[6]_inst_i_48_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    11.826 r  c6/sseg_OBUF[6]_inst_i_22/CO[2]
                         net (fo=12, routed)          1.091    12.917    c6/sseg_OBUF[6]_inst_i_22_n_1
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.339    13.256 r  c6/sseg_OBUF[6]_inst_i_73/O
                         net (fo=3, routed)           0.828    14.084    c6/sseg_OBUF[6]_inst_i_73_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.326    14.410 r  c6/sseg_OBUF[6]_inst_i_75/O
                         net (fo=2, routed)           0.678    15.088    c6/sseg_OBUF[6]_inst_i_75_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.212 r  c6/sseg_OBUF[6]_inst_i_37/O
                         net (fo=2, routed)           1.036    16.248    c6/sseg_OBUF[6]_inst_i_37_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I0_O)        0.124    16.372 r  c6/sseg_OBUF[6]_inst_i_10/O
                         net (fo=15, routed)          1.585    17.956    c6/sseg_OBUF[6]_inst_i_10_n_0
    SLICE_X62Y17         LUT5 (Prop_lut5_I3_O)        0.152    18.108 r  c6/sseg_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           0.303    18.411    c6/sseg_OBUF[1]_inst_i_11_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I2_O)        0.326    18.737 r  c6/sseg_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.444    19.181    c6/sseg_OBUF[1]_inst_i_6_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I5_O)        0.124    19.305 r  c6/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.913    21.218    sseg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    24.747 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    24.747    sseg[1]
    W6                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timeVal_reg[9]_LDC/G
                            (positive level-sensitive latch)
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.696ns  (logic 8.995ns (36.422%)  route 15.701ns (63.578%))
  Logic Levels:           20  (CARRY4=5 LDCE=1 LUT3=3 LUT4=1 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          LDCE                         0.000     0.000 r  timeVal_reg[9]_LDC/G
    SLICE_X54Y8          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  timeVal_reg[9]_LDC/Q
                         net (fo=14, routed)          1.155     1.984    c6/state[0]_i_4_3
    SLICE_X59Y11         LUT3 (Prop_lut3_I1_O)        0.124     2.108 r  c6/state[0]_i_10/O
                         net (fo=17, routed)          1.182     3.291    c6/timeVal_reg[9]_P
    SLICE_X63Y8          LUT5 (Prop_lut5_I4_O)        0.152     3.443 r  c6/sseg_OBUF[6]_inst_i_152/O
                         net (fo=2, routed)           0.318     3.761    c6/sseg_OBUF[6]_inst_i_152_n_0
    SLICE_X64Y8          LUT5 (Prop_lut5_I3_O)        0.332     4.093 r  c6/sseg_OBUF[6]_inst_i_106/O
                         net (fo=2, routed)           1.015     5.107    c6/sseg_OBUF[6]_inst_i_106_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I0_O)        0.124     5.231 r  c6/sseg_OBUF[6]_inst_i_110/O
                         net (fo=1, routed)           0.000     5.231    c6/sseg_OBUF[6]_inst_i_110_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.629 r  c6/sseg_OBUF[6]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     5.629    c6/sseg_OBUF[6]_inst_i_54_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.743 r  c6/sseg_OBUF[6]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.743    c6/sseg_OBUF[6]_inst_i_25_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.077 f  c6/sseg_OBUF[6]_inst_i_40/O[1]
                         net (fo=13, routed)          1.794     7.872    c6/sseg_OBUF[6]_inst_i_40_n_6
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.303     8.175 r  c6/sseg_OBUF[6]_inst_i_99/O
                         net (fo=1, routed)           0.519     8.694    c6/sseg_OBUF[6]_inst_i_99_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     9.101 r  c6/sseg_OBUF[6]_inst_i_52/O[1]
                         net (fo=3, routed)           1.331    10.432    c6/sseg_OBUF[6]_inst_i_52_n_6
    SLICE_X56Y10         LUT4 (Prop_lut4_I0_O)        0.303    10.735 r  c6/sseg_OBUF[6]_inst_i_48/O
                         net (fo=1, routed)           0.551    11.286    c6/sseg_OBUF[6]_inst_i_48_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    11.826 r  c6/sseg_OBUF[6]_inst_i_22/CO[2]
                         net (fo=12, routed)          1.091    12.917    c6/sseg_OBUF[6]_inst_i_22_n_1
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.339    13.256 r  c6/sseg_OBUF[6]_inst_i_73/O
                         net (fo=3, routed)           0.828    14.084    c6/sseg_OBUF[6]_inst_i_73_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.326    14.410 r  c6/sseg_OBUF[6]_inst_i_75/O
                         net (fo=2, routed)           0.678    15.088    c6/sseg_OBUF[6]_inst_i_75_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.212 r  c6/sseg_OBUF[6]_inst_i_37/O
                         net (fo=2, routed)           1.036    16.248    c6/sseg_OBUF[6]_inst_i_37_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I0_O)        0.124    16.372 r  c6/sseg_OBUF[6]_inst_i_10/O
                         net (fo=15, routed)          1.575    17.947    c6/sseg_OBUF[6]_inst_i_10_n_0
    SLICE_X63Y17         LUT3 (Prop_lut3_I1_O)        0.152    18.099 r  c6/sseg_OBUF[4]_inst_i_8/O
                         net (fo=1, routed)           0.808    18.907    c6/sseg_OBUF[4]_inst_i_8_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I5_O)        0.326    19.233 r  c6/sseg_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.151    19.384    c6/sseg_OBUF[4]_inst_i_4_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I2_O)        0.124    19.508 r  c6/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.668    21.176    sseg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    24.696 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    24.696    sseg[4]
    U5                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timeVal_reg[9]_LDC/G
                            (positive level-sensitive latch)
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.395ns  (logic 8.781ns (35.993%)  route 15.615ns (64.007%))
  Logic Levels:           20  (CARRY4=5 LDCE=1 LUT3=2 LUT4=1 LUT5=5 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          LDCE                         0.000     0.000 r  timeVal_reg[9]_LDC/G
    SLICE_X54Y8          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  timeVal_reg[9]_LDC/Q
                         net (fo=14, routed)          1.155     1.984    c6/state[0]_i_4_3
    SLICE_X59Y11         LUT3 (Prop_lut3_I1_O)        0.124     2.108 r  c6/state[0]_i_10/O
                         net (fo=17, routed)          1.182     3.291    c6/timeVal_reg[9]_P
    SLICE_X63Y8          LUT5 (Prop_lut5_I4_O)        0.152     3.443 r  c6/sseg_OBUF[6]_inst_i_152/O
                         net (fo=2, routed)           0.318     3.761    c6/sseg_OBUF[6]_inst_i_152_n_0
    SLICE_X64Y8          LUT5 (Prop_lut5_I3_O)        0.332     4.093 r  c6/sseg_OBUF[6]_inst_i_106/O
                         net (fo=2, routed)           1.015     5.107    c6/sseg_OBUF[6]_inst_i_106_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I0_O)        0.124     5.231 r  c6/sseg_OBUF[6]_inst_i_110/O
                         net (fo=1, routed)           0.000     5.231    c6/sseg_OBUF[6]_inst_i_110_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.629 r  c6/sseg_OBUF[6]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     5.629    c6/sseg_OBUF[6]_inst_i_54_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.743 r  c6/sseg_OBUF[6]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.743    c6/sseg_OBUF[6]_inst_i_25_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.077 f  c6/sseg_OBUF[6]_inst_i_40/O[1]
                         net (fo=13, routed)          1.794     7.872    c6/sseg_OBUF[6]_inst_i_40_n_6
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.303     8.175 r  c6/sseg_OBUF[6]_inst_i_99/O
                         net (fo=1, routed)           0.519     8.694    c6/sseg_OBUF[6]_inst_i_99_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     9.101 r  c6/sseg_OBUF[6]_inst_i_52/O[1]
                         net (fo=3, routed)           1.331    10.432    c6/sseg_OBUF[6]_inst_i_52_n_6
    SLICE_X56Y10         LUT4 (Prop_lut4_I0_O)        0.303    10.735 r  c6/sseg_OBUF[6]_inst_i_48/O
                         net (fo=1, routed)           0.551    11.286    c6/sseg_OBUF[6]_inst_i_48_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    11.826 r  c6/sseg_OBUF[6]_inst_i_22/CO[2]
                         net (fo=12, routed)          1.091    12.917    c6/sseg_OBUF[6]_inst_i_22_n_1
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.339    13.256 r  c6/sseg_OBUF[6]_inst_i_73/O
                         net (fo=3, routed)           0.828    14.084    c6/sseg_OBUF[6]_inst_i_73_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.326    14.410 r  c6/sseg_OBUF[6]_inst_i_75/O
                         net (fo=2, routed)           0.685    15.095    c6/sseg_OBUF[6]_inst_i_75_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I2_O)        0.124    15.219 r  c6/sseg_OBUF[6]_inst_i_36/O
                         net (fo=2, routed)           0.976    16.195    c6/sseg_OBUF[6]_inst_i_36_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I1_O)        0.124    16.319 r  c6/sseg_OBUF[6]_inst_i_8/O
                         net (fo=12, routed)          0.840    17.159    c6/sseg_OBUF[6]_inst_i_8_n_0
    SLICE_X62Y14         LUT5 (Prop_lut5_I0_O)        0.124    17.283 r  c6/sseg_OBUF[3]_inst_i_9/O
                         net (fo=2, routed)           0.681    17.963    c6/sseg_OBUF[3]_inst_i_9_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I0_O)        0.124    18.087 r  c6/sseg_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.801    18.888    c6/sseg_OBUF[3]_inst_i_4_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I2_O)        0.124    19.012 r  c6/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.847    20.860    sseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    24.395 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    24.395    sseg[3]
    V8                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timeVal_reg[9]_LDC/G
                            (positive level-sensitive latch)
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.266ns  (logic 8.632ns (35.571%)  route 15.635ns (64.429%))
  Logic Levels:           19  (CARRY4=5 LDCE=1 LUT3=2 LUT4=1 LUT5=4 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          LDCE                         0.000     0.000 r  timeVal_reg[9]_LDC/G
    SLICE_X54Y8          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  timeVal_reg[9]_LDC/Q
                         net (fo=14, routed)          1.155     1.984    c6/state[0]_i_4_3
    SLICE_X59Y11         LUT3 (Prop_lut3_I1_O)        0.124     2.108 r  c6/state[0]_i_10/O
                         net (fo=17, routed)          1.182     3.291    c6/timeVal_reg[9]_P
    SLICE_X63Y8          LUT5 (Prop_lut5_I4_O)        0.152     3.443 r  c6/sseg_OBUF[6]_inst_i_152/O
                         net (fo=2, routed)           0.318     3.761    c6/sseg_OBUF[6]_inst_i_152_n_0
    SLICE_X64Y8          LUT5 (Prop_lut5_I3_O)        0.332     4.093 r  c6/sseg_OBUF[6]_inst_i_106/O
                         net (fo=2, routed)           1.015     5.107    c6/sseg_OBUF[6]_inst_i_106_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I0_O)        0.124     5.231 r  c6/sseg_OBUF[6]_inst_i_110/O
                         net (fo=1, routed)           0.000     5.231    c6/sseg_OBUF[6]_inst_i_110_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.629 r  c6/sseg_OBUF[6]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     5.629    c6/sseg_OBUF[6]_inst_i_54_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.743 r  c6/sseg_OBUF[6]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.743    c6/sseg_OBUF[6]_inst_i_25_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.077 f  c6/sseg_OBUF[6]_inst_i_40/O[1]
                         net (fo=13, routed)          1.794     7.872    c6/sseg_OBUF[6]_inst_i_40_n_6
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.303     8.175 r  c6/sseg_OBUF[6]_inst_i_99/O
                         net (fo=1, routed)           0.519     8.694    c6/sseg_OBUF[6]_inst_i_99_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     9.101 r  c6/sseg_OBUF[6]_inst_i_52/O[1]
                         net (fo=3, routed)           1.331    10.432    c6/sseg_OBUF[6]_inst_i_52_n_6
    SLICE_X56Y10         LUT4 (Prop_lut4_I0_O)        0.303    10.735 r  c6/sseg_OBUF[6]_inst_i_48/O
                         net (fo=1, routed)           0.551    11.286    c6/sseg_OBUF[6]_inst_i_48_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    11.826 r  c6/sseg_OBUF[6]_inst_i_22/CO[2]
                         net (fo=12, routed)          1.091    12.917    c6/sseg_OBUF[6]_inst_i_22_n_1
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.339    13.256 r  c6/sseg_OBUF[6]_inst_i_73/O
                         net (fo=3, routed)           0.672    13.928    c6/sseg_OBUF[6]_inst_i_73_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I2_O)        0.326    14.254 r  c6/sseg_OBUF[6]_inst_i_44/O
                         net (fo=5, routed)           1.141    15.394    c6/sseg_OBUF[6]_inst_i_44_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I3_O)        0.124    15.518 r  c6/sseg_OBUF[6]_inst_i_19/O
                         net (fo=4, routed)           1.030    16.548    c6/sseg_OBUF[6]_inst_i_19_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I2_O)        0.124    16.672 r  c6/sseg_OBUF[2]_inst_i_2/O
                         net (fo=8, routed)           1.010    17.682    c6/sseg_OBUF[2]_inst_i_2_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I5_O)        0.124    17.806 r  c6/sseg_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.830    18.637    c6/sseg_OBUF[3]_inst_i_3_n_0
    SLICE_X62Y17         LUT5 (Prop_lut5_I3_O)        0.124    18.761 r  c6/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.995    20.756    sseg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    24.266 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.266    sseg[0]
    W7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timeVal_reg[9]_LDC/G
                            (positive level-sensitive latch)
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.166ns  (logic 8.625ns (35.693%)  route 15.540ns (64.307%))
  Logic Levels:           19  (CARRY4=5 LDCE=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          LDCE                         0.000     0.000 r  timeVal_reg[9]_LDC/G
    SLICE_X54Y8          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  timeVal_reg[9]_LDC/Q
                         net (fo=14, routed)          1.155     1.984    c6/state[0]_i_4_3
    SLICE_X59Y11         LUT3 (Prop_lut3_I1_O)        0.124     2.108 r  c6/state[0]_i_10/O
                         net (fo=17, routed)          1.182     3.291    c6/timeVal_reg[9]_P
    SLICE_X63Y8          LUT5 (Prop_lut5_I4_O)        0.152     3.443 r  c6/sseg_OBUF[6]_inst_i_152/O
                         net (fo=2, routed)           0.318     3.761    c6/sseg_OBUF[6]_inst_i_152_n_0
    SLICE_X64Y8          LUT5 (Prop_lut5_I3_O)        0.332     4.093 r  c6/sseg_OBUF[6]_inst_i_106/O
                         net (fo=2, routed)           1.015     5.107    c6/sseg_OBUF[6]_inst_i_106_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I0_O)        0.124     5.231 r  c6/sseg_OBUF[6]_inst_i_110/O
                         net (fo=1, routed)           0.000     5.231    c6/sseg_OBUF[6]_inst_i_110_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.629 r  c6/sseg_OBUF[6]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     5.629    c6/sseg_OBUF[6]_inst_i_54_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.743 r  c6/sseg_OBUF[6]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.743    c6/sseg_OBUF[6]_inst_i_25_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.077 f  c6/sseg_OBUF[6]_inst_i_40/O[1]
                         net (fo=13, routed)          1.794     7.872    c6/sseg_OBUF[6]_inst_i_40_n_6
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.303     8.175 r  c6/sseg_OBUF[6]_inst_i_99/O
                         net (fo=1, routed)           0.519     8.694    c6/sseg_OBUF[6]_inst_i_99_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     9.101 r  c6/sseg_OBUF[6]_inst_i_52/O[1]
                         net (fo=3, routed)           1.331    10.432    c6/sseg_OBUF[6]_inst_i_52_n_6
    SLICE_X56Y10         LUT4 (Prop_lut4_I0_O)        0.303    10.735 r  c6/sseg_OBUF[6]_inst_i_48/O
                         net (fo=1, routed)           0.551    11.286    c6/sseg_OBUF[6]_inst_i_48_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    11.826 r  c6/sseg_OBUF[6]_inst_i_22/CO[2]
                         net (fo=12, routed)          1.091    12.917    c6/sseg_OBUF[6]_inst_i_22_n_1
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.339    13.256 r  c6/sseg_OBUF[6]_inst_i_73/O
                         net (fo=3, routed)           0.828    14.084    c6/sseg_OBUF[6]_inst_i_73_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.326    14.410 r  c6/sseg_OBUF[6]_inst_i_75/O
                         net (fo=2, routed)           0.678    15.088    c6/sseg_OBUF[6]_inst_i_75_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.212 r  c6/sseg_OBUF[6]_inst_i_37/O
                         net (fo=2, routed)           1.036    16.248    c6/sseg_OBUF[6]_inst_i_37_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I0_O)        0.124    16.372 r  c6/sseg_OBUF[6]_inst_i_10/O
                         net (fo=15, routed)          1.575    17.947    c6/sseg_OBUF[6]_inst_i_10_n_0
    SLICE_X63Y17         LUT4 (Prop_lut4_I2_O)        0.124    18.071 r  c6/sseg_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.796    18.867    c6/sseg_OBUF[5]_inst_i_5_n_0
    SLICE_X63Y16         LUT6 (Prop_lut6_I3_O)        0.124    18.991 r  c6/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.670    20.661    sseg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    24.166 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    24.166    sseg[5]
    V5                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timeVal_reg[9]_LDC/G
                            (positive level-sensitive latch)
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.576ns  (logic 8.652ns (36.700%)  route 14.924ns (63.300%))
  Logic Levels:           19  (CARRY4=5 LDCE=1 LUT3=2 LUT4=1 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          LDCE                         0.000     0.000 r  timeVal_reg[9]_LDC/G
    SLICE_X54Y8          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  timeVal_reg[9]_LDC/Q
                         net (fo=14, routed)          1.155     1.984    c6/state[0]_i_4_3
    SLICE_X59Y11         LUT3 (Prop_lut3_I1_O)        0.124     2.108 r  c6/state[0]_i_10/O
                         net (fo=17, routed)          1.182     3.291    c6/timeVal_reg[9]_P
    SLICE_X63Y8          LUT5 (Prop_lut5_I4_O)        0.152     3.443 r  c6/sseg_OBUF[6]_inst_i_152/O
                         net (fo=2, routed)           0.318     3.761    c6/sseg_OBUF[6]_inst_i_152_n_0
    SLICE_X64Y8          LUT5 (Prop_lut5_I3_O)        0.332     4.093 r  c6/sseg_OBUF[6]_inst_i_106/O
                         net (fo=2, routed)           1.015     5.107    c6/sseg_OBUF[6]_inst_i_106_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I0_O)        0.124     5.231 r  c6/sseg_OBUF[6]_inst_i_110/O
                         net (fo=1, routed)           0.000     5.231    c6/sseg_OBUF[6]_inst_i_110_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.629 r  c6/sseg_OBUF[6]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     5.629    c6/sseg_OBUF[6]_inst_i_54_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.743 r  c6/sseg_OBUF[6]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.743    c6/sseg_OBUF[6]_inst_i_25_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.077 f  c6/sseg_OBUF[6]_inst_i_40/O[1]
                         net (fo=13, routed)          1.794     7.872    c6/sseg_OBUF[6]_inst_i_40_n_6
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.303     8.175 r  c6/sseg_OBUF[6]_inst_i_99/O
                         net (fo=1, routed)           0.519     8.694    c6/sseg_OBUF[6]_inst_i_99_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     9.101 r  c6/sseg_OBUF[6]_inst_i_52/O[1]
                         net (fo=3, routed)           1.331    10.432    c6/sseg_OBUF[6]_inst_i_52_n_6
    SLICE_X56Y10         LUT4 (Prop_lut4_I0_O)        0.303    10.735 r  c6/sseg_OBUF[6]_inst_i_48/O
                         net (fo=1, routed)           0.551    11.286    c6/sseg_OBUF[6]_inst_i_48_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    11.826 r  c6/sseg_OBUF[6]_inst_i_22/CO[2]
                         net (fo=12, routed)          1.091    12.917    c6/sseg_OBUF[6]_inst_i_22_n_1
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.339    13.256 r  c6/sseg_OBUF[6]_inst_i_73/O
                         net (fo=3, routed)           0.672    13.928    c6/sseg_OBUF[6]_inst_i_73_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I2_O)        0.326    14.254 r  c6/sseg_OBUF[6]_inst_i_44/O
                         net (fo=5, routed)           1.141    15.394    c6/sseg_OBUF[6]_inst_i_44_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I3_O)        0.124    15.518 r  c6/sseg_OBUF[6]_inst_i_19/O
                         net (fo=4, routed)           1.030    16.548    c6/sseg_OBUF[6]_inst_i_19_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I2_O)        0.124    16.672 r  c6/sseg_OBUF[2]_inst_i_2/O
                         net (fo=8, routed)           1.012    17.684    c6/sseg_OBUF[2]_inst_i_2_n_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I3_O)        0.124    17.808 r  c6/sseg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.404    18.212    c6/sseg_OBUF[6]_inst_i_2_n_0
    SLICE_X63Y16         LUT6 (Prop_lut6_I0_O)        0.124    18.336 r  c6/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.709    20.045    sseg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    23.576 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    23.576    sseg[6]
    U7                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            timeVal_reg[13]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.548ns  (logic 4.914ns (39.159%)  route 7.635ns (60.841%))
  Logic Levels:           11  (CARRY4=5 IBUF=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  A_IBUF[2]_inst/O
                         net (fo=8, routed)           2.996     4.446    A_IBUF[2]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.124     4.570 r  Aval_reg[0]_LDC_i_4/O
                         net (fo=1, routed)           0.665     5.235    Aval_reg[0]_LDC_i_4_n_0
    SLICE_X51Y3          LUT5 (Prop_lut5_I1_O)        0.152     5.387 r  Aval_reg[0]_LDC_i_3/O
                         net (fo=19, routed)          1.292     6.679    Aval_reg[0]_LDC_i_3_n_0
    SLICE_X50Y3          LUT2 (Prop_lut2_I0_O)        0.326     7.005 r  timeVal_reg[10]_LDC_i_19/O
                         net (fo=1, routed)           0.000     7.005    timeVal_reg[10]_LDC_i_19_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.518 r  timeVal_reg[10]_LDC_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.518    timeVal_reg[10]_LDC_i_5_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.772 r  timeVal_reg[13]_LDC_i_7/CO[0]
                         net (fo=2, routed)           0.349     8.121    timeVal_reg[13]_LDC_i_7_n_3
    SLICE_X50Y5          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.873     8.994 r  timeVal_reg[13]_LDC_i_5/O[1]
                         net (fo=2, routed)           0.829     9.823    C[10]
    SLICE_X52Y5          LUT2 (Prop_lut2_I0_O)        0.306    10.129 r  timeVal_reg[10]_LDC_i_6/O
                         net (fo=1, routed)           0.000    10.129    timeVal_reg[10]_LDC_i_6_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.505 r  timeVal_reg[10]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.505    timeVal_reg[10]_LDC_i_3_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.744 r  timeVal_reg[13]_LDC_i_3/O[2]
                         net (fo=2, routed)           0.633    11.377    timeVal_reg[13]_LDC_i_3_n_5
    SLICE_X54Y9          LUT4 (Prop_lut4_I0_O)        0.301    11.678 f  timeVal_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.870    12.548    timeVal_reg[13]_LDC_i_2_n_0
    SLICE_X54Y10         FDCE                                         f  timeVal_reg[13]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            timeVal_reg[11]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.410ns  (logic 4.883ns (39.345%)  route 7.527ns (60.655%))
  Logic Levels:           11  (CARRY4=5 IBUF=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  A_IBUF[2]_inst/O
                         net (fo=8, routed)           2.996     4.446    A_IBUF[2]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.124     4.570 r  Aval_reg[0]_LDC_i_4/O
                         net (fo=1, routed)           0.665     5.235    Aval_reg[0]_LDC_i_4_n_0
    SLICE_X51Y3          LUT5 (Prop_lut5_I1_O)        0.152     5.387 r  Aval_reg[0]_LDC_i_3/O
                         net (fo=19, routed)          1.292     6.679    Aval_reg[0]_LDC_i_3_n_0
    SLICE_X50Y3          LUT2 (Prop_lut2_I0_O)        0.326     7.005 r  timeVal_reg[10]_LDC_i_19/O
                         net (fo=1, routed)           0.000     7.005    timeVal_reg[10]_LDC_i_19_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.518 r  timeVal_reg[10]_LDC_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.518    timeVal_reg[10]_LDC_i_5_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.772 r  timeVal_reg[13]_LDC_i_7/CO[0]
                         net (fo=2, routed)           0.349     8.121    timeVal_reg[13]_LDC_i_7_n_3
    SLICE_X50Y5          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.873     8.994 r  timeVal_reg[13]_LDC_i_5/O[1]
                         net (fo=2, routed)           0.829     9.823    C[10]
    SLICE_X52Y5          LUT2 (Prop_lut2_I0_O)        0.306    10.129 r  timeVal_reg[10]_LDC_i_6/O
                         net (fo=1, routed)           0.000    10.129    timeVal_reg[10]_LDC_i_6_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.505 r  timeVal_reg[10]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.505    timeVal_reg[10]_LDC_i_3_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.724 f  timeVal_reg[13]_LDC_i_3/O[0]
                         net (fo=2, routed)           0.559    11.284    timeVal_reg[13]_LDC_i_3_n_7
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.290    11.574 f  timeVal_reg[11]_LDC_i_1/O
                         net (fo=2, routed)           0.836    12.410    timeVal_reg[11]_LDC_i_1_n_0
    SLICE_X56Y8          FDPE                                         f  timeVal_reg[11]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            timeVal_reg[12]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.390ns  (logic 5.003ns (40.378%)  route 7.387ns (59.622%))
  Logic Levels:           11  (CARRY4=5 IBUF=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  A_IBUF[2]_inst/O
                         net (fo=8, routed)           2.996     4.446    A_IBUF[2]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.124     4.570 r  Aval_reg[0]_LDC_i_4/O
                         net (fo=1, routed)           0.665     5.235    Aval_reg[0]_LDC_i_4_n_0
    SLICE_X51Y3          LUT5 (Prop_lut5_I1_O)        0.152     5.387 r  Aval_reg[0]_LDC_i_3/O
                         net (fo=19, routed)          1.292     6.679    Aval_reg[0]_LDC_i_3_n_0
    SLICE_X50Y3          LUT2 (Prop_lut2_I0_O)        0.326     7.005 r  timeVal_reg[10]_LDC_i_19/O
                         net (fo=1, routed)           0.000     7.005    timeVal_reg[10]_LDC_i_19_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.518 r  timeVal_reg[10]_LDC_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.518    timeVal_reg[10]_LDC_i_5_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.772 r  timeVal_reg[13]_LDC_i_7/CO[0]
                         net (fo=2, routed)           0.349     8.121    timeVal_reg[13]_LDC_i_7_n_3
    SLICE_X50Y5          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.873     8.994 r  timeVal_reg[13]_LDC_i_5/O[1]
                         net (fo=2, routed)           0.829     9.823    C[10]
    SLICE_X52Y5          LUT2 (Prop_lut2_I0_O)        0.306    10.129 r  timeVal_reg[10]_LDC_i_6/O
                         net (fo=1, routed)           0.000    10.129    timeVal_reg[10]_LDC_i_6_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.505 r  timeVal_reg[10]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.505    timeVal_reg[10]_LDC_i_3_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.828 r  timeVal_reg[13]_LDC_i_3/O[1]
                         net (fo=2, routed)           0.714    11.542    timeVal_reg[13]_LDC_i_3_n_6
    SLICE_X55Y9          LUT4 (Prop_lut4_I3_O)        0.306    11.848 f  timeVal_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.541    12.390    timeVal_reg[12]_LDC_i_2_n_0
    SLICE_X55Y11         LDCE                                         f  timeVal_reg[12]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Aval_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            Aval_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y3          FDCE                         0.000     0.000 r  Aval_reg[0]_C/C
    SLICE_X50Y3          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Aval_reg[0]_C/Q
                         net (fo=2, routed)           0.082     0.246    Aval_reg[0]_C_n_0
    SLICE_X51Y3          LUT3 (Prop_lut3_I2_O)        0.045     0.291 r  Aval[0]_C_i_1/O
                         net (fo=2, routed)           0.000     0.291    Aval[0]_C_i_1_n_0
    SLICE_X51Y3          FDPE                                         r  Aval_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timeVal_reg[11]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            timeVal_reg[11]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.186ns (59.378%)  route 0.127ns (40.622%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE                         0.000     0.000 r  timeVal_reg[11]_C/C
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  timeVal_reg[11]_C/Q
                         net (fo=15, routed)          0.127     0.268    timeVal_reg[11]_C_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I5_O)        0.045     0.313 r  timeVal[11]_C_i_1/O
                         net (fo=1, routed)           0.000     0.313    timeVal[11]_C_i_1_n_0
    SLICE_X57Y8          FDCE                                         r  timeVal_reg[11]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timeVal_reg[4]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            timeVal_reg[4]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDCE                         0.000     0.000 r  timeVal_reg[4]_C/C
    SLICE_X57Y3          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  timeVal_reg[4]_C/Q
                         net (fo=17, routed)          0.168     0.309    timeVal_reg[4]_C_n_0
    SLICE_X57Y3          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  timeVal[4]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    timeVal[4]_C_i_1_n_0
    SLICE_X57Y3          FDCE                                         r  timeVal_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timeVal_reg[9]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            timeVal_reg[9]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE                         0.000     0.000 r  timeVal_reg[9]_C/C
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  timeVal_reg[9]_C/Q
                         net (fo=15, routed)          0.168     0.309    timeVal_reg[9]_C_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  timeVal[9]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    timeVal[9]_C_i_1_n_0
    SLICE_X55Y9          FDCE                                         r  timeVal_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timeVal_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            timeVal_reg[5]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDCE                         0.000     0.000 r  timeVal_reg[5]_C/C
    SLICE_X55Y6          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  timeVal_reg[5]_C/Q
                         net (fo=7, routed)           0.180     0.321    timeVal_reg[5]_C_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.366 r  timeVal[5]_C_i_1/O
                         net (fo=1, routed)           0.000     0.366    timeVal[5]_C_i_1_n_0
    SLICE_X55Y6          FDCE                                         r  timeVal_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timeVal_reg[7]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            timeVal_reg[7]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y6          FDCE                         0.000     0.000 r  timeVal_reg[7]_C/C
    SLICE_X58Y6          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  timeVal_reg[7]_C/Q
                         net (fo=9, routed)           0.185     0.326    timeVal_reg[7]_C_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.371 r  timeVal[7]_C_i_1/O
                         net (fo=1, routed)           0.000     0.371    timeVal[7]_C_i_1_n_0
    SLICE_X58Y6          FDCE                                         r  timeVal_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timeVal_reg[6]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            timeVal_reg[6]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDCE                         0.000     0.000 r  timeVal_reg[6]_C/C
    SLICE_X58Y5          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  timeVal_reg[6]_C/Q
                         net (fo=14, routed)          0.185     0.326    timeVal_reg[6]_C_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.371 r  timeVal[6]_C_i_1/O
                         net (fo=1, routed)           0.000     0.371    timeVal[6]_C_i_1_n_0
    SLICE_X58Y5          FDCE                                         r  timeVal_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bval_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            Bval_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y2          FDPE                         0.000     0.000 r  Bval_reg[0]_P/C
    SLICE_X50Y2          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  Bval_reg[0]_P/Q
                         net (fo=2, routed)           0.163     0.327    Bval_reg[0]_P_n_0
    SLICE_X50Y2          LUT3 (Prop_lut3_I0_O)        0.045     0.372 r  Bval[0]_C_i_1/O
                         net (fo=2, routed)           0.000     0.372    Bval[0]_C_i_1_n_0
    SLICE_X50Y2          FDPE                                         r  Bval_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timeVal_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            timeVal_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.186ns (48.985%)  route 0.194ns (51.015%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDCE                         0.000     0.000 r  timeVal_reg[0]_C/C
    SLICE_X61Y6          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  timeVal_reg[0]_C/Q
                         net (fo=12, routed)          0.194     0.335    timeVal_reg[0]_C_n_0
    SLICE_X61Y6          LUT5 (Prop_lut5_I4_O)        0.045     0.380 r  timeVal[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.380    timeVal[0]_C_i_1_n_0
    SLICE_X61Y6          FDCE                                         r  timeVal_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timeVal_reg[8]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            timeVal_reg[8]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.186ns (48.844%)  route 0.195ns (51.156%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDCE                         0.000     0.000 r  timeVal_reg[8]_C/C
    SLICE_X57Y10         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  timeVal_reg[8]_C/Q
                         net (fo=11, routed)          0.195     0.336    timeVal_reg[8]_C_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I5_O)        0.045     0.381 r  timeVal[8]_C_i_1/O
                         net (fo=1, routed)           0.000     0.381    timeVal[8]_C_i_1_n_0
    SLICE_X57Y10         FDCE                                         r  timeVal_reg[8]_C/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cl1/COUNT_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.858ns  (logic 1.441ns (29.670%)  route 3.416ns (70.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=103, routed)         3.416     4.858    cl1/reset_IBUF
    SLICE_X64Y15         FDRE                                         r  cl1/COUNT_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.513     4.854    cl1/clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  cl1/COUNT_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cl1/COUNT_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.858ns  (logic 1.441ns (29.670%)  route 3.416ns (70.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=103, routed)         3.416     4.858    cl1/reset_IBUF
    SLICE_X64Y15         FDRE                                         r  cl1/COUNT_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.513     4.854    cl1/clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  cl1/COUNT_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cl1/COUNT_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.858ns  (logic 1.441ns (29.670%)  route 3.416ns (70.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=103, routed)         3.416     4.858    cl1/reset_IBUF
    SLICE_X64Y15         FDRE                                         r  cl1/COUNT_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.513     4.854    cl1/clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  cl1/COUNT_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cl1/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.845ns  (logic 1.441ns (29.745%)  route 3.404ns (70.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=103, routed)         3.404     4.845    cl1/reset_IBUF
    SLICE_X64Y11         FDRE                                         r  cl1/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     4.857    cl1/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  cl1/COUNT_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cl1/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.845ns  (logic 1.441ns (29.745%)  route 3.404ns (70.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=103, routed)         3.404     4.845    cl1/reset_IBUF
    SLICE_X64Y11         FDRE                                         r  cl1/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     4.857    cl1/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  cl1/COUNT_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cl1/COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.845ns  (logic 1.441ns (29.745%)  route 3.404ns (70.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=103, routed)         3.404     4.845    cl1/reset_IBUF
    SLICE_X64Y11         FDRE                                         r  cl1/COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     4.857    cl1/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  cl1/COUNT_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cl1/COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.845ns  (logic 1.441ns (29.745%)  route 3.404ns (70.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=103, routed)         3.404     4.845    cl1/reset_IBUF
    SLICE_X64Y11         FDRE                                         r  cl1/COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     4.857    cl1/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  cl1/COUNT_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cl1/COUNT_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.712ns  (logic 1.441ns (30.588%)  route 3.271ns (69.412%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=103, routed)         3.271     4.712    cl1/reset_IBUF
    SLICE_X64Y14         FDRE                                         r  cl1/COUNT_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.514     4.855    cl1/clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  cl1/COUNT_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cl1/COUNT_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.712ns  (logic 1.441ns (30.588%)  route 3.271ns (69.412%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=103, routed)         3.271     4.712    cl1/reset_IBUF
    SLICE_X64Y14         FDRE                                         r  cl1/COUNT_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.514     4.855    cl1/clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  cl1/COUNT_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cl1/COUNT_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.712ns  (logic 1.441ns (30.588%)  route 3.271ns (69.412%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=103, routed)         3.271     4.712    cl1/reset_IBUF
    SLICE_X64Y14         FDRE                                         r  cl1/COUNT_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.514     4.855    cl1/clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  cl1/COUNT_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cl2/COUNT_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.248ns  (logic 0.210ns (16.787%)  route 1.039ns (83.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=103, routed)         1.039     1.248    cl2/reset_IBUF
    SLICE_X34Y20         FDRE                                         r  cl2/COUNT_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.820     1.947    cl2/clk_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  cl2/COUNT_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cl2/COUNT_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.248ns  (logic 0.210ns (16.787%)  route 1.039ns (83.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=103, routed)         1.039     1.248    cl2/reset_IBUF
    SLICE_X34Y20         FDRE                                         r  cl2/COUNT_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.820     1.947    cl2/clk_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  cl2/COUNT_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cl2/COUNT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.248ns  (logic 0.210ns (16.787%)  route 1.039ns (83.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=103, routed)         1.039     1.248    cl2/reset_IBUF
    SLICE_X34Y20         FDRE                                         r  cl2/COUNT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.820     1.947    cl2/clk_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  cl2/COUNT_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cl2/COUNT_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.248ns  (logic 0.210ns (16.787%)  route 1.039ns (83.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=103, routed)         1.039     1.248    cl2/reset_IBUF
    SLICE_X34Y20         FDRE                                         r  cl2/COUNT_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.820     1.947    cl2/clk_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  cl2/COUNT_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cl2/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.288ns  (logic 0.210ns (16.261%)  route 1.079ns (83.739%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=103, routed)         1.079     1.288    cl2/reset_IBUF
    SLICE_X34Y18         FDRE                                         r  cl2/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.822     1.949    cl2/clk_IBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  cl2/COUNT_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cl2/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.288ns  (logic 0.210ns (16.261%)  route 1.079ns (83.739%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=103, routed)         1.079     1.288    cl2/reset_IBUF
    SLICE_X34Y18         FDRE                                         r  cl2/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.822     1.949    cl2/clk_IBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  cl2/COUNT_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cl2/COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.288ns  (logic 0.210ns (16.261%)  route 1.079ns (83.739%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=103, routed)         1.079     1.288    cl2/reset_IBUF
    SLICE_X34Y18         FDRE                                         r  cl2/COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.822     1.949    cl2/clk_IBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  cl2/COUNT_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cl2/COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.288ns  (logic 0.210ns (16.261%)  route 1.079ns (83.739%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=103, routed)         1.079     1.288    cl2/reset_IBUF
    SLICE_X34Y18         FDRE                                         r  cl2/COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.822     1.949    cl2/clk_IBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  cl2/COUNT_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cl2/COUNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.210ns (16.085%)  route 1.093ns (83.915%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=103, routed)         1.093     1.303    cl2/reset_IBUF
    SLICE_X34Y19         FDRE                                         r  cl2/COUNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.821     1.948    cl2/clk_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  cl2/COUNT_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cl2/COUNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.210ns (16.085%)  route 1.093ns (83.915%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=103, routed)         1.093     1.303    cl2/reset_IBUF
    SLICE_X34Y19         FDRE                                         r  cl2/COUNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.821     1.948    cl2/clk_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  cl2/COUNT_reg[5]/C





