# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../xdma_bpu_ex.ip_user_files/ipstatic/hdl" --include "../../../../xdma_bpu_ex.srcs/sources_1/imports/imports" --include "../../../../imports" --include "../../../../xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock" --include "../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/hdl/verilog" --include "/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/sim/axis_fifo_t8.v" \
"../../../../xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/sim/axis_fifo_t.v" \
"../../../../xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/sim/duc_out_fifo.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gthe3_channel_wrapper.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_gthe3.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt_gtwizard_top.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/sim/xdma_bpu_pcie3_ip_gt.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_tph_tbl.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_lane.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_16k.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_rep_8k.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_req_8k.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gt_channel.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_pipeline.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pipe_misc.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_init_ctrl.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gt_common.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_8k.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_rep.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_req.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_sync.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram_cpl.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_sys_clk_gen.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_rst.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_txeq.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_clk.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_bram.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_rxeq.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_gtwizard_top.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_wrapper.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_wrapper.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_top.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_phy_sync_cell.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_rxcdrhold.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip_pcie3_uscale_core_top.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/sim/xdma_bpu_pcie3_ip.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" \

sv xil_defaultlib  --include "../../../../xdma_bpu_ex.ip_user_files/ipstatic/hdl" --include "../../../../xdma_bpu_ex.srcs/sources_1/imports/imports" --include "../../../../imports" --include "../../../../xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock" --include "../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/hdl/verilog" --include "/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap.sv" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap_1024.sv" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_dma_bram_wrap_2048.sv" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_v4_1/hdl/verilog/xdma_bpu_core_top.sv" \
"../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/sim/xdma_bpu.sv" \

verilog xil_defaultlib  --include "../../../../xdma_bpu_ex.ip_user_files/ipstatic/hdl" --include "../../../../xdma_bpu_ex.srcs/sources_1/imports/imports" --include "../../../../imports" --include "../../../../xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock" --include "../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/hdl/verilog" --include "/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock_clk_wiz.v" \
"../../../../xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.v" \
"../../../../xdma_bpu_ex.srcs/sources_1/imports/imports/crc24_calc_1bit.v" \
"../../../../xdma_bpu_ex.srcs/sources_1/imports/imports/crc24_insert_1bit.v" \
"../../../../imports/pci_exp_usrapp_cfg.v" \
"../../../../imports/pci_exp_usrapp_com.v" \
"../../../../imports/pci_exp_usrapp_rx.v" \
"../../../../imports/pci_exp_usrapp_tx.v" \
"../../../../imports/pcie3_uscale_rp_core_top.v" \
"../../../../imports/pcie3_uscale_rp_top.v" \
"../../../../imports/sys_clk_gen.v" \
"../../../../imports/sys_clk_gen_ds.v" \
"../../../../imports/xilinx_pcie_uscale_rp.v" \

sv xil_defaultlib  --include "../../../../xdma_bpu_ex.ip_user_files/ipstatic/hdl" --include "../../../../xdma_bpu_ex.srcs/sources_1/imports/imports" --include "../../../../imports" --include "../../../../xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock" --include "../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/hdl/verilog" --include "/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../xdma_bpu_ex.srcs/sources_1/imports/imports/crc_generator.sv" \
"../../../../xdma_bpu_ex.srcs/sources_1/imports/imports/datastream_transfer.sv" \
"../../../../xdma_bpu_ex.srcs/sources_1/imports/imports/duc.sv" \
"../../../../xdma_bpu_ex.srcs/sources_1/imports/imports/interleaver.sv" \
"../../../../xdma_bpu_ex.srcs/sources_1/imports/imports/layer1.sv" \
"../../../../xdma_bpu_ex.srcs/sources_1/imports/imports/layer1_transmit.sv" \
"../../../../xdma_bpu_ex.srcs/sources_1/imports/imports/mac_block.sv" \
"../../../../xdma_bpu_ex.srcs/sources_1/imports/imports/qam.sv" \
"../../../../xdma_bpu_ex.srcs/sources_1/imports/imports/radio.sv" \
"../../../../xdma_bpu_ex.srcs/sources_1/imports/imports/radio_transmit.sv" \
"../../../../xdma_bpu_ex.srcs/sources_1/imports/imports/scrambler.sv" \
"../../../../xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_pushstream.sv" \
"../../../../xdma_bpu_ex.srcs/sources_1/imports/imports/tpu_transmit.sv" \
"../../../../xdma_bpu_ex.srcs/sources_1/new/xdma_app.sv" \
"../../../../xdma_bpu_ex.srcs/sources_1/new/xdma_pcie.sv" \
"../../../../xdma_bpu_ex.srcs/sources_1/new/transmit_board.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
