/*
 * Copyright 2026 Intel Corporation
 * SPDX-License-Identifier: MIT
 */

#include <limits.h>
#include "compiler/brw/brw_eu_defines.h"
#include "util/bitset.h"
#include "util/macros.h"
#include "jay_builder.h"
#include "jay_ir.h"
#include "jay_opcodes.h"
#include "jay_private.h"

/* TODO: Shrink */
#define MAX_KEYS   (2 * JAY_NUM_UGPR)
#define NUM_TOKENS (16)

/** SEND scoreboarding */
struct gpr_range {
   unsigned base, width;
};

static inline struct gpr_range
def_to_gpr(jay_function *func, jay_inst *I, jay_def x)
{
   if (x.file == GPR || x.file == UGPR) {
      unsigned base = x.file == UGPR ? func->shader->num_regs[GPR] : 0;
      return (struct gpr_range) { base + x.reg, jay_num_values(x) };
   } else {
      return (struct gpr_range) { 0, 0 };
   }
}

static inline void
sync_sbid(jay_function *func, jay_inst *I, uint32_t *busy, unsigned sbid)
{
   jay_builder b = jay_init_builder(func, jay_before_inst(I));
   jay_SYNC(&b, TGL_SYNC_NOP)->dep = tgl_swsb_sbid(TGL_SBID_DST, sbid);
   *busy &= ~BITFIELD_BIT(sbid);
}

static void
lower_send_local(jay_function *func, jay_block *block)
{
   struct {
      BITSET_DECLARE(reading, MAX_KEYS);
      BITSET_DECLARE(writing, MAX_KEYS);
   } tokens[NUM_TOKENS];

   uint32_t busy = 0;
   unsigned roundrobin = 0;

   jay_foreach_inst_in_block_safe(block, I) {
      /* Read-after-write */
      jay_foreach_src(I, s) {
         struct gpr_range src = def_to_gpr(func, I, I->src[s]);

         u_foreach_bit(sbid, busy) {
            if (BITSET_TEST_COUNT(tokens[sbid].writing, src.base, src.width)) {
               sync_sbid(func, I, &busy, sbid);
            }
         }
      }

      /* Write-after-write & write-after-read */
      jay_foreach_dst(I, d) {
         struct gpr_range dst = def_to_gpr(func, I, I->dst);

         u_foreach_bit(sbid, busy) {
            if (BITSET_TEST_COUNT(tokens[sbid].reading, dst.base, dst.width) ||
                BITSET_TEST_COUNT(tokens[sbid].writing, dst.base, dst.width)) {
               sync_sbid(func, I, &busy, sbid);
            }
         }
      }

      if (I->op == JAY_OPCODE_SEND && !jay_send_eot(I)) {
         unsigned sbid = (roundrobin++) % NUM_TOKENS;
         jay_set_send_sbid(I, sbid);

         if (!(busy & BITSET_BIT(sbid))) {
            busy |= BITSET_BIT(sbid);
            BITSET_ZERO(tokens[sbid].writing);
            BITSET_ZERO(tokens[sbid].reading);
         }

         struct gpr_range dst = def_to_gpr(func, I, I->dst);
         BITSET_SET_COUNT(tokens[sbid].writing, dst.base, dst.width);

         jay_foreach_src(I, s) {
            struct gpr_range src = def_to_gpr(func, I, I->src[s]);
            BITSET_SET_COUNT(tokens[sbid].reading, src.base, src.width);
         }
      }
   }

   /* Sync on block boundaries. */
   if (block != jay_last_block(func)) {
      jay_builder b = jay_init_builder(func, jay_before_jump(block));

      u_foreach_bit(sbid, busy) {
         jay_SYNC(&b, TGL_SYNC_NOP)->dep = tgl_swsb_sbid(TGL_SBID_DST, sbid);
      }
   }
}

/**
 * Regdist scoreboarding
 *
 * Register access is tracked per pipe, with 0 (NONE) having data on the writer
 * packed into a u32 with the following macros.
 */
#define make_writer(pipe, ip) (((uint32_t) ip << 3) | (uint32_t) (pipe))
#define writer_ip(writer)     (writer >> 3)
#define writer_pipe(writer)   (enum tgl_pipe)(writer & BITFIELD_MASK(3))

#define TGL_NUM_PIPES (TGL_PIPE_ALL)
typedef uint32_t u32_per_pipe[TGL_NUM_PIPES];

struct swsb_state {
   unsigned ip[TGL_NUM_PIPES];
   unsigned last_shape[TGL_NUM_PIPES];

   /* finished_ip[X][Y] = ip means from the perspective of pipe X, ip on pipe Y
    * has already been waited on.
    */
   unsigned finished_ip[TGL_NUM_PIPES][TGL_NUM_PIPES];
   u32_per_pipe *access;
};

static enum tgl_pipe
inst_exec_pipe(const struct intel_device_info *devinfo, jay_inst *I)
{
   if (I->op == JAY_OPCODE_SEND || jay_op_is_control_flow(I->op) /* XXX*/) {
      return TGL_PIPE_NONE;
   } else if (I->op == JAY_OPCODE_MATH) {
      return TGL_PIPE_MATH;
   } else if (I->type == JAY_TYPE_F64) {
      return TGL_PIPE_LONG;
   } else if (jay_type_is_any_float(I->type)) {
      return TGL_PIPE_FLOAT;
   } else {
      return TGL_PIPE_INT;
   }
}

/**
 * Return the RegDist pipeline the hardware will synchronize with if no
 * pipeline information is provided in the SWSB annotation of an
 * instruction (e.g. when TGL_PIPE_NONE is specified in tgl_swsb).
 */
static enum tgl_pipe
inferred_sync_pipe(const struct intel_device_info *devinfo, const jay_inst *I)
{
   bool has_int_src = false, has_long_src = false;

   if (devinfo->verx10 >= 125) {
      jay_foreach_src(I, s) {
         has_int_src |= !jay_type_is_any_float(jay_src_type(I, s));
         has_long_src |= jay_src_type(I, s) == JAY_TYPE_F64;
      }

      /* Avoid emitting (RegDist, SWSB) annotations for long instructions on
       * platforms where they are unordered as they may not be allowed.
       */
      if (devinfo->has_64bit_float_via_math_pipe && has_long_src)
         return TGL_PIPE_NONE;
   }

   return I->op == JAY_OPCODE_SEND ? TGL_PIPE_NONE :
          has_long_src             ? TGL_PIPE_LONG :
          has_int_src              ? TGL_PIPE_INT :
                                     TGL_PIPE_FLOAT;
}

static void
depend_on_writer(struct swsb_state *state, struct gpr_range r, unsigned *dep)
{
   for (unsigned i = 0; i < r.width; ++i) {
      uint32_t w = state->access[r.base + i][0];
      dep[writer_pipe(w)] = MAX2(dep[writer_pipe(w)], writer_ip(w));
   }
}

#define jay_foreach_pipe(pipe)                                                 \
   for (unsigned pipe = 1; pipe < TGL_NUM_PIPES; ++pipe)

static void
lower_regdist_local(jay_function *func, jay_block *block, u32_per_pipe *access)
{
   struct swsb_state state = { .access = access };
   jay_inst *last_sync = NULL;
   bool need_deswizzle_wait = false;

   jay_foreach_inst_in_block_safe(block, I) {
      enum tgl_pipe exec_pipe = inst_exec_pipe(func->shader->devinfo, I);
      unsigned dep[TGL_NUM_PIPES] = { 0 };
      if (I->op == JAY_OPCODE_SYNC) {
         last_sync = I;
         continue;
      } else if (I->op == JAY_OPCODE_DESWIZZLE_16) {
         need_deswizzle_wait = true;
         state.ip[TGL_PIPE_INT]++;
         continue;
      }

      /* Force a wait on the deswizzles at the start of the program. XXX: Is
       * there a cleaner way to deal with this?
       */
      if (need_deswizzle_wait) {
         dep[TGL_PIPE_INT] = state.ip[TGL_PIPE_INT];
         need_deswizzle_wait = false;
      }

      /* Write-after-{write, read} */
      jay_foreach_dst(I, def) {
         struct gpr_range r = def_to_gpr(func, I, def);
         depend_on_writer(&state, r, dep);

         for (unsigned i = 0; i < r.width; ++i) {
            jay_foreach_pipe(p) {
               dep[p] = MAX2(dep[p], state.access[r.base + i][p]);
            }
         }
      }

      /* Read-after-write */
      jay_foreach_src(I, s) {
         depend_on_writer(&state, def_to_gpr(func, I, I->src[s]), dep);
      }

      unsigned nr_waits = 0;
      unsigned last_pipe = TGL_PIPE_NONE;

      /* If dependency P implies dependency Q, drop dependency Q to avoid
       * unnecessary annotations.
       */
      jay_foreach_pipe(p) {
         if (dep[p]) {
            jay_foreach_pipe(q) {
               if (dep[q] && state.finished_ip[p][q] >= dep[q]) {
                  dep[q] = 0;
               }
            }
         }
      }

      unsigned min_delta = 7;
      jay_foreach_pipe(p) {
         if (dep[p] && (exec_pipe == TGL_PIPE_NONE /* TODO: Sends */ ||
                        dep[p] > state.finished_ip[exec_pipe][p])) {
            unsigned delta = state.ip[p] - dep[p] + 1;
            min_delta = MIN2(min_delta, delta);
            state.finished_ip[exec_pipe][p] = dep[p];
            nr_waits++;
            last_pipe = p;
         }
      }

      /* If we're SIMD split the same way as our dependency, we can relax the
       * dependency to have each half wait in parallel. We could do even better
       * with more tracking but this should be good enough for now.
       */
      unsigned simd_split = jay_simd_split(func->shader, I);
      unsigned shape = ((simd_split << 2) | jay_macro_length(I)) + 1;
      bool same_shape = state.last_shape[last_pipe] == shape;

      if (simd_split && same_shape && nr_waits == 1 && min_delta == 1) {
         min_delta += ((1 << simd_split) - 1) * jay_macro_length(I);
         I->replicate_dep = true;
         I->decrement_dep = last_pipe != exec_pipe;
      }

      bool has_sbid = I->op == JAY_OPCODE_SEND && !jay_send_eot(I);
      I->dep = (struct tgl_swsb) {
         .sbid = has_sbid ? jay_send_sbid(I) : 0,
         .mode = has_sbid ? TGL_SBID_SET : TGL_SBID_NULL,
         .regdist = nr_waits ? min_delta : 0,
         .pipe = nr_waits == 1 && (!has_sbid ||
                                   last_pipe == TGL_PIPE_FLOAT ||
                                   last_pipe == TGL_PIPE_INT) ?
                    last_pipe :
                    TGL_PIPE_ALL,
      };

      /* Fold the immediate preceding SYNC.nop into this instruction, allowing
       * us to wait on both ALU and a SEND in the same annotation.
       */
      if (last_sync &&
          jay_sync_op(last_sync) == TGL_SYNC_NOP &&
          I->dep.mode == TGL_SBID_NULL &&
          (I->dep.regdist == 0 ||
           inferred_sync_pipe(func->shader->devinfo, I) == I->dep.pipe)) {

         assert(last_sync->dep.regdist == 0);
         assert(last_sync->dep.pipe == TGL_PIPE_NONE);

         I->dep.mode = last_sync->dep.mode;
         I->dep.sbid = last_sync->dep.sbid;

         jay_remove_instruction(last_sync);
      }

      if (exec_pipe != TGL_PIPE_NONE) {
         /* Advance the IP by the number of physical instructions emitted */
         state.ip[exec_pipe] +=
            jay_macro_length(I) << jay_simd_split(func->shader, I);

         struct gpr_range r = def_to_gpr(func, I, I->dst);
         uint32_t now = make_writer(exec_pipe, state.ip[exec_pipe]);

         for (unsigned i = 0; i < r.width; ++i) {
            state.access[r.base + i][0] = now;
         }

         jay_foreach_src(I, s) {
            struct gpr_range r = def_to_gpr(func, I, I->src[s]);
            for (unsigned i = 0; i < r.width; ++i) {
               state.access[r.base + i][exec_pipe] = state.ip[exec_pipe];
            }
         }

         state.last_shape[exec_pipe] = shape;
      }

      last_sync = NULL;
   }

   /* Sync on block boundaries. */
   jay_inst *first = jay_first_inst(block);
   if (block != jay_first_block(func) && first && first->op != JAY_OPCODE_SEND) {
      first->dep = tgl_swsb_regdist(1);
   }
}

/*
 * Trivial scoreboard lowering pass for debugging use. Stalls after every
 * instruction and assigns SBID zero to all messages.
 */
static void
lower_trivial(jay_function *func)
{
   jay_foreach_inst_in_func_safe(func, block, I) {
      if (I->op == JAY_OPCODE_SEND && !jay_send_eot(I)) {
         I->dep = tgl_swsb_dst_dep(tgl_swsb_sbid(TGL_SBID_SET, 0), 1);

         jay_builder b = jay_init_builder(func, jay_after_inst(I));
         jay_SYNC(&b, TGL_SYNC_NOP)->dep = tgl_swsb_sbid(TGL_SBID_DST, 0);
      } else {
         I->dep = tgl_swsb_regdist(1);
      }
   }
}

void
jay_lower_scoreboard(jay_shader *s)
{
   uint32_t nr_keys = s->num_regs[GPR] + s->num_regs[UGPR];
   assert(nr_keys <= MAX_KEYS && "SENDs use uninitialized stack allocation");
   u32_per_pipe *access = malloc(sizeof(*access) * nr_keys);

   jay_foreach_function(s, func) {
      if (jay_debug & JAY_DBG_SYNC) {
         lower_trivial(func);
      } else {
         jay_foreach_block(func, block) {
            memset(access, 0, sizeof(*access) * nr_keys);
            lower_send_local(func, block);
            lower_regdist_local(func, block, access);
         }
      }
   }

   free(access);
}
