@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT206 |Auto Constrain mode is enabled
@N: MO106 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":98:1:98:4|Found ROM .delname. (in view: work.seven_seg_counter_Z1(verilog)) with 16 words by 7 bits.
@N: MO106 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":75:1:75:4|Found ROM .delname. (in view: work.seven_seg_counter_Z1(verilog)) with 16 words by 7 bits.
@N: FX1016 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":12:7:12:11|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|SB_GB inserted on the net asd.N_100.
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.edf
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
