// Seed: 3786519711
module module_0 ();
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_2 !=? 1;
  real id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_3[1];
  generate
    if ({id_4{1}}) begin : LABEL_0
      wor id_5 = 1;
      assign id_5 = id_4 ? id_1 : id_1;
    end
  endgenerate
  module_0 modCall_1 ();
endmodule
