#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ed0b40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1eab160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1ec3860 .functor NOT 1, L_0x1ef9630, C4<0>, C4<0>, C4<0>;
L_0x1ef8e00 .functor XOR 5, L_0x1ef9260, L_0x1ef9390, C4<00000>, C4<00000>;
L_0x1ef9520 .functor XOR 5, L_0x1ef8e00, L_0x1ef9480, C4<00000>, C4<00000>;
v0x1ef56d0_0 .net *"_ivl_10", 4 0, L_0x1ef9480;  1 drivers
v0x1ef57d0_0 .net *"_ivl_12", 4 0, L_0x1ef9520;  1 drivers
v0x1ef58b0_0 .net *"_ivl_2", 4 0, L_0x1ef91c0;  1 drivers
v0x1ef5970_0 .net *"_ivl_4", 4 0, L_0x1ef9260;  1 drivers
v0x1ef5a50_0 .net *"_ivl_6", 4 0, L_0x1ef9390;  1 drivers
v0x1ef5b80_0 .net *"_ivl_8", 4 0, L_0x1ef8e00;  1 drivers
v0x1ef5c60_0 .var "clk", 0 0;
v0x1ef5d00_0 .var/2u "stats1", 159 0;
v0x1ef5dc0_0 .var/2u "strobe", 0 0;
v0x1ef5f10_0 .net "sum_dut", 4 0, L_0x1ef8e70;  1 drivers
v0x1ef5fd0_0 .net "sum_ref", 4 0, L_0x1ef66e0;  1 drivers
v0x1ef6070_0 .net "tb_match", 0 0, L_0x1ef9630;  1 drivers
v0x1ef6110_0 .net "tb_mismatch", 0 0, L_0x1ec3860;  1 drivers
v0x1ef61d0_0 .net "x", 3 0, v0x1ef1c00_0;  1 drivers
v0x1ef6290_0 .net "y", 3 0, v0x1ef1cc0_0;  1 drivers
L_0x1ef91c0 .concat [ 5 0 0 0], L_0x1ef66e0;
L_0x1ef9260 .concat [ 5 0 0 0], L_0x1ef66e0;
L_0x1ef9390 .concat [ 5 0 0 0], L_0x1ef8e70;
L_0x1ef9480 .concat [ 5 0 0 0], L_0x1ef66e0;
L_0x1ef9630 .cmp/eeq 5, L_0x1ef91c0, L_0x1ef9520;
S_0x1eceb20 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1eab160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1eb54a0_0 .net *"_ivl_0", 4 0, L_0x1ef63d0;  1 drivers
L_0x7f2e07196018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ecc240_0 .net *"_ivl_3", 0 0, L_0x7f2e07196018;  1 drivers
v0x1eb87d0_0 .net *"_ivl_4", 4 0, L_0x1ef6560;  1 drivers
L_0x7f2e07196060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1eb57f0_0 .net *"_ivl_7", 0 0, L_0x7f2e07196060;  1 drivers
v0x1ef1590_0 .net "sum", 4 0, L_0x1ef66e0;  alias, 1 drivers
v0x1ef16c0_0 .net "x", 3 0, v0x1ef1c00_0;  alias, 1 drivers
v0x1ef17a0_0 .net "y", 3 0, v0x1ef1cc0_0;  alias, 1 drivers
L_0x1ef63d0 .concat [ 4 1 0 0], v0x1ef1c00_0, L_0x7f2e07196018;
L_0x1ef6560 .concat [ 4 1 0 0], v0x1ef1cc0_0, L_0x7f2e07196060;
L_0x1ef66e0 .arith/sum 5, L_0x1ef63d0, L_0x1ef6560;
S_0x1ef1900 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1eab160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1ef1b20_0 .net "clk", 0 0, v0x1ef5c60_0;  1 drivers
v0x1ef1c00_0 .var "x", 3 0;
v0x1ef1cc0_0 .var "y", 3 0;
E_0x1ebec30/0 .event negedge, v0x1ef1b20_0;
E_0x1ebec30/1 .event posedge, v0x1ef1b20_0;
E_0x1ebec30 .event/or E_0x1ebec30/0, E_0x1ebec30/1;
S_0x1ef1da0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1eab160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1ef4f90_0 .net *"_ivl_45", 0 0, L_0x1ef9050;  1 drivers
v0x1ef5090_0 .net "carry", 3 0, L_0x1ef8cd0;  1 drivers
v0x1ef5170_0 .net "sum", 4 0, L_0x1ef8e70;  alias, 1 drivers
v0x1ef5230_0 .net "x", 3 0, v0x1ef1c00_0;  alias, 1 drivers
v0x1ef52f0_0 .net "y", 3 0, v0x1ef1cc0_0;  alias, 1 drivers
L_0x1ef6de0 .part v0x1ef1c00_0, 0, 1;
L_0x1ef6f10 .part v0x1ef1cc0_0, 0, 1;
L_0x1ef7640 .part v0x1ef1c00_0, 1, 1;
L_0x1ef7770 .part v0x1ef1cc0_0, 1, 1;
L_0x1ef78d0 .part L_0x1ef8cd0, 0, 1;
L_0x1ef7f70 .part v0x1ef1c00_0, 2, 1;
L_0x1ef80e0 .part v0x1ef1cc0_0, 2, 1;
L_0x1ef8210 .part L_0x1ef8cd0, 1, 1;
L_0x1ef88f0 .part v0x1ef1c00_0, 3, 1;
L_0x1ef8a20 .part v0x1ef1cc0_0, 3, 1;
L_0x1ef8c30 .part L_0x1ef8cd0, 2, 1;
L_0x1ef8cd0 .concat8 [ 1 1 1 1], L_0x1ef6cd0, L_0x1ef7530, L_0x1ef7e60, L_0x1ef87e0;
LS_0x1ef8e70_0_0 .concat8 [ 1 1 1 1], L_0x1ef6820, L_0x1ef7140, L_0x1ef7a70, L_0x1ef8400;
LS_0x1ef8e70_0_4 .concat8 [ 1 0 0 0], L_0x1ef9050;
L_0x1ef8e70 .concat8 [ 4 1 0 0], LS_0x1ef8e70_0_0, LS_0x1ef8e70_0_4;
L_0x1ef9050 .part L_0x1ef8cd0, 3, 1;
S_0x1ef1f80 .scope module, "fa0" "full_adder" 4 9, 4 44 0, S_0x1ef1da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1ed2530 .functor XOR 1, L_0x1ef6de0, L_0x1ef6f10, C4<0>, C4<0>;
L_0x7f2e071960a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1ef6820 .functor XOR 1, L_0x1ed2530, L_0x7f2e071960a8, C4<0>, C4<0>;
L_0x1ef68e0 .functor AND 1, L_0x1ef6de0, L_0x1ef6f10, C4<1>, C4<1>;
L_0x1ef6a20 .functor AND 1, L_0x1ef6de0, L_0x7f2e071960a8, C4<1>, C4<1>;
L_0x1ef6b10 .functor OR 1, L_0x1ef68e0, L_0x1ef6a20, C4<0>, C4<0>;
L_0x1ef6c20 .functor AND 1, L_0x1ef6f10, L_0x7f2e071960a8, C4<1>, C4<1>;
L_0x1ef6cd0 .functor OR 1, L_0x1ef6b10, L_0x1ef6c20, C4<0>, C4<0>;
v0x1ef2210_0 .net *"_ivl_0", 0 0, L_0x1ed2530;  1 drivers
v0x1ef2310_0 .net *"_ivl_10", 0 0, L_0x1ef6c20;  1 drivers
v0x1ef23f0_0 .net *"_ivl_4", 0 0, L_0x1ef68e0;  1 drivers
v0x1ef24e0_0 .net *"_ivl_6", 0 0, L_0x1ef6a20;  1 drivers
v0x1ef25c0_0 .net *"_ivl_8", 0 0, L_0x1ef6b10;  1 drivers
v0x1ef26f0_0 .net "a", 0 0, L_0x1ef6de0;  1 drivers
v0x1ef27b0_0 .net "b", 0 0, L_0x1ef6f10;  1 drivers
v0x1ef2870_0 .net "cin", 0 0, L_0x7f2e071960a8;  1 drivers
v0x1ef2930_0 .net "cout", 0 0, L_0x1ef6cd0;  1 drivers
v0x1ef29f0_0 .net "sum", 0 0, L_0x1ef6820;  1 drivers
S_0x1ef2b50 .scope module, "fa1" "full_adder" 4 17, 4 44 0, S_0x1ef1da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1ef70d0 .functor XOR 1, L_0x1ef7640, L_0x1ef7770, C4<0>, C4<0>;
L_0x1ef7140 .functor XOR 1, L_0x1ef70d0, L_0x1ef78d0, C4<0>, C4<0>;
L_0x1ef71e0 .functor AND 1, L_0x1ef7640, L_0x1ef7770, C4<1>, C4<1>;
L_0x1ef7280 .functor AND 1, L_0x1ef7640, L_0x1ef78d0, C4<1>, C4<1>;
L_0x1ef7370 .functor OR 1, L_0x1ef71e0, L_0x1ef7280, C4<0>, C4<0>;
L_0x1ef7480 .functor AND 1, L_0x1ef7770, L_0x1ef78d0, C4<1>, C4<1>;
L_0x1ef7530 .functor OR 1, L_0x1ef7370, L_0x1ef7480, C4<0>, C4<0>;
v0x1ef2db0_0 .net *"_ivl_0", 0 0, L_0x1ef70d0;  1 drivers
v0x1ef2e90_0 .net *"_ivl_10", 0 0, L_0x1ef7480;  1 drivers
v0x1ef2f70_0 .net *"_ivl_4", 0 0, L_0x1ef71e0;  1 drivers
v0x1ef3060_0 .net *"_ivl_6", 0 0, L_0x1ef7280;  1 drivers
v0x1ef3140_0 .net *"_ivl_8", 0 0, L_0x1ef7370;  1 drivers
v0x1ef3270_0 .net "a", 0 0, L_0x1ef7640;  1 drivers
v0x1ef3330_0 .net "b", 0 0, L_0x1ef7770;  1 drivers
v0x1ef33f0_0 .net "cin", 0 0, L_0x1ef78d0;  1 drivers
v0x1ef34b0_0 .net "cout", 0 0, L_0x1ef7530;  1 drivers
v0x1ef3600_0 .net "sum", 0 0, L_0x1ef7140;  1 drivers
S_0x1ef3760 .scope module, "fa2" "full_adder" 4 25, 4 44 0, S_0x1ef1da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1ef7a00 .functor XOR 1, L_0x1ef7f70, L_0x1ef80e0, C4<0>, C4<0>;
L_0x1ef7a70 .functor XOR 1, L_0x1ef7a00, L_0x1ef8210, C4<0>, C4<0>;
L_0x1ef7b10 .functor AND 1, L_0x1ef7f70, L_0x1ef80e0, C4<1>, C4<1>;
L_0x1ef7bb0 .functor AND 1, L_0x1ef7f70, L_0x1ef8210, C4<1>, C4<1>;
L_0x1ef7ca0 .functor OR 1, L_0x1ef7b10, L_0x1ef7bb0, C4<0>, C4<0>;
L_0x1ef7db0 .functor AND 1, L_0x1ef80e0, L_0x1ef8210, C4<1>, C4<1>;
L_0x1ef7e60 .functor OR 1, L_0x1ef7ca0, L_0x1ef7db0, C4<0>, C4<0>;
v0x1ef39d0_0 .net *"_ivl_0", 0 0, L_0x1ef7a00;  1 drivers
v0x1ef3ab0_0 .net *"_ivl_10", 0 0, L_0x1ef7db0;  1 drivers
v0x1ef3b90_0 .net *"_ivl_4", 0 0, L_0x1ef7b10;  1 drivers
v0x1ef3c80_0 .net *"_ivl_6", 0 0, L_0x1ef7bb0;  1 drivers
v0x1ef3d60_0 .net *"_ivl_8", 0 0, L_0x1ef7ca0;  1 drivers
v0x1ef3e90_0 .net "a", 0 0, L_0x1ef7f70;  1 drivers
v0x1ef3f50_0 .net "b", 0 0, L_0x1ef80e0;  1 drivers
v0x1ef4010_0 .net "cin", 0 0, L_0x1ef8210;  1 drivers
v0x1ef40d0_0 .net "cout", 0 0, L_0x1ef7e60;  1 drivers
v0x1ef4220_0 .net "sum", 0 0, L_0x1ef7a70;  1 drivers
S_0x1ef4380 .scope module, "fa3" "full_adder" 4 33, 4 44 0, S_0x1ef1da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1ef8390 .functor XOR 1, L_0x1ef88f0, L_0x1ef8a20, C4<0>, C4<0>;
L_0x1ef8400 .functor XOR 1, L_0x1ef8390, L_0x1ef8c30, C4<0>, C4<0>;
L_0x1ef8470 .functor AND 1, L_0x1ef88f0, L_0x1ef8a20, C4<1>, C4<1>;
L_0x1ef8530 .functor AND 1, L_0x1ef88f0, L_0x1ef8c30, C4<1>, C4<1>;
L_0x1ef8620 .functor OR 1, L_0x1ef8470, L_0x1ef8530, C4<0>, C4<0>;
L_0x1ef8730 .functor AND 1, L_0x1ef8a20, L_0x1ef8c30, C4<1>, C4<1>;
L_0x1ef87e0 .functor OR 1, L_0x1ef8620, L_0x1ef8730, C4<0>, C4<0>;
v0x1ef45c0_0 .net *"_ivl_0", 0 0, L_0x1ef8390;  1 drivers
v0x1ef46c0_0 .net *"_ivl_10", 0 0, L_0x1ef8730;  1 drivers
v0x1ef47a0_0 .net *"_ivl_4", 0 0, L_0x1ef8470;  1 drivers
v0x1ef4890_0 .net *"_ivl_6", 0 0, L_0x1ef8530;  1 drivers
v0x1ef4970_0 .net *"_ivl_8", 0 0, L_0x1ef8620;  1 drivers
v0x1ef4aa0_0 .net "a", 0 0, L_0x1ef88f0;  1 drivers
v0x1ef4b60_0 .net "b", 0 0, L_0x1ef8a20;  1 drivers
v0x1ef4c20_0 .net "cin", 0 0, L_0x1ef8c30;  1 drivers
v0x1ef4ce0_0 .net "cout", 0 0, L_0x1ef87e0;  1 drivers
v0x1ef4e30_0 .net "sum", 0 0, L_0x1ef8400;  1 drivers
S_0x1ef54d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1eab160;
 .timescale -12 -12;
E_0x1ebf0e0 .event anyedge, v0x1ef5dc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ef5dc0_0;
    %nor/r;
    %assign/vec4 v0x1ef5dc0_0, 0;
    %wait E_0x1ebf0e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ef1900;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ebec30;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1ef1cc0_0, 0;
    %assign/vec4 v0x1ef1c00_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1eab160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef5c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef5dc0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1eab160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ef5c60_0;
    %inv;
    %store/vec4 v0x1ef5c60_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1eab160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ef1b20_0, v0x1ef6110_0, v0x1ef61d0_0, v0x1ef6290_0, v0x1ef5fd0_0, v0x1ef5f10_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1eab160;
T_5 ;
    %load/vec4 v0x1ef5d00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1ef5d00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ef5d00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1ef5d00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ef5d00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ef5d00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ef5d00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1eab160;
T_6 ;
    %wait E_0x1ebec30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ef5d00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ef5d00_0, 4, 32;
    %load/vec4 v0x1ef6070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1ef5d00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ef5d00_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ef5d00_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ef5d00_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1ef5fd0_0;
    %load/vec4 v0x1ef5fd0_0;
    %load/vec4 v0x1ef5f10_0;
    %xor;
    %load/vec4 v0x1ef5fd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1ef5d00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ef5d00_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1ef5d00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ef5d00_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/m2014_q4j/iter0/response26/top_module.sv";
