================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             | 9,073        | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  |   533        | user unroll pragmas are applied                                                        |
|               | (2) simplification          |   335        | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  |   305        | user inline pragmas are applied                                                        |
|               | (4) simplification          |   181        | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         |   181        | user array partition pragmas are applied                                               |
|               | (2) simplification          |   181        | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  |   181        | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           |   181        | apply array reshape pragmas                                                            |
|               | (5) access patterns         |   182        | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     |   182        | loop and instruction simplification                                                    |
|               | (2) parallelization         |   181        | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         |   181        | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          |   181        | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                |   186        | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           |   190        | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+----------------------------+------------------------+-----------------+---------------+--------------+-------------+---------------+
| Function                   | Location               | Compile/Link    | Unroll/Inline | Array/Struct | Performance | HW Transforms |
+----------------------------+------------------------+-----------------+---------------+--------------+-------------+---------------+
| + RNG                      | RNG.cpp:265            | 9,073           | 181           | 182          | 181         | 190           |
|    rand31pm                | RNG.cpp:186            |    3            |               |              |             |               |
|    seedi                   | RNG.cpp:239            |    7            |               |              |             |               |
|  + ranf                    | RNG.cpp:259            | 9,051           |               |              |             |               |
|   + nextrand               | RNG.cpp:211            | 9,046           |               |              |             |               |
|    + fmod                  | fmoddouble.cpp:6       | 6,895           |               |              |             |               |
|     + generic_fmod<double> | hls_fmod_rem_quo.h:225 | 6,893           |               |              |             |               |
|        fp_struct           | x_hls_utils.h:456      |  638 (2 calls)  |               |              |             |               |
|        fp_struct           | x_hls_utils.h:454      |    4            |               |              |             |               |
|      + to_ieee             | x_hls_utils.h:509      | 1,818 (6 calls) |               |              |             |               |
|       + to_double          | x_hls_utils.h:494      | 1,806 (6 calls) |               |              |             |               |
|          data              | x_hls_utils.h:475      | 1,674 (6 calls) |               |              |             |               |
|    generic_fmod<double>    | hls_fmod_rem_quo.h:225 |                 | 146           | 147          | 146         | 149           |
+----------------------------+------------------------+-----------------+---------------+--------------+-------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


