[
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"core"
  },
  {
    "class":"chisel3.stage.phases.DriverCompatibility$RunFirrtlCompilerAnnotation$"
  },
  {
    "class":"firrtl.passes.wiring.SourceAnnotation",
    "target":"core.Regfile._T_41",
    "pin":"regs"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~core|Regfile>_T_41"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"core.memorymodule.mem",
    "fileName":"./test.txt",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"mem"
  },
  {
    "class":"firrtl.stage.RunFirrtlTransformAnnotation",
    "transform":"firrtl.passes.wiring.WiringTransform"
  },
  {
    "class":"firrtl.stage.RunFirrtlTransformAnnotation",
    "transform":"chisel3.util.experimental.LoadMemoryTransform"
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"generated/core"
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  }
]