[%General]
%3Csource%3E=D:/LogicDesignExperiment/final_project/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/basys3_ov7670/ov7670_registers.vhd
%3Cfilename%3E=D:/LogicDesignExperiment/final_project/camera_try/ov7670_registers.v
%3Cclass%3E=100
%3Cbasename%3E=ov7670_registers
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk, resend, advance, command, finished
%3Clabel0%3E\category=113
%3Clabel0%3E\port=0
%3Clabel0%3E\alias=<label0>
address\category=117
address\port=0
address\alias=address
address\type\Subtype\mark1=ieee::std_logic_vector
address\type\Subtype\mark2=ieee::std_logic_vector
address\type\Subtype\constraint\0\Range\dir=false
address\type\Subtype\constraint\0\Range\left\Constant\value=7
address\type\Subtype\constraint\0\Range\left\Constant\units=
address\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
address\type\Subtype\constraint\0\Range\right\Constant\value=0
address\type\Subtype\constraint\0\Range\right\Constant\units=
address\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
advance\category=117
advance\port=1
advance\alias=advance
advance\type\Subtype\mark1=ieee::std_logic
advance\type\Subtype\mark2=ieee::std_logic
behavioral\category=101
behavioral\port=0
behavioral\alias=Behavioral
clk\category=117
clk\port=1
clk\alias=clk
clk\type\Subtype\mark1=ieee::std_logic
clk\type\Subtype\mark2=ieee::std_logic
command\category=117
command\port=2
command\alias=command
command\type\Subtype\mark1=ieee::std_logic_vector
command\type\Subtype\mark2=ieee::std_logic_vector
command\type\Subtype\constraint\0\Range\dir=false
command\type\Subtype\constraint\0\Range\left\Constant\value=15
command\type\Subtype\constraint\0\Range\left\Constant\units=
command\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
command\type\Subtype\constraint\0\Range\right\Constant\value=0
command\type\Subtype\constraint\0\Range\right\Constant\units=
command\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
finished\category=117
finished\port=2
finished\alias=finished
finished\type\Subtype\mark1=ieee::std_logic
finished\type\Subtype\mark2=ieee::std_logic
ov7670_registers\category=100
ov7670_registers\port=0
ov7670_registers\alias=ov7670_registers
resend\category=117
resend\port=1
resend\alias=resend
resend\type\Subtype\mark1=ieee::std_logic
resend\type\Subtype\mark2=ieee::std_logic
sreg\category=117
sreg\port=0
sreg\alias=sreg
sreg\type\Subtype\mark1=ieee::std_logic_vector
sreg\type\Subtype\mark2=ieee::std_logic_vector
sreg\type\Subtype\constraint\0\Range\dir=false
sreg\type\Subtype\constraint\0\Range\left\Constant\value=15
sreg\type\Subtype\constraint\0\Range\left\Constant\units=
sreg\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
sreg\type\Subtype\constraint\0\Range\right\Constant\value=0
sreg\type\Subtype\constraint\0\Range\right\Constant\units=
sreg\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
%3ChasCode%3E=true
