Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Dec  3 02:12:18 2022
| Host         : StevenPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file behav_counter_timing_summary_routed.rpt -pb behav_counter_timing_summary_routed.pb -rpx behav_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : behav_counter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (11)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   24          inf        0.000                      0                   24           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            qd[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.244ns  (logic 3.193ns (60.885%)  route 2.051ns (39.115%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE                         0.000     0.000 r  cnt_reg[7]/C
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cnt_reg[7]/Q
                         net (fo=2, routed)           2.051     2.470    qd_OBUF[7]
    W18                  OBUF (Prop_obuf_I_O)         2.774     5.244 r  qd_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.244    qd[7]
    W18                                                               r  qd[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            qd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.223ns  (logic 3.190ns (61.080%)  route 2.033ns (38.920%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  cnt_reg[5]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cnt_reg[5]/Q
                         net (fo=4, routed)           2.033     2.452    qd_OBUF[5]
    T17                  OBUF (Prop_obuf_I_O)         2.771     5.223 r  qd_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.223    qd[5]
    T17                                                               r  qd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            qd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.108ns  (logic 3.194ns (62.530%)  route 1.914ns (37.470%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cnt_reg[3]/Q
                         net (fo=4, routed)           1.914     2.333    qd_OBUF[3]
    U17                  OBUF (Prop_obuf_I_O)         2.775     5.108 r  qd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.108    qd[3]
    U17                                                               r  qd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            qd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.045ns  (logic 3.203ns (63.488%)  route 1.842ns (36.512%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cnt_reg[1]/Q
                         net (fo=4, routed)           1.842     2.261    qd_OBUF[1]
    V16                  OBUF (Prop_obuf_I_O)         2.784     5.045 r  qd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.045    qd[1]
    V16                                                               r  qd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            qd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.041ns  (logic 3.057ns (60.638%)  route 1.984ns (39.362%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cnt_reg[0]/Q
                         net (fo=3, routed)           1.984     2.440    qd_OBUF[0]
    V17                  OBUF (Prop_obuf_I_O)         2.601     5.041 r  qd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.041    qd[0]
    V17                                                               r  qd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            qd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.946ns  (logic 3.055ns (61.774%)  route 1.890ns (38.226%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE                         0.000     0.000 r  cnt_reg[6]/C
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cnt_reg[6]/Q
                         net (fo=3, routed)           1.890     2.346    qd_OBUF[6]
    W19                  OBUF (Prop_obuf_I_O)         2.599     4.946 r  qd_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.946    qd[6]
    W19                                                               r  qd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            qd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.800ns  (logic 3.045ns (63.435%)  route 1.755ns (36.565%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cnt_reg[2]/Q
                         net (fo=4, routed)           1.755     2.211    qd_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         2.589     4.800 r  qd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.800    qd[2]
    U18                                                               r  qd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            qd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.797ns  (logic 3.058ns (63.742%)  route 1.739ns (36.258%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  cnt_reg[4]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cnt_reg[4]/Q
                         net (fo=4, routed)           1.739     2.195    qd_OBUF[4]
    T18                  OBUF (Prop_obuf_I_O)         2.602     4.797 r  qd_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.797    qd[4]
    T18                                                               r  qd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up_down
                            (input port)
  Destination:            cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.128ns  (logic 2.242ns (54.305%)  route 1.886ns (45.695%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  up_down (IN)
                         net (fo=0)                   0.000     0.000    up_down
    W16                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  up_down_IBUF_inst/O
                         net (fo=2, routed)           1.070     2.019    up_down_IBUF
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.124     2.143 r  cnt[4]_i_6/O
                         net (fo=1, routed)           0.000     2.143    cnt[4]_i_6_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.675 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.675    cnt_reg[4]_i_2_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.009 r  cnt_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.816     3.825    cnt_reg[7]_i_3_n_6
    SLICE_X1Y10          LUT3 (Prop_lut3_I2_O)        0.303     4.128 r  cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     4.128    p_0_in[6]
    SLICE_X1Y10          FDRE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up_down
                            (input port)
  Destination:            cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.044ns  (logic 2.174ns (53.751%)  route 1.870ns (46.249%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  up_down (IN)
                         net (fo=0)                   0.000     0.000    up_down
    W16                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  up_down_IBUF_inst/O
                         net (fo=2, routed)           1.070     2.019    up_down_IBUF
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.124     2.143 r  cnt[4]_i_6/O
                         net (fo=1, routed)           0.000     2.143    cnt[4]_i_6_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.675 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.675    cnt_reg[4]_i_2_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.914 r  cnt_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.801     3.714    cnt_reg[7]_i_3_n_5
    SLICE_X1Y10          LUT3 (Prop_lut3_I2_O)        0.330     4.044 r  cnt[7]_i_2/O
                         net (fo=1, routed)           0.000     4.044    p_0_in[7]
    SLICE_X1Y10          FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  cnt_reg[0]/Q
                         net (fo=3, routed)           0.185     0.326    qd_OBUF[0]
    SLICE_X0Y9           LUT3 (Prop_lut3_I2_O)        0.045     0.371 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    p_0_in[0]
    SLICE_X0Y9           FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load
                            (input port)
  Destination:            cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.591ns  (logic 0.208ns (35.159%)  route 0.383ns (64.841%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  load (IN)
                         net (fo=0)                   0.000     0.000    load
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  load_IBUF_inst/O
                         net (fo=8, routed)           0.383     0.546    load_IBUF
    SLICE_X1Y10          LUT3 (Prop_lut3_I1_O)        0.045     0.591 r  cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.591    p_0_in[6]
    SLICE_X1Y10          FDRE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load
                            (input port)
  Destination:            cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.595ns  (logic 0.212ns (35.595%)  route 0.383ns (64.405%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  load (IN)
                         net (fo=0)                   0.000     0.000    load
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  load_IBUF_inst/O
                         net (fo=8, routed)           0.383     0.546    load_IBUF
    SLICE_X1Y10          LUT3 (Prop_lut3_I1_O)        0.049     0.595 r  cnt[7]_i_2/O
                         net (fo=1, routed)           0.000     0.595    p_0_in[7]
    SLICE_X1Y10          FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load
                            (input port)
  Destination:            cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.612ns  (logic 0.208ns (33.917%)  route 0.405ns (66.083%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  load (IN)
                         net (fo=0)                   0.000     0.000    load
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  load_IBUF_inst/O
                         net (fo=8, routed)           0.405     0.567    load_IBUF
    SLICE_X0Y9           LUT3 (Prop_lut3_I1_O)        0.045     0.612 r  cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.612    p_0_in[4]
    SLICE_X0Y9           FDRE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load
                            (input port)
  Destination:            cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.614ns  (logic 0.211ns (34.295%)  route 0.404ns (65.705%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  load (IN)
                         net (fo=0)                   0.000     0.000    load
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  load_IBUF_inst/O
                         net (fo=8, routed)           0.404     0.566    load_IBUF
    SLICE_X0Y9           LUT3 (Prop_lut3_I1_O)        0.048     0.614 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.614    p_0_in[1]
    SLICE_X0Y9           FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load
                            (input port)
  Destination:            cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.616ns  (logic 0.212ns (34.346%)  route 0.405ns (65.654%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  load (IN)
                         net (fo=0)                   0.000     0.000    load
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  load_IBUF_inst/O
                         net (fo=8, routed)           0.405     0.567    load_IBUF
    SLICE_X0Y9           LUT3 (Prop_lut3_I1_O)        0.049     0.616 r  cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.616    p_0_in[5]
    SLICE_X0Y9           FDRE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load
                            (input port)
  Destination:            cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.643ns  (logic 0.208ns (32.314%)  route 0.435ns (67.686%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  load (IN)
                         net (fo=0)                   0.000     0.000    load
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  load_IBUF_inst/O
                         net (fo=8, routed)           0.435     0.598    load_IBUF
    SLICE_X1Y10          LUT3 (Prop_lut3_I1_O)        0.045     0.643 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.643    p_0_in[2]
    SLICE_X1Y10          FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load
                            (input port)
  Destination:            cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.644ns  (logic 0.209ns (32.419%)  route 0.435ns (67.581%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  load (IN)
                         net (fo=0)                   0.000     0.000    load
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  load_IBUF_inst/O
                         net (fo=8, routed)           0.435     0.598    load_IBUF
    SLICE_X1Y10          LUT3 (Prop_lut3_I1_O)        0.046     0.644 r  cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.644    p_0_in[3]
    SLICE_X1Y10          FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            cnt_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.836ns  (logic 0.225ns (26.909%)  route 0.611ns (73.091%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 f  clear_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.587    clear_IBUF
    SLICE_X0Y8           LUT1 (Prop_lut1_I0_O)        0.045     0.632 r  cnt[7]_i_1/O
                         net (fo=8, routed)           0.204     0.836    cnt[7]_i_1_n_0
    SLICE_X0Y9           FDRE                                         r  cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            cnt_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.836ns  (logic 0.225ns (26.909%)  route 0.611ns (73.091%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 f  clear_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.587    clear_IBUF
    SLICE_X0Y8           LUT1 (Prop_lut1_I0_O)        0.045     0.632 r  cnt[7]_i_1/O
                         net (fo=8, routed)           0.204     0.836    cnt[7]_i_1_n_0
    SLICE_X0Y9           FDRE                                         r  cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------





