$comment
	File created using the following command:
		vcd file try2.msim.vcd -direction
$end
$date
	Thu May 07 23:06:33 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module dop_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 8 " datab [7:0] $end
$var reg 6 # rdaddres [5:0] $end
$var reg 1 $ wren $end
$var wire 1 % q [15] $end
$var wire 1 & q [14] $end
$var wire 1 ' q [13] $end
$var wire 1 ( q [12] $end
$var wire 1 ) q [11] $end
$var wire 1 * q [10] $end
$var wire 1 + q [9] $end
$var wire 1 , q [8] $end
$var wire 1 - q [7] $end
$var wire 1 . q [6] $end
$var wire 1 / q [5] $end
$var wire 1 0 q [4] $end
$var wire 1 1 q [3] $end
$var wire 1 2 q [2] $end
$var wire 1 3 q [1] $end
$var wire 1 4 q [0] $end

$scope module i1 $end
$var wire 1 5 gnd $end
$var wire 1 6 vcc $end
$var wire 1 7 unknown $end
$var tri1 1 8 devclrn $end
$var tri1 1 9 devpor $end
$var tri1 1 : devoe $end
$var wire 1 ; mult_inst|lpm_mult_component|auto_generated|Mult0~8 $end
$var wire 1 < mult_inst|lpm_mult_component|auto_generated|Mult0~9 $end
$var wire 1 = mult_inst|lpm_mult_component|auto_generated|Mult0~10 $end
$var wire 1 > mult_inst|lpm_mult_component|auto_generated|Mult0~11 $end
$var wire 1 ? mult_inst|lpm_mult_component|auto_generated|Mult0~12 $end
$var wire 1 @ mult_inst|lpm_mult_component|auto_generated|Mult0~13 $end
$var wire 1 A mult_inst|lpm_mult_component|auto_generated|Mult0~14 $end
$var wire 1 B mult_inst|lpm_mult_component|auto_generated|Mult0~15 $end
$var wire 1 C mult_inst|lpm_mult_component|auto_generated|Mult0~16 $end
$var wire 1 D mult_inst|lpm_mult_component|auto_generated|Mult0~17 $end
$var wire 1 E mult_inst|lpm_mult_component|auto_generated|Mult0~18 $end
$var wire 1 F mult_inst|lpm_mult_component|auto_generated|Mult0~19 $end
$var wire 1 G mult_inst|lpm_mult_component|auto_generated|Mult0~20 $end
$var wire 1 H mult_inst|lpm_mult_component|auto_generated|Mult0~21 $end
$var wire 1 I mult_inst|lpm_mult_component|auto_generated|Mult0~22 $end
$var wire 1 J mult_inst|lpm_mult_component|auto_generated|Mult0~23 $end
$var wire 1 K mult_inst|lpm_mult_component|auto_generated|Mult0~24 $end
$var wire 1 L mult_inst|lpm_mult_component|auto_generated|Mult0~25 $end
$var wire 1 M mult_inst|lpm_mult_component|auto_generated|Mult0~26 $end
$var wire 1 N mult_inst|lpm_mult_component|auto_generated|Mult0~27 $end
$var wire 1 O mult_inst|lpm_mult_component|auto_generated|Mult0~28 $end
$var wire 1 P mult_inst|lpm_mult_component|auto_generated|Mult0~29 $end
$var wire 1 Q mult_inst|lpm_mult_component|auto_generated|Mult0~30 $end
$var wire 1 R mult_inst|lpm_mult_component|auto_generated|Mult0~31 $end
$var wire 1 S mult_inst|lpm_mult_component|auto_generated|Mult0~32 $end
$var wire 1 T mult_inst|lpm_mult_component|auto_generated|Mult0~33 $end
$var wire 1 U mult_inst|lpm_mult_component|auto_generated|Mult0~34 $end
$var wire 1 V mult_inst|lpm_mult_component|auto_generated|Mult0~35 $end
$var wire 1 W mult_inst|lpm_mult_component|auto_generated|Mult0~36 $end
$var wire 1 X mult_inst|lpm_mult_component|auto_generated|Mult0~37 $end
$var wire 1 Y mult_inst|lpm_mult_component|auto_generated|Mult0~38 $end
$var wire 1 Z mult_inst|lpm_mult_component|auto_generated|Mult0~39 $end
$var wire 1 [ mult_inst|lpm_mult_component|auto_generated|Mult0~40 $end
$var wire 1 \ mult_inst|lpm_mult_component|auto_generated|Mult0~41 $end
$var wire 1 ] mult_inst|lpm_mult_component|auto_generated|Mult0~42 $end
$var wire 1 ^ mult_inst|lpm_mult_component|auto_generated|Mult0~43 $end
$var wire 1 _ mult_inst|lpm_mult_component|auto_generated|Mult0~44 $end
$var wire 1 ` mult_inst|lpm_mult_component|auto_generated|Mult0~45 $end
$var wire 1 a mult_inst|lpm_mult_component|auto_generated|Mult0~46 $end
$var wire 1 b mult_inst|lpm_mult_component|auto_generated|Mult0~47 $end
$var wire 1 c mult_inst|lpm_mult_component|auto_generated|Mult0~48 $end
$var wire 1 d mult_inst|lpm_mult_component|auto_generated|Mult0~49 $end
$var wire 1 e mult_inst|lpm_mult_component|auto_generated|Mult0~50 $end
$var wire 1 f mult_inst|lpm_mult_component|auto_generated|Mult0~51 $end
$var wire 1 g mult_inst|lpm_mult_component|auto_generated|Mult0~52 $end
$var wire 1 h mult_inst|lpm_mult_component|auto_generated|Mult0~53 $end
$var wire 1 i mult_inst|lpm_mult_component|auto_generated|Mult0~54 $end
$var wire 1 j mult_inst|lpm_mult_component|auto_generated|Mult0~55 $end
$var wire 1 k ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 l wren~input_o $end
$var wire 1 m clk~input_o $end
$var wire 1 n clk~inputCLKENA0_outclk $end
$var wire 1 o inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout $end
$var wire 1 p inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 q inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout $end
$var wire 1 r inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT $end
$var wire 1 s inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout $end
$var wire 1 t inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT $end
$var wire 1 u inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout $end
$var wire 1 v inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT $end
$var wire 1 w inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout $end
$var wire 1 x inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT $end
$var wire 1 y inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout $end
$var wire 1 z inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT $end
$var wire 1 { inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout $end
$var wire 1 | inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT $end
$var wire 1 } inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout $end
$var wire 1 ~ datab[0]~input_o $end
$var wire 1 !! datab[1]~input_o $end
$var wire 1 "! datab[2]~input_o $end
$var wire 1 #! datab[3]~input_o $end
$var wire 1 $! datab[4]~input_o $end
$var wire 1 %! datab[5]~input_o $end
$var wire 1 &! datab[6]~input_o $end
$var wire 1 '! datab[7]~input_o $end
$var wire 1 (! rdaddres[0]~input_o $end
$var wire 1 )! rdaddres[1]~input_o $end
$var wire 1 *! rdaddres[2]~input_o $end
$var wire 1 +! rdaddres[3]~input_o $end
$var wire 1 ,! rdaddres[4]~input_o $end
$var wire 1 -! rdaddres[5]~input_o $end
$var wire 1 .! inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] $end
$var wire 1 /! inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] $end
$var wire 1 0! inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] $end
$var wire 1 1! inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] $end
$var wire 1 2! inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 3! inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 4! inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 5! inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 6! inst2 [15] $end
$var wire 1 7! inst2 [14] $end
$var wire 1 8! inst2 [13] $end
$var wire 1 9! inst2 [12] $end
$var wire 1 :! inst2 [11] $end
$var wire 1 ;! inst2 [10] $end
$var wire 1 <! inst2 [9] $end
$var wire 1 =! inst2 [8] $end
$var wire 1 >! inst2 [7] $end
$var wire 1 ?! inst2 [6] $end
$var wire 1 @! inst2 [5] $end
$var wire 1 A! inst2 [4] $end
$var wire 1 B! inst2 [3] $end
$var wire 1 C! inst2 [2] $end
$var wire 1 D! inst2 [1] $end
$var wire 1 E! inst2 [0] $end
$var wire 1 F! mult_inst|lpm_mult_component|auto_generated|result_output_reg [15] $end
$var wire 1 G! mult_inst|lpm_mult_component|auto_generated|result_output_reg [14] $end
$var wire 1 H! mult_inst|lpm_mult_component|auto_generated|result_output_reg [13] $end
$var wire 1 I! mult_inst|lpm_mult_component|auto_generated|result_output_reg [12] $end
$var wire 1 J! mult_inst|lpm_mult_component|auto_generated|result_output_reg [11] $end
$var wire 1 K! mult_inst|lpm_mult_component|auto_generated|result_output_reg [10] $end
$var wire 1 L! mult_inst|lpm_mult_component|auto_generated|result_output_reg [9] $end
$var wire 1 M! mult_inst|lpm_mult_component|auto_generated|result_output_reg [8] $end
$var wire 1 N! mult_inst|lpm_mult_component|auto_generated|result_output_reg [7] $end
$var wire 1 O! mult_inst|lpm_mult_component|auto_generated|result_output_reg [6] $end
$var wire 1 P! mult_inst|lpm_mult_component|auto_generated|result_output_reg [5] $end
$var wire 1 Q! mult_inst|lpm_mult_component|auto_generated|result_output_reg [4] $end
$var wire 1 R! mult_inst|lpm_mult_component|auto_generated|result_output_reg [3] $end
$var wire 1 S! mult_inst|lpm_mult_component|auto_generated|result_output_reg [2] $end
$var wire 1 T! mult_inst|lpm_mult_component|auto_generated|result_output_reg [1] $end
$var wire 1 U! mult_inst|lpm_mult_component|auto_generated|result_output_reg [0] $end
$var wire 1 V! inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19] $end
$var wire 1 W! inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18] $end
$var wire 1 X! inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 Y! inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 Z! inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 [! inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 \! inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 ]! inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 ^! inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 _! inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 `! inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 a! inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 b! inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 c! inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 d! inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 e! inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 f! inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 g! inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 h! inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 i! inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$var wire 1 j! mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [63] $end
$var wire 1 k! mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [62] $end
$var wire 1 l! mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [61] $end
$var wire 1 m! mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [60] $end
$var wire 1 n! mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [59] $end
$var wire 1 o! mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [58] $end
$var wire 1 p! mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [57] $end
$var wire 1 q! mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [56] $end
$var wire 1 r! mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [55] $end
$var wire 1 s! mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [54] $end
$var wire 1 t! mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [53] $end
$var wire 1 u! mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [52] $end
$var wire 1 v! mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [51] $end
$var wire 1 w! mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [50] $end
$var wire 1 x! mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [49] $end
$var wire 1 y! mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [48] $end
$var wire 1 z! mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [47] $end
$var wire 1 {! mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [46] $end
$var wire 1 |! mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [45] $end
$var wire 1 }! mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [44] $end
$var wire 1 ~! mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [43] $end
$var wire 1 !" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [42] $end
$var wire 1 "" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [41] $end
$var wire 1 #" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [40] $end
$var wire 1 $" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [39] $end
$var wire 1 %" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [38] $end
$var wire 1 &" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [37] $end
$var wire 1 '" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [36] $end
$var wire 1 (" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [35] $end
$var wire 1 )" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [34] $end
$var wire 1 *" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [33] $end
$var wire 1 +" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [32] $end
$var wire 1 ," mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [31] $end
$var wire 1 -" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [30] $end
$var wire 1 ." mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [29] $end
$var wire 1 /" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [28] $end
$var wire 1 0" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [27] $end
$var wire 1 1" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [26] $end
$var wire 1 2" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [25] $end
$var wire 1 3" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [24] $end
$var wire 1 4" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [23] $end
$var wire 1 5" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [22] $end
$var wire 1 6" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [21] $end
$var wire 1 7" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [20] $end
$var wire 1 8" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [19] $end
$var wire 1 9" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [18] $end
$var wire 1 :" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [17] $end
$var wire 1 ;" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [16] $end
$var wire 1 <" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [15] $end
$var wire 1 =" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [14] $end
$var wire 1 >" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [13] $end
$var wire 1 ?" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [12] $end
$var wire 1 @" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [11] $end
$var wire 1 A" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [10] $end
$var wire 1 B" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [9] $end
$var wire 1 C" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [8] $end
$var wire 1 D" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [7] $end
$var wire 1 E" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [6] $end
$var wire 1 F" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [5] $end
$var wire 1 G" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [4] $end
$var wire 1 H" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [3] $end
$var wire 1 I" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [2] $end
$var wire 1 J" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [1] $end
$var wire 1 K" mult_inst|lpm_mult_component|auto_generated|Mult0~mac_RESULTA_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
b0 #
1$
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
05
16
x7
18
19
1:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
1l
0m
0n
1o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
05!
04!
03!
02!
01!
00!
0/!
0.!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
0G!
0F!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
$end
#40000
1!
1m
1n
15!
1p
0o
1q
#80000
0!
0m
0n
#120000
1!
1m
1n
14!
05!
0p
1r
1o
0q
0r
1q
1s
0s
#160000
b1 "
0!
1~
0m
0n
#200000
1!
1m
1n
15!
1p
0o
1r
0q
1s
#240000
0!
0m
0n
#280000
1!
1m
1n
13!
04!
05!
1J"
1T!
0p
0r
1t
1o
1q
0s
0t
0q
1s
1u
0u
#320000
b11 "
b10 "
0!
0~
1!!
0m
0n
#360000
1!
1m
1n
15!
1K"
1U!
1p
0o
1q
#400000
0!
0m
0n
#440000
1!
1m
1n
14!
05!
1h!
0K"
0J"
1H"
1R!
0T!
0U!
1D!
13
0p
1r
1o
0q
0r
1t
1q
0s
0t
1s
1u
0u
#480000
b11 "
0!
1~
0m
0n
#520000
1!
1m
1n
15!
1i!
1J"
1T!
1E!
14
1p
0o
1r
0q
1t
0s
1u
#560000
0!
0m
0n
#600000
1!
1m
1n
12!
03!
04!
05!
0i!
0h!
1f!
0H"
1G"
1Q!
0R!
0E!
0D!
1B!
11
03
04
0p
0r
0t
1v
1o
1q
1s
0u
0v
0q
0s
1u
1w
0w
#640000
b111 "
b101 "
b100 "
0!
0~
0!!
1"!
0m
0n
#680000
1!
1m
1n
15!
1h!
1K"
0J"
1I"
1S!
0T!
1U!
1D!
13
1p
0o
1q
#720000
0!
0m
0n
#760000
1!
1m
1n
14!
05!
0f!
1e!
0K"
0I"
0G"
1F"
1P!
0Q!
0S!
0U!
0B!
1A!
10
01
0p
1r
1o
0q
0r
1q
1s
0s
#800000
b101 "
0!
1~
0m
0n
#840000
1!
1m
1n
15!
1i!
0h!
1g!
1I"
1S!
1E!
0D!
1C!
12
03
14
1p
0o
1r
0q
1s
#880000
0!
0m
0n
#920000
1!
1m
1n
13!
04!
05!
0i!
0g!
0e!
1d!
1J"
0I"
1G"
1Q!
0S!
1T!
0E!
0C!
0A!
1@!
1/
00
02
04
0p
0r
1t
1o
1q
0s
0t
1v
0q
1s
0u
0v
1u
1w
0w
#960000
b111 "
b110 "
0!
0~
1!!
0m
0n
#1000000
