

================================================================
== Vitis HLS Report for 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3'
================================================================
* Date:           Thu Jul  6 01:41:49 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.761 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_119_3  |     2048|     2048|         2|          1|          1|  2048|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     30|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|      15|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      15|     84|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln119_fu_100_p2               |         +|   0|  0|  12|          12|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln119_fu_94_p2               |      icmp|   0|  0|  12|          12|          13|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  30|          27|          18|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_15                              |   9|          2|   12|         24|
    |i_fu_42                                            |   9|          2|   12|         24|
    |stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_blk_n  |   9|          2|    1|          2|
    |stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_blk_n  |   9|          2|    1|          2|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              |  54|         12|   28|         56|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_42                  |  12|   0|   12|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  15|   0|   15|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|                      RTL Ports                     | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+----------------------------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                                              |   in|    1|  ap_ctrl_hs|  MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3|  return value|
|ap_rst                                              |   in|    1|  ap_ctrl_hs|  MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3|  return value|
|ap_start                                            |   in|    1|  ap_ctrl_hs|  MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3|  return value|
|ap_done                                             |  out|    1|  ap_ctrl_hs|  MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3|  return value|
|ap_idle                                             |  out|    1|  ap_ctrl_hs|  MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3|  return value|
|ap_ready                                            |  out|    1|  ap_ctrl_hs|  MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3|  return value|
|stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_din     |  out|   64|     ap_fifo|        stream_MAD_Computation_mad_R_o_Brd_MAD_R_in|       pointer|
|stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_full_n  |   in|    1|     ap_fifo|        stream_MAD_Computation_mad_R_o_Brd_MAD_R_in|       pointer|
|stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write   |  out|    1|     ap_fifo|        stream_MAD_Computation_mad_R_o_Brd_MAD_R_in|       pointer|
|stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_din     |  out|   64|     ap_fifo|        stream_MAD_Computation_mad_I_o_Brd_MAD_I_in|       pointer|
|stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_full_n  |   in|    1|     ap_fifo|        stream_MAD_Computation_mad_I_o_Brd_MAD_I_in|       pointer|
|stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write   |  out|    1|     ap_fifo|        stream_MAD_Computation_mad_I_o_Brd_MAD_I_in|       pointer|
|MRo_address0                                        |  out|   11|   ap_memory|                                                MRo|         array|
|MRo_ce0                                             |  out|    1|   ap_memory|                                                MRo|         array|
|MRo_q0                                              |   in|   64|   ap_memory|                                                MRo|         array|
|MIo_address0                                        |  out|   11|   ap_memory|                                                MIo|         array|
|MIo_ce0                                             |  out|    1|   ap_memory|                                                MIo|         array|
|MIo_q0                                              |   in|   64|   ap_memory|                                                MIo|         array|
+----------------------------------------------------+-----+-----+------------+---------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.57>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_MAD_Computation_mad_I_o_Brd_MAD_I_in, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_MAD_Computation_mad_R_o_Brd_MAD_R_in, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_15 = load i12 %i" [../include/madCpt.hpp:119]   --->   Operation 10 'load' 'i_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.99ns)   --->   "%icmp_ln119 = icmp_eq  i12 %i_15, i12 2048" [../include/madCpt.hpp:119]   --->   Operation 12 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.54ns)   --->   "%add_ln119 = add i12 %i_15, i12 1" [../include/madCpt.hpp:119]   --->   Operation 14 'add' 'add_ln119' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %icmp_ln119, void %.split.i, void %MADCpt<2048, 3, double>.exit.exitStub" [../include/madCpt.hpp:119]   --->   Operation 15 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_17_cast_i = zext i12 %i_15" [../include/madCpt.hpp:119]   --->   Operation 16 'zext' 'i_17_cast_i' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%MRo_addr = getelementptr i64 %MRo, i64 0, i64 %i_17_cast_i" [../include/madCpt.hpp:120]   --->   Operation 17 'getelementptr' 'MRo_addr' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%MRo_load = load i11 %MRo_addr" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 18 'load' 'MRo_load' <Predicate = (!icmp_ln119)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%MIo_addr = getelementptr i64 %MIo, i64 0, i64 %i_17_cast_i" [../include/madCpt.hpp:121]   --->   Operation 19 'getelementptr' 'MIo_addr' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%MIo_load = load i11 %MIo_addr" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 20 'load' 'MIo_load' <Predicate = (!icmp_ln119)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln119 = store i12 %add_ln119, i12 %i" [../include/madCpt.hpp:119]   --->   Operation 21 'store' 'store_ln119' <Predicate = (!icmp_ln119)> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = (icmp_ln119)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.76>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln119 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../include/madCpt.hpp:119]   --->   Operation 22 'specloopname' 'specloopname_ln119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (3.25ns)   --->   "%MRo_load = load i11 %MRo_addr" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 23 'load' 'MRo_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%bitcast_ln173 = bitcast i64 %MRo_load" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 24 'bitcast' 'bitcast_ln173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.50ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %stream_MAD_Computation_mad_R_o_Brd_MAD_R_in, i64 %bitcast_ln173" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 25 'write' 'write_ln173' <Predicate = true> <Delay = 3.50> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4078> <FIFO>
ST_2 : Operation 26 [1/2] (3.25ns)   --->   "%MIo_load = load i11 %MIo_addr" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 26 'load' 'MIo_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%bitcast_ln173_3 = bitcast i64 %MIo_load" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 27 'bitcast' 'bitcast_ln173_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (3.50ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %stream_MAD_Computation_mad_I_o_Brd_MAD_I_in, i64 %bitcast_ln173_3" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 28 'write' 'write_ln173' <Predicate = true> <Delay = 3.50> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4078> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.i"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ MRo]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MIo]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ stream_MAD_Computation_mad_R_o_Brd_MAD_R_in]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stream_MAD_Computation_mad_I_o_Brd_MAD_I_in]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 010]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
store_ln0          (store            ) [ 000]
br_ln0             (br               ) [ 000]
i_15               (load             ) [ 000]
specpipeline_ln0   (specpipeline     ) [ 000]
icmp_ln119         (icmp             ) [ 010]
empty              (speclooptripcount) [ 000]
add_ln119          (add              ) [ 000]
br_ln119           (br               ) [ 000]
i_17_cast_i        (zext             ) [ 000]
MRo_addr           (getelementptr    ) [ 011]
MIo_addr           (getelementptr    ) [ 011]
store_ln119        (store            ) [ 000]
specloopname_ln119 (specloopname     ) [ 000]
MRo_load           (load             ) [ 000]
bitcast_ln173      (bitcast          ) [ 000]
write_ln173        (write            ) [ 000]
MIo_load           (load             ) [ 000]
bitcast_ln173_3    (bitcast          ) [ 000]
write_ln173        (write            ) [ 000]
br_ln0             (br               ) [ 000]
ret_ln0            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="MRo">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MRo"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="MIo">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MIo"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_MAD_Computation_mad_R_o_Brd_MAD_R_in">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_MAD_Computation_mad_R_o_Brd_MAD_R_in"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_MAD_Computation_mad_I_o_Brd_MAD_I_in">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_MAD_Computation_mad_I_o_Brd_MAD_I_in"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="write_ln173_write_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="64" slack="0"/>
<pin id="49" dir="0" index="2" bw="64" slack="0"/>
<pin id="50" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="write_ln173_write_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="0" slack="0"/>
<pin id="55" dir="0" index="1" bw="64" slack="0"/>
<pin id="56" dir="0" index="2" bw="64" slack="0"/>
<pin id="57" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="MRo_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="12" slack="0"/>
<pin id="64" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MRo_addr/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="11" slack="0"/>
<pin id="69" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MRo_load/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="MIo_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="64" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="12" slack="0"/>
<pin id="77" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MIo_addr/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="11" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MIo_load/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln0_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="12" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="i_15_load_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="12" slack="0"/>
<pin id="93" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_15/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="icmp_ln119_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="12" slack="0"/>
<pin id="96" dir="0" index="1" bw="12" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="add_ln119_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="12" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_17_cast_i_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="12" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_17_cast_i/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln119_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="12" slack="0"/>
<pin id="114" dir="0" index="1" bw="12" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="bitcast_ln173_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="0"/>
<pin id="119" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln173/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="bitcast_ln173_3_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln173_3/2 "/>
</bind>
</comp>

<comp id="127" class="1005" name="i_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="12" slack="0"/>
<pin id="129" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="137" class="1005" name="MRo_addr_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="11" slack="1"/>
<pin id="139" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="MRo_addr "/>
</bind>
</comp>

<comp id="142" class="1005" name="MIo_addr_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="11" slack="1"/>
<pin id="144" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="MIo_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="40" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="40" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="34" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="34" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="98"><net_src comp="91" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="91" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="32" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="91" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="111"><net_src comp="106" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="116"><net_src comp="100" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="67" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="125"><net_src comp="80" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="130"><net_src comp="42" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="132"><net_src comp="127" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="133"><net_src comp="127" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="140"><net_src comp="60" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="145"><net_src comp="73" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="80" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_MAD_Computation_mad_R_o_Brd_MAD_R_in | {2 }
	Port: stream_MAD_Computation_mad_I_o_Brd_MAD_I_in | {2 }
 - Input state : 
	Port: MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 : MRo | {1 2 }
	Port: MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 : MIo | {1 2 }
	Port: MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 : stream_MAD_Computation_mad_R_o_Brd_MAD_R_in | {}
	Port: MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 : stream_MAD_Computation_mad_I_o_Brd_MAD_I_in | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_15 : 1
		icmp_ln119 : 2
		add_ln119 : 2
		br_ln119 : 3
		i_17_cast_i : 2
		MRo_addr : 3
		MRo_load : 4
		MIo_addr : 3
		MIo_load : 4
		store_ln119 : 3
	State 2
		bitcast_ln173 : 1
		write_ln173 : 2
		bitcast_ln173_3 : 1
		write_ln173 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln119_fu_94    |    0    |    12   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln119_fu_100    |    0    |    12   |
|----------|-------------------------|---------|---------|
|   write  | write_ln173_write_fu_46 |    0    |    0    |
|          | write_ln173_write_fu_53 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    i_17_cast_i_fu_106   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    24   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|MIo_addr_reg_142|   11   |
|MRo_addr_reg_137|   11   |
|    i_reg_127   |   12   |
+----------------+--------+
|      Total     |   34   |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_80 |  p0  |   2  |  11  |   22   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   44   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   24   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   34   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   34   |   42   |
+-----------+--------+--------+--------+
