<dec f='linux/include/linux/pci.h' l='1072' type='int pci_set_cacheline_size(struct pci_dev * dev)'/>
<def f='linux/drivers/pci/pci.c' l='3704' ll='3729' type='int pci_set_cacheline_size(struct pci_dev * dev)'/>
<dec f='linux/drivers/pci/pci.c' l='3730' type='int pci_set_cacheline_size(struct pci_dev * )'/>
<use f='linux/drivers/pci/pci.c' l='3730' c='pci_set_cacheline_size'/>
<use f='linux/drivers/pci/pci.c' l='3730' u='a'/>
<use f='linux/drivers/pci/pci.c' l='3730' u='a'/>
<use f='linux/drivers/pci/pci.c' l='3748' u='c' c='pci_set_mwi'/>
<doc f='linux/drivers/pci/pci.c' l='3694'>/**
 * pci_set_cacheline_size - ensure the CACHE_LINE_SIZE register is programmed
 * @dev: the PCI device for which MWI is to be enabled
 *
 * Helper function for pci_set_mwi.
 * Originally copied from drivers/net/acenic.c.
 * Copyright 1998-2001 by Jes Sorensen, &lt;jes@trained-monkey.org&gt;.
 *
 * RETURNS: An appropriate -ERRNO error value on error, or zero for success.
 */</doc>
<use f='linux/drivers/pcmcia/cardbus.c' l='53' u='c' c='cardbus_config_irq_and_cls'/>
