-- generated by newgenasym Wed Jun 29 16:49:13 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity op6180 is
    port (    
	ADAPT_EN:  INOUT  STD_LOGIC;    
	ADAPT_UP:  INOUT  STD_LOGIC;    
	AVDD_1:    INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1);    
	AVDD_25:   INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1);    
	AVSS:      INOUT  STD_LOGIC_VECTOR (4 DOWNTO 1);    
	BOOT_MODE: INOUT  STD_LOGIC;    
	BYPASS:    INOUT  STD_LOGIC;    
	FB_CLK_N:  INOUT  STD_LOGIC;    
	FB_CLK_P:  INOUT  STD_LOGIC;    
	FB_N0_Q0:  INOUT  STD_LOGIC;    
	FB_N10_Q10: INOUT  STD_LOGIC;    
	FB_N11_Q11: INOUT  STD_LOGIC;    
	FB_N12_Q12: INOUT  STD_LOGIC;    
	FB_N13_Q13: INOUT  STD_LOGIC;    
	FB_N14_Q14: INOUT  STD_LOGIC;    
	FB_N15_Q15: INOUT  STD_LOGIC;    
	FB_N1_Q1:  INOUT  STD_LOGIC;    
	FB_N2_Q2:  INOUT  STD_LOGIC;    
	FB_N3_Q3:  INOUT  STD_LOGIC;    
	FB_N4_Q4:  INOUT  STD_LOGIC;    
	FB_N5_Q5:  INOUT  STD_LOGIC;    
	FB_N6_Q6:  INOUT  STD_LOGIC;    
	FB_N7_Q7:  INOUT  STD_LOGIC;    
	FB_N8_Q8:  INOUT  STD_LOGIC;    
	FB_N9_Q9:  INOUT  STD_LOGIC;    
	FB_P0_I0:  INOUT  STD_LOGIC;    
	FB_P10_I10: INOUT  STD_LOGIC;    
	FB_P11_I11: INOUT  STD_LOGIC;    
	FB_P12_I12: INOUT  STD_LOGIC;    
	FB_P13_I13: INOUT  STD_LOGIC;    
	FB_P14_I14: INOUT  STD_LOGIC;    
	FB_P15_I15: INOUT  STD_LOGIC;    
	FB_P1_I1:  INOUT  STD_LOGIC;    
	FB_P2_I2:  INOUT  STD_LOGIC;    
	FB_P3_I3:  INOUT  STD_LOGIC;    
	FB_P4_I4:  INOUT  STD_LOGIC;    
	FB_P5_I5:  INOUT  STD_LOGIC;    
	FB_P6_I6:  INOUT  STD_LOGIC;    
	FB_P7_I7:  INOUT  STD_LOGIC;    
	FB_P8_I8:  INOUT  STD_LOGIC;    
	FB_P9_I9:  INOUT  STD_LOGIC;    
	FREQ_0:    INOUT  STD_LOGIC;    
	FREQ_1:    INOUT  STD_LOGIC;    
	FREQ_2:    INOUT  STD_LOGIC;    
	FREQ_3:    INOUT  STD_LOGIC;    
	FREQ_4:    INOUT  STD_LOGIC;    
	\freq_5/adp_ct_1\: INOUT  STD_LOGIC;    
	\freq_6/adp_ct_2\: INOUT  STD_LOGIC;    
	FREQ_7:    INOUT  STD_LOGIC;    
	FREQ_8:    INOUT  STD_LOGIC;    
	FREQ_9:    INOUT  STD_LOGIC;    
	\gpio_0/adap_gp1\: INOUT  STD_LOGIC;    
	\gpio_1/adap_gp2\: INOUT  STD_LOGIC;    
	\gpio_10/panic\: INOUT  STD_LOGIC;    
	\gpio_11/ex_sync\: INOUT  STD_LOGIC;    
	\gpio_2/adap_gp3\: INOUT  STD_LOGIC;    
	\gpio_3/adap_gp4\: INOUT  STD_LOGIC;    
	\gpio_4/coeff_sel\: INOUT  STD_LOGIC;    
	\gpio_5/dsp_halt\: INOUT  STD_LOGIC;    
	\gpio_6/corr_halt\: INOUT  STD_LOGIC;    
	\gpio_7/interp\: INOUT  STD_LOGIC;    
	\gpio_8/warning\: INOUT  STD_LOGIC;    
	\gpio_9/alarm\: INOUT  STD_LOGIC;    
	IN_CLK:    INOUT  STD_LOGIC;    
	IN_I_0:    INOUT  STD_LOGIC;    
	IN_I_1:    INOUT  STD_LOGIC;    
	IN_I_10:   INOUT  STD_LOGIC;    
	IN_I_11:   INOUT  STD_LOGIC;    
	IN_I_12:   INOUT  STD_LOGIC;    
	IN_I_13:   INOUT  STD_LOGIC;    
	IN_I_14:   INOUT  STD_LOGIC;    
	IN_I_15:   INOUT  STD_LOGIC;    
	IN_I_2:    INOUT  STD_LOGIC;    
	IN_I_3:    INOUT  STD_LOGIC;    
	IN_I_4:    INOUT  STD_LOGIC;    
	IN_I_5:    INOUT  STD_LOGIC;    
	IN_I_6:    INOUT  STD_LOGIC;    
	IN_I_7:    INOUT  STD_LOGIC;    
	IN_I_8:    INOUT  STD_LOGIC;    
	IN_I_9:    INOUT  STD_LOGIC;    
	IN_Q_0:    INOUT  STD_LOGIC;    
	IN_Q_1:    INOUT  STD_LOGIC;    
	IN_Q_10:   INOUT  STD_LOGIC;    
	IN_Q_11:   INOUT  STD_LOGIC;    
	IN_Q_12:   INOUT  STD_LOGIC;    
	IN_Q_13:   INOUT  STD_LOGIC;    
	IN_Q_14:   INOUT  STD_LOGIC;    
	IN_Q_15:   INOUT  STD_LOGIC;    
	IN_Q_2:    INOUT  STD_LOGIC;    
	IN_Q_3:    INOUT  STD_LOGIC;    
	IN_Q_4:    INOUT  STD_LOGIC;    
	IN_Q_5:    INOUT  STD_LOGIC;    
	IN_Q_6:    INOUT  STD_LOGIC;    
	IN_Q_7:    INOUT  STD_LOGIC;    
	IN_Q_8:    INOUT  STD_LOGIC;    
	IN_Q_9:    INOUT  STD_LOGIC;    
	JT_CLK:    INOUT  STD_LOGIC;    
	JT_RST:    INOUT  STD_LOGIC;    
	JT_TDI:    INOUT  STD_LOGIC;    
	JT_TDO:    INOUT  STD_LOGIC;    
	JT_TMS:    INOUT  STD_LOGIC;    
	LVDS_PADHI: INOUT  STD_LOGIC;    
	LVDS_PADLO: INOUT  STD_LOGIC;    
	LVDS_REF:  INOUT  STD_LOGIC;    
	LVDS_REF_CLK_N: INOUT  STD_LOGIC;    
	LVDS_REF_CLK_P: INOUT  STD_LOGIC;    
	MONITOR:   INOUT  STD_LOGIC;    
	OUT_CLK:   INOUT  STD_LOGIC;    
	OUT_CLK_N: INOUT  STD_LOGIC;    
	OUT_CLK_P: INOUT  STD_LOGIC;    
	OUT_N0_Q0: INOUT  STD_LOGIC;    
	OUT_N10_Q10: INOUT  STD_LOGIC;    
	OUT_N11_Q11: INOUT  STD_LOGIC;    
	OUT_N12_Q12: INOUT  STD_LOGIC;    
	OUT_N13_Q13: INOUT  STD_LOGIC;    
	OUT_N14_Q14: INOUT  STD_LOGIC;    
	OUT_N15_Q15: INOUT  STD_LOGIC;    
	OUT_N1_Q1: INOUT  STD_LOGIC;    
	OUT_N2_Q2: INOUT  STD_LOGIC;    
	OUT_N3_Q3: INOUT  STD_LOGIC;    
	OUT_N4_Q4: INOUT  STD_LOGIC;    
	OUT_N5_Q5: INOUT  STD_LOGIC;    
	OUT_N6_Q6: INOUT  STD_LOGIC;    
	OUT_N7_Q7: INOUT  STD_LOGIC;    
	OUT_N8_Q8: INOUT  STD_LOGIC;    
	OUT_N9_Q9: INOUT  STD_LOGIC;    
	OUT_P0_I0: INOUT  STD_LOGIC;    
	OUT_P10_I10: INOUT  STD_LOGIC;    
	OUT_P11_I11: INOUT  STD_LOGIC;    
	OUT_P12_I12: INOUT  STD_LOGIC;    
	OUT_P13_I13: INOUT  STD_LOGIC;    
	OUT_P14_I14: INOUT  STD_LOGIC;    
	OUT_P15_I15: INOUT  STD_LOGIC;    
	OUT_P1_I1: INOUT  STD_LOGIC;    
	OUT_P2_I2: INOUT  STD_LOGIC;    
	OUT_P3_I3: INOUT  STD_LOGIC;    
	OUT_P4_I4: INOUT  STD_LOGIC;    
	OUT_P5_I5: INOUT  STD_LOGIC;    
	OUT_P6_I6: INOUT  STD_LOGIC;    
	OUT_P7_I7: INOUT  STD_LOGIC;    
	OUT_P8_I8: INOUT  STD_LOGIC;    
	OUT_P9_I9: INOUT  STD_LOGIC;    
	RESERVED:  INOUT  STD_LOGIC_VECTOR (4 DOWNTO 1);    
	RESET_N:   INOUT  STD_LOGIC;    
	SEL_33_25: INOUT  STD_LOGIC;    
	SPIR_CLK:  INOUT  STD_LOGIC;    
	SPIR_CS_N: INOUT  STD_LOGIC;    
	SPIR_DIN:  INOUT  STD_LOGIC;    
	SPIR_DOUT: INOUT  STD_LOGIC;    
	SPIS_CLK:  INOUT  STD_LOGIC;    
	SPIS_CS_N: INOUT  STD_LOGIC;    
	SPIS_DIN:  INOUT  STD_LOGIC;    
	SPIS_DOUT: INOUT  STD_LOGIC;    
	TEST_1:    INOUT  STD_LOGIC;    
	TEST_2:    INOUT  STD_LOGIC;    
	VDD_25:    INOUT  STD_LOGIC_VECTOR (43 DOWNTO 1);    
	VDD_33_25: INOUT  STD_LOGIC_VECTOR (6 DOWNTO 1);    
	VDD_CORE:  INOUT  STD_LOGIC_VECTOR (46 DOWNTO 1);    
	VSS_CMOS:  INOUT  STD_LOGIC_VECTOR (41 DOWNTO 1);    
	VSS_CORE:  INOUT  STD_LOGIC_VECTOR (43 DOWNTO 1));
end op6180;
