# 5-Stage-Pipelined-Processor
A VHDL-based implementation of a 5-stage pipelined processor with a Harvard architecture. Supports a RISC-like ISA, exception handling, and pipeline hazard resolution. Designed for simulation and FPGA deployment as part of the Cairo University Computer Architecture course (Fall 2024).
