

================================================================
== Vitis HLS Report for 'mmult_hw_wrapped_Pipeline_L1_L2'
================================================================
* Date:           Tue Jul  9 12:48:39 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        mmult
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.838 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    64648|    64648|  0.646 ms|  0.646 ms|  64648|  64648|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L1_L2   |    64646|    64646|       198|         63|          1|  1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 63, depth = 198


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 198
* Pipeline : 1
  Pipeline-0 : II = 63, D = 198, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.68>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%ib = alloca i32 1"   --->   Operation 201 'alloca' 'ib' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%ia = alloca i32 1"   --->   Operation 202 'alloca' 'ia' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%indvar_flatten46 = alloca i32 1"   --->   Operation 203 'alloca' 'indvar_flatten46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_v, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.48ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten46"   --->   Operation 205 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 206 [1/1] (0.48ns)   --->   "%store_ln0 = store i6 0, i6 %ia"   --->   Operation 206 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 207 [1/1] (0.48ns)   --->   "%store_ln0 = store i6 0, i6 %ib"   --->   Operation 207 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 208 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%indvar_flatten46_load = load i11 %indvar_flatten46" [../Archivos_Fuente/mmult/mmult_accel.cpp:48]   --->   Operation 209 'load' 'indvar_flatten46_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 210 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.85ns)   --->   "%icmp_ln48 = icmp_eq  i11 %indvar_flatten46_load, i11 1024" [../Archivos_Fuente/mmult/mmult_accel.cpp:48]   --->   Operation 211 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.94ns)   --->   "%add_ln48_1 = add i11 %indvar_flatten46_load, i11 1" [../Archivos_Fuente/mmult/mmult_accel.cpp:48]   --->   Operation 212 'add' 'add_ln48_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %for.inc5.i, void %for.inc101.preheader.exitStub" [../Archivos_Fuente/mmult/mmult_accel.cpp:48]   --->   Operation 213 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%ib_load = load i6 %ib" [../Archivos_Fuente/mmult/mmult_accel.cpp:49]   --->   Operation 214 'load' 'ib_load' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%ia_load = load i6 %ia" [../Archivos_Fuente/mmult/mmult_accel.cpp:48]   --->   Operation 215 'load' 'ia_load' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.88ns)   --->   "%add_ln48 = add i6 %ia_load, i6 1" [../Archivos_Fuente/mmult/mmult_accel.cpp:48]   --->   Operation 216 'add' 'add_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.87ns)   --->   "%icmp_ln49 = icmp_eq  i6 %ib_load, i6 32" [../Archivos_Fuente/mmult/mmult_accel.cpp:49]   --->   Operation 217 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.44ns)   --->   "%select_ln48 = select i1 %icmp_ln49, i6 0, i6 %ib_load" [../Archivos_Fuente/mmult/mmult_accel.cpp:48]   --->   Operation 218 'select' 'select_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.44ns)   --->   "%select_ln48_1 = select i1 %icmp_ln49, i6 %add_ln48, i6 %ia_load" [../Archivos_Fuente/mmult/mmult_accel.cpp:48]   --->   Operation 219 'select' 'select_ln48_1' <Predicate = (!icmp_ln48)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i6 %select_ln48_1" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 220 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_2_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln35, i5 0" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 221 'bitconcatenate' 'tmp_2_cast' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i10 %tmp_2_cast" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 222 'zext' 'zext_ln35' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i32 %a, i64 0, i64 %zext_ln35" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 223 'getelementptr' 'a_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%ib_cast = zext i6 %select_ln48" [../Archivos_Fuente/mmult/mmult_accel.cpp:48]   --->   Operation 224 'zext' 'ib_cast' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i32 %b, i64 0, i64 %ib_cast" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 225 'getelementptr' 'b_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 226 [2/2] (1.35ns)   --->   "%a_load = load i10 %a_addr" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 226 'load' 'a_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 227 [2/2] (1.35ns)   --->   "%b_load = load i10 %b_addr" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 227 'load' 'b_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 228 [1/1] (0.88ns)   --->   "%add_ln49 = add i6 %select_ln48, i6 1" [../Archivos_Fuente/mmult/mmult_accel.cpp:49]   --->   Operation 228 'add' 'add_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.48ns)   --->   "%store_ln49 = store i11 %add_ln48_1, i11 %indvar_flatten46" [../Archivos_Fuente/mmult/mmult_accel.cpp:49]   --->   Operation 229 'store' 'store_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.48>
ST_1 : Operation 230 [1/1] (0.48ns)   --->   "%store_ln49 = store i6 %select_ln48_1, i6 %ia" [../Archivos_Fuente/mmult/mmult_accel.cpp:49]   --->   Operation 230 'store' 'store_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.48>
ST_1 : Operation 231 [1/1] (0.48ns)   --->   "%store_ln49 = store i6 %add_ln49, i6 %ib" [../Archivos_Fuente/mmult/mmult_accel.cpp:49]   --->   Operation 231 'store' 'store_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 6.02>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%or_ln35 = or i10 %tmp_2_cast, i10 1" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 232 'or' 'or_ln35' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i10 %or_ln35" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 233 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i32 %a, i64 0, i64 %zext_ln35_1" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 234 'getelementptr' 'a_addr_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln35_35 = zext i6 %select_ln48" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 235 'zext' 'zext_ln35_35' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.89ns)   --->   "%add_ln35 = add i7 %zext_ln35_35, i7 32" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 236 'add' 'add_ln35' <Predicate = (!icmp_ln48)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln35_36 = zext i7 %add_ln35" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 237 'zext' 'zext_ln35_36' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr i32 %b, i64 0, i64 %zext_ln35_36" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 238 'getelementptr' 'b_addr_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 239 [1/2] (1.35ns)   --->   "%a_load = load i10 %a_addr" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 239 'load' 'a_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 240 [1/2] (1.35ns)   --->   "%b_load = load i10 %b_addr" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 240 'load' 'b_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 241 [4/4] (4.67ns)   --->   "%mul_i_i = fmul i32 %a_load, i32 %b_load" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 241 'fmul' 'mul_i_i' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [2/2] (1.35ns)   --->   "%a_load_1 = load i10 %a_addr_1" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 242 'load' 'a_load_1' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 243 [2/2] (1.35ns)   --->   "%b_load_1 = load i10 %b_addr_1" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 243 'load' 'b_load_1' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 6.02>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%or_ln35_1 = or i10 %tmp_2_cast, i10 2" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 244 'or' 'or_ln35_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i10 %or_ln35_1" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 245 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr i32 %a, i64 0, i64 %zext_ln35_2" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 246 'getelementptr' 'a_addr_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_34_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %select_ln48" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 247 'bitconcatenate' 'tmp_34_cast' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln35_37 = zext i7 %tmp_34_cast" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 248 'zext' 'zext_ln35_37' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr i32 %b, i64 0, i64 %zext_ln35_37" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 249 'getelementptr' 'b_addr_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 250 [3/4] (4.67ns)   --->   "%mul_i_i = fmul i32 %a_load, i32 %b_load" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 250 'fmul' 'mul_i_i' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/2] (1.35ns)   --->   "%a_load_1 = load i10 %a_addr_1" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 251 'load' 'a_load_1' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 252 [1/2] (1.35ns)   --->   "%b_load_1 = load i10 %b_addr_1" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 252 'load' 'b_load_1' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 253 [4/4] (4.67ns)   --->   "%mul_i_i_1 = fmul i32 %a_load_1, i32 %b_load_1" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 253 'fmul' 'mul_i_i_1' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [2/2] (1.35ns)   --->   "%a_load_2 = load i10 %a_addr_2" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 254 'load' 'a_load_2' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 255 [2/2] (1.35ns)   --->   "%b_load_2 = load i10 %b_addr_2" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 255 'load' 'b_load_2' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 6.02>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%or_ln35_2 = or i10 %tmp_2_cast, i10 3" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 256 'or' 'or_ln35_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i10 %or_ln35_2" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 257 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr i32 %a, i64 0, i64 %zext_ln35_3" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 258 'getelementptr' 'a_addr_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln35_33 = zext i6 %select_ln48" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 259 'zext' 'zext_ln35_33' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.90ns)   --->   "%add_ln35_1 = add i8 %zext_ln35_33, i8 96" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 260 'add' 'add_ln35_1' <Predicate = (!icmp_ln48)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln35_38 = zext i8 %add_ln35_1" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 261 'zext' 'zext_ln35_38' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%b_addr_3 = getelementptr i32 %b, i64 0, i64 %zext_ln35_38" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 262 'getelementptr' 'b_addr_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 263 [2/4] (4.67ns)   --->   "%mul_i_i = fmul i32 %a_load, i32 %b_load" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 263 'fmul' 'mul_i_i' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 264 [3/4] (4.67ns)   --->   "%mul_i_i_1 = fmul i32 %a_load_1, i32 %b_load_1" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 264 'fmul' 'mul_i_i_1' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 265 [1/2] (1.35ns)   --->   "%a_load_2 = load i10 %a_addr_2" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 265 'load' 'a_load_2' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 266 [1/2] (1.35ns)   --->   "%b_load_2 = load i10 %b_addr_2" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 266 'load' 'b_load_2' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 267 [4/4] (4.67ns)   --->   "%mul_i_i_2 = fmul i32 %a_load_2, i32 %b_load_2" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 267 'fmul' 'mul_i_i_2' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 268 [2/2] (1.35ns)   --->   "%a_load_3 = load i10 %a_addr_3" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 268 'load' 'a_load_3' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 269 [2/2] (1.35ns)   --->   "%b_load_3 = load i10 %b_addr_3" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 269 'load' 'b_load_3' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 6.83>
ST_5 : Operation 270 [1/1] (0.00ns)   --->   "%or_ln35_3 = or i10 %tmp_2_cast, i10 4" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 270 'or' 'or_ln35_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i10 %or_ln35_3" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 271 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 272 [1/1] (0.00ns)   --->   "%a_addr_4 = getelementptr i32 %a, i64 0, i64 %zext_ln35_4" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 272 'getelementptr' 'a_addr_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_35_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %select_ln48" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 273 'bitconcatenate' 'tmp_35_cast' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln35_39 = zext i8 %tmp_35_cast" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 274 'zext' 'zext_ln35_39' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%b_addr_4 = getelementptr i32 %b, i64 0, i64 %zext_ln35_39" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 275 'getelementptr' 'b_addr_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 276 [1/4] (4.67ns)   --->   "%mul_i_i = fmul i32 %a_load, i32 %b_load" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 276 'fmul' 'mul_i_i' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 277 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %mul_i_i" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 277 'bitcast' 'bitcast_ln174' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 278 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 278 'write' 'write_ln174' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 279 [2/4] (4.67ns)   --->   "%mul_i_i_1 = fmul i32 %a_load_1, i32 %b_load_1" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 279 'fmul' 'mul_i_i_1' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 280 [3/4] (4.67ns)   --->   "%mul_i_i_2 = fmul i32 %a_load_2, i32 %b_load_2" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 280 'fmul' 'mul_i_i_2' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 281 [1/2] (1.35ns)   --->   "%a_load_3 = load i10 %a_addr_3" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 281 'load' 'a_load_3' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 282 [1/2] (1.35ns)   --->   "%b_load_3 = load i10 %b_addr_3" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 282 'load' 'b_load_3' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 283 [4/4] (4.67ns)   --->   "%mul_i_i_3 = fmul i32 %a_load_3, i32 %b_load_3" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 283 'fmul' 'mul_i_i_3' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 284 [2/2] (1.35ns)   --->   "%a_load_4 = load i10 %a_addr_4" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 284 'load' 'a_load_4' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 285 [2/2] (1.35ns)   --->   "%b_load_4 = load i10 %b_addr_4" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 285 'load' 'b_load_4' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 6.83>
ST_6 : Operation 286 [1/1] (0.00ns)   --->   "%or_ln35_4 = or i10 %tmp_2_cast, i10 5" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 286 'or' 'or_ln35_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i10 %or_ln35_4" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 287 'zext' 'zext_ln35_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 288 [1/1] (0.00ns)   --->   "%a_addr_5 = getelementptr i32 %a, i64 0, i64 %zext_ln35_5" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 288 'getelementptr' 'a_addr_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 289 [1/1] (0.90ns)   --->   "%add_ln35_2 = add i8 %zext_ln35_33, i8 160" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 289 'add' 'add_ln35_2' <Predicate = (!icmp_ln48)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln35_40 = zext i8 %add_ln35_2" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 290 'zext' 'zext_ln35_40' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 291 [1/1] (0.00ns)   --->   "%b_addr_5 = getelementptr i32 %b, i64 0, i64 %zext_ln35_40" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 291 'getelementptr' 'b_addr_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 292 [1/4] (4.67ns)   --->   "%mul_i_i_1 = fmul i32 %a_load_1, i32 %b_load_1" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 292 'fmul' 'mul_i_i_1' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 293 [1/1] (0.00ns)   --->   "%bitcast_ln174_1 = bitcast i32 %mul_i_i_1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 293 'bitcast' 'bitcast_ln174_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 294 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 294 'write' 'write_ln174' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 295 [2/4] (4.67ns)   --->   "%mul_i_i_2 = fmul i32 %a_load_2, i32 %b_load_2" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 295 'fmul' 'mul_i_i_2' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 296 [3/4] (4.67ns)   --->   "%mul_i_i_3 = fmul i32 %a_load_3, i32 %b_load_3" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 296 'fmul' 'mul_i_i_3' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 297 [1/2] (1.35ns)   --->   "%a_load_4 = load i10 %a_addr_4" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 297 'load' 'a_load_4' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 298 [1/2] (1.35ns)   --->   "%b_load_4 = load i10 %b_addr_4" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 298 'load' 'b_load_4' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 299 [4/4] (4.67ns)   --->   "%mul_i_i_4 = fmul i32 %a_load_4, i32 %b_load_4" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 299 'fmul' 'mul_i_i_4' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 300 [2/2] (1.35ns)   --->   "%a_load_5 = load i10 %a_addr_5" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 300 'load' 'a_load_5' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 301 [2/2] (1.35ns)   --->   "%b_load_5 = load i10 %b_addr_5" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 301 'load' 'b_load_5' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 6.83>
ST_7 : Operation 302 [1/1] (0.00ns)   --->   "%or_ln35_5 = or i10 %tmp_2_cast, i10 6" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 302 'or' 'or_ln35_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i10 %or_ln35_5" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 303 'zext' 'zext_ln35_6' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 304 [1/1] (0.00ns)   --->   "%a_addr_6 = getelementptr i32 %a, i64 0, i64 %zext_ln35_6" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 304 'getelementptr' 'a_addr_6' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i7 %tmp_34_cast" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 305 'sext' 'sext_ln35' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln35_41 = zext i8 %sext_ln35" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 306 'zext' 'zext_ln35_41' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 307 [1/1] (0.00ns)   --->   "%b_addr_6 = getelementptr i32 %b, i64 0, i64 %zext_ln35_41" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 307 'getelementptr' 'b_addr_6' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 308 [1/4] (4.67ns)   --->   "%mul_i_i_2 = fmul i32 %a_load_2, i32 %b_load_2" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 308 'fmul' 'mul_i_i_2' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 309 [1/1] (0.00ns)   --->   "%bitcast_ln174_2 = bitcast i32 %mul_i_i_2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 309 'bitcast' 'bitcast_ln174_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 310 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 310 'write' 'write_ln174' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 311 [2/4] (4.67ns)   --->   "%mul_i_i_3 = fmul i32 %a_load_3, i32 %b_load_3" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 311 'fmul' 'mul_i_i_3' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 312 [3/4] (4.67ns)   --->   "%mul_i_i_4 = fmul i32 %a_load_4, i32 %b_load_4" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 312 'fmul' 'mul_i_i_4' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 313 [1/2] (1.35ns)   --->   "%a_load_5 = load i10 %a_addr_5" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 313 'load' 'a_load_5' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 314 [1/2] (1.35ns)   --->   "%b_load_5 = load i10 %b_addr_5" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 314 'load' 'b_load_5' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 315 [4/4] (4.67ns)   --->   "%mul_i_i_5 = fmul i32 %a_load_5, i32 %b_load_5" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 315 'fmul' 'mul_i_i_5' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 316 [2/2] (1.35ns)   --->   "%a_load_6 = load i10 %a_addr_6" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 316 'load' 'a_load_6' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 317 [2/2] (1.35ns)   --->   "%b_load_6 = load i10 %b_addr_6" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 317 'load' 'b_load_6' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 8 <SV = 7> <Delay = 6.83>
ST_8 : Operation 318 [1/1] (0.00ns)   --->   "%or_ln35_6 = or i10 %tmp_2_cast, i10 7" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 318 'or' 'or_ln35_6' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln35_7 = zext i10 %or_ln35_6" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 319 'zext' 'zext_ln35_7' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 320 [1/1] (0.00ns)   --->   "%a_addr_7 = getelementptr i32 %a, i64 0, i64 %zext_ln35_7" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 320 'getelementptr' 'a_addr_7' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln35_34 = zext i6 %select_ln48" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 321 'zext' 'zext_ln35_34' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 322 [1/1] (0.92ns)   --->   "%add_ln35_3 = add i9 %zext_ln35_34, i9 224" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 322 'add' 'add_ln35_3' <Predicate = (!icmp_ln48)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln35_42 = zext i9 %add_ln35_3" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 323 'zext' 'zext_ln35_42' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 324 [1/1] (0.00ns)   --->   "%b_addr_7 = getelementptr i32 %b, i64 0, i64 %zext_ln35_42" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 324 'getelementptr' 'b_addr_7' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 325 [1/4] (4.67ns)   --->   "%mul_i_i_3 = fmul i32 %a_load_3, i32 %b_load_3" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 325 'fmul' 'mul_i_i_3' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 326 [1/1] (0.00ns)   --->   "%bitcast_ln174_3 = bitcast i32 %mul_i_i_3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 326 'bitcast' 'bitcast_ln174_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 327 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 327 'write' 'write_ln174' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 328 [2/4] (4.67ns)   --->   "%mul_i_i_4 = fmul i32 %a_load_4, i32 %b_load_4" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 328 'fmul' 'mul_i_i_4' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 329 [3/4] (4.67ns)   --->   "%mul_i_i_5 = fmul i32 %a_load_5, i32 %b_load_5" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 329 'fmul' 'mul_i_i_5' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 330 [1/2] (1.35ns)   --->   "%a_load_6 = load i10 %a_addr_6" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 330 'load' 'a_load_6' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 331 [1/2] (1.35ns)   --->   "%b_load_6 = load i10 %b_addr_6" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 331 'load' 'b_load_6' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 332 [4/4] (4.67ns)   --->   "%mul_i_i_6 = fmul i32 %a_load_6, i32 %b_load_6" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 332 'fmul' 'mul_i_i_6' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 333 [2/2] (1.35ns)   --->   "%a_load_7 = load i10 %a_addr_7" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 333 'load' 'a_load_7' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 334 [2/2] (1.35ns)   --->   "%b_load_7 = load i10 %b_addr_7" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 334 'load' 'b_load_7' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 9 <SV = 8> <Delay = 6.83>
ST_9 : Operation 335 [1/1] (0.00ns)   --->   "%or_ln35_7 = or i10 %tmp_2_cast, i10 8" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 335 'or' 'or_ln35_7' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln35_8 = zext i10 %or_ln35_7" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 336 'zext' 'zext_ln35_8' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 337 [1/1] (0.00ns)   --->   "%a_addr_8 = getelementptr i32 %a, i64 0, i64 %zext_ln35_8" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 337 'getelementptr' 'a_addr_8' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_37_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 4, i6 %select_ln48" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 338 'bitconcatenate' 'tmp_37_cast' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln35_43 = zext i9 %tmp_37_cast" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 339 'zext' 'zext_ln35_43' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 340 [1/1] (0.00ns)   --->   "%b_addr_8 = getelementptr i32 %b, i64 0, i64 %zext_ln35_43" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 340 'getelementptr' 'b_addr_8' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 341 [1/4] (4.67ns)   --->   "%mul_i_i_4 = fmul i32 %a_load_4, i32 %b_load_4" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 341 'fmul' 'mul_i_i_4' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 342 [1/1] (0.00ns)   --->   "%bitcast_ln174_4 = bitcast i32 %mul_i_i_4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 342 'bitcast' 'bitcast_ln174_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 343 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 343 'write' 'write_ln174' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_9 : Operation 344 [2/4] (4.67ns)   --->   "%mul_i_i_5 = fmul i32 %a_load_5, i32 %b_load_5" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 344 'fmul' 'mul_i_i_5' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 345 [3/4] (4.67ns)   --->   "%mul_i_i_6 = fmul i32 %a_load_6, i32 %b_load_6" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 345 'fmul' 'mul_i_i_6' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 346 [1/2] (1.35ns)   --->   "%a_load_7 = load i10 %a_addr_7" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 346 'load' 'a_load_7' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 347 [1/2] (1.35ns)   --->   "%b_load_7 = load i10 %b_addr_7" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 347 'load' 'b_load_7' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 348 [4/4] (4.67ns)   --->   "%mul_i_i_7 = fmul i32 %a_load_7, i32 %b_load_7" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 348 'fmul' 'mul_i_i_7' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 349 [2/2] (1.35ns)   --->   "%a_load_8 = load i10 %a_addr_8" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 349 'load' 'a_load_8' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 350 [2/2] (1.35ns)   --->   "%b_load_8 = load i10 %b_addr_8" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 350 'load' 'b_load_8' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 10 <SV = 9> <Delay = 6.83>
ST_10 : Operation 351 [1/1] (0.00ns)   --->   "%or_ln35_8 = or i10 %tmp_2_cast, i10 9" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 351 'or' 'or_ln35_8' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln35_9 = zext i10 %or_ln35_8" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 352 'zext' 'zext_ln35_9' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 353 [1/1] (0.00ns)   --->   "%a_addr_9 = getelementptr i32 %a, i64 0, i64 %zext_ln35_9" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 353 'getelementptr' 'a_addr_9' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 354 [1/1] (0.92ns)   --->   "%add_ln35_4 = add i9 %zext_ln35_34, i9 288" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 354 'add' 'add_ln35_4' <Predicate = (!icmp_ln48)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln35_44 = zext i9 %add_ln35_4" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 355 'zext' 'zext_ln35_44' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 356 [1/1] (0.00ns)   --->   "%b_addr_9 = getelementptr i32 %b, i64 0, i64 %zext_ln35_44" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 356 'getelementptr' 'b_addr_9' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 357 [1/4] (4.67ns)   --->   "%mul_i_i_5 = fmul i32 %a_load_5, i32 %b_load_5" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 357 'fmul' 'mul_i_i_5' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 358 [1/1] (0.00ns)   --->   "%bitcast_ln174_5 = bitcast i32 %mul_i_i_5" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 358 'bitcast' 'bitcast_ln174_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 359 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_5" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 359 'write' 'write_ln174' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_10 : Operation 360 [2/4] (4.67ns)   --->   "%mul_i_i_6 = fmul i32 %a_load_6, i32 %b_load_6" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 360 'fmul' 'mul_i_i_6' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 361 [3/4] (4.67ns)   --->   "%mul_i_i_7 = fmul i32 %a_load_7, i32 %b_load_7" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 361 'fmul' 'mul_i_i_7' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 362 [1/2] (1.35ns)   --->   "%a_load_8 = load i10 %a_addr_8" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 362 'load' 'a_load_8' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 363 [1/2] (1.35ns)   --->   "%b_load_8 = load i10 %b_addr_8" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 363 'load' 'b_load_8' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 364 [4/4] (4.67ns)   --->   "%mul_i_i_8 = fmul i32 %a_load_8, i32 %b_load_8" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 364 'fmul' 'mul_i_i_8' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 365 [2/2] (1.35ns)   --->   "%a_load_9 = load i10 %a_addr_9" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 365 'load' 'a_load_9' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 366 [2/2] (1.35ns)   --->   "%b_load_9 = load i10 %b_addr_9" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 366 'load' 'b_load_9' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 11 <SV = 10> <Delay = 6.83>
ST_11 : Operation 367 [1/1] (0.00ns)   --->   "%or_ln35_9 = or i10 %tmp_2_cast, i10 10" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 367 'or' 'or_ln35_9' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln35_10 = zext i10 %or_ln35_9" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 368 'zext' 'zext_ln35_10' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 369 [1/1] (0.00ns)   --->   "%a_addr_10 = getelementptr i32 %a, i64 0, i64 %zext_ln35_10" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 369 'getelementptr' 'a_addr_10' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_38_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 5, i6 %select_ln48" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 370 'bitconcatenate' 'tmp_38_cast' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln35_45 = zext i9 %tmp_38_cast" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 371 'zext' 'zext_ln35_45' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 372 [1/1] (0.00ns)   --->   "%b_addr_10 = getelementptr i32 %b, i64 0, i64 %zext_ln35_45" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 372 'getelementptr' 'b_addr_10' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 373 [1/4] (4.67ns)   --->   "%mul_i_i_6 = fmul i32 %a_load_6, i32 %b_load_6" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 373 'fmul' 'mul_i_i_6' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 374 [1/1] (0.00ns)   --->   "%bitcast_ln174_6 = bitcast i32 %mul_i_i_6" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 374 'bitcast' 'bitcast_ln174_6' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 375 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_6" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 375 'write' 'write_ln174' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_11 : Operation 376 [2/4] (4.67ns)   --->   "%mul_i_i_7 = fmul i32 %a_load_7, i32 %b_load_7" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 376 'fmul' 'mul_i_i_7' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 377 [3/4] (4.67ns)   --->   "%mul_i_i_8 = fmul i32 %a_load_8, i32 %b_load_8" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 377 'fmul' 'mul_i_i_8' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 378 [1/2] (1.35ns)   --->   "%a_load_9 = load i10 %a_addr_9" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 378 'load' 'a_load_9' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 379 [1/2] (1.35ns)   --->   "%b_load_9 = load i10 %b_addr_9" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 379 'load' 'b_load_9' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 380 [4/4] (4.67ns)   --->   "%mul_i_i_9 = fmul i32 %a_load_9, i32 %b_load_9" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 380 'fmul' 'mul_i_i_9' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 381 [2/2] (1.35ns)   --->   "%a_load_10 = load i10 %a_addr_10" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 381 'load' 'a_load_10' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 382 [2/2] (1.35ns)   --->   "%b_load_10 = load i10 %b_addr_10" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 382 'load' 'b_load_10' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 12 <SV = 11> <Delay = 6.83>
ST_12 : Operation 383 [1/1] (0.00ns)   --->   "%or_ln35_10 = or i10 %tmp_2_cast, i10 11" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 383 'or' 'or_ln35_10' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln35_11 = zext i10 %or_ln35_10" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 384 'zext' 'zext_ln35_11' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 385 [1/1] (0.00ns)   --->   "%a_addr_11 = getelementptr i32 %a, i64 0, i64 %zext_ln35_11" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 385 'getelementptr' 'a_addr_11' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 386 [1/1] (0.92ns)   --->   "%add_ln35_5 = add i9 %zext_ln35_34, i9 352" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 386 'add' 'add_ln35_5' <Predicate = (!icmp_ln48)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln35_46 = zext i9 %add_ln35_5" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 387 'zext' 'zext_ln35_46' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 388 [1/1] (0.00ns)   --->   "%b_addr_11 = getelementptr i32 %b, i64 0, i64 %zext_ln35_46" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 388 'getelementptr' 'b_addr_11' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 389 [1/4] (4.67ns)   --->   "%mul_i_i_7 = fmul i32 %a_load_7, i32 %b_load_7" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 389 'fmul' 'mul_i_i_7' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 390 [1/1] (0.00ns)   --->   "%bitcast_ln174_7 = bitcast i32 %mul_i_i_7" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 390 'bitcast' 'bitcast_ln174_7' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 391 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_7" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 391 'write' 'write_ln174' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_12 : Operation 392 [2/4] (4.67ns)   --->   "%mul_i_i_8 = fmul i32 %a_load_8, i32 %b_load_8" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 392 'fmul' 'mul_i_i_8' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 393 [3/4] (4.67ns)   --->   "%mul_i_i_9 = fmul i32 %a_load_9, i32 %b_load_9" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 393 'fmul' 'mul_i_i_9' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 394 [1/2] (1.35ns)   --->   "%a_load_10 = load i10 %a_addr_10" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 394 'load' 'a_load_10' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 395 [1/2] (1.35ns)   --->   "%b_load_10 = load i10 %b_addr_10" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 395 'load' 'b_load_10' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 396 [4/4] (4.67ns)   --->   "%mul_i_i_s = fmul i32 %a_load_10, i32 %b_load_10" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 396 'fmul' 'mul_i_i_s' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 397 [2/2] (1.35ns)   --->   "%a_load_11 = load i10 %a_addr_11" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 397 'load' 'a_load_11' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 398 [2/2] (1.35ns)   --->   "%b_load_11 = load i10 %b_addr_11" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 398 'load' 'b_load_11' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 13 <SV = 12> <Delay = 6.83>
ST_13 : Operation 399 [1/1] (0.00ns)   --->   "%or_ln35_11 = or i10 %tmp_2_cast, i10 12" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 399 'or' 'or_ln35_11' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln35_12 = zext i10 %or_ln35_11" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 400 'zext' 'zext_ln35_12' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 401 [1/1] (0.00ns)   --->   "%a_addr_12 = getelementptr i32 %a, i64 0, i64 %zext_ln35_12" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 401 'getelementptr' 'a_addr_12' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln35_1 = sext i8 %tmp_35_cast" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 402 'sext' 'sext_ln35_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln35_47 = zext i9 %sext_ln35_1" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 403 'zext' 'zext_ln35_47' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 404 [1/1] (0.00ns)   --->   "%b_addr_12 = getelementptr i32 %b, i64 0, i64 %zext_ln35_47" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 404 'getelementptr' 'b_addr_12' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 405 [1/4] (4.67ns)   --->   "%mul_i_i_8 = fmul i32 %a_load_8, i32 %b_load_8" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 405 'fmul' 'mul_i_i_8' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 406 [1/1] (0.00ns)   --->   "%bitcast_ln174_8 = bitcast i32 %mul_i_i_8" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 406 'bitcast' 'bitcast_ln174_8' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 407 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_8" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 407 'write' 'write_ln174' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_13 : Operation 408 [2/4] (4.67ns)   --->   "%mul_i_i_9 = fmul i32 %a_load_9, i32 %b_load_9" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 408 'fmul' 'mul_i_i_9' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 409 [3/4] (4.67ns)   --->   "%mul_i_i_s = fmul i32 %a_load_10, i32 %b_load_10" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 409 'fmul' 'mul_i_i_s' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 410 [1/2] (1.35ns)   --->   "%a_load_11 = load i10 %a_addr_11" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 410 'load' 'a_load_11' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 411 [1/2] (1.35ns)   --->   "%b_load_11 = load i10 %b_addr_11" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 411 'load' 'b_load_11' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 412 [4/4] (4.67ns)   --->   "%mul_i_i_10 = fmul i32 %a_load_11, i32 %b_load_11" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 412 'fmul' 'mul_i_i_10' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 413 [2/2] (1.35ns)   --->   "%a_load_12 = load i10 %a_addr_12" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 413 'load' 'a_load_12' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 414 [2/2] (1.35ns)   --->   "%b_load_12 = load i10 %b_addr_12" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 414 'load' 'b_load_12' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 14 <SV = 13> <Delay = 6.83>
ST_14 : Operation 415 [1/1] (0.00ns)   --->   "%or_ln35_12 = or i10 %tmp_2_cast, i10 13" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 415 'or' 'or_ln35_12' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln35_13 = zext i10 %or_ln35_12" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 416 'zext' 'zext_ln35_13' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 417 [1/1] (0.00ns)   --->   "%a_addr_13 = getelementptr i32 %a, i64 0, i64 %zext_ln35_13" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 417 'getelementptr' 'a_addr_13' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln35_2 = sext i8 %add_ln35_2" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 418 'sext' 'sext_ln35_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln35_48 = zext i9 %sext_ln35_2" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 419 'zext' 'zext_ln35_48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 420 [1/1] (0.00ns)   --->   "%b_addr_13 = getelementptr i32 %b, i64 0, i64 %zext_ln35_48" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 420 'getelementptr' 'b_addr_13' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 421 [1/4] (4.67ns)   --->   "%mul_i_i_9 = fmul i32 %a_load_9, i32 %b_load_9" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 421 'fmul' 'mul_i_i_9' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 422 [1/1] (0.00ns)   --->   "%bitcast_ln174_9 = bitcast i32 %mul_i_i_9" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 422 'bitcast' 'bitcast_ln174_9' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 423 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_9" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 423 'write' 'write_ln174' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_14 : Operation 424 [2/4] (4.67ns)   --->   "%mul_i_i_s = fmul i32 %a_load_10, i32 %b_load_10" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 424 'fmul' 'mul_i_i_s' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 425 [3/4] (4.67ns)   --->   "%mul_i_i_10 = fmul i32 %a_load_11, i32 %b_load_11" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 425 'fmul' 'mul_i_i_10' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 426 [1/2] (1.35ns)   --->   "%a_load_12 = load i10 %a_addr_12" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 426 'load' 'a_load_12' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 427 [1/2] (1.35ns)   --->   "%b_load_12 = load i10 %b_addr_12" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 427 'load' 'b_load_12' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 428 [4/4] (4.67ns)   --->   "%mul_i_i_11 = fmul i32 %a_load_12, i32 %b_load_12" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 428 'fmul' 'mul_i_i_11' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 429 [2/2] (1.35ns)   --->   "%a_load_13 = load i10 %a_addr_13" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 429 'load' 'a_load_13' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 430 [2/2] (1.35ns)   --->   "%b_load_13 = load i10 %b_addr_13" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 430 'load' 'b_load_13' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 15 <SV = 14> <Delay = 6.83>
ST_15 : Operation 431 [1/1] (0.00ns)   --->   "%or_ln35_13 = or i10 %tmp_2_cast, i10 14" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 431 'or' 'or_ln35_13' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln35_14 = zext i10 %or_ln35_13" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 432 'zext' 'zext_ln35_14' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 433 [1/1] (0.00ns)   --->   "%a_addr_14 = getelementptr i32 %a, i64 0, i64 %zext_ln35_14" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 433 'getelementptr' 'a_addr_14' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln35_3 = sext i7 %tmp_34_cast" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 434 'sext' 'sext_ln35_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln35_49 = zext i9 %sext_ln35_3" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 435 'zext' 'zext_ln35_49' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 436 [1/1] (0.00ns)   --->   "%b_addr_14 = getelementptr i32 %b, i64 0, i64 %zext_ln35_49" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 436 'getelementptr' 'b_addr_14' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 437 [1/4] (4.67ns)   --->   "%mul_i_i_s = fmul i32 %a_load_10, i32 %b_load_10" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 437 'fmul' 'mul_i_i_s' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 438 [1/1] (0.00ns)   --->   "%bitcast_ln174_10 = bitcast i32 %mul_i_i_s" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 438 'bitcast' 'bitcast_ln174_10' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 439 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_10" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 439 'write' 'write_ln174' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_15 : Operation 440 [2/4] (4.67ns)   --->   "%mul_i_i_10 = fmul i32 %a_load_11, i32 %b_load_11" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 440 'fmul' 'mul_i_i_10' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 441 [3/4] (4.67ns)   --->   "%mul_i_i_11 = fmul i32 %a_load_12, i32 %b_load_12" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 441 'fmul' 'mul_i_i_11' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 442 [1/2] (1.35ns)   --->   "%a_load_13 = load i10 %a_addr_13" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 442 'load' 'a_load_13' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 443 [1/2] (1.35ns)   --->   "%b_load_13 = load i10 %b_addr_13" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 443 'load' 'b_load_13' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 444 [4/4] (4.67ns)   --->   "%mul_i_i_12 = fmul i32 %a_load_13, i32 %b_load_13" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 444 'fmul' 'mul_i_i_12' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 445 [2/2] (1.35ns)   --->   "%a_load_14 = load i10 %a_addr_14" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 445 'load' 'a_load_14' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 446 [2/2] (1.35ns)   --->   "%b_load_14 = load i10 %b_addr_14" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 446 'load' 'b_load_14' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 16 <SV = 15> <Delay = 6.83>
ST_16 : Operation 447 [1/1] (0.00ns)   --->   "%or_ln35_14 = or i10 %tmp_2_cast, i10 15" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 447 'or' 'or_ln35_14' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln35_15 = zext i10 %or_ln35_14" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 448 'zext' 'zext_ln35_15' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 449 [1/1] (0.00ns)   --->   "%a_addr_15 = getelementptr i32 %a, i64 0, i64 %zext_ln35_15" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 449 'getelementptr' 'a_addr_15' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln35_32 = zext i6 %select_ln48" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 450 'zext' 'zext_ln35_32' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 451 [1/1] (0.93ns)   --->   "%add_ln35_6 = add i10 %zext_ln35_32, i10 480" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 451 'add' 'add_ln35_6' <Predicate = (!icmp_ln48)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln35_50 = zext i10 %add_ln35_6" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 452 'zext' 'zext_ln35_50' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 453 [1/1] (0.00ns)   --->   "%b_addr_15 = getelementptr i32 %b, i64 0, i64 %zext_ln35_50" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 453 'getelementptr' 'b_addr_15' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 454 [1/4] (4.67ns)   --->   "%mul_i_i_10 = fmul i32 %a_load_11, i32 %b_load_11" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 454 'fmul' 'mul_i_i_10' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 455 [1/1] (0.00ns)   --->   "%bitcast_ln174_11 = bitcast i32 %mul_i_i_10" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 455 'bitcast' 'bitcast_ln174_11' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 456 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_11" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 456 'write' 'write_ln174' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_16 : Operation 457 [2/4] (4.67ns)   --->   "%mul_i_i_11 = fmul i32 %a_load_12, i32 %b_load_12" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 457 'fmul' 'mul_i_i_11' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 458 [3/4] (4.67ns)   --->   "%mul_i_i_12 = fmul i32 %a_load_13, i32 %b_load_13" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 458 'fmul' 'mul_i_i_12' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 459 [1/2] (1.35ns)   --->   "%a_load_14 = load i10 %a_addr_14" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 459 'load' 'a_load_14' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 460 [1/2] (1.35ns)   --->   "%b_load_14 = load i10 %b_addr_14" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 460 'load' 'b_load_14' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 461 [4/4] (4.67ns)   --->   "%mul_i_i_13 = fmul i32 %a_load_14, i32 %b_load_14" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 461 'fmul' 'mul_i_i_13' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 462 [2/2] (1.35ns)   --->   "%a_load_15 = load i10 %a_addr_15" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 462 'load' 'a_load_15' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 463 [2/2] (1.35ns)   --->   "%b_load_15 = load i10 %b_addr_15" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 463 'load' 'b_load_15' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 17 <SV = 16> <Delay = 6.83>
ST_17 : Operation 464 [1/1] (0.00ns)   --->   "%or_ln35_15 = or i10 %tmp_2_cast, i10 16" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 464 'or' 'or_ln35_15' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln35_16 = zext i10 %or_ln35_15" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 465 'zext' 'zext_ln35_16' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 466 [1/1] (0.00ns)   --->   "%a_addr_16 = getelementptr i32 %a, i64 0, i64 %zext_ln35_16" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 466 'getelementptr' 'a_addr_16' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_41_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 8, i6 %select_ln48" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 467 'bitconcatenate' 'tmp_41_cast' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln35_51 = zext i10 %tmp_41_cast" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 468 'zext' 'zext_ln35_51' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 469 [1/1] (0.00ns)   --->   "%b_addr_16 = getelementptr i32 %b, i64 0, i64 %zext_ln35_51" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 469 'getelementptr' 'b_addr_16' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 470 [1/4] (4.67ns)   --->   "%mul_i_i_11 = fmul i32 %a_load_12, i32 %b_load_12" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 470 'fmul' 'mul_i_i_11' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 471 [1/1] (0.00ns)   --->   "%bitcast_ln174_12 = bitcast i32 %mul_i_i_11" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 471 'bitcast' 'bitcast_ln174_12' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 472 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_12" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 472 'write' 'write_ln174' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_17 : Operation 473 [2/4] (4.67ns)   --->   "%mul_i_i_12 = fmul i32 %a_load_13, i32 %b_load_13" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 473 'fmul' 'mul_i_i_12' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 474 [3/4] (4.67ns)   --->   "%mul_i_i_13 = fmul i32 %a_load_14, i32 %b_load_14" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 474 'fmul' 'mul_i_i_13' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 475 [1/2] (1.35ns)   --->   "%a_load_15 = load i10 %a_addr_15" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 475 'load' 'a_load_15' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 476 [1/2] (1.35ns)   --->   "%b_load_15 = load i10 %b_addr_15" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 476 'load' 'b_load_15' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 477 [4/4] (4.67ns)   --->   "%mul_i_i_14 = fmul i32 %a_load_15, i32 %b_load_15" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 477 'fmul' 'mul_i_i_14' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 478 [2/2] (1.35ns)   --->   "%a_load_16 = load i10 %a_addr_16" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 478 'load' 'a_load_16' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 479 [2/2] (1.35ns)   --->   "%b_load_16 = load i10 %b_addr_16" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 479 'load' 'b_load_16' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 18 <SV = 17> <Delay = 6.83>
ST_18 : Operation 480 [1/1] (0.00ns)   --->   "%or_ln35_16 = or i10 %tmp_2_cast, i10 17" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 480 'or' 'or_ln35_16' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln35_17 = zext i10 %or_ln35_16" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 481 'zext' 'zext_ln35_17' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 482 [1/1] (0.00ns)   --->   "%a_addr_17 = getelementptr i32 %a, i64 0, i64 %zext_ln35_17" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 482 'getelementptr' 'a_addr_17' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 483 [1/1] (0.93ns)   --->   "%add_ln35_7 = add i10 %zext_ln35_32, i10 544" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 483 'add' 'add_ln35_7' <Predicate = (!icmp_ln48)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln35_52 = zext i10 %add_ln35_7" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 484 'zext' 'zext_ln35_52' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 485 [1/1] (0.00ns)   --->   "%b_addr_17 = getelementptr i32 %b, i64 0, i64 %zext_ln35_52" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 485 'getelementptr' 'b_addr_17' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 486 [1/4] (4.67ns)   --->   "%mul_i_i_12 = fmul i32 %a_load_13, i32 %b_load_13" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 486 'fmul' 'mul_i_i_12' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 487 [1/1] (0.00ns)   --->   "%bitcast_ln174_13 = bitcast i32 %mul_i_i_12" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 487 'bitcast' 'bitcast_ln174_13' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 488 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_13" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 488 'write' 'write_ln174' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_18 : Operation 489 [2/4] (4.67ns)   --->   "%mul_i_i_13 = fmul i32 %a_load_14, i32 %b_load_14" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 489 'fmul' 'mul_i_i_13' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 490 [3/4] (4.67ns)   --->   "%mul_i_i_14 = fmul i32 %a_load_15, i32 %b_load_15" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 490 'fmul' 'mul_i_i_14' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 491 [1/2] (1.35ns)   --->   "%a_load_16 = load i10 %a_addr_16" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 491 'load' 'a_load_16' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 492 [1/2] (1.35ns)   --->   "%b_load_16 = load i10 %b_addr_16" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 492 'load' 'b_load_16' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 493 [4/4] (4.67ns)   --->   "%mul_i_i_15 = fmul i32 %a_load_16, i32 %b_load_16" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 493 'fmul' 'mul_i_i_15' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 494 [2/2] (1.35ns)   --->   "%a_load_17 = load i10 %a_addr_17" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 494 'load' 'a_load_17' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 495 [2/2] (1.35ns)   --->   "%b_load_17 = load i10 %b_addr_17" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 495 'load' 'b_load_17' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 19 <SV = 18> <Delay = 6.83>
ST_19 : Operation 496 [1/1] (0.00ns)   --->   "%or_ln35_17 = or i10 %tmp_2_cast, i10 18" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 496 'or' 'or_ln35_17' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln35_18 = zext i10 %or_ln35_17" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 497 'zext' 'zext_ln35_18' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 498 [1/1] (0.00ns)   --->   "%a_addr_18 = getelementptr i32 %a, i64 0, i64 %zext_ln35_18" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 498 'getelementptr' 'a_addr_18' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_42_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 9, i6 %select_ln48" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 499 'bitconcatenate' 'tmp_42_cast' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln35_53 = zext i10 %tmp_42_cast" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 500 'zext' 'zext_ln35_53' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 501 [1/1] (0.00ns)   --->   "%b_addr_18 = getelementptr i32 %b, i64 0, i64 %zext_ln35_53" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 501 'getelementptr' 'b_addr_18' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 502 [1/4] (4.67ns)   --->   "%mul_i_i_13 = fmul i32 %a_load_14, i32 %b_load_14" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 502 'fmul' 'mul_i_i_13' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 503 [1/1] (0.00ns)   --->   "%bitcast_ln174_14 = bitcast i32 %mul_i_i_13" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 503 'bitcast' 'bitcast_ln174_14' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 504 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 504 'write' 'write_ln174' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_19 : Operation 505 [2/4] (4.67ns)   --->   "%mul_i_i_14 = fmul i32 %a_load_15, i32 %b_load_15" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 505 'fmul' 'mul_i_i_14' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 506 [3/4] (4.67ns)   --->   "%mul_i_i_15 = fmul i32 %a_load_16, i32 %b_load_16" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 506 'fmul' 'mul_i_i_15' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 507 [1/2] (1.35ns)   --->   "%a_load_17 = load i10 %a_addr_17" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 507 'load' 'a_load_17' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 508 [1/2] (1.35ns)   --->   "%b_load_17 = load i10 %b_addr_17" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 508 'load' 'b_load_17' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 509 [4/4] (4.67ns)   --->   "%mul_i_i_16 = fmul i32 %a_load_17, i32 %b_load_17" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 509 'fmul' 'mul_i_i_16' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 510 [2/2] (1.35ns)   --->   "%a_load_18 = load i10 %a_addr_18" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 510 'load' 'a_load_18' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 511 [2/2] (1.35ns)   --->   "%b_load_18 = load i10 %b_addr_18" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 511 'load' 'b_load_18' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 20 <SV = 19> <Delay = 6.83>
ST_20 : Operation 512 [1/1] (0.00ns)   --->   "%or_ln35_18 = or i10 %tmp_2_cast, i10 19" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 512 'or' 'or_ln35_18' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln35_19 = zext i10 %or_ln35_18" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 513 'zext' 'zext_ln35_19' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 514 [1/1] (0.00ns)   --->   "%a_addr_19 = getelementptr i32 %a, i64 0, i64 %zext_ln35_19" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 514 'getelementptr' 'a_addr_19' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 515 [1/1] (0.93ns)   --->   "%add_ln35_8 = add i10 %zext_ln35_32, i10 608" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 515 'add' 'add_ln35_8' <Predicate = (!icmp_ln48)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln35_54 = zext i10 %add_ln35_8" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 516 'zext' 'zext_ln35_54' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 517 [1/1] (0.00ns)   --->   "%b_addr_19 = getelementptr i32 %b, i64 0, i64 %zext_ln35_54" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 517 'getelementptr' 'b_addr_19' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 518 [1/4] (4.67ns)   --->   "%mul_i_i_14 = fmul i32 %a_load_15, i32 %b_load_15" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 518 'fmul' 'mul_i_i_14' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 519 [1/1] (0.00ns)   --->   "%bitcast_ln174_15 = bitcast i32 %mul_i_i_14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 519 'bitcast' 'bitcast_ln174_15' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 520 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 520 'write' 'write_ln174' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_20 : Operation 521 [2/4] (4.67ns)   --->   "%mul_i_i_15 = fmul i32 %a_load_16, i32 %b_load_16" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 521 'fmul' 'mul_i_i_15' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 522 [3/4] (4.67ns)   --->   "%mul_i_i_16 = fmul i32 %a_load_17, i32 %b_load_17" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 522 'fmul' 'mul_i_i_16' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 523 [1/2] (1.35ns)   --->   "%a_load_18 = load i10 %a_addr_18" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 523 'load' 'a_load_18' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 524 [1/2] (1.35ns)   --->   "%b_load_18 = load i10 %b_addr_18" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 524 'load' 'b_load_18' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 525 [4/4] (4.67ns)   --->   "%mul_i_i_17 = fmul i32 %a_load_18, i32 %b_load_18" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 525 'fmul' 'mul_i_i_17' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 526 [2/2] (1.35ns)   --->   "%a_load_19 = load i10 %a_addr_19" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 526 'load' 'a_load_19' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 527 [2/2] (1.35ns)   --->   "%b_load_19 = load i10 %b_addr_19" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 527 'load' 'b_load_19' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 21 <SV = 20> <Delay = 6.83>
ST_21 : Operation 528 [1/1] (0.00ns)   --->   "%or_ln35_19 = or i10 %tmp_2_cast, i10 20" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 528 'or' 'or_ln35_19' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln35_20 = zext i10 %or_ln35_19" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 529 'zext' 'zext_ln35_20' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 530 [1/1] (0.00ns)   --->   "%a_addr_20 = getelementptr i32 %a, i64 0, i64 %zext_ln35_20" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 530 'getelementptr' 'a_addr_20' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_43_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 10, i6 %select_ln48" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 531 'bitconcatenate' 'tmp_43_cast' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln35_55 = zext i10 %tmp_43_cast" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 532 'zext' 'zext_ln35_55' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 533 [1/1] (0.00ns)   --->   "%b_addr_20 = getelementptr i32 %b, i64 0, i64 %zext_ln35_55" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 533 'getelementptr' 'b_addr_20' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 534 [1/4] (4.67ns)   --->   "%mul_i_i_15 = fmul i32 %a_load_16, i32 %b_load_16" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 534 'fmul' 'mul_i_i_15' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 535 [1/1] (0.00ns)   --->   "%bitcast_ln174_16 = bitcast i32 %mul_i_i_15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 535 'bitcast' 'bitcast_ln174_16' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 536 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_16" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 536 'write' 'write_ln174' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_21 : Operation 537 [2/4] (4.67ns)   --->   "%mul_i_i_16 = fmul i32 %a_load_17, i32 %b_load_17" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 537 'fmul' 'mul_i_i_16' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 538 [3/4] (4.67ns)   --->   "%mul_i_i_17 = fmul i32 %a_load_18, i32 %b_load_18" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 538 'fmul' 'mul_i_i_17' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 539 [1/2] (1.35ns)   --->   "%a_load_19 = load i10 %a_addr_19" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 539 'load' 'a_load_19' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 540 [1/2] (1.35ns)   --->   "%b_load_19 = load i10 %b_addr_19" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 540 'load' 'b_load_19' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 541 [4/4] (4.67ns)   --->   "%mul_i_i_18 = fmul i32 %a_load_19, i32 %b_load_19" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 541 'fmul' 'mul_i_i_18' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 542 [2/2] (1.35ns)   --->   "%a_load_20 = load i10 %a_addr_20" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 542 'load' 'a_load_20' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 543 [2/2] (1.35ns)   --->   "%b_load_20 = load i10 %b_addr_20" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 543 'load' 'b_load_20' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 22 <SV = 21> <Delay = 6.83>
ST_22 : Operation 544 [1/1] (0.00ns)   --->   "%or_ln35_20 = or i10 %tmp_2_cast, i10 21" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 544 'or' 'or_ln35_20' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln35_21 = zext i10 %or_ln35_20" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 545 'zext' 'zext_ln35_21' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 546 [1/1] (0.00ns)   --->   "%a_addr_21 = getelementptr i32 %a, i64 0, i64 %zext_ln35_21" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 546 'getelementptr' 'a_addr_21' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 547 [1/1] (0.93ns)   --->   "%add_ln35_9 = add i10 %zext_ln35_32, i10 672" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 547 'add' 'add_ln35_9' <Predicate = (!icmp_ln48)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln35_56 = zext i10 %add_ln35_9" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 548 'zext' 'zext_ln35_56' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 549 [1/1] (0.00ns)   --->   "%b_addr_21 = getelementptr i32 %b, i64 0, i64 %zext_ln35_56" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 549 'getelementptr' 'b_addr_21' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 550 [1/4] (4.67ns)   --->   "%mul_i_i_16 = fmul i32 %a_load_17, i32 %b_load_17" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 550 'fmul' 'mul_i_i_16' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 551 [1/1] (0.00ns)   --->   "%bitcast_ln174_17 = bitcast i32 %mul_i_i_16" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 551 'bitcast' 'bitcast_ln174_17' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 552 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_17" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 552 'write' 'write_ln174' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_22 : Operation 553 [2/4] (4.67ns)   --->   "%mul_i_i_17 = fmul i32 %a_load_18, i32 %b_load_18" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 553 'fmul' 'mul_i_i_17' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 554 [3/4] (4.67ns)   --->   "%mul_i_i_18 = fmul i32 %a_load_19, i32 %b_load_19" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 554 'fmul' 'mul_i_i_18' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 555 [1/2] (1.35ns)   --->   "%a_load_20 = load i10 %a_addr_20" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 555 'load' 'a_load_20' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 556 [1/2] (1.35ns)   --->   "%b_load_20 = load i10 %b_addr_20" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 556 'load' 'b_load_20' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 557 [4/4] (4.67ns)   --->   "%mul_i_i_19 = fmul i32 %a_load_20, i32 %b_load_20" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 557 'fmul' 'mul_i_i_19' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 558 [2/2] (1.35ns)   --->   "%a_load_21 = load i10 %a_addr_21" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 558 'load' 'a_load_21' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 559 [2/2] (1.35ns)   --->   "%b_load_21 = load i10 %b_addr_21" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 559 'load' 'b_load_21' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 23 <SV = 22> <Delay = 6.83>
ST_23 : Operation 560 [1/1] (0.00ns)   --->   "%or_ln35_21 = or i10 %tmp_2_cast, i10 22" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 560 'or' 'or_ln35_21' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln35_22 = zext i10 %or_ln35_21" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 561 'zext' 'zext_ln35_22' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 562 [1/1] (0.00ns)   --->   "%a_addr_22 = getelementptr i32 %a, i64 0, i64 %zext_ln35_22" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 562 'getelementptr' 'a_addr_22' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_44_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 11, i6 %select_ln48" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 563 'bitconcatenate' 'tmp_44_cast' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln35_57 = zext i10 %tmp_44_cast" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 564 'zext' 'zext_ln35_57' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 565 [1/1] (0.00ns)   --->   "%b_addr_22 = getelementptr i32 %b, i64 0, i64 %zext_ln35_57" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 565 'getelementptr' 'b_addr_22' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 566 [1/4] (4.67ns)   --->   "%mul_i_i_17 = fmul i32 %a_load_18, i32 %b_load_18" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 566 'fmul' 'mul_i_i_17' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 567 [1/1] (0.00ns)   --->   "%bitcast_ln174_18 = bitcast i32 %mul_i_i_17" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 567 'bitcast' 'bitcast_ln174_18' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 568 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_18" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 568 'write' 'write_ln174' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_23 : Operation 569 [2/4] (4.67ns)   --->   "%mul_i_i_18 = fmul i32 %a_load_19, i32 %b_load_19" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 569 'fmul' 'mul_i_i_18' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 570 [3/4] (4.67ns)   --->   "%mul_i_i_19 = fmul i32 %a_load_20, i32 %b_load_20" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 570 'fmul' 'mul_i_i_19' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 571 [1/2] (1.35ns)   --->   "%a_load_21 = load i10 %a_addr_21" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 571 'load' 'a_load_21' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 572 [1/2] (1.35ns)   --->   "%b_load_21 = load i10 %b_addr_21" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 572 'load' 'b_load_21' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 573 [4/4] (4.67ns)   --->   "%mul_i_i_20 = fmul i32 %a_load_21, i32 %b_load_21" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 573 'fmul' 'mul_i_i_20' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 574 [2/2] (1.35ns)   --->   "%a_load_22 = load i10 %a_addr_22" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 574 'load' 'a_load_22' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 575 [2/2] (1.35ns)   --->   "%b_load_22 = load i10 %b_addr_22" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 575 'load' 'b_load_22' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 24 <SV = 23> <Delay = 6.83>
ST_24 : Operation 576 [1/1] (0.00ns)   --->   "%or_ln35_22 = or i10 %tmp_2_cast, i10 23" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 576 'or' 'or_ln35_22' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln35_23 = zext i10 %or_ln35_22" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 577 'zext' 'zext_ln35_23' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 578 [1/1] (0.00ns)   --->   "%a_addr_23 = getelementptr i32 %a, i64 0, i64 %zext_ln35_23" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 578 'getelementptr' 'a_addr_23' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 579 [1/1] (0.93ns)   --->   "%add_ln35_10 = add i10 %zext_ln35_32, i10 736" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 579 'add' 'add_ln35_10' <Predicate = (!icmp_ln48)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln35_58 = zext i10 %add_ln35_10" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 580 'zext' 'zext_ln35_58' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 581 [1/1] (0.00ns)   --->   "%b_addr_23 = getelementptr i32 %b, i64 0, i64 %zext_ln35_58" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 581 'getelementptr' 'b_addr_23' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 582 [1/4] (4.67ns)   --->   "%mul_i_i_18 = fmul i32 %a_load_19, i32 %b_load_19" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 582 'fmul' 'mul_i_i_18' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 583 [1/1] (0.00ns)   --->   "%bitcast_ln174_19 = bitcast i32 %mul_i_i_18" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 583 'bitcast' 'bitcast_ln174_19' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 584 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_19" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 584 'write' 'write_ln174' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_24 : Operation 585 [2/4] (4.67ns)   --->   "%mul_i_i_19 = fmul i32 %a_load_20, i32 %b_load_20" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 585 'fmul' 'mul_i_i_19' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 586 [3/4] (4.67ns)   --->   "%mul_i_i_20 = fmul i32 %a_load_21, i32 %b_load_21" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 586 'fmul' 'mul_i_i_20' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 587 [1/2] (1.35ns)   --->   "%a_load_22 = load i10 %a_addr_22" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 587 'load' 'a_load_22' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 588 [1/2] (1.35ns)   --->   "%b_load_22 = load i10 %b_addr_22" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 588 'load' 'b_load_22' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 589 [4/4] (4.67ns)   --->   "%mul_i_i_21 = fmul i32 %a_load_22, i32 %b_load_22" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 589 'fmul' 'mul_i_i_21' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 590 [2/2] (1.35ns)   --->   "%a_load_23 = load i10 %a_addr_23" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 590 'load' 'a_load_23' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 591 [2/2] (1.35ns)   --->   "%b_load_23 = load i10 %b_addr_23" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 591 'load' 'b_load_23' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 25 <SV = 24> <Delay = 6.83>
ST_25 : Operation 592 [1/1] (0.00ns)   --->   "%or_ln35_23 = or i10 %tmp_2_cast, i10 24" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 592 'or' 'or_ln35_23' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln35_24 = zext i10 %or_ln35_23" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 593 'zext' 'zext_ln35_24' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 594 [1/1] (0.00ns)   --->   "%a_addr_24 = getelementptr i32 %a, i64 0, i64 %zext_ln35_24" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 594 'getelementptr' 'a_addr_24' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln35_4 = sext i9 %tmp_37_cast" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 595 'sext' 'sext_ln35_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln35_59 = zext i10 %sext_ln35_4" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 596 'zext' 'zext_ln35_59' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 597 [1/1] (0.00ns)   --->   "%b_addr_24 = getelementptr i32 %b, i64 0, i64 %zext_ln35_59" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 597 'getelementptr' 'b_addr_24' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 598 [1/4] (4.67ns)   --->   "%mul_i_i_19 = fmul i32 %a_load_20, i32 %b_load_20" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 598 'fmul' 'mul_i_i_19' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 599 [1/1] (0.00ns)   --->   "%bitcast_ln174_20 = bitcast i32 %mul_i_i_19" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 599 'bitcast' 'bitcast_ln174_20' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 600 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_20" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 600 'write' 'write_ln174' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_25 : Operation 601 [2/4] (4.67ns)   --->   "%mul_i_i_20 = fmul i32 %a_load_21, i32 %b_load_21" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 601 'fmul' 'mul_i_i_20' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 602 [3/4] (4.67ns)   --->   "%mul_i_i_21 = fmul i32 %a_load_22, i32 %b_load_22" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 602 'fmul' 'mul_i_i_21' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 603 [1/2] (1.35ns)   --->   "%a_load_23 = load i10 %a_addr_23" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 603 'load' 'a_load_23' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 604 [1/2] (1.35ns)   --->   "%b_load_23 = load i10 %b_addr_23" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 604 'load' 'b_load_23' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 605 [4/4] (4.67ns)   --->   "%mul_i_i_22 = fmul i32 %a_load_23, i32 %b_load_23" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 605 'fmul' 'mul_i_i_22' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 606 [2/2] (1.35ns)   --->   "%a_load_24 = load i10 %a_addr_24" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 606 'load' 'a_load_24' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 607 [2/2] (1.35ns)   --->   "%b_load_24 = load i10 %b_addr_24" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 607 'load' 'b_load_24' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 26 <SV = 25> <Delay = 6.83>
ST_26 : Operation 608 [1/1] (0.00ns)   --->   "%or_ln35_24 = or i10 %tmp_2_cast, i10 25" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 608 'or' 'or_ln35_24' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln35_25 = zext i10 %or_ln35_24" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 609 'zext' 'zext_ln35_25' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 610 [1/1] (0.00ns)   --->   "%a_addr_25 = getelementptr i32 %a, i64 0, i64 %zext_ln35_25" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 610 'getelementptr' 'a_addr_25' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln35_5 = sext i9 %add_ln35_4" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 611 'sext' 'sext_ln35_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln35_60 = zext i10 %sext_ln35_5" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 612 'zext' 'zext_ln35_60' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 613 [1/1] (0.00ns)   --->   "%b_addr_25 = getelementptr i32 %b, i64 0, i64 %zext_ln35_60" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 613 'getelementptr' 'b_addr_25' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 614 [1/4] (4.67ns)   --->   "%mul_i_i_20 = fmul i32 %a_load_21, i32 %b_load_21" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 614 'fmul' 'mul_i_i_20' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 615 [1/1] (0.00ns)   --->   "%bitcast_ln174_21 = bitcast i32 %mul_i_i_20" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 615 'bitcast' 'bitcast_ln174_21' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 616 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_21" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 616 'write' 'write_ln174' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_26 : Operation 617 [2/4] (4.67ns)   --->   "%mul_i_i_21 = fmul i32 %a_load_22, i32 %b_load_22" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 617 'fmul' 'mul_i_i_21' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 618 [3/4] (4.67ns)   --->   "%mul_i_i_22 = fmul i32 %a_load_23, i32 %b_load_23" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 618 'fmul' 'mul_i_i_22' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 619 [1/2] (1.35ns)   --->   "%a_load_24 = load i10 %a_addr_24" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 619 'load' 'a_load_24' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 620 [1/2] (1.35ns)   --->   "%b_load_24 = load i10 %b_addr_24" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 620 'load' 'b_load_24' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 621 [4/4] (4.67ns)   --->   "%mul_i_i_23 = fmul i32 %a_load_24, i32 %b_load_24" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 621 'fmul' 'mul_i_i_23' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 622 [2/2] (1.35ns)   --->   "%a_load_25 = load i10 %a_addr_25" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 622 'load' 'a_load_25' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 623 [2/2] (1.35ns)   --->   "%b_load_25 = load i10 %b_addr_25" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 623 'load' 'b_load_25' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 27 <SV = 26> <Delay = 6.83>
ST_27 : Operation 624 [1/1] (0.00ns)   --->   "%or_ln35_25 = or i10 %tmp_2_cast, i10 26" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 624 'or' 'or_ln35_25' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln35_26 = zext i10 %or_ln35_25" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 625 'zext' 'zext_ln35_26' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 626 [1/1] (0.00ns)   --->   "%a_addr_26 = getelementptr i32 %a, i64 0, i64 %zext_ln35_26" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 626 'getelementptr' 'a_addr_26' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln35_6 = sext i9 %tmp_38_cast" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 627 'sext' 'sext_ln35_6' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln35_61 = zext i10 %sext_ln35_6" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 628 'zext' 'zext_ln35_61' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 629 [1/1] (0.00ns)   --->   "%b_addr_26 = getelementptr i32 %b, i64 0, i64 %zext_ln35_61" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 629 'getelementptr' 'b_addr_26' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 630 [1/4] (4.67ns)   --->   "%mul_i_i_21 = fmul i32 %a_load_22, i32 %b_load_22" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 630 'fmul' 'mul_i_i_21' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 631 [1/1] (0.00ns)   --->   "%bitcast_ln174_22 = bitcast i32 %mul_i_i_21" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 631 'bitcast' 'bitcast_ln174_22' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 632 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_22" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 632 'write' 'write_ln174' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_27 : Operation 633 [2/4] (4.67ns)   --->   "%mul_i_i_22 = fmul i32 %a_load_23, i32 %b_load_23" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 633 'fmul' 'mul_i_i_22' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 634 [3/4] (4.67ns)   --->   "%mul_i_i_23 = fmul i32 %a_load_24, i32 %b_load_24" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 634 'fmul' 'mul_i_i_23' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 635 [1/2] (1.35ns)   --->   "%a_load_25 = load i10 %a_addr_25" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 635 'load' 'a_load_25' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 636 [1/2] (1.35ns)   --->   "%b_load_25 = load i10 %b_addr_25" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 636 'load' 'b_load_25' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 637 [4/4] (4.67ns)   --->   "%mul_i_i_24 = fmul i32 %a_load_25, i32 %b_load_25" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 637 'fmul' 'mul_i_i_24' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 638 [2/2] (1.35ns)   --->   "%a_load_26 = load i10 %a_addr_26" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 638 'load' 'a_load_26' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 639 [2/2] (1.35ns)   --->   "%b_load_26 = load i10 %b_addr_26" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 639 'load' 'b_load_26' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 28 <SV = 27> <Delay = 6.83>
ST_28 : Operation 640 [1/1] (0.00ns)   --->   "%or_ln35_26 = or i10 %tmp_2_cast, i10 27" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 640 'or' 'or_ln35_26' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln35_27 = zext i10 %or_ln35_26" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 641 'zext' 'zext_ln35_27' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 642 [1/1] (0.00ns)   --->   "%a_addr_27 = getelementptr i32 %a, i64 0, i64 %zext_ln35_27" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 642 'getelementptr' 'a_addr_27' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln35_7 = sext i9 %add_ln35_5" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 643 'sext' 'sext_ln35_7' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln35_62 = zext i10 %sext_ln35_7" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 644 'zext' 'zext_ln35_62' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 645 [1/1] (0.00ns)   --->   "%b_addr_27 = getelementptr i32 %b, i64 0, i64 %zext_ln35_62" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 645 'getelementptr' 'b_addr_27' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 646 [1/4] (4.67ns)   --->   "%mul_i_i_22 = fmul i32 %a_load_23, i32 %b_load_23" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 646 'fmul' 'mul_i_i_22' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 647 [1/1] (0.00ns)   --->   "%bitcast_ln174_23 = bitcast i32 %mul_i_i_22" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 647 'bitcast' 'bitcast_ln174_23' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 648 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 648 'write' 'write_ln174' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_28 : Operation 649 [2/4] (4.67ns)   --->   "%mul_i_i_23 = fmul i32 %a_load_24, i32 %b_load_24" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 649 'fmul' 'mul_i_i_23' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 650 [3/4] (4.67ns)   --->   "%mul_i_i_24 = fmul i32 %a_load_25, i32 %b_load_25" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 650 'fmul' 'mul_i_i_24' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 651 [1/2] (1.35ns)   --->   "%a_load_26 = load i10 %a_addr_26" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 651 'load' 'a_load_26' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 652 [1/2] (1.35ns)   --->   "%b_load_26 = load i10 %b_addr_26" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 652 'load' 'b_load_26' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 653 [4/4] (4.67ns)   --->   "%mul_i_i_25 = fmul i32 %a_load_26, i32 %b_load_26" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 653 'fmul' 'mul_i_i_25' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 654 [2/2] (1.35ns)   --->   "%a_load_27 = load i10 %a_addr_27" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 654 'load' 'a_load_27' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 655 [2/2] (1.35ns)   --->   "%b_load_27 = load i10 %b_addr_27" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 655 'load' 'b_load_27' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 29 <SV = 28> <Delay = 6.83>
ST_29 : Operation 656 [1/1] (0.00ns)   --->   "%or_ln35_27 = or i10 %tmp_2_cast, i10 28" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 656 'or' 'or_ln35_27' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 657 [1/1] (0.00ns)   --->   "%zext_ln35_28 = zext i10 %or_ln35_27" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 657 'zext' 'zext_ln35_28' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 658 [1/1] (0.00ns)   --->   "%a_addr_28 = getelementptr i32 %a, i64 0, i64 %zext_ln35_28" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 658 'getelementptr' 'a_addr_28' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 659 [1/1] (0.00ns)   --->   "%sext_ln35_8 = sext i8 %tmp_35_cast" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 659 'sext' 'sext_ln35_8' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln35_63 = zext i10 %sext_ln35_8" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 660 'zext' 'zext_ln35_63' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 661 [1/1] (0.00ns)   --->   "%b_addr_28 = getelementptr i32 %b, i64 0, i64 %zext_ln35_63" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 661 'getelementptr' 'b_addr_28' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 662 [1/4] (4.67ns)   --->   "%mul_i_i_23 = fmul i32 %a_load_24, i32 %b_load_24" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 662 'fmul' 'mul_i_i_23' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 663 [1/1] (0.00ns)   --->   "%bitcast_ln174_24 = bitcast i32 %mul_i_i_23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 663 'bitcast' 'bitcast_ln174_24' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 664 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_24" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 664 'write' 'write_ln174' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_29 : Operation 665 [2/4] (4.67ns)   --->   "%mul_i_i_24 = fmul i32 %a_load_25, i32 %b_load_25" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 665 'fmul' 'mul_i_i_24' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 666 [3/4] (4.67ns)   --->   "%mul_i_i_25 = fmul i32 %a_load_26, i32 %b_load_26" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 666 'fmul' 'mul_i_i_25' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 667 [1/2] (1.35ns)   --->   "%a_load_27 = load i10 %a_addr_27" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 667 'load' 'a_load_27' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 668 [1/2] (1.35ns)   --->   "%b_load_27 = load i10 %b_addr_27" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 668 'load' 'b_load_27' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 669 [4/4] (4.67ns)   --->   "%mul_i_i_26 = fmul i32 %a_load_27, i32 %b_load_27" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 669 'fmul' 'mul_i_i_26' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 670 [2/2] (1.35ns)   --->   "%a_load_28 = load i10 %a_addr_28" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 670 'load' 'a_load_28' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 671 [2/2] (1.35ns)   --->   "%b_load_28 = load i10 %b_addr_28" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 671 'load' 'b_load_28' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 30 <SV = 29> <Delay = 6.83>
ST_30 : Operation 672 [1/1] (0.00ns)   --->   "%or_ln35_28 = or i10 %tmp_2_cast, i10 29" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 672 'or' 'or_ln35_28' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln35_29 = zext i10 %or_ln35_28" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 673 'zext' 'zext_ln35_29' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 674 [1/1] (0.00ns)   --->   "%a_addr_29 = getelementptr i32 %a, i64 0, i64 %zext_ln35_29" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 674 'getelementptr' 'a_addr_29' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln35_9 = sext i8 %add_ln35_2" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 675 'sext' 'sext_ln35_9' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 676 [1/1] (0.00ns)   --->   "%zext_ln35_64 = zext i10 %sext_ln35_9" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 676 'zext' 'zext_ln35_64' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 677 [1/1] (0.00ns)   --->   "%b_addr_29 = getelementptr i32 %b, i64 0, i64 %zext_ln35_64" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 677 'getelementptr' 'b_addr_29' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 678 [1/4] (4.67ns)   --->   "%mul_i_i_24 = fmul i32 %a_load_25, i32 %b_load_25" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 678 'fmul' 'mul_i_i_24' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 679 [1/1] (0.00ns)   --->   "%bitcast_ln174_25 = bitcast i32 %mul_i_i_24" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 679 'bitcast' 'bitcast_ln174_25' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 680 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_25" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 680 'write' 'write_ln174' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_30 : Operation 681 [2/4] (4.67ns)   --->   "%mul_i_i_25 = fmul i32 %a_load_26, i32 %b_load_26" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 681 'fmul' 'mul_i_i_25' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 682 [3/4] (4.67ns)   --->   "%mul_i_i_26 = fmul i32 %a_load_27, i32 %b_load_27" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 682 'fmul' 'mul_i_i_26' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 683 [1/2] (1.35ns)   --->   "%a_load_28 = load i10 %a_addr_28" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 683 'load' 'a_load_28' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 684 [1/2] (1.35ns)   --->   "%b_load_28 = load i10 %b_addr_28" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 684 'load' 'b_load_28' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 685 [4/4] (4.67ns)   --->   "%mul_i_i_27 = fmul i32 %a_load_28, i32 %b_load_28" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 685 'fmul' 'mul_i_i_27' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 686 [2/2] (1.35ns)   --->   "%a_load_29 = load i10 %a_addr_29" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 686 'load' 'a_load_29' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 687 [2/2] (1.35ns)   --->   "%b_load_29 = load i10 %b_addr_29" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 687 'load' 'b_load_29' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 31 <SV = 30> <Delay = 6.83>
ST_31 : Operation 688 [1/1] (0.00ns)   --->   "%or_ln35_29 = or i10 %tmp_2_cast, i10 30" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 688 'or' 'or_ln35_29' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln35_30 = zext i10 %or_ln35_29" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 689 'zext' 'zext_ln35_30' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 690 [1/1] (0.00ns)   --->   "%a_addr_30 = getelementptr i32 %a, i64 0, i64 %zext_ln35_30" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 690 'getelementptr' 'a_addr_30' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 691 [1/1] (0.00ns)   --->   "%sext_ln35_10 = sext i7 %tmp_34_cast" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 691 'sext' 'sext_ln35_10' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 692 [1/1] (0.00ns)   --->   "%zext_ln35_65 = zext i10 %sext_ln35_10" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 692 'zext' 'zext_ln35_65' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 693 [1/1] (0.00ns)   --->   "%b_addr_30 = getelementptr i32 %b, i64 0, i64 %zext_ln35_65" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 693 'getelementptr' 'b_addr_30' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 694 [1/4] (4.67ns)   --->   "%mul_i_i_25 = fmul i32 %a_load_26, i32 %b_load_26" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 694 'fmul' 'mul_i_i_25' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 695 [1/1] (0.00ns)   --->   "%bitcast_ln174_26 = bitcast i32 %mul_i_i_25" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 695 'bitcast' 'bitcast_ln174_26' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 696 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_26" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 696 'write' 'write_ln174' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_31 : Operation 697 [2/4] (4.67ns)   --->   "%mul_i_i_26 = fmul i32 %a_load_27, i32 %b_load_27" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 697 'fmul' 'mul_i_i_26' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 698 [3/4] (4.67ns)   --->   "%mul_i_i_27 = fmul i32 %a_load_28, i32 %b_load_28" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 698 'fmul' 'mul_i_i_27' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 699 [1/2] (1.35ns)   --->   "%a_load_29 = load i10 %a_addr_29" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 699 'load' 'a_load_29' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 700 [1/2] (1.35ns)   --->   "%b_load_29 = load i10 %b_addr_29" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 700 'load' 'b_load_29' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 701 [4/4] (4.67ns)   --->   "%mul_i_i_28 = fmul i32 %a_load_29, i32 %b_load_29" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 701 'fmul' 'mul_i_i_28' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 702 [2/2] (1.35ns)   --->   "%a_load_30 = load i10 %a_addr_30" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 702 'load' 'a_load_30' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 703 [2/2] (1.35ns)   --->   "%b_load_30 = load i10 %b_addr_30" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 703 'load' 'b_load_30' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 32 <SV = 31> <Delay = 6.83>
ST_32 : Operation 704 [1/1] (0.00ns)   --->   "%or_ln35_30 = or i10 %tmp_2_cast, i10 31" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 704 'or' 'or_ln35_30' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln35_31 = zext i10 %or_ln35_30" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 705 'zext' 'zext_ln35_31' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 706 [1/1] (0.00ns)   --->   "%a_addr_31 = getelementptr i32 %a, i64 0, i64 %zext_ln35_31" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 706 'getelementptr' 'a_addr_31' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 707 [1/1] (0.40ns)   --->   "%xor_ln35 = xor i6 %select_ln48, i6 32" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 707 'xor' 'xor_ln35' <Predicate = (!icmp_ln48)> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 708 [1/1] (0.00ns)   --->   "%sext_ln35_11 = sext i6 %xor_ln35" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 708 'sext' 'sext_ln35_11' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 709 [1/1] (0.00ns)   --->   "%zext_ln35_66 = zext i10 %sext_ln35_11" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 709 'zext' 'zext_ln35_66' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 710 [1/1] (0.00ns)   --->   "%b_addr_31 = getelementptr i32 %b, i64 0, i64 %zext_ln35_66" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 710 'getelementptr' 'b_addr_31' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 711 [1/1] (0.93ns)   --->   "%add_ln41 = add i10 %tmp_2_cast, i10 %zext_ln35_32" [../Archivos_Fuente/mmult/mmult_accel.cpp:41]   --->   Operation 711 'add' 'add_ln41' <Predicate = (!icmp_ln48)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 712 [1/4] (4.67ns)   --->   "%mul_i_i_26 = fmul i32 %a_load_27, i32 %b_load_27" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 712 'fmul' 'mul_i_i_26' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 713 [1/1] (0.00ns)   --->   "%bitcast_ln174_27 = bitcast i32 %mul_i_i_26" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 713 'bitcast' 'bitcast_ln174_27' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 714 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_27" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 714 'write' 'write_ln174' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_32 : Operation 715 [2/4] (4.67ns)   --->   "%mul_i_i_27 = fmul i32 %a_load_28, i32 %b_load_28" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 715 'fmul' 'mul_i_i_27' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 716 [3/4] (4.67ns)   --->   "%mul_i_i_28 = fmul i32 %a_load_29, i32 %b_load_29" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 716 'fmul' 'mul_i_i_28' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 717 [1/2] (1.35ns)   --->   "%a_load_30 = load i10 %a_addr_30" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 717 'load' 'a_load_30' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 718 [1/2] (1.35ns)   --->   "%b_load_30 = load i10 %b_addr_30" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 718 'load' 'b_load_30' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 719 [4/4] (4.67ns)   --->   "%mul_i_i_29 = fmul i32 %a_load_30, i32 %b_load_30" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 719 'fmul' 'mul_i_i_29' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 720 [2/2] (1.35ns)   --->   "%a_load_31 = load i10 %a_addr_31" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 720 'load' 'a_load_31' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 721 [2/2] (1.35ns)   --->   "%b_load_31 = load i10 %b_addr_31" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 721 'load' 'b_load_31' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 33 <SV = 32> <Delay = 6.83>
ST_33 : Operation 722 [1/4] (4.67ns)   --->   "%mul_i_i_27 = fmul i32 %a_load_28, i32 %b_load_28" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 722 'fmul' 'mul_i_i_27' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 723 [1/1] (0.00ns)   --->   "%bitcast_ln174_28 = bitcast i32 %mul_i_i_27" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 723 'bitcast' 'bitcast_ln174_28' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_33 : Operation 724 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_28" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 724 'write' 'write_ln174' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_33 : Operation 725 [2/4] (4.67ns)   --->   "%mul_i_i_28 = fmul i32 %a_load_29, i32 %b_load_29" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 725 'fmul' 'mul_i_i_28' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 726 [3/4] (4.67ns)   --->   "%mul_i_i_29 = fmul i32 %a_load_30, i32 %b_load_30" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 726 'fmul' 'mul_i_i_29' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 727 [1/2] (1.35ns)   --->   "%a_load_31 = load i10 %a_addr_31" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 727 'load' 'a_load_31' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 728 [1/2] (1.35ns)   --->   "%b_load_31 = load i10 %b_addr_31" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 728 'load' 'b_load_31' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 729 [4/4] (4.67ns)   --->   "%mul_i_i_30 = fmul i32 %a_load_31, i32 %b_load_31" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 729 'fmul' 'mul_i_i_30' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.83>
ST_34 : Operation 730 [1/4] (4.67ns)   --->   "%mul_i_i_28 = fmul i32 %a_load_29, i32 %b_load_29" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 730 'fmul' 'mul_i_i_28' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 731 [1/1] (0.00ns)   --->   "%bitcast_ln174_29 = bitcast i32 %mul_i_i_28" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 731 'bitcast' 'bitcast_ln174_29' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_34 : Operation 732 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_29" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 732 'write' 'write_ln174' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_34 : Operation 733 [2/4] (4.67ns)   --->   "%mul_i_i_29 = fmul i32 %a_load_30, i32 %b_load_30" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 733 'fmul' 'mul_i_i_29' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 734 [3/4] (4.67ns)   --->   "%mul_i_i_30 = fmul i32 %a_load_31, i32 %b_load_31" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 734 'fmul' 'mul_i_i_30' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.83>
ST_35 : Operation 735 [1/4] (4.67ns)   --->   "%mul_i_i_29 = fmul i32 %a_load_30, i32 %b_load_30" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 735 'fmul' 'mul_i_i_29' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 736 [1/1] (0.00ns)   --->   "%bitcast_ln174_30 = bitcast i32 %mul_i_i_29" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 736 'bitcast' 'bitcast_ln174_30' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_35 : Operation 737 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_30" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 737 'write' 'write_ln174' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_35 : Operation 738 [2/4] (4.67ns)   --->   "%mul_i_i_30 = fmul i32 %a_load_31, i32 %b_load_31" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 738 'fmul' 'mul_i_i_30' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.83>
ST_36 : Operation 739 [1/4] (4.67ns)   --->   "%mul_i_i_30 = fmul i32 %a_load_31, i32 %b_load_31" [../Archivos_Fuente/mmult/mmult_accel.cpp:35]   --->   Operation 739 'fmul' 'mul_i_i_30' <Predicate = (!icmp_ln48)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 740 [1/1] (0.00ns)   --->   "%bitcast_ln174_31 = bitcast i32 %mul_i_i_30" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 740 'bitcast' 'bitcast_ln174_31' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_36 : Operation 741 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_v, i32 %bitcast_ln174_31" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 741 'write' 'write_ln174' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 37 <SV = 36> <Delay = 2.16>
ST_37 : Operation 742 [1/1] (2.16ns)   --->   "%sum_v_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 742 'read' 'sum_v_read' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 38 <SV = 37> <Delay = 6.01>
ST_38 : Operation 743 [1/1] (0.00ns)   --->   "%bitcast_ln145 = bitcast i32 %sum_v_read" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 743 'bitcast' 'bitcast_ln145' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_38 : Operation 744 [5/5] (6.01ns)   --->   "%p_sum_1 = fadd i32 %bitcast_ln145, i32 0" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 744 'fadd' 'p_sum_1' <Predicate = (!icmp_ln48)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 745 [1/1] (2.16ns)   --->   "%sum_v_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 745 'read' 'sum_v_read_1' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 39 <SV = 38> <Delay = 6.01>
ST_39 : Operation 746 [4/5] (6.01ns)   --->   "%p_sum_1 = fadd i32 %bitcast_ln145, i32 0" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 746 'fadd' 'p_sum_1' <Predicate = (!icmp_ln48)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 747 [1/1] (2.16ns)   --->   "%sum_v_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 747 'read' 'sum_v_read_2' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 40 <SV = 39> <Delay = 6.01>
ST_40 : Operation 748 [3/5] (6.01ns)   --->   "%p_sum_1 = fadd i32 %bitcast_ln145, i32 0" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 748 'fadd' 'p_sum_1' <Predicate = (!icmp_ln48)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 749 [1/1] (2.16ns)   --->   "%sum_v_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 749 'read' 'sum_v_read_3' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 41 <SV = 40> <Delay = 6.01>
ST_41 : Operation 750 [2/5] (6.01ns)   --->   "%p_sum_1 = fadd i32 %bitcast_ln145, i32 0" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 750 'fadd' 'p_sum_1' <Predicate = (!icmp_ln48)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 751 [1/1] (2.16ns)   --->   "%sum_v_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 751 'read' 'sum_v_read_4' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 42 <SV = 41> <Delay = 6.01>
ST_42 : Operation 752 [1/5] (6.01ns)   --->   "%p_sum_1 = fadd i32 %bitcast_ln145, i32 0" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 752 'fadd' 'p_sum_1' <Predicate = (!icmp_ln48)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 753 [1/1] (2.16ns)   --->   "%sum_v_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 753 'read' 'sum_v_read_5' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 43 <SV = 42> <Delay = 6.01>
ST_43 : Operation 754 [1/1] (0.00ns)   --->   "%bitcast_ln145_1 = bitcast i32 %sum_v_read_1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 754 'bitcast' 'bitcast_ln145_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_43 : Operation 755 [5/5] (6.01ns)   --->   "%p_sum_1_1 = fadd i32 %p_sum_1, i32 %bitcast_ln145_1" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 755 'fadd' 'p_sum_1_1' <Predicate = (!icmp_ln48)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 756 [1/1] (2.16ns)   --->   "%sum_v_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 756 'read' 'sum_v_read_6' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 44 <SV = 43> <Delay = 6.01>
ST_44 : Operation 757 [4/5] (6.01ns)   --->   "%p_sum_1_1 = fadd i32 %p_sum_1, i32 %bitcast_ln145_1" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 757 'fadd' 'p_sum_1_1' <Predicate = (!icmp_ln48)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 758 [1/1] (2.16ns)   --->   "%sum_v_read_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 758 'read' 'sum_v_read_7' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 45 <SV = 44> <Delay = 6.01>
ST_45 : Operation 759 [3/5] (6.01ns)   --->   "%p_sum_1_1 = fadd i32 %p_sum_1, i32 %bitcast_ln145_1" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 759 'fadd' 'p_sum_1_1' <Predicate = (!icmp_ln48)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 760 [1/1] (2.16ns)   --->   "%sum_v_read_8 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 760 'read' 'sum_v_read_8' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 46 <SV = 45> <Delay = 6.01>
ST_46 : Operation 761 [2/5] (6.01ns)   --->   "%p_sum_1_1 = fadd i32 %p_sum_1, i32 %bitcast_ln145_1" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 761 'fadd' 'p_sum_1_1' <Predicate = (!icmp_ln48)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 762 [1/1] (2.16ns)   --->   "%sum_v_read_9 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 762 'read' 'sum_v_read_9' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 47 <SV = 46> <Delay = 6.01>
ST_47 : Operation 763 [1/5] (6.01ns)   --->   "%p_sum_1_1 = fadd i32 %p_sum_1, i32 %bitcast_ln145_1" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 763 'fadd' 'p_sum_1_1' <Predicate = (!icmp_ln48)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 764 [1/1] (2.16ns)   --->   "%sum_v_read_10 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 764 'read' 'sum_v_read_10' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 48 <SV = 47> <Delay = 6.01>
ST_48 : Operation 765 [1/1] (0.00ns)   --->   "%bitcast_ln145_2 = bitcast i32 %sum_v_read_2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 765 'bitcast' 'bitcast_ln145_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_48 : Operation 766 [5/5] (6.01ns)   --->   "%p_sum_1_2 = fadd i32 %p_sum_1_1, i32 %bitcast_ln145_2" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 766 'fadd' 'p_sum_1_2' <Predicate = (!icmp_ln48)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 767 [1/1] (2.16ns)   --->   "%sum_v_read_11 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 767 'read' 'sum_v_read_11' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 49 <SV = 48> <Delay = 6.01>
ST_49 : Operation 768 [4/5] (6.01ns)   --->   "%p_sum_1_2 = fadd i32 %p_sum_1_1, i32 %bitcast_ln145_2" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 768 'fadd' 'p_sum_1_2' <Predicate = (!icmp_ln48)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 769 [1/1] (2.16ns)   --->   "%sum_v_read_12 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 769 'read' 'sum_v_read_12' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 50 <SV = 49> <Delay = 6.01>
ST_50 : Operation 770 [3/5] (6.01ns)   --->   "%p_sum_1_2 = fadd i32 %p_sum_1_1, i32 %bitcast_ln145_2" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 770 'fadd' 'p_sum_1_2' <Predicate = (!icmp_ln48)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 771 [1/1] (2.16ns)   --->   "%sum_v_read_13 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 771 'read' 'sum_v_read_13' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 51 <SV = 50> <Delay = 6.01>
ST_51 : Operation 772 [2/5] (6.01ns)   --->   "%p_sum_1_2 = fadd i32 %p_sum_1_1, i32 %bitcast_ln145_2" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 772 'fadd' 'p_sum_1_2' <Predicate = (!icmp_ln48)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 773 [1/1] (2.16ns)   --->   "%sum_v_read_14 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 773 'read' 'sum_v_read_14' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 52 <SV = 51> <Delay = 6.01>
ST_52 : Operation 774 [1/5] (6.01ns)   --->   "%p_sum_1_2 = fadd i32 %p_sum_1_1, i32 %bitcast_ln145_2" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 774 'fadd' 'p_sum_1_2' <Predicate = (!icmp_ln48)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 775 [1/1] (2.16ns)   --->   "%sum_v_read_15 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 775 'read' 'sum_v_read_15' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 53 <SV = 52> <Delay = 6.01>
ST_53 : Operation 776 [1/1] (0.00ns)   --->   "%bitcast_ln145_3 = bitcast i32 %sum_v_read_3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 776 'bitcast' 'bitcast_ln145_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_53 : Operation 777 [5/5] (6.01ns)   --->   "%p_sum_1_3 = fadd i32 %p_sum_1_2, i32 %bitcast_ln145_3" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 777 'fadd' 'p_sum_1_3' <Predicate = (!icmp_ln48)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 778 [1/1] (2.16ns)   --->   "%sum_v_read_16 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 778 'read' 'sum_v_read_16' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 54 <SV = 53> <Delay = 6.01>
ST_54 : Operation 779 [4/5] (6.01ns)   --->   "%p_sum_1_3 = fadd i32 %p_sum_1_2, i32 %bitcast_ln145_3" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 779 'fadd' 'p_sum_1_3' <Predicate = (!icmp_ln48)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 780 [1/1] (2.16ns)   --->   "%sum_v_read_17 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 780 'read' 'sum_v_read_17' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 55 <SV = 54> <Delay = 6.01>
ST_55 : Operation 781 [3/5] (6.01ns)   --->   "%p_sum_1_3 = fadd i32 %p_sum_1_2, i32 %bitcast_ln145_3" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 781 'fadd' 'p_sum_1_3' <Predicate = (!icmp_ln48)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 782 [1/1] (2.16ns)   --->   "%sum_v_read_18 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 782 'read' 'sum_v_read_18' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 56 <SV = 55> <Delay = 6.01>
ST_56 : Operation 783 [2/5] (6.01ns)   --->   "%p_sum_1_3 = fadd i32 %p_sum_1_2, i32 %bitcast_ln145_3" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 783 'fadd' 'p_sum_1_3' <Predicate = (!icmp_ln48)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 784 [1/1] (2.16ns)   --->   "%sum_v_read_19 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 784 'read' 'sum_v_read_19' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 57 <SV = 56> <Delay = 6.01>
ST_57 : Operation 785 [1/5] (6.01ns)   --->   "%p_sum_1_3 = fadd i32 %p_sum_1_2, i32 %bitcast_ln145_3" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 785 'fadd' 'p_sum_1_3' <Predicate = (!icmp_ln48)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 786 [1/1] (2.16ns)   --->   "%sum_v_read_20 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 786 'read' 'sum_v_read_20' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 58 <SV = 57> <Delay = 6.01>
ST_58 : Operation 787 [1/1] (0.00ns)   --->   "%bitcast_ln145_4 = bitcast i32 %sum_v_read_4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 787 'bitcast' 'bitcast_ln145_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_58 : Operation 788 [5/5] (6.01ns)   --->   "%p_sum_1_4 = fadd i32 %p_sum_1_3, i32 %bitcast_ln145_4" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 788 'fadd' 'p_sum_1_4' <Predicate = (!icmp_ln48)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 789 [1/1] (2.16ns)   --->   "%sum_v_read_21 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 789 'read' 'sum_v_read_21' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 59 <SV = 58> <Delay = 6.01>
ST_59 : Operation 790 [4/5] (6.01ns)   --->   "%p_sum_1_4 = fadd i32 %p_sum_1_3, i32 %bitcast_ln145_4" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 790 'fadd' 'p_sum_1_4' <Predicate = (!icmp_ln48)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 791 [1/1] (2.16ns)   --->   "%sum_v_read_22 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 791 'read' 'sum_v_read_22' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 60 <SV = 59> <Delay = 6.01>
ST_60 : Operation 792 [3/5] (6.01ns)   --->   "%p_sum_1_4 = fadd i32 %p_sum_1_3, i32 %bitcast_ln145_4" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 792 'fadd' 'p_sum_1_4' <Predicate = (!icmp_ln48)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 793 [1/1] (2.16ns)   --->   "%sum_v_read_23 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 793 'read' 'sum_v_read_23' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 61 <SV = 60> <Delay = 6.01>
ST_61 : Operation 794 [2/5] (6.01ns)   --->   "%p_sum_1_4 = fadd i32 %p_sum_1_3, i32 %bitcast_ln145_4" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 794 'fadd' 'p_sum_1_4' <Predicate = (!icmp_ln48)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 795 [1/1] (2.16ns)   --->   "%sum_v_read_24 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 795 'read' 'sum_v_read_24' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 62 <SV = 61> <Delay = 6.01>
ST_62 : Operation 796 [1/5] (6.01ns)   --->   "%p_sum_1_4 = fadd i32 %p_sum_1_3, i32 %bitcast_ln145_4" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 796 'fadd' 'p_sum_1_4' <Predicate = (!icmp_ln48)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 797 [1/1] (2.16ns)   --->   "%sum_v_read_25 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 797 'read' 'sum_v_read_25' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 63 <SV = 62> <Delay = 6.01>
ST_63 : Operation 798 [1/1] (0.00ns)   --->   "%bitcast_ln145_5 = bitcast i32 %sum_v_read_5" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 798 'bitcast' 'bitcast_ln145_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_63 : Operation 799 [5/5] (6.01ns)   --->   "%p_sum_1_5 = fadd i32 %p_sum_1_4, i32 %bitcast_ln145_5" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 799 'fadd' 'p_sum_1_5' <Predicate = (!icmp_ln48)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 800 [1/1] (2.16ns)   --->   "%sum_v_read_26 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 800 'read' 'sum_v_read_26' <Predicate = (!icmp_ln48)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 64 <SV = 63> <Delay = 6.01>
ST_64 : Operation 801 [4/5] (6.01ns)   --->   "%p_sum_1_5 = fadd i32 %p_sum_1_4, i32 %bitcast_ln145_5" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 801 'fadd' 'p_sum_1_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 802 [1/1] (2.16ns)   --->   "%sum_v_read_27 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 802 'read' 'sum_v_read_27' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 65 <SV = 64> <Delay = 6.01>
ST_65 : Operation 803 [3/5] (6.01ns)   --->   "%p_sum_1_5 = fadd i32 %p_sum_1_4, i32 %bitcast_ln145_5" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 803 'fadd' 'p_sum_1_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 804 [1/1] (2.16ns)   --->   "%sum_v_read_28 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 804 'read' 'sum_v_read_28' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 66 <SV = 65> <Delay = 6.01>
ST_66 : Operation 805 [2/5] (6.01ns)   --->   "%p_sum_1_5 = fadd i32 %p_sum_1_4, i32 %bitcast_ln145_5" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 805 'fadd' 'p_sum_1_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 806 [1/1] (2.16ns)   --->   "%sum_v_read_29 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 806 'read' 'sum_v_read_29' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 67 <SV = 66> <Delay = 6.01>
ST_67 : Operation 807 [1/5] (6.01ns)   --->   "%p_sum_1_5 = fadd i32 %p_sum_1_4, i32 %bitcast_ln145_5" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 807 'fadd' 'p_sum_1_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 808 [1/1] (2.16ns)   --->   "%sum_v_read_30 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 808 'read' 'sum_v_read_30' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 68 <SV = 67> <Delay = 6.01>
ST_68 : Operation 809 [1/1] (0.00ns)   --->   "%bitcast_ln145_6 = bitcast i32 %sum_v_read_6" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 809 'bitcast' 'bitcast_ln145_6' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 810 [5/5] (6.01ns)   --->   "%p_sum_1_6 = fadd i32 %p_sum_1_5, i32 %bitcast_ln145_6" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 810 'fadd' 'p_sum_1_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 811 [1/1] (2.16ns)   --->   "%sum_v_read_31 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_v" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 811 'read' 'sum_v_read_31' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 69 <SV = 68> <Delay = 6.01>
ST_69 : Operation 812 [4/5] (6.01ns)   --->   "%p_sum_1_6 = fadd i32 %p_sum_1_5, i32 %bitcast_ln145_6" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 812 'fadd' 'p_sum_1_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.01>
ST_70 : Operation 813 [3/5] (6.01ns)   --->   "%p_sum_1_6 = fadd i32 %p_sum_1_5, i32 %bitcast_ln145_6" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 813 'fadd' 'p_sum_1_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.01>
ST_71 : Operation 814 [2/5] (6.01ns)   --->   "%p_sum_1_6 = fadd i32 %p_sum_1_5, i32 %bitcast_ln145_6" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 814 'fadd' 'p_sum_1_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.01>
ST_72 : Operation 815 [1/5] (6.01ns)   --->   "%p_sum_1_6 = fadd i32 %p_sum_1_5, i32 %bitcast_ln145_6" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 815 'fadd' 'p_sum_1_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.01>
ST_73 : Operation 816 [1/1] (0.00ns)   --->   "%bitcast_ln145_7 = bitcast i32 %sum_v_read_7" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 816 'bitcast' 'bitcast_ln145_7' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 817 [5/5] (6.01ns)   --->   "%p_sum_1_7 = fadd i32 %p_sum_1_6, i32 %bitcast_ln145_7" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 817 'fadd' 'p_sum_1_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.01>
ST_74 : Operation 818 [4/5] (6.01ns)   --->   "%p_sum_1_7 = fadd i32 %p_sum_1_6, i32 %bitcast_ln145_7" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 818 'fadd' 'p_sum_1_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.01>
ST_75 : Operation 819 [3/5] (6.01ns)   --->   "%p_sum_1_7 = fadd i32 %p_sum_1_6, i32 %bitcast_ln145_7" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 819 'fadd' 'p_sum_1_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.01>
ST_76 : Operation 820 [2/5] (6.01ns)   --->   "%p_sum_1_7 = fadd i32 %p_sum_1_6, i32 %bitcast_ln145_7" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 820 'fadd' 'p_sum_1_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.01>
ST_77 : Operation 821 [1/5] (6.01ns)   --->   "%p_sum_1_7 = fadd i32 %p_sum_1_6, i32 %bitcast_ln145_7" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 821 'fadd' 'p_sum_1_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.01>
ST_78 : Operation 822 [1/1] (0.00ns)   --->   "%bitcast_ln145_8 = bitcast i32 %sum_v_read_8" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 822 'bitcast' 'bitcast_ln145_8' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 823 [5/5] (6.01ns)   --->   "%p_sum_1_8 = fadd i32 %p_sum_1_7, i32 %bitcast_ln145_8" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 823 'fadd' 'p_sum_1_8' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.01>
ST_79 : Operation 824 [4/5] (6.01ns)   --->   "%p_sum_1_8 = fadd i32 %p_sum_1_7, i32 %bitcast_ln145_8" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 824 'fadd' 'p_sum_1_8' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.01>
ST_80 : Operation 825 [3/5] (6.01ns)   --->   "%p_sum_1_8 = fadd i32 %p_sum_1_7, i32 %bitcast_ln145_8" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 825 'fadd' 'p_sum_1_8' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.01>
ST_81 : Operation 826 [2/5] (6.01ns)   --->   "%p_sum_1_8 = fadd i32 %p_sum_1_7, i32 %bitcast_ln145_8" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 826 'fadd' 'p_sum_1_8' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.01>
ST_82 : Operation 827 [1/5] (6.01ns)   --->   "%p_sum_1_8 = fadd i32 %p_sum_1_7, i32 %bitcast_ln145_8" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 827 'fadd' 'p_sum_1_8' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.01>
ST_83 : Operation 828 [1/1] (0.00ns)   --->   "%bitcast_ln145_9 = bitcast i32 %sum_v_read_9" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 828 'bitcast' 'bitcast_ln145_9' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 829 [5/5] (6.01ns)   --->   "%p_sum_1_9 = fadd i32 %p_sum_1_8, i32 %bitcast_ln145_9" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 829 'fadd' 'p_sum_1_9' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.01>
ST_84 : Operation 830 [4/5] (6.01ns)   --->   "%p_sum_1_9 = fadd i32 %p_sum_1_8, i32 %bitcast_ln145_9" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 830 'fadd' 'p_sum_1_9' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.01>
ST_85 : Operation 831 [3/5] (6.01ns)   --->   "%p_sum_1_9 = fadd i32 %p_sum_1_8, i32 %bitcast_ln145_9" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 831 'fadd' 'p_sum_1_9' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.01>
ST_86 : Operation 832 [2/5] (6.01ns)   --->   "%p_sum_1_9 = fadd i32 %p_sum_1_8, i32 %bitcast_ln145_9" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 832 'fadd' 'p_sum_1_9' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.01>
ST_87 : Operation 833 [1/5] (6.01ns)   --->   "%p_sum_1_9 = fadd i32 %p_sum_1_8, i32 %bitcast_ln145_9" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 833 'fadd' 'p_sum_1_9' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.01>
ST_88 : Operation 834 [1/1] (0.00ns)   --->   "%bitcast_ln145_10 = bitcast i32 %sum_v_read_10" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 834 'bitcast' 'bitcast_ln145_10' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 835 [5/5] (6.01ns)   --->   "%p_sum_1_s = fadd i32 %p_sum_1_9, i32 %bitcast_ln145_10" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 835 'fadd' 'p_sum_1_s' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.01>
ST_89 : Operation 836 [4/5] (6.01ns)   --->   "%p_sum_1_s = fadd i32 %p_sum_1_9, i32 %bitcast_ln145_10" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 836 'fadd' 'p_sum_1_s' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 6.01>
ST_90 : Operation 837 [3/5] (6.01ns)   --->   "%p_sum_1_s = fadd i32 %p_sum_1_9, i32 %bitcast_ln145_10" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 837 'fadd' 'p_sum_1_s' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 6.01>
ST_91 : Operation 838 [2/5] (6.01ns)   --->   "%p_sum_1_s = fadd i32 %p_sum_1_9, i32 %bitcast_ln145_10" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 838 'fadd' 'p_sum_1_s' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 6.01>
ST_92 : Operation 839 [1/5] (6.01ns)   --->   "%p_sum_1_s = fadd i32 %p_sum_1_9, i32 %bitcast_ln145_10" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 839 'fadd' 'p_sum_1_s' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 6.01>
ST_93 : Operation 840 [1/1] (0.00ns)   --->   "%bitcast_ln145_11 = bitcast i32 %sum_v_read_11" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 840 'bitcast' 'bitcast_ln145_11' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 841 [5/5] (6.01ns)   --->   "%p_sum_1_10 = fadd i32 %p_sum_1_s, i32 %bitcast_ln145_11" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 841 'fadd' 'p_sum_1_10' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 6.01>
ST_94 : Operation 842 [4/5] (6.01ns)   --->   "%p_sum_1_10 = fadd i32 %p_sum_1_s, i32 %bitcast_ln145_11" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 842 'fadd' 'p_sum_1_10' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 6.01>
ST_95 : Operation 843 [3/5] (6.01ns)   --->   "%p_sum_1_10 = fadd i32 %p_sum_1_s, i32 %bitcast_ln145_11" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 843 'fadd' 'p_sum_1_10' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 6.01>
ST_96 : Operation 844 [2/5] (6.01ns)   --->   "%p_sum_1_10 = fadd i32 %p_sum_1_s, i32 %bitcast_ln145_11" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 844 'fadd' 'p_sum_1_10' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 6.01>
ST_97 : Operation 845 [1/5] (6.01ns)   --->   "%p_sum_1_10 = fadd i32 %p_sum_1_s, i32 %bitcast_ln145_11" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 845 'fadd' 'p_sum_1_10' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 6.01>
ST_98 : Operation 846 [1/1] (0.00ns)   --->   "%bitcast_ln145_12 = bitcast i32 %sum_v_read_12" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 846 'bitcast' 'bitcast_ln145_12' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 847 [5/5] (6.01ns)   --->   "%p_sum_1_11 = fadd i32 %p_sum_1_10, i32 %bitcast_ln145_12" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 847 'fadd' 'p_sum_1_11' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 6.01>
ST_99 : Operation 848 [4/5] (6.01ns)   --->   "%p_sum_1_11 = fadd i32 %p_sum_1_10, i32 %bitcast_ln145_12" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 848 'fadd' 'p_sum_1_11' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 6.01>
ST_100 : Operation 849 [3/5] (6.01ns)   --->   "%p_sum_1_11 = fadd i32 %p_sum_1_10, i32 %bitcast_ln145_12" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 849 'fadd' 'p_sum_1_11' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 6.01>
ST_101 : Operation 850 [2/5] (6.01ns)   --->   "%p_sum_1_11 = fadd i32 %p_sum_1_10, i32 %bitcast_ln145_12" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 850 'fadd' 'p_sum_1_11' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 6.01>
ST_102 : Operation 851 [1/5] (6.01ns)   --->   "%p_sum_1_11 = fadd i32 %p_sum_1_10, i32 %bitcast_ln145_12" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 851 'fadd' 'p_sum_1_11' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 6.01>
ST_103 : Operation 852 [1/1] (0.00ns)   --->   "%bitcast_ln145_13 = bitcast i32 %sum_v_read_13" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 852 'bitcast' 'bitcast_ln145_13' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 853 [5/5] (6.01ns)   --->   "%p_sum_1_12 = fadd i32 %p_sum_1_11, i32 %bitcast_ln145_13" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 853 'fadd' 'p_sum_1_12' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 6.01>
ST_104 : Operation 854 [4/5] (6.01ns)   --->   "%p_sum_1_12 = fadd i32 %p_sum_1_11, i32 %bitcast_ln145_13" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 854 'fadd' 'p_sum_1_12' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 6.01>
ST_105 : Operation 855 [3/5] (6.01ns)   --->   "%p_sum_1_12 = fadd i32 %p_sum_1_11, i32 %bitcast_ln145_13" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 855 'fadd' 'p_sum_1_12' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 6.01>
ST_106 : Operation 856 [2/5] (6.01ns)   --->   "%p_sum_1_12 = fadd i32 %p_sum_1_11, i32 %bitcast_ln145_13" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 856 'fadd' 'p_sum_1_12' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 6.01>
ST_107 : Operation 857 [1/5] (6.01ns)   --->   "%p_sum_1_12 = fadd i32 %p_sum_1_11, i32 %bitcast_ln145_13" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 857 'fadd' 'p_sum_1_12' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 6.01>
ST_108 : Operation 858 [1/1] (0.00ns)   --->   "%bitcast_ln145_14 = bitcast i32 %sum_v_read_14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 858 'bitcast' 'bitcast_ln145_14' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 859 [5/5] (6.01ns)   --->   "%p_sum_1_13 = fadd i32 %p_sum_1_12, i32 %bitcast_ln145_14" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 859 'fadd' 'p_sum_1_13' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 6.01>
ST_109 : Operation 860 [4/5] (6.01ns)   --->   "%p_sum_1_13 = fadd i32 %p_sum_1_12, i32 %bitcast_ln145_14" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 860 'fadd' 'p_sum_1_13' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 6.01>
ST_110 : Operation 861 [3/5] (6.01ns)   --->   "%p_sum_1_13 = fadd i32 %p_sum_1_12, i32 %bitcast_ln145_14" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 861 'fadd' 'p_sum_1_13' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 6.01>
ST_111 : Operation 862 [2/5] (6.01ns)   --->   "%p_sum_1_13 = fadd i32 %p_sum_1_12, i32 %bitcast_ln145_14" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 862 'fadd' 'p_sum_1_13' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 6.01>
ST_112 : Operation 863 [1/5] (6.01ns)   --->   "%p_sum_1_13 = fadd i32 %p_sum_1_12, i32 %bitcast_ln145_14" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 863 'fadd' 'p_sum_1_13' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 6.01>
ST_113 : Operation 864 [1/1] (0.00ns)   --->   "%bitcast_ln145_15 = bitcast i32 %sum_v_read_15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 864 'bitcast' 'bitcast_ln145_15' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 865 [5/5] (6.01ns)   --->   "%p_sum_1_14 = fadd i32 %p_sum_1_13, i32 %bitcast_ln145_15" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 865 'fadd' 'p_sum_1_14' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 6.01>
ST_114 : Operation 866 [4/5] (6.01ns)   --->   "%p_sum_1_14 = fadd i32 %p_sum_1_13, i32 %bitcast_ln145_15" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 866 'fadd' 'p_sum_1_14' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 6.01>
ST_115 : Operation 867 [3/5] (6.01ns)   --->   "%p_sum_1_14 = fadd i32 %p_sum_1_13, i32 %bitcast_ln145_15" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 867 'fadd' 'p_sum_1_14' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 6.01>
ST_116 : Operation 868 [2/5] (6.01ns)   --->   "%p_sum_1_14 = fadd i32 %p_sum_1_13, i32 %bitcast_ln145_15" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 868 'fadd' 'p_sum_1_14' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 6.01>
ST_117 : Operation 869 [1/5] (6.01ns)   --->   "%p_sum_1_14 = fadd i32 %p_sum_1_13, i32 %bitcast_ln145_15" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 869 'fadd' 'p_sum_1_14' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 6.01>
ST_118 : Operation 870 [1/1] (0.00ns)   --->   "%bitcast_ln145_16 = bitcast i32 %sum_v_read_16" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 870 'bitcast' 'bitcast_ln145_16' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 871 [5/5] (6.01ns)   --->   "%p_sum_1_15 = fadd i32 %p_sum_1_14, i32 %bitcast_ln145_16" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 871 'fadd' 'p_sum_1_15' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 6.01>
ST_119 : Operation 872 [4/5] (6.01ns)   --->   "%p_sum_1_15 = fadd i32 %p_sum_1_14, i32 %bitcast_ln145_16" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 872 'fadd' 'p_sum_1_15' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 6.01>
ST_120 : Operation 873 [3/5] (6.01ns)   --->   "%p_sum_1_15 = fadd i32 %p_sum_1_14, i32 %bitcast_ln145_16" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 873 'fadd' 'p_sum_1_15' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 6.01>
ST_121 : Operation 874 [2/5] (6.01ns)   --->   "%p_sum_1_15 = fadd i32 %p_sum_1_14, i32 %bitcast_ln145_16" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 874 'fadd' 'p_sum_1_15' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 6.01>
ST_122 : Operation 875 [1/5] (6.01ns)   --->   "%p_sum_1_15 = fadd i32 %p_sum_1_14, i32 %bitcast_ln145_16" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 875 'fadd' 'p_sum_1_15' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 6.01>
ST_123 : Operation 876 [1/1] (0.00ns)   --->   "%bitcast_ln145_17 = bitcast i32 %sum_v_read_17" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 876 'bitcast' 'bitcast_ln145_17' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 877 [5/5] (6.01ns)   --->   "%p_sum_1_16 = fadd i32 %p_sum_1_15, i32 %bitcast_ln145_17" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 877 'fadd' 'p_sum_1_16' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 6.01>
ST_124 : Operation 878 [4/5] (6.01ns)   --->   "%p_sum_1_16 = fadd i32 %p_sum_1_15, i32 %bitcast_ln145_17" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 878 'fadd' 'p_sum_1_16' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 6.01>
ST_125 : Operation 879 [3/5] (6.01ns)   --->   "%p_sum_1_16 = fadd i32 %p_sum_1_15, i32 %bitcast_ln145_17" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 879 'fadd' 'p_sum_1_16' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 6.01>
ST_126 : Operation 880 [2/5] (6.01ns)   --->   "%p_sum_1_16 = fadd i32 %p_sum_1_15, i32 %bitcast_ln145_17" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 880 'fadd' 'p_sum_1_16' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 6.01>
ST_127 : Operation 881 [1/5] (6.01ns)   --->   "%p_sum_1_16 = fadd i32 %p_sum_1_15, i32 %bitcast_ln145_17" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 881 'fadd' 'p_sum_1_16' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 6.01>
ST_128 : Operation 882 [1/1] (0.00ns)   --->   "%bitcast_ln145_18 = bitcast i32 %sum_v_read_18" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 882 'bitcast' 'bitcast_ln145_18' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 883 [5/5] (6.01ns)   --->   "%p_sum_1_17 = fadd i32 %p_sum_1_16, i32 %bitcast_ln145_18" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 883 'fadd' 'p_sum_1_17' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 6.01>
ST_129 : Operation 884 [4/5] (6.01ns)   --->   "%p_sum_1_17 = fadd i32 %p_sum_1_16, i32 %bitcast_ln145_18" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 884 'fadd' 'p_sum_1_17' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 6.01>
ST_130 : Operation 885 [3/5] (6.01ns)   --->   "%p_sum_1_17 = fadd i32 %p_sum_1_16, i32 %bitcast_ln145_18" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 885 'fadd' 'p_sum_1_17' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 6.01>
ST_131 : Operation 886 [2/5] (6.01ns)   --->   "%p_sum_1_17 = fadd i32 %p_sum_1_16, i32 %bitcast_ln145_18" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 886 'fadd' 'p_sum_1_17' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 6.01>
ST_132 : Operation 887 [1/5] (6.01ns)   --->   "%p_sum_1_17 = fadd i32 %p_sum_1_16, i32 %bitcast_ln145_18" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 887 'fadd' 'p_sum_1_17' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 6.01>
ST_133 : Operation 888 [1/1] (0.00ns)   --->   "%bitcast_ln145_19 = bitcast i32 %sum_v_read_19" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 888 'bitcast' 'bitcast_ln145_19' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 889 [5/5] (6.01ns)   --->   "%p_sum_1_18 = fadd i32 %p_sum_1_17, i32 %bitcast_ln145_19" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 889 'fadd' 'p_sum_1_18' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 6.01>
ST_134 : Operation 890 [4/5] (6.01ns)   --->   "%p_sum_1_18 = fadd i32 %p_sum_1_17, i32 %bitcast_ln145_19" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 890 'fadd' 'p_sum_1_18' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 6.01>
ST_135 : Operation 891 [3/5] (6.01ns)   --->   "%p_sum_1_18 = fadd i32 %p_sum_1_17, i32 %bitcast_ln145_19" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 891 'fadd' 'p_sum_1_18' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 974 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 974 'ret' 'ret_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 136 <SV = 135> <Delay = 6.01>
ST_136 : Operation 892 [2/5] (6.01ns)   --->   "%p_sum_1_18 = fadd i32 %p_sum_1_17, i32 %bitcast_ln145_19" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 892 'fadd' 'p_sum_1_18' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 6.01>
ST_137 : Operation 893 [1/5] (6.01ns)   --->   "%p_sum_1_18 = fadd i32 %p_sum_1_17, i32 %bitcast_ln145_19" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 893 'fadd' 'p_sum_1_18' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 6.01>
ST_138 : Operation 894 [1/1] (0.00ns)   --->   "%bitcast_ln145_20 = bitcast i32 %sum_v_read_20" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 894 'bitcast' 'bitcast_ln145_20' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 895 [5/5] (6.01ns)   --->   "%p_sum_1_19 = fadd i32 %p_sum_1_18, i32 %bitcast_ln145_20" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 895 'fadd' 'p_sum_1_19' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 6.01>
ST_139 : Operation 896 [4/5] (6.01ns)   --->   "%p_sum_1_19 = fadd i32 %p_sum_1_18, i32 %bitcast_ln145_20" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 896 'fadd' 'p_sum_1_19' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 6.01>
ST_140 : Operation 897 [3/5] (6.01ns)   --->   "%p_sum_1_19 = fadd i32 %p_sum_1_18, i32 %bitcast_ln145_20" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 897 'fadd' 'p_sum_1_19' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 6.01>
ST_141 : Operation 898 [2/5] (6.01ns)   --->   "%p_sum_1_19 = fadd i32 %p_sum_1_18, i32 %bitcast_ln145_20" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 898 'fadd' 'p_sum_1_19' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 6.01>
ST_142 : Operation 899 [1/5] (6.01ns)   --->   "%p_sum_1_19 = fadd i32 %p_sum_1_18, i32 %bitcast_ln145_20" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 899 'fadd' 'p_sum_1_19' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 6.01>
ST_143 : Operation 900 [1/1] (0.00ns)   --->   "%bitcast_ln145_21 = bitcast i32 %sum_v_read_21" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 900 'bitcast' 'bitcast_ln145_21' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 901 [5/5] (6.01ns)   --->   "%p_sum_1_20 = fadd i32 %p_sum_1_19, i32 %bitcast_ln145_21" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 901 'fadd' 'p_sum_1_20' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 6.01>
ST_144 : Operation 902 [4/5] (6.01ns)   --->   "%p_sum_1_20 = fadd i32 %p_sum_1_19, i32 %bitcast_ln145_21" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 902 'fadd' 'p_sum_1_20' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 6.01>
ST_145 : Operation 903 [3/5] (6.01ns)   --->   "%p_sum_1_20 = fadd i32 %p_sum_1_19, i32 %bitcast_ln145_21" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 903 'fadd' 'p_sum_1_20' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 6.01>
ST_146 : Operation 904 [2/5] (6.01ns)   --->   "%p_sum_1_20 = fadd i32 %p_sum_1_19, i32 %bitcast_ln145_21" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 904 'fadd' 'p_sum_1_20' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 6.01>
ST_147 : Operation 905 [1/5] (6.01ns)   --->   "%p_sum_1_20 = fadd i32 %p_sum_1_19, i32 %bitcast_ln145_21" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 905 'fadd' 'p_sum_1_20' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 6.01>
ST_148 : Operation 906 [1/1] (0.00ns)   --->   "%bitcast_ln145_22 = bitcast i32 %sum_v_read_22" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 906 'bitcast' 'bitcast_ln145_22' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 907 [5/5] (6.01ns)   --->   "%p_sum_1_21 = fadd i32 %p_sum_1_20, i32 %bitcast_ln145_22" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 907 'fadd' 'p_sum_1_21' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 6.01>
ST_149 : Operation 908 [4/5] (6.01ns)   --->   "%p_sum_1_21 = fadd i32 %p_sum_1_20, i32 %bitcast_ln145_22" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 908 'fadd' 'p_sum_1_21' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 6.01>
ST_150 : Operation 909 [3/5] (6.01ns)   --->   "%p_sum_1_21 = fadd i32 %p_sum_1_20, i32 %bitcast_ln145_22" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 909 'fadd' 'p_sum_1_21' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 6.01>
ST_151 : Operation 910 [2/5] (6.01ns)   --->   "%p_sum_1_21 = fadd i32 %p_sum_1_20, i32 %bitcast_ln145_22" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 910 'fadd' 'p_sum_1_21' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 6.01>
ST_152 : Operation 911 [1/5] (6.01ns)   --->   "%p_sum_1_21 = fadd i32 %p_sum_1_20, i32 %bitcast_ln145_22" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 911 'fadd' 'p_sum_1_21' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 6.01>
ST_153 : Operation 912 [1/1] (0.00ns)   --->   "%bitcast_ln145_23 = bitcast i32 %sum_v_read_23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 912 'bitcast' 'bitcast_ln145_23' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 913 [5/5] (6.01ns)   --->   "%p_sum_1_22 = fadd i32 %p_sum_1_21, i32 %bitcast_ln145_23" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 913 'fadd' 'p_sum_1_22' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 6.01>
ST_154 : Operation 914 [4/5] (6.01ns)   --->   "%p_sum_1_22 = fadd i32 %p_sum_1_21, i32 %bitcast_ln145_23" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 914 'fadd' 'p_sum_1_22' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 6.01>
ST_155 : Operation 915 [3/5] (6.01ns)   --->   "%p_sum_1_22 = fadd i32 %p_sum_1_21, i32 %bitcast_ln145_23" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 915 'fadd' 'p_sum_1_22' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 6.01>
ST_156 : Operation 916 [2/5] (6.01ns)   --->   "%p_sum_1_22 = fadd i32 %p_sum_1_21, i32 %bitcast_ln145_23" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 916 'fadd' 'p_sum_1_22' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 6.01>
ST_157 : Operation 917 [1/5] (6.01ns)   --->   "%p_sum_1_22 = fadd i32 %p_sum_1_21, i32 %bitcast_ln145_23" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 917 'fadd' 'p_sum_1_22' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 6.01>
ST_158 : Operation 918 [1/1] (0.00ns)   --->   "%bitcast_ln145_24 = bitcast i32 %sum_v_read_24" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 918 'bitcast' 'bitcast_ln145_24' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 919 [5/5] (6.01ns)   --->   "%p_sum_1_23 = fadd i32 %p_sum_1_22, i32 %bitcast_ln145_24" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 919 'fadd' 'p_sum_1_23' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 6.01>
ST_159 : Operation 920 [4/5] (6.01ns)   --->   "%p_sum_1_23 = fadd i32 %p_sum_1_22, i32 %bitcast_ln145_24" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 920 'fadd' 'p_sum_1_23' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 6.01>
ST_160 : Operation 921 [3/5] (6.01ns)   --->   "%p_sum_1_23 = fadd i32 %p_sum_1_22, i32 %bitcast_ln145_24" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 921 'fadd' 'p_sum_1_23' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 6.01>
ST_161 : Operation 922 [2/5] (6.01ns)   --->   "%p_sum_1_23 = fadd i32 %p_sum_1_22, i32 %bitcast_ln145_24" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 922 'fadd' 'p_sum_1_23' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 6.01>
ST_162 : Operation 923 [1/5] (6.01ns)   --->   "%p_sum_1_23 = fadd i32 %p_sum_1_22, i32 %bitcast_ln145_24" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 923 'fadd' 'p_sum_1_23' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 6.01>
ST_163 : Operation 924 [1/1] (0.00ns)   --->   "%bitcast_ln145_25 = bitcast i32 %sum_v_read_25" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 924 'bitcast' 'bitcast_ln145_25' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 925 [5/5] (6.01ns)   --->   "%p_sum_1_24 = fadd i32 %p_sum_1_23, i32 %bitcast_ln145_25" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 925 'fadd' 'p_sum_1_24' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 6.01>
ST_164 : Operation 926 [4/5] (6.01ns)   --->   "%p_sum_1_24 = fadd i32 %p_sum_1_23, i32 %bitcast_ln145_25" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 926 'fadd' 'p_sum_1_24' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 6.01>
ST_165 : Operation 927 [3/5] (6.01ns)   --->   "%p_sum_1_24 = fadd i32 %p_sum_1_23, i32 %bitcast_ln145_25" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 927 'fadd' 'p_sum_1_24' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 6.01>
ST_166 : Operation 928 [2/5] (6.01ns)   --->   "%p_sum_1_24 = fadd i32 %p_sum_1_23, i32 %bitcast_ln145_25" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 928 'fadd' 'p_sum_1_24' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 6.01>
ST_167 : Operation 929 [1/5] (6.01ns)   --->   "%p_sum_1_24 = fadd i32 %p_sum_1_23, i32 %bitcast_ln145_25" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 929 'fadd' 'p_sum_1_24' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 6.01>
ST_168 : Operation 930 [1/1] (0.00ns)   --->   "%bitcast_ln145_26 = bitcast i32 %sum_v_read_26" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 930 'bitcast' 'bitcast_ln145_26' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 931 [5/5] (6.01ns)   --->   "%p_sum_1_25 = fadd i32 %p_sum_1_24, i32 %bitcast_ln145_26" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 931 'fadd' 'p_sum_1_25' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 6.01>
ST_169 : Operation 932 [4/5] (6.01ns)   --->   "%p_sum_1_25 = fadd i32 %p_sum_1_24, i32 %bitcast_ln145_26" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 932 'fadd' 'p_sum_1_25' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 6.01>
ST_170 : Operation 933 [3/5] (6.01ns)   --->   "%p_sum_1_25 = fadd i32 %p_sum_1_24, i32 %bitcast_ln145_26" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 933 'fadd' 'p_sum_1_25' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 6.01>
ST_171 : Operation 934 [2/5] (6.01ns)   --->   "%p_sum_1_25 = fadd i32 %p_sum_1_24, i32 %bitcast_ln145_26" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 934 'fadd' 'p_sum_1_25' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 6.01>
ST_172 : Operation 935 [1/5] (6.01ns)   --->   "%p_sum_1_25 = fadd i32 %p_sum_1_24, i32 %bitcast_ln145_26" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 935 'fadd' 'p_sum_1_25' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 6.01>
ST_173 : Operation 936 [1/1] (0.00ns)   --->   "%bitcast_ln145_27 = bitcast i32 %sum_v_read_27" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 936 'bitcast' 'bitcast_ln145_27' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 937 [5/5] (6.01ns)   --->   "%p_sum_1_26 = fadd i32 %p_sum_1_25, i32 %bitcast_ln145_27" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 937 'fadd' 'p_sum_1_26' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 6.01>
ST_174 : Operation 938 [4/5] (6.01ns)   --->   "%p_sum_1_26 = fadd i32 %p_sum_1_25, i32 %bitcast_ln145_27" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 938 'fadd' 'p_sum_1_26' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 6.01>
ST_175 : Operation 939 [3/5] (6.01ns)   --->   "%p_sum_1_26 = fadd i32 %p_sum_1_25, i32 %bitcast_ln145_27" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 939 'fadd' 'p_sum_1_26' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 6.01>
ST_176 : Operation 940 [2/5] (6.01ns)   --->   "%p_sum_1_26 = fadd i32 %p_sum_1_25, i32 %bitcast_ln145_27" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 940 'fadd' 'p_sum_1_26' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 6.01>
ST_177 : Operation 941 [1/5] (6.01ns)   --->   "%p_sum_1_26 = fadd i32 %p_sum_1_25, i32 %bitcast_ln145_27" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 941 'fadd' 'p_sum_1_26' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 6.01>
ST_178 : Operation 942 [1/1] (0.00ns)   --->   "%bitcast_ln145_28 = bitcast i32 %sum_v_read_28" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 942 'bitcast' 'bitcast_ln145_28' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 943 [5/5] (6.01ns)   --->   "%p_sum_1_27 = fadd i32 %p_sum_1_26, i32 %bitcast_ln145_28" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 943 'fadd' 'p_sum_1_27' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 6.01>
ST_179 : Operation 944 [4/5] (6.01ns)   --->   "%p_sum_1_27 = fadd i32 %p_sum_1_26, i32 %bitcast_ln145_28" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 944 'fadd' 'p_sum_1_27' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 6.01>
ST_180 : Operation 945 [3/5] (6.01ns)   --->   "%p_sum_1_27 = fadd i32 %p_sum_1_26, i32 %bitcast_ln145_28" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 945 'fadd' 'p_sum_1_27' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 6.01>
ST_181 : Operation 946 [2/5] (6.01ns)   --->   "%p_sum_1_27 = fadd i32 %p_sum_1_26, i32 %bitcast_ln145_28" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 946 'fadd' 'p_sum_1_27' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 6.01>
ST_182 : Operation 947 [1/5] (6.01ns)   --->   "%p_sum_1_27 = fadd i32 %p_sum_1_26, i32 %bitcast_ln145_28" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 947 'fadd' 'p_sum_1_27' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 6.01>
ST_183 : Operation 948 [1/1] (0.00ns)   --->   "%bitcast_ln145_29 = bitcast i32 %sum_v_read_29" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 948 'bitcast' 'bitcast_ln145_29' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 949 [5/5] (6.01ns)   --->   "%p_sum_1_28 = fadd i32 %p_sum_1_27, i32 %bitcast_ln145_29" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 949 'fadd' 'p_sum_1_28' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 6.01>
ST_184 : Operation 950 [4/5] (6.01ns)   --->   "%p_sum_1_28 = fadd i32 %p_sum_1_27, i32 %bitcast_ln145_29" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 950 'fadd' 'p_sum_1_28' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 6.01>
ST_185 : Operation 951 [3/5] (6.01ns)   --->   "%p_sum_1_28 = fadd i32 %p_sum_1_27, i32 %bitcast_ln145_29" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 951 'fadd' 'p_sum_1_28' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 6.01>
ST_186 : Operation 952 [2/5] (6.01ns)   --->   "%p_sum_1_28 = fadd i32 %p_sum_1_27, i32 %bitcast_ln145_29" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 952 'fadd' 'p_sum_1_28' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 6.01>
ST_187 : Operation 953 [1/5] (6.01ns)   --->   "%p_sum_1_28 = fadd i32 %p_sum_1_27, i32 %bitcast_ln145_29" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 953 'fadd' 'p_sum_1_28' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 6.01>
ST_188 : Operation 954 [1/1] (0.00ns)   --->   "%bitcast_ln145_30 = bitcast i32 %sum_v_read_30" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 954 'bitcast' 'bitcast_ln145_30' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 955 [5/5] (6.01ns)   --->   "%p_sum_1_29 = fadd i32 %p_sum_1_28, i32 %bitcast_ln145_30" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 955 'fadd' 'p_sum_1_29' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 6.01>
ST_189 : Operation 956 [4/5] (6.01ns)   --->   "%p_sum_1_29 = fadd i32 %p_sum_1_28, i32 %bitcast_ln145_30" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 956 'fadd' 'p_sum_1_29' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 6.01>
ST_190 : Operation 957 [3/5] (6.01ns)   --->   "%p_sum_1_29 = fadd i32 %p_sum_1_28, i32 %bitcast_ln145_30" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 957 'fadd' 'p_sum_1_29' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 6.01>
ST_191 : Operation 958 [2/5] (6.01ns)   --->   "%p_sum_1_29 = fadd i32 %p_sum_1_28, i32 %bitcast_ln145_30" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 958 'fadd' 'p_sum_1_29' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 6.01>
ST_192 : Operation 959 [1/5] (6.01ns)   --->   "%p_sum_1_29 = fadd i32 %p_sum_1_28, i32 %bitcast_ln145_30" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 959 'fadd' 'p_sum_1_29' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 6.01>
ST_193 : Operation 960 [1/1] (0.00ns)   --->   "%bitcast_ln145_31 = bitcast i32 %sum_v_read_31" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 960 'bitcast' 'bitcast_ln145_31' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 961 [5/5] (6.01ns)   --->   "%p_sum_1_30 = fadd i32 %p_sum_1_29, i32 %bitcast_ln145_31" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 961 'fadd' 'p_sum_1_30' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 6.01>
ST_194 : Operation 962 [4/5] (6.01ns)   --->   "%p_sum_1_30 = fadd i32 %p_sum_1_29, i32 %bitcast_ln145_31" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 962 'fadd' 'p_sum_1_30' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 6.01>
ST_195 : Operation 963 [3/5] (6.01ns)   --->   "%p_sum_1_30 = fadd i32 %p_sum_1_29, i32 %bitcast_ln145_31" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 963 'fadd' 'p_sum_1_30' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 6.01>
ST_196 : Operation 964 [2/5] (6.01ns)   --->   "%p_sum_1_30 = fadd i32 %p_sum_1_29, i32 %bitcast_ln145_31" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 964 'fadd' 'p_sum_1_30' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 6.01>
ST_197 : Operation 965 [1/5] (6.01ns)   --->   "%p_sum_1_30 = fadd i32 %p_sum_1_29, i32 %bitcast_ln145_31" [../Archivos_Fuente/mmult/mmult_accel.cpp:39]   --->   Operation 965 'fadd' 'p_sum_1_30' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 1.35>
ST_198 : Operation 966 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L1_L2_str"   --->   Operation 966 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 967 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 967 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 968 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 968 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 969 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i10 %add_ln41" [../Archivos_Fuente/mmult/mmult_accel.cpp:41]   --->   Operation 969 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 970 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i32 %out_r, i64 0, i64 %zext_ln41" [../Archivos_Fuente/mmult/mmult_accel.cpp:41]   --->   Operation 970 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 971 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../Archivos_Fuente/mmult/mmult_accel.cpp:49]   --->   Operation 971 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 972 [1/1] (1.35ns)   --->   "%store_ln41 = store i32 %p_sum_1_30, i10 %out_addr" [../Archivos_Fuente/mmult/mmult_accel.cpp:41]   --->   Operation 972 'store' 'store_ln41' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_198 : Operation 973 [1/1] (0.00ns)   --->   "%br_ln49 = br void %for.inc.i" [../Archivos_Fuente/mmult/mmult_accel.cpp:49]   --->   Operation 973 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.69ns
The critical path consists of the following:
	'alloca' operation ('ib') [5]  (0 ns)
	'load' operation ('ib_load', ../Archivos_Fuente/mmult/mmult_accel.cpp:49) on local variable 'ib' [20]  (0 ns)
	'icmp' operation ('icmp_ln49', ../Archivos_Fuente/mmult/mmult_accel.cpp:49) [25]  (0.87 ns)
	'select' operation ('select_ln48', ../Archivos_Fuente/mmult/mmult_accel.cpp:48) [26]  (0.44 ns)
	'add' operation ('add_ln49', ../Archivos_Fuente/mmult/mmult_accel.cpp:49) [487]  (0.887 ns)
	'store' operation ('store_ln49', ../Archivos_Fuente/mmult/mmult_accel.cpp:49) of variable 'add_ln49', ../Archivos_Fuente/mmult/mmult_accel.cpp:49 on local variable 'ib' [490]  (0.489 ns)

 <State 2>: 6.02ns
The critical path consists of the following:
	'load' operation ('a_load', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) on array 'a' [230]  (1.35 ns)
	'fmul' operation ('mul_i_i', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) [232]  (4.67 ns)

 <State 3>: 6.02ns
The critical path consists of the following:
	'load' operation ('a_load_1', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) on array 'a' [235]  (1.35 ns)
	'fmul' operation ('mul_i_i_1', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) [237]  (4.67 ns)

 <State 4>: 6.02ns
The critical path consists of the following:
	'load' operation ('a_load_2', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) on array 'a' [240]  (1.35 ns)
	'fmul' operation ('mul_i_i_2', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) [242]  (4.67 ns)

 <State 5>: 6.84ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) [232]  (4.67 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [234]  (2.17 ns)

 <State 6>: 6.84ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i_1', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) [237]  (4.67 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [239]  (2.17 ns)

 <State 7>: 6.84ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i_2', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) [242]  (4.67 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [244]  (2.17 ns)

 <State 8>: 6.84ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i_3', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) [247]  (4.67 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [249]  (2.17 ns)

 <State 9>: 6.84ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i_4', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) [252]  (4.67 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [254]  (2.17 ns)

 <State 10>: 6.84ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i_5', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) [257]  (4.67 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [259]  (2.17 ns)

 <State 11>: 6.84ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i_6', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) [262]  (4.67 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [264]  (2.17 ns)

 <State 12>: 6.84ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i_7', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) [267]  (4.67 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [269]  (2.17 ns)

 <State 13>: 6.84ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i_8', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) [272]  (4.67 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [274]  (2.17 ns)

 <State 14>: 6.84ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i_9', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) [277]  (4.67 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [279]  (2.17 ns)

 <State 15>: 6.84ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i_s', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) [282]  (4.67 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [284]  (2.17 ns)

 <State 16>: 6.84ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i_10', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) [287]  (4.67 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [289]  (2.17 ns)

 <State 17>: 6.84ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i_11', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) [292]  (4.67 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [294]  (2.17 ns)

 <State 18>: 6.84ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i_12', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) [297]  (4.67 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [299]  (2.17 ns)

 <State 19>: 6.84ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i_13', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) [302]  (4.67 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [304]  (2.17 ns)

 <State 20>: 6.84ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i_14', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) [307]  (4.67 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [309]  (2.17 ns)

 <State 21>: 6.84ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i_15', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) [312]  (4.67 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [314]  (2.17 ns)

 <State 22>: 6.84ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i_16', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) [317]  (4.67 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [319]  (2.17 ns)

 <State 23>: 6.84ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i_17', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) [322]  (4.67 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [324]  (2.17 ns)

 <State 24>: 6.84ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i_18', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) [327]  (4.67 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [329]  (2.17 ns)

 <State 25>: 6.84ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i_19', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) [332]  (4.67 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [334]  (2.17 ns)

 <State 26>: 6.84ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i_20', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) [337]  (4.67 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [339]  (2.17 ns)

 <State 27>: 6.84ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i_21', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) [342]  (4.67 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [344]  (2.17 ns)

 <State 28>: 6.84ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i_22', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) [347]  (4.67 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [349]  (2.17 ns)

 <State 29>: 6.84ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i_23', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) [352]  (4.67 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [354]  (2.17 ns)

 <State 30>: 6.84ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i_24', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) [357]  (4.67 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [359]  (2.17 ns)

 <State 31>: 6.84ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i_25', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) [362]  (4.67 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [364]  (2.17 ns)

 <State 32>: 6.84ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i_26', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) [367]  (4.67 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [369]  (2.17 ns)

 <State 33>: 6.84ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i_27', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) [372]  (4.67 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [374]  (2.17 ns)

 <State 34>: 6.84ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i_28', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) [377]  (4.67 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [379]  (2.17 ns)

 <State 35>: 6.84ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i_29', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) [382]  (4.67 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [384]  (2.17 ns)

 <State 36>: 6.84ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i_30', ../Archivos_Fuente/mmult/mmult_accel.cpp:35) [387]  (4.67 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [389]  (2.17 ns)

 <State 37>: 2.17ns
The critical path consists of the following:
	fifo read operation ('sum_v_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [390]  (2.17 ns)

 <State 38>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [392]  (6.02 ns)

 <State 39>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [392]  (6.02 ns)

 <State 40>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [392]  (6.02 ns)

 <State 41>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [392]  (6.02 ns)

 <State 42>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [392]  (6.02 ns)

 <State 43>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_1', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [395]  (6.02 ns)

 <State 44>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_1', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [395]  (6.02 ns)

 <State 45>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_1', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [395]  (6.02 ns)

 <State 46>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_1', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [395]  (6.02 ns)

 <State 47>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_1', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [395]  (6.02 ns)

 <State 48>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_2', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [398]  (6.02 ns)

 <State 49>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_2', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [398]  (6.02 ns)

 <State 50>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_2', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [398]  (6.02 ns)

 <State 51>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_2', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [398]  (6.02 ns)

 <State 52>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_2', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [398]  (6.02 ns)

 <State 53>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_3', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [401]  (6.02 ns)

 <State 54>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_3', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [401]  (6.02 ns)

 <State 55>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_3', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [401]  (6.02 ns)

 <State 56>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_3', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [401]  (6.02 ns)

 <State 57>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_3', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [401]  (6.02 ns)

 <State 58>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_4', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [404]  (6.02 ns)

 <State 59>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_4', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [404]  (6.02 ns)

 <State 60>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_4', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [404]  (6.02 ns)

 <State 61>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_4', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [404]  (6.02 ns)

 <State 62>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_4', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [404]  (6.02 ns)

 <State 63>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_5', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [407]  (6.02 ns)

 <State 64>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_5', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [407]  (6.02 ns)

 <State 65>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_5', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [407]  (6.02 ns)

 <State 66>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_5', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [407]  (6.02 ns)

 <State 67>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_5', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [407]  (6.02 ns)

 <State 68>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_6', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [410]  (6.02 ns)

 <State 69>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_6', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [410]  (6.02 ns)

 <State 70>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_6', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [410]  (6.02 ns)

 <State 71>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_6', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [410]  (6.02 ns)

 <State 72>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_6', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [410]  (6.02 ns)

 <State 73>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_7', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [413]  (6.02 ns)

 <State 74>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_7', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [413]  (6.02 ns)

 <State 75>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_7', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [413]  (6.02 ns)

 <State 76>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_7', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [413]  (6.02 ns)

 <State 77>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_7', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [413]  (6.02 ns)

 <State 78>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_8', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [416]  (6.02 ns)

 <State 79>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_8', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [416]  (6.02 ns)

 <State 80>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_8', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [416]  (6.02 ns)

 <State 81>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_8', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [416]  (6.02 ns)

 <State 82>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_8', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [416]  (6.02 ns)

 <State 83>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_9', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [419]  (6.02 ns)

 <State 84>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_9', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [419]  (6.02 ns)

 <State 85>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_9', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [419]  (6.02 ns)

 <State 86>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_9', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [419]  (6.02 ns)

 <State 87>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_9', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [419]  (6.02 ns)

 <State 88>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_s', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [422]  (6.02 ns)

 <State 89>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_s', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [422]  (6.02 ns)

 <State 90>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_s', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [422]  (6.02 ns)

 <State 91>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_s', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [422]  (6.02 ns)

 <State 92>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_s', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [422]  (6.02 ns)

 <State 93>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_10', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [425]  (6.02 ns)

 <State 94>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_10', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [425]  (6.02 ns)

 <State 95>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_10', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [425]  (6.02 ns)

 <State 96>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_10', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [425]  (6.02 ns)

 <State 97>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_10', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [425]  (6.02 ns)

 <State 98>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_11', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [428]  (6.02 ns)

 <State 99>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_11', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [428]  (6.02 ns)

 <State 100>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_11', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [428]  (6.02 ns)

 <State 101>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_11', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [428]  (6.02 ns)

 <State 102>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_11', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [428]  (6.02 ns)

 <State 103>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_12', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [431]  (6.02 ns)

 <State 104>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_12', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [431]  (6.02 ns)

 <State 105>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_12', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [431]  (6.02 ns)

 <State 106>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_12', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [431]  (6.02 ns)

 <State 107>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_12', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [431]  (6.02 ns)

 <State 108>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_13', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [434]  (6.02 ns)

 <State 109>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_13', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [434]  (6.02 ns)

 <State 110>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_13', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [434]  (6.02 ns)

 <State 111>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_13', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [434]  (6.02 ns)

 <State 112>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_13', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [434]  (6.02 ns)

 <State 113>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_14', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [437]  (6.02 ns)

 <State 114>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_14', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [437]  (6.02 ns)

 <State 115>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_14', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [437]  (6.02 ns)

 <State 116>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_14', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [437]  (6.02 ns)

 <State 117>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_14', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [437]  (6.02 ns)

 <State 118>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_15', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [440]  (6.02 ns)

 <State 119>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_15', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [440]  (6.02 ns)

 <State 120>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_15', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [440]  (6.02 ns)

 <State 121>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_15', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [440]  (6.02 ns)

 <State 122>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_15', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [440]  (6.02 ns)

 <State 123>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_16', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [443]  (6.02 ns)

 <State 124>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_16', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [443]  (6.02 ns)

 <State 125>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_16', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [443]  (6.02 ns)

 <State 126>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_16', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [443]  (6.02 ns)

 <State 127>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_16', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [443]  (6.02 ns)

 <State 128>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_17', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [446]  (6.02 ns)

 <State 129>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_17', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [446]  (6.02 ns)

 <State 130>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_17', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [446]  (6.02 ns)

 <State 131>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_17', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [446]  (6.02 ns)

 <State 132>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_17', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [446]  (6.02 ns)

 <State 133>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_18', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [449]  (6.02 ns)

 <State 134>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_18', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [449]  (6.02 ns)

 <State 135>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_18', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [449]  (6.02 ns)

 <State 136>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_18', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [449]  (6.02 ns)

 <State 137>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_18', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [449]  (6.02 ns)

 <State 138>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_19', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [452]  (6.02 ns)

 <State 139>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_19', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [452]  (6.02 ns)

 <State 140>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_19', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [452]  (6.02 ns)

 <State 141>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_19', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [452]  (6.02 ns)

 <State 142>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_19', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [452]  (6.02 ns)

 <State 143>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_20', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [455]  (6.02 ns)

 <State 144>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_20', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [455]  (6.02 ns)

 <State 145>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_20', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [455]  (6.02 ns)

 <State 146>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_20', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [455]  (6.02 ns)

 <State 147>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_20', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [455]  (6.02 ns)

 <State 148>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_21', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [458]  (6.02 ns)

 <State 149>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_21', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [458]  (6.02 ns)

 <State 150>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_21', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [458]  (6.02 ns)

 <State 151>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_21', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [458]  (6.02 ns)

 <State 152>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_21', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [458]  (6.02 ns)

 <State 153>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_22', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [461]  (6.02 ns)

 <State 154>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_22', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [461]  (6.02 ns)

 <State 155>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_22', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [461]  (6.02 ns)

 <State 156>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_22', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [461]  (6.02 ns)

 <State 157>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_22', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [461]  (6.02 ns)

 <State 158>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_23', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [464]  (6.02 ns)

 <State 159>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_23', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [464]  (6.02 ns)

 <State 160>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_23', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [464]  (6.02 ns)

 <State 161>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_23', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [464]  (6.02 ns)

 <State 162>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_23', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [464]  (6.02 ns)

 <State 163>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_24', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [467]  (6.02 ns)

 <State 164>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_24', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [467]  (6.02 ns)

 <State 165>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_24', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [467]  (6.02 ns)

 <State 166>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_24', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [467]  (6.02 ns)

 <State 167>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_24', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [467]  (6.02 ns)

 <State 168>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_25', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [470]  (6.02 ns)

 <State 169>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_25', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [470]  (6.02 ns)

 <State 170>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_25', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [470]  (6.02 ns)

 <State 171>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_25', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [470]  (6.02 ns)

 <State 172>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_25', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [470]  (6.02 ns)

 <State 173>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_26', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [473]  (6.02 ns)

 <State 174>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_26', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [473]  (6.02 ns)

 <State 175>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_26', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [473]  (6.02 ns)

 <State 176>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_26', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [473]  (6.02 ns)

 <State 177>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_26', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [473]  (6.02 ns)

 <State 178>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_27', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [476]  (6.02 ns)

 <State 179>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_27', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [476]  (6.02 ns)

 <State 180>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_27', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [476]  (6.02 ns)

 <State 181>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_27', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [476]  (6.02 ns)

 <State 182>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_27', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [476]  (6.02 ns)

 <State 183>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_28', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [479]  (6.02 ns)

 <State 184>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_28', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [479]  (6.02 ns)

 <State 185>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_28', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [479]  (6.02 ns)

 <State 186>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_28', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [479]  (6.02 ns)

 <State 187>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_28', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [479]  (6.02 ns)

 <State 188>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_29', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [482]  (6.02 ns)

 <State 189>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_29', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [482]  (6.02 ns)

 <State 190>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_29', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [482]  (6.02 ns)

 <State 191>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_29', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [482]  (6.02 ns)

 <State 192>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_29', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [482]  (6.02 ns)

 <State 193>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_30', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [485]  (6.02 ns)

 <State 194>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_30', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [485]  (6.02 ns)

 <State 195>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_30', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [485]  (6.02 ns)

 <State 196>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_30', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [485]  (6.02 ns)

 <State 197>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('p_sum_1_30', ../Archivos_Fuente/mmult/mmult_accel.cpp:39) [485]  (6.02 ns)

 <State 198>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('out_addr', ../Archivos_Fuente/mmult/mmult_accel.cpp:41) [228]  (0 ns)
	'store' operation ('store_ln41', ../Archivos_Fuente/mmult/mmult_accel.cpp:41) of variable 'p_sum_1_30', ../Archivos_Fuente/mmult/mmult_accel.cpp:39 on array 'out_r' [486]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
