Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/RAMB36E1.v" Line 1343: Timing violation in scope /mips_tb_b/uut/memory/mem/mips_mem_reg/TChk1343_19777 at time 855497 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/RAMB36E1.v" Line 1343: Timing violation in scope /mips_tb_b/uut/memory/mem/mips_mem_reg/TChk1343_19777 at time 1255497 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/RAMB36E1.v" Line 1343: Timing violation in scope /mips_tb_b/uut/memory/mem/mips_mem_reg/TChk1343_19777 at time 2055497 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/RAMB36E1.v" Line 1343: Timing violation in scope /mips_tb_b/uut/memory/mem/mips_mem_reg/TChk1343_19777 at time 2055497 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/RAMB36E1.v" Line 1343: Timing violation in scope /mips_tb_b/uut/memory/mem/mips_mem_reg/TChk1343_19777 at time 2455497 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/RAMB36E1.v" Line 1343: Timing violation in scope /mips_tb_b/uut/memory/mem/mips_mem_reg/TChk1343_19777 at time 3255497 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/RAMB36E1.v" Line 1343: Timing violation in scope /mips_tb_b/uut/memory/mem/mips_mem_reg/TChk1343_19777 at time 3655497 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/RAMB36E1.v" Line 1343: Timing violation in scope /mips_tb_b/uut/memory/mem/mips_mem_reg/TChk1343_19777 at time 4455497 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/RAMB36E1.v" Line 1343: Timing violation in scope /mips_tb_b/uut/memory/mem/mips_mem_reg/TChk1343_19777 at time 4455497 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
Failure: Testbench Concluded
Time: 6059215 ps  Iteration: 0  Process: /mips_tb_b/mips_proc  File: /home/atuser/git/CMPE260/proj1/proj1.srcs/sim_1/new/mips_tb_b.vhd
$finish called at time : 6059215 ps : File "/home/atuser/git/CMPE260/proj1/proj1.srcs/sim_1/new/mips_tb_b.vhd" Line 77
