---
layout: default
title: "Overview"
nav_order: 1
parent: "Documentation"
permalink: /docs/00_overview/
---

# üß≠ Overview  
**V‚ÄìI Control ASIC on SKY130**

This project demonstrates how a **Voltage‚ÄìCurrent (V‚ÄìI) based control system**
can be implemented as a **fully digital ASIC**, using
**OpenLane** and **SkyWater SKY130**.

The focus is on **clarity, determinism, and educational value**.

---

## üéØ What This Project Is

This repository is:

- üìò A **step-by-step educational guide**
- üß© A **practical control ASIC reference design**
- üõ† A **complete RTL-to-GDS example** using open-source tools

You will see how:

> **Control theory becomes fixed-point math,  
> fixed-point math becomes RTL,  
> and RTL becomes silicon.**

---

## ‚ùå What This Project Is NOT

To keep the scope clear, this project is **not**:

- A high-performance AI accelerator
- A mixed-signal SoC with on-chip ADC/DAC
- A vendor-specific MCU example

All **analog functions** (ADC, DAC, current sensing)
are intentionally kept **off-chip**.

---

## ‚ö° Core Idea: V‚ÄìI Based Digital Control

The control system operates on two physical quantities:

- **Voltage (V)**
- **Current (I)**

These are sampled by external ADCs and provided to the ASIC
as **digital fixed-point values**:

- $V[n]$ : voltage sample  
- $I[n]$ : current sample  

The ASIC computes a control output:

- $u[n]$ : control command ‚Üí PWM duty or timing

---

## üß© Target Architecture (Concept)

```
V[n], I[n]
‚îÇ
‚ñº
+----------------+
| PID Controller | ‚Üê Fixed-point arithmetic
+----------------+
‚îÇ u[n]
‚ñº
+----------------+
| FSM Supervisor | ‚Üê INIT / RUN / FAULT
+----------------+
‚îÇ
‚ñº
+----------------+
| PWM Generator | ‚Üê Digital pulse output
+----------------+
```

---

## üß† RTL-Level Architecture (Actual Implementation)

The following figure shows the **top-level RTL behavior**
of the V‚ÄìI control system, verified by RTL simulation.

<img
  src="https://samizo-aitl.github.io/vi-control-asic-sky130/docs/assets/images/openlane/tb_vi_control_fsm_01.png"
  alt="RTL-level control overview"
  style="width:60%;"
/>

This view reflects the actual integration of:

- Register interface (SPI)
- Fixed-point PID core
- FSM supervisor
- PWM generator

> This figure is used here **only to illustrate block interaction**.  
> Detailed signal-level verification is provided in **Appendix A**.

---

## üîÅ FSM Supervisor Overview

The control behavior is governed by a **hardware finite-state machine (FSM)**
with explicit operating states.

<img
  src="https://samizo-aitl.github.io/vi-control-asic-sky130/docs/assets/images/openlane/tb_vi_control_fsm_state_01.png"
  alt="FSM state transitions"
  style="width:60%;"
/>

The FSM enforces:

- Safe startup sequencing
- Deterministic RUN behavior
- Immediate FAULT handling

All state transitions are **fully synchronous and cycle-accurate**.

---

## üß≠ FSM State Definition

The FSM explicitly defines the following states:

- `INIT`  
  Reset and parameter loading via SPI

- `RUN`  
  Normal closed-loop control operation

- `FAULT`  
  Latched error condition requiring explicit clear

> Waveform-level FSM verification results are collected in  
> **[Appendix A: Figure List](appendix_figures.md)**.

---

## ‚è± Why ASIC-Based Control?

Compared with MCU-based control:

| MCU | ASIC (This Project) |
|---|---|
| Interrupt-driven | Fully synchronous |
| Variable latency | Deterministic latency |
| Software hidden states | Explicit hardware states |
| Difficult timing analysis | Exact cycle count |

For **industrial and safety-oriented control**, determinism matters.

---

## üõ† Technology Stack

- **Process**: SkyWater SKY130 (130 nm)
- **EDA Flow**: OpenLane
- **Design Style**: Digital-only, single clock
- **Language**: Verilog HDL
- **Arithmetic**: Fixed-point

All designs in this repository are compatible
with the open-source SKY130 PDK.

---

## üìö Documentation Structure

The documentation is organized as follows:

1. **Overview**  
   System concept and architecture

2. **Control Model**  
   Discrete-time PID control using V‚ÄìI feedback

3. **Fixed-Point Design**  
   Q-format selection, scaling, saturation

4. **RTL PID Core**  
   Cycle-accurate Verilog implementation

5. **FSM & PWM**  
   Supervision, safety, and pulse generation

6. **OpenLane Flow**  
   RTL ‚Üí GDS implementation and layout analysis

Each chapter builds directly on the previous one.

---

## üß† Educational Philosophy

This project follows three principles:

1. **Make timing explicit**
2. **Make arithmetic visible**
3. **Make behavior explainable**

If you understand every block in this design,
you understand the essence of a practical control ASIC.

---

## ‚û°Ô∏è Next

Proceed to:

‚û°Ô∏è **[Control Model Overview](01_control_model.md)**  

Start from the equations.  
Everything else follows.

