Wednesday meeting time slots
sddtj3a
[result](https://whenisgood.net/nkzamdt/results/sddtj3a)


What to talk about:

1. _FrontPanel use and edit of xml_
2. Verilog testbench creation and use (give tutorial link)
3. Talk about the design (maybe get content from Rahul meeting)


***
__UVM UVM UVM__

FPGA for RAM slot
![[Pasted image 20230117123138.png]]