// Seed: 3380784607
module module_0 (
    output uwire id_0,
    output tri0 id_1,
    output uwire id_2,
    output tri id_3,
    output supply0 id_4,
    input tri0 id_5,
    output tri id_6[1 : 1],
    input wand id_7,
    input tri1 id_8,
    input wand id_9,
    output wire id_10,
    output supply0 id_11,
    input wand id_12,
    output tri0 id_13,
    input uwire id_14,
    input supply0 id_15
);
endmodule
module module_1 #(
    parameter id_23 = 32'd37
) (
    output wire id_0,
    input uwire id_1,
    input wire id_2,
    input tri1 id_3,
    input wor id_4,
    output wor id_5,
    input uwire id_6,
    output logic id_7,
    input tri1 id_8,
    input wire id_9,
    output supply1 id_10,
    input tri1 id_11,
    input wire id_12
    , id_31,
    input tri id_13,
    input wand id_14
    , id_32,
    inout wand id_15,
    input wire id_16
    , id_33,
    input supply1 id_17[id_23 : 1 'b0],
    input wor id_18,
    output tri0 id_19,
    input tri1 id_20,
    input tri id_21,
    input supply1 id_22,
    input tri0 _id_23,
    input supply0 id_24,
    input tri id_25,
    input wor id_26,
    input wire id_27,
    input wor id_28,
    output wand id_29
);
  initial
    if (-1) id_7 = 'b0;
    else id_33[-1 :-1] <= -1 ^ ((id_2));
  module_0 modCall_1 (
      id_19,
      id_0,
      id_29,
      id_10,
      id_19,
      id_9,
      id_15,
      id_13,
      id_14,
      id_12,
      id_10,
      id_10,
      id_26,
      id_5,
      id_8,
      id_20
  );
  assign modCall_1.id_11 = 0;
  logic id_34;
  ;
  localparam id_35 = ~1;
  assign id_7 = -1;
endmodule
