// Seed: 1263636840
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    output wand id_2,
    output wand id_3,
    input wor id_4
);
  wire id_6;
  assign id_6 = id_6;
  always
    if (-1)
      `define pp_7 0
  assign id_3 = 1;
  logic id_8 = -1'b0;
  assign id_3 = id_1 && id_6 !== id_0;
  logic id_9;
endmodule
module module_1 (
    output supply0 id_0,
    output supply0 id_1,
    input wand id_2,
    input uwire id_3,
    output tri id_4,
    input wire id_5,
    input wor id_6
);
  assign id_1 = {1 == -1} & id_2;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_4,
      id_0,
      id_5
  );
  assign modCall_1.id_3 = 0;
endmodule
