#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13f70fa50 .scope module, "ALU_tb" "ALU_tb" 2 3;
 .timescale -9 -12;
v0x11f615140_0 .var "alu_control", 3 0;
v0x11f6151d0_0 .net "alu_done", 0 0, v0x11f6146e0_0;  1 drivers
v0x11f615260_0 .net "alu_result", 31 0, v0x11f614790_0;  1 drivers
v0x11f6152f0_0 .var "alu_srcA", 31 0;
v0x11f6153a0_0 .var "alu_srcB", 31 0;
v0x11f615470_0 .net "alu_zero", 0 0, L_0x11f615920;  1 drivers
v0x11f615520_0 .var "clk", 0 0;
v0x11f6155d0_0 .var "en", 0 0;
v0x11f615680_0 .net "hi", 31 0, v0x11f614d80_0;  1 drivers
v0x11f6157b0_0 .net "lo", 31 0, v0x11f614e30_0;  1 drivers
v0x11f615840_0 .net "overflow", 0 0, v0x11f614f90_0;  1 drivers
S_0x13f70fbc0 .scope module, "uut" "ALU" 2 17, 3 3 0, S_0x13f70fa50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /INPUT 32 "alu_srcA";
    .port_info 4 /INPUT 32 "alu_srcB";
    .port_info 5 /OUTPUT 32 "alu_result";
    .port_info 6 /OUTPUT 32 "hi";
    .port_info 7 /OUTPUT 32 "lo";
    .port_info 8 /OUTPUT 1 "overflow";
    .port_info 9 /OUTPUT 1 "alu_done";
    .port_info 10 /OUTPUT 1 "alu_zero";
P_0x13f7051a0 .param/l "ADD" 0 3 17, C4<0000>;
P_0x13f7051e0 .param/l "AND" 0 3 19, C4<0010>;
P_0x13f705220 .param/l "DIV" 0 3 26, C4<1001>;
P_0x13f705260 .param/l "MULT" 0 3 25, C4<1000>;
P_0x13f7052a0 .param/l "NOR" 0 3 21, C4<0100>;
P_0x13f7052e0 .param/l "OR" 0 3 20, C4<0011>;
P_0x13f705320 .param/l "SLL" 0 3 23, C4<0110>;
P_0x13f705360 .param/l "SLT" 0 3 22, C4<0101>;
P_0x13f7053a0 .param/l "SRL" 0 3 24, C4<0111>;
P_0x13f7053e0 .param/l "SUB" 0 3 18, C4<0001>;
L_0x110040010 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11f604570_0 .net/2u *"_ivl_0", 31 0, L_0x110040010;  1 drivers
v0x11f614630_0 .net "alu_control", 3 0, v0x11f615140_0;  1 drivers
v0x11f6146e0_0 .var "alu_done", 0 0;
v0x11f614790_0 .var "alu_result", 31 0;
v0x11f614840_0 .net "alu_srcA", 31 0, v0x11f6152f0_0;  1 drivers
v0x11f614930_0 .net "alu_srcB", 31 0, v0x11f6153a0_0;  1 drivers
v0x11f6149e0_0 .net "alu_zero", 0 0, L_0x11f615920;  alias, 1 drivers
v0x11f614a80_0 .net "clk", 0 0, v0x11f615520_0;  1 drivers
v0x11f614b20_0 .var "div_quotient", 31 0;
v0x11f614c30_0 .var "div_remainder", 31 0;
v0x11f614ce0_0 .net "en", 0 0, v0x11f6155d0_0;  1 drivers
v0x11f614d80_0 .var "hi", 31 0;
v0x11f614e30_0 .var "lo", 31 0;
v0x11f614ee0_0 .var "mult_result", 63 0;
v0x11f614f90_0 .var "overflow", 0 0;
E_0x11f604520 .event posedge, v0x11f614a80_0;
L_0x11f615920 .cmp/eq 32, v0x11f614790_0, L_0x110040010;
    .scope S_0x13f70fbc0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11f614d80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11f614e30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f614f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f6146e0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x13f70fbc0;
T_1 ;
    %wait E_0x11f604520;
    %load/vec4 v0x11f614ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f6146e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f614f90_0, 0;
    %load/vec4 v0x11f614630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11f614790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f6146e0_0, 0;
    %jmp T_1.13;
T_1.2 ;
    %load/vec4 v0x11f614840_0;
    %pad/u 33;
    %load/vec4 v0x11f614930_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0x11f614790_0, 0;
    %assign/vec4 v0x11f614f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f6146e0_0, 0;
    %jmp T_1.13;
T_1.3 ;
    %load/vec4 v0x11f614840_0;
    %pad/u 33;
    %load/vec4 v0x11f614930_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0x11f614790_0, 0;
    %assign/vec4 v0x11f614f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f6146e0_0, 0;
    %jmp T_1.13;
T_1.4 ;
    %load/vec4 v0x11f614840_0;
    %load/vec4 v0x11f614930_0;
    %and;
    %assign/vec4 v0x11f614790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f6146e0_0, 0;
    %jmp T_1.13;
T_1.5 ;
    %load/vec4 v0x11f614840_0;
    %load/vec4 v0x11f614930_0;
    %or;
    %assign/vec4 v0x11f614790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f6146e0_0, 0;
    %jmp T_1.13;
T_1.6 ;
    %load/vec4 v0x11f614840_0;
    %load/vec4 v0x11f614930_0;
    %or;
    %inv;
    %assign/vec4 v0x11f614790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f6146e0_0, 0;
    %jmp T_1.13;
T_1.7 ;
    %load/vec4 v0x11f614840_0;
    %load/vec4 v0x11f614930_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %assign/vec4 v0x11f614790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f6146e0_0, 0;
    %jmp T_1.13;
T_1.8 ;
    %load/vec4 v0x11f614930_0;
    %load/vec4 v0x11f614840_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x11f614790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f6146e0_0, 0;
    %jmp T_1.13;
T_1.9 ;
    %load/vec4 v0x11f614930_0;
    %load/vec4 v0x11f614840_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x11f614790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f6146e0_0, 0;
    %jmp T_1.13;
T_1.10 ;
    %load/vec4 v0x11f614840_0;
    %pad/u 64;
    %load/vec4 v0x11f614930_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x11f614ee0_0, 0, 64;
    %load/vec4 v0x11f614ee0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x11f614d80_0, 0;
    %load/vec4 v0x11f614ee0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x11f614e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f6146e0_0, 0;
    %jmp T_1.13;
T_1.11 ;
    %load/vec4 v0x11f614930_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.16, 4;
    %load/vec4 v0x11f614840_0;
    %load/vec4 v0x11f614930_0;
    %div;
    %store/vec4 v0x11f614b20_0, 0, 32;
    %load/vec4 v0x11f614840_0;
    %load/vec4 v0x11f614930_0;
    %mod;
    %store/vec4 v0x11f614c30_0, 0, 32;
    %load/vec4 v0x11f614b20_0;
    %assign/vec4 v0x11f614e30_0, 0;
    %load/vec4 v0x11f614c30_0;
    %assign/vec4 v0x11f614d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f6146e0_0, 0;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f614f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11f614e30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11f614d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11f6146e0_0, 0;
T_1.17 ;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13f70fa50;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f615520_0, 0, 1;
T_2.0 ;
    %delay 500, 0;
    %load/vec4 v0x11f615520_0;
    %inv;
    %store/vec4 v0x11f615520_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x13f70fa50;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f6155d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11f615140_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11f6152f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11f6153a0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f6155d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11f615140_0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x11f6152f0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x11f6153a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 54 "$display", $time, ": ADD: %d + %d = %d", v0x11f6152f0_0, v0x11f6153a0_0, v0x11f615260_0 {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x11f615140_0, 0, 4;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v0x11f6152f0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x11f6153a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 61 "$display", $time, ": SUB: %d - %d = %d", v0x11f6152f0_0, v0x11f6153a0_0, v0x11f615260_0 {0 0 0};
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x11f615140_0, 0, 4;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x11f6152f0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x11f6153a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 68 "$display", $time, ": AND: %b & %b = %b", v0x11f6152f0_0, v0x11f6153a0_0, v0x11f615260_0 {0 0 0};
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x11f615140_0, 0, 4;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x11f6152f0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x11f6153a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 75 "$display", $time, ": OR: %b | %b = %b", v0x11f6152f0_0, v0x11f6153a0_0, v0x11f615260_0 {0 0 0};
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x11f615140_0, 0, 4;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x11f6152f0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x11f6153a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 82 "$display", $time, ": NOR: ~(%b | %b) = %b", v0x11f6152f0_0, v0x11f6153a0_0, v0x11f615260_0 {0 0 0};
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x11f615140_0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x11f6152f0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x11f6153a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 89 "$display", $time, ": SLT: %d < %d = %d", v0x11f6152f0_0, v0x11f6153a0_0, v0x11f615260_0 {0 0 0};
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x11f615140_0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x11f6152f0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x11f6153a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 96 "$display", $time, ": SLL: %d << %d = %d", v0x11f6153a0_0, v0x11f6152f0_0, v0x11f615260_0 {0 0 0};
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x11f615140_0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x11f6152f0_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x11f6153a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 103 "$display", $time, ": SRL: %d >> %d = %d", v0x11f6153a0_0, v0x11f6152f0_0, v0x11f615260_0 {0 0 0};
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x11f615140_0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x11f6152f0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x11f6153a0_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0x11f615680_0;
    %load/vec4 v0x11f6157b0_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 110 "$display", $time, ": MULT: %d * %d = %d (hi: %d, lo: %d)", v0x11f6152f0_0, v0x11f6153a0_0, S<0,vec4,u64>, v0x11f615680_0, v0x11f6157b0_0 {1 0 0};
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x11f615140_0, 0, 4;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x11f6152f0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x11f6153a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 117 "$display", $time, ": DIV: %d / %d = %d (quotient: %d, remainder: %d)", v0x11f6152f0_0, v0x11f6153a0_0, v0x11f6157b0_0, v0x11f6157b0_0, v0x11f615680_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f6155d0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 123 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "alu.v";
