// Seed: 3952461126
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    module_0,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  assign module_1.id_1 = 0;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_18;
  ;
  logic id_19;
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    input  wor  id_2
);
  logic [7:0] id_4 = id_2;
  assign id_1 = 1;
  wire ["" ==  1 : 1] id_5 = id_4[-1==-1+:1];
  notif0 primCall (id_1, id_5, id_2);
  assign id_1 = 1'h0;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  final $clog2(28);
  ;
endmodule
