
Laboratory7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000b20  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000444  20000000  00000b20  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000458  20000444  00000f64  00020444  2**2
                  ALLOC
  3 .stack        00002004  2000089c  000013bc  00020444  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020444  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002046c  2**0
                  CONTENTS, READONLY
  6 .debug_info   000104d2  00000000  00000000  000204c5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000b67  00000000  00000000  00030997  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00000eac  00000000  00000000  000314fe  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000148  00000000  00000000  000323aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000100  00000000  00000000  000324f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000119d2  00000000  00000000  000325f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00002d11  00000000  00000000  00043fc4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0006ef61  00000000  00000000  00046cd5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000464  00000000  00000000  000b5c38  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
   0:	a0 28 00 20 7d 03 00 00 79 03 00 00 79 03 00 00     .(. }...y...y...
	...
  2c:	79 03 00 00 00 00 00 00 00 00 00 00 79 03 00 00     y...........y...
  3c:	79 03 00 00 79 03 00 00 79 03 00 00 79 03 00 00     y...y...y...y...
  4c:	79 03 00 00 79 03 00 00 79 03 00 00 79 03 00 00     y...y...y...y...
  5c:	79 03 00 00 79 03 00 00 79 03 00 00 79 03 00 00     y...y...y...y...
  6c:	79 03 00 00 79 03 00 00 79 03 00 00 79 03 00 00     y...y...y...y...
  7c:	79 03 00 00 79 03 00 00 79 03 00 00 79 03 00 00     y...y...y...y...
  8c:	79 03 00 00 79 03 00 00 00 00 00 00 00 00 00 00     y...y...........
  9c:	79 03 00 00 79 03 00 00 79 03 00 00 79 03 00 00     y...y...y...y...
  ac:	79 03 00 00 00 00 00 00                             y.......

000000b4 <__do_global_dtors_aux>:
  b4:	b510      	push	{r4, lr}
  b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
  b8:	7823      	ldrb	r3, [r4, #0]
  ba:	2b00      	cmp	r3, #0
  bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
  be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
  c0:	2b00      	cmp	r3, #0
  c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
  c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
  c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
  c8:	bf00      	nop
  ca:	2301      	movs	r3, #1
  cc:	7023      	strb	r3, [r4, #0]
  ce:	bd10      	pop	{r4, pc}
  d0:	20000444 	.word	0x20000444
  d4:	00000000 	.word	0x00000000
  d8:	00000b20 	.word	0x00000b20

000000dc <frame_dummy>:
  dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
  de:	b510      	push	{r4, lr}
  e0:	2b00      	cmp	r3, #0
  e2:	d003      	beq.n	ec <frame_dummy+0x10>
  e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
  e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
  e8:	e000      	b.n	ec <frame_dummy+0x10>
  ea:	bf00      	nop
  ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
  ee:	6803      	ldr	r3, [r0, #0]
  f0:	2b00      	cmp	r3, #0
  f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
  f4:	bd10      	pop	{r4, pc}
  f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
  f8:	2b00      	cmp	r3, #0
  fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
  fc:	4798      	blx	r3
  fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
 100:	00000000 	.word	0x00000000
 104:	20000448 	.word	0x20000448
 108:	00000b20 	.word	0x00000b20
 10c:	00000b20 	.word	0x00000b20
 110:	00000000 	.word	0x00000000

00000114 <sendUART1char>:
static char uc;
static char zs;

static void sendUART1char(char s)
{
  while (!(SERCOM0->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE));
 114:	4b03      	ldr	r3, [pc, #12]	; (124 <sendUART1char+0x10>)
 116:	7e1b      	ldrb	r3, [r3, #24]
 118:	07db      	lsls	r3, r3, #31
 11a:	d5fb      	bpl.n	114 <sendUART1char>
  SERCOM0->USART.DATA.reg = s;
 11c:	b280      	uxth	r0, r0
 11e:	4b01      	ldr	r3, [pc, #4]	; (124 <sendUART1char+0x10>)
 120:	8518      	strh	r0, [r3, #40]	; 0x28
}
 122:	4770      	bx	lr
 124:	42000800 	.word	0x42000800

00000128 <myputchar>:

/* "print.h" uses this function for is's printf implementation */
static void myputchar(char c)
{
 128:	b510      	push	{r4, lr}
 12a:	0004      	movs	r4, r0
  if(c=='\n')
 12c:	280a      	cmp	r0, #10
 12e:	d003      	beq.n	138 <myputchar+0x10>
    sendUART1char('\r');
  sendUART1char(c);
 130:	0020      	movs	r0, r4
 132:	4b03      	ldr	r3, [pc, #12]	; (140 <myputchar+0x18>)
 134:	4798      	blx	r3
}
 136:	bd10      	pop	{r4, pc}
    sendUART1char('\r');
 138:	200d      	movs	r0, #13
 13a:	4b01      	ldr	r3, [pc, #4]	; (140 <myputchar+0x18>)
 13c:	4798      	blx	r3
 13e:	e7f7      	b.n	130 <myputchar+0x8>
 140:	00000115 	.word	0x00000115

00000144 <out>:
    //return 0;
//}


static void out(char c) {
    *bf++ = c;
 144:	4a02      	ldr	r2, [pc, #8]	; (150 <out+0xc>)
 146:	6813      	ldr	r3, [r2, #0]
 148:	1c59      	adds	r1, r3, #1
 14a:	6011      	str	r1, [r2, #0]
 14c:	7018      	strb	r0, [r3, #0]
    }
 14e:	4770      	bx	lr
 150:	20000460 	.word	0x20000460

00000154 <outDgt>:

static void outDgt(char dgt) {
 154:	b510      	push	{r4, lr}
 156:	0003      	movs	r3, r0
	out(dgt+(dgt<10 ? '0' : (uc ? 'A' : 'a')-10));
 158:	2809      	cmp	r0, #9
 15a:	d907      	bls.n	16c <outDgt+0x18>
 15c:	4a08      	ldr	r2, [pc, #32]	; (180 <outDgt+0x2c>)
 15e:	7912      	ldrb	r2, [r2, #4]
 160:	2a00      	cmp	r2, #0
 162:	d101      	bne.n	168 <outDgt+0x14>
 164:	2057      	movs	r0, #87	; 0x57
 166:	e002      	b.n	16e <outDgt+0x1a>
 168:	2037      	movs	r0, #55	; 0x37
 16a:	e000      	b.n	16e <outDgt+0x1a>
 16c:	2030      	movs	r0, #48	; 0x30
 16e:	18c0      	adds	r0, r0, r3
 170:	b2c0      	uxtb	r0, r0
 172:	4b04      	ldr	r3, [pc, #16]	; (184 <outDgt+0x30>)
 174:	4798      	blx	r3
	zs=1;
 176:	2201      	movs	r2, #1
 178:	4b01      	ldr	r3, [pc, #4]	; (180 <outDgt+0x2c>)
 17a:	715a      	strb	r2, [r3, #5]
    }
 17c:	bd10      	pop	{r4, pc}
 17e:	46c0      	nop			; (mov r8, r8)
 180:	20000460 	.word	0x20000460
 184:	00000145 	.word	0x00000145

00000188 <divOut>:
	
static void divOut(unsigned int div) {
 188:	b510      	push	{r4, lr}
    unsigned char dgt=0;
	num &= 0xffff; // just for testing the code  with 32 bit ints
 18a:	4a0d      	ldr	r2, [pc, #52]	; (1c0 <divOut+0x38>)
 18c:	6893      	ldr	r3, [r2, #8]
 18e:	041b      	lsls	r3, r3, #16
 190:	0c1b      	lsrs	r3, r3, #16
 192:	6093      	str	r3, [r2, #8]
    unsigned char dgt=0;
 194:	2200      	movs	r2, #0
	while (num>=div) {
 196:	e004      	b.n	1a2 <divOut+0x1a>
		num -= div;
 198:	1a1b      	subs	r3, r3, r0
 19a:	4909      	ldr	r1, [pc, #36]	; (1c0 <divOut+0x38>)
 19c:	608b      	str	r3, [r1, #8]
		dgt++;
 19e:	3201      	adds	r2, #1
 1a0:	b2d2      	uxtb	r2, r2
	while (num>=div) {
 1a2:	4b07      	ldr	r3, [pc, #28]	; (1c0 <divOut+0x38>)
 1a4:	689b      	ldr	r3, [r3, #8]
 1a6:	4283      	cmp	r3, r0
 1a8:	d2f6      	bcs.n	198 <divOut+0x10>
		}
	if (zs || dgt>0) 
 1aa:	4b05      	ldr	r3, [pc, #20]	; (1c0 <divOut+0x38>)
 1ac:	795b      	ldrb	r3, [r3, #5]
 1ae:	2b00      	cmp	r3, #0
 1b0:	d101      	bne.n	1b6 <divOut+0x2e>
 1b2:	2a00      	cmp	r2, #0
 1b4:	d002      	beq.n	1bc <divOut+0x34>
		outDgt(dgt);
 1b6:	0010      	movs	r0, r2
 1b8:	4b02      	ldr	r3, [pc, #8]	; (1c4 <divOut+0x3c>)
 1ba:	4798      	blx	r3
    }	
 1bc:	bd10      	pop	{r4, pc}
 1be:	46c0      	nop			; (mov r8, r8)
 1c0:	20000460 	.word	0x20000460
 1c4:	00000155 	.word	0x00000155

000001c8 <tfp_printf>:

void tfp_printf(char *fmt, ...)
	{
 1c8:	b40f      	push	{r0, r1, r2, r3}
 1ca:	b5f0      	push	{r4, r5, r6, r7, lr}
 1cc:	46c6      	mov	lr, r8
 1ce:	b500      	push	{lr}
 1d0:	b082      	sub	sp, #8
 1d2:	ab08      	add	r3, sp, #32
 1d4:	cb10      	ldmia	r3!, {r4}
	va_list va;
	char ch;
	char* p;
	
	va_start(va,fmt);
 1d6:	9301      	str	r3, [sp, #4]
	
	while ((ch=*(fmt++))) {
 1d8:	e0b0      	b.n	33c <tfp_printf+0x174>
			myputchar(ch);
			}
		else {
			char lz=0;
			char w=0;
			ch=*(fmt++);
 1da:	3402      	adds	r4, #2
 1dc:	7829      	ldrb	r1, [r5, #0]
			if (ch=='0') {
 1de:	2930      	cmp	r1, #48	; 0x30
 1e0:	d019      	beq.n	216 <tfp_printf+0x4e>
			char lz=0;
 1e2:	2500      	movs	r5, #0
				ch=*(fmt++);
				lz=1;
				}
			if (ch>='0' && ch<='9') {
 1e4:	000b      	movs	r3, r1
 1e6:	3b30      	subs	r3, #48	; 0x30
 1e8:	b2db      	uxtb	r3, r3
 1ea:	2b09      	cmp	r3, #9
 1ec:	d929      	bls.n	242 <tfp_printf+0x7a>
			char w=0;
 1ee:	2600      	movs	r6, #0
				while (ch>='0' && ch<='9') {
					w=(((w<<2)+w)<<1)+ch-'0';
					ch=*fmt++;
					}
				}
			bf=buf;
 1f0:	4b5b      	ldr	r3, [pc, #364]	; (360 <tfp_printf+0x198>)
 1f2:	001a      	movs	r2, r3
 1f4:	320c      	adds	r2, #12
 1f6:	601a      	str	r2, [r3, #0]
			p=bf;
			zs=0;
 1f8:	2200      	movs	r2, #0
 1fa:	715a      	strb	r2, [r3, #5]
			switch (ch) {
 1fc:	2963      	cmp	r1, #99	; 0x63
 1fe:	d069      	beq.n	2d4 <tfp_printf+0x10c>
 200:	d821      	bhi.n	246 <tfp_printf+0x7e>
 202:	2925      	cmp	r1, #37	; 0x25
 204:	d074      	beq.n	2f0 <tfp_printf+0x128>
 206:	2958      	cmp	r1, #88	; 0x58
 208:	d024      	beq.n	254 <tfp_printf+0x8c>
 20a:	2900      	cmp	r1, #0
 20c:	d100      	bne.n	210 <tfp_printf+0x48>
 20e:	e0a0      	b.n	352 <tfp_printf+0x18a>
			p=bf;
 210:	4f53      	ldr	r7, [pc, #332]	; (360 <tfp_printf+0x198>)
 212:	370c      	adds	r7, #12
 214:	e050      	b.n	2b8 <tfp_printf+0xf0>
				ch=*(fmt++);
 216:	1cac      	adds	r4, r5, #2
 218:	7869      	ldrb	r1, [r5, #1]
				lz=1;
 21a:	2501      	movs	r5, #1
 21c:	e7e2      	b.n	1e4 <tfp_printf+0x1c>
					w=(((w<<2)+w)<<1)+ch-'0';
 21e:	00b2      	lsls	r2, r6, #2
 220:	b2d2      	uxtb	r2, r2
 222:	18b2      	adds	r2, r6, r2
 224:	b2d3      	uxtb	r3, r2
 226:	005b      	lsls	r3, r3, #1
 228:	b2db      	uxtb	r3, r3
 22a:	18cb      	adds	r3, r1, r3
 22c:	b2db      	uxtb	r3, r3
 22e:	3b30      	subs	r3, #48	; 0x30
 230:	b2de      	uxtb	r6, r3
					ch=*fmt++;
 232:	7821      	ldrb	r1, [r4, #0]
 234:	3401      	adds	r4, #1
				while (ch>='0' && ch<='9') {
 236:	000b      	movs	r3, r1
 238:	3b30      	subs	r3, #48	; 0x30
 23a:	b2db      	uxtb	r3, r3
 23c:	2b09      	cmp	r3, #9
 23e:	d9ee      	bls.n	21e <tfp_printf+0x56>
 240:	e7d6      	b.n	1f0 <tfp_printf+0x28>
 242:	2600      	movs	r6, #0
 244:	e7f7      	b.n	236 <tfp_printf+0x6e>
			switch (ch) {
 246:	2973      	cmp	r1, #115	; 0x73
 248:	d04d      	beq.n	2e6 <tfp_printf+0x11e>
 24a:	d91c      	bls.n	286 <tfp_printf+0xbe>
 24c:	2975      	cmp	r1, #117	; 0x75
 24e:	d01c      	beq.n	28a <tfp_printf+0xc2>
 250:	2978      	cmp	r1, #120	; 0x78
 252:	d1dd      	bne.n	210 <tfp_printf+0x48>
					divOut(10);
					outDgt(num);
					break;
				case 'x': 
				case 'X' : 
				    uc= ch=='X';
 254:	3958      	subs	r1, #88	; 0x58
 256:	424b      	negs	r3, r1
 258:	414b      	adcs	r3, r1
 25a:	4f41      	ldr	r7, [pc, #260]	; (360 <tfp_printf+0x198>)
 25c:	713b      	strb	r3, [r7, #4]
					num=va_arg(va, unsigned int);
 25e:	9b01      	ldr	r3, [sp, #4]
 260:	1d1a      	adds	r2, r3, #4
 262:	9201      	str	r2, [sp, #4]
 264:	681b      	ldr	r3, [r3, #0]
 266:	60bb      	str	r3, [r7, #8]
					divOut(0x1000);
 268:	2080      	movs	r0, #128	; 0x80
 26a:	0140      	lsls	r0, r0, #5
 26c:	4b3d      	ldr	r3, [pc, #244]	; (364 <tfp_printf+0x19c>)
 26e:	4698      	mov	r8, r3
 270:	4798      	blx	r3
					divOut(0x100);
 272:	2080      	movs	r0, #128	; 0x80
 274:	0040      	lsls	r0, r0, #1
 276:	47c0      	blx	r8
					divOut(0x10);
 278:	2010      	movs	r0, #16
 27a:	47c0      	blx	r8
					outDgt(num);
 27c:	7a38      	ldrb	r0, [r7, #8]
 27e:	4b3a      	ldr	r3, [pc, #232]	; (368 <tfp_printf+0x1a0>)
 280:	4798      	blx	r3
			p=bf;
 282:	370c      	adds	r7, #12
					break;
 284:	e018      	b.n	2b8 <tfp_printf+0xf0>
			switch (ch) {
 286:	2964      	cmp	r1, #100	; 0x64
 288:	d1c2      	bne.n	210 <tfp_printf+0x48>
					num=va_arg(va, unsigned int);
 28a:	9b01      	ldr	r3, [sp, #4]
 28c:	1d1a      	adds	r2, r3, #4
 28e:	9201      	str	r2, [sp, #4]
 290:	681b      	ldr	r3, [r3, #0]
 292:	4a33      	ldr	r2, [pc, #204]	; (360 <tfp_printf+0x198>)
 294:	6093      	str	r3, [r2, #8]
					if (ch=='d' && (int)num<0) {
 296:	2964      	cmp	r1, #100	; 0x64
 298:	d014      	beq.n	2c4 <tfp_printf+0xfc>
					divOut(10000);
 29a:	4834      	ldr	r0, [pc, #208]	; (36c <tfp_printf+0x1a4>)
 29c:	4f31      	ldr	r7, [pc, #196]	; (364 <tfp_printf+0x19c>)
 29e:	47b8      	blx	r7
					divOut(1000);
 2a0:	20fa      	movs	r0, #250	; 0xfa
 2a2:	0080      	lsls	r0, r0, #2
 2a4:	47b8      	blx	r7
					divOut(100);
 2a6:	2064      	movs	r0, #100	; 0x64
 2a8:	47b8      	blx	r7
					divOut(10);
 2aa:	200a      	movs	r0, #10
 2ac:	47b8      	blx	r7
					outDgt(num);
 2ae:	4f2c      	ldr	r7, [pc, #176]	; (360 <tfp_printf+0x198>)
 2b0:	7a38      	ldrb	r0, [r7, #8]
 2b2:	4b2d      	ldr	r3, [pc, #180]	; (368 <tfp_printf+0x1a0>)
 2b4:	4798      	blx	r3
			p=bf;
 2b6:	370c      	adds	r7, #12
				case '%' :
					out('%');
				default:
					break;
				}
			*bf=0;
 2b8:	4b29      	ldr	r3, [pc, #164]	; (360 <tfp_printf+0x198>)
 2ba:	2200      	movs	r2, #0
 2bc:	6819      	ldr	r1, [r3, #0]
 2be:	700a      	strb	r2, [r1, #0]
			bf=p;
 2c0:	601f      	str	r7, [r3, #0]
			while (*bf++ && w > 0)
 2c2:	e01d      	b.n	300 <tfp_printf+0x138>
					if (ch=='d' && (int)num<0) {
 2c4:	2b00      	cmp	r3, #0
 2c6:	dae8      	bge.n	29a <tfp_printf+0xd2>
						num = -(int)num;
 2c8:	425b      	negs	r3, r3
 2ca:	6093      	str	r3, [r2, #8]
						out('-');
 2cc:	202d      	movs	r0, #45	; 0x2d
 2ce:	4b28      	ldr	r3, [pc, #160]	; (370 <tfp_printf+0x1a8>)
 2d0:	4798      	blx	r3
 2d2:	e7e2      	b.n	29a <tfp_printf+0xd2>
					out((char)(va_arg(va, int)));
 2d4:	9b01      	ldr	r3, [sp, #4]
 2d6:	1d1a      	adds	r2, r3, #4
 2d8:	9201      	str	r2, [sp, #4]
 2da:	7818      	ldrb	r0, [r3, #0]
 2dc:	4b24      	ldr	r3, [pc, #144]	; (370 <tfp_printf+0x1a8>)
 2de:	4798      	blx	r3
			p=bf;
 2e0:	4f1f      	ldr	r7, [pc, #124]	; (360 <tfp_printf+0x198>)
 2e2:	370c      	adds	r7, #12
					break;
 2e4:	e7e8      	b.n	2b8 <tfp_printf+0xf0>
					p=va_arg(va, char*);
 2e6:	9b01      	ldr	r3, [sp, #4]
 2e8:	1d1a      	adds	r2, r3, #4
 2ea:	9201      	str	r2, [sp, #4]
 2ec:	681f      	ldr	r7, [r3, #0]
					break;
 2ee:	e7e3      	b.n	2b8 <tfp_printf+0xf0>
					out('%');
 2f0:	2025      	movs	r0, #37	; 0x25
 2f2:	4b1f      	ldr	r3, [pc, #124]	; (370 <tfp_printf+0x1a8>)
 2f4:	4798      	blx	r3
			p=bf;
 2f6:	4f1a      	ldr	r7, [pc, #104]	; (360 <tfp_printf+0x198>)
 2f8:	370c      	adds	r7, #12
 2fa:	e7dd      	b.n	2b8 <tfp_printf+0xf0>
				w--;
 2fc:	3e01      	subs	r6, #1
 2fe:	b2f6      	uxtb	r6, r6
			while (*bf++ && w > 0)
 300:	4a17      	ldr	r2, [pc, #92]	; (360 <tfp_printf+0x198>)
 302:	6813      	ldr	r3, [r2, #0]
 304:	1c59      	adds	r1, r3, #1
 306:	6011      	str	r1, [r2, #0]
 308:	781b      	ldrb	r3, [r3, #0]
 30a:	2b00      	cmp	r3, #0
 30c:	d006      	beq.n	31c <tfp_printf+0x154>
 30e:	2e00      	cmp	r6, #0
 310:	d1f4      	bne.n	2fc <tfp_printf+0x134>
 312:	e003      	b.n	31c <tfp_printf+0x154>
			while (w-- > 0) 
				myputchar(lz ? '0' : ' ');
 314:	2020      	movs	r0, #32
 316:	4b17      	ldr	r3, [pc, #92]	; (374 <tfp_printf+0x1ac>)
 318:	4798      	blx	r3
			while (w-- > 0) 
 31a:	4646      	mov	r6, r8
 31c:	1e73      	subs	r3, r6, #1
 31e:	b2db      	uxtb	r3, r3
 320:	4698      	mov	r8, r3
 322:	2e00      	cmp	r6, #0
 324:	d006      	beq.n	334 <tfp_printf+0x16c>
				myputchar(lz ? '0' : ' ');
 326:	2d00      	cmp	r5, #0
 328:	d0f4      	beq.n	314 <tfp_printf+0x14c>
 32a:	2030      	movs	r0, #48	; 0x30
 32c:	e7f3      	b.n	316 <tfp_printf+0x14e>
			while ((ch= *p++))
				myputchar(ch);
 32e:	4b11      	ldr	r3, [pc, #68]	; (374 <tfp_printf+0x1ac>)
 330:	4798      	blx	r3
			while ((ch= *p++))
 332:	002f      	movs	r7, r5
 334:	1c7d      	adds	r5, r7, #1
 336:	7838      	ldrb	r0, [r7, #0]
 338:	2800      	cmp	r0, #0
 33a:	d1f8      	bne.n	32e <tfp_printf+0x166>
	while ((ch=*(fmt++))) {
 33c:	1c65      	adds	r5, r4, #1
 33e:	7820      	ldrb	r0, [r4, #0]
 340:	2800      	cmp	r0, #0
 342:	d006      	beq.n	352 <tfp_printf+0x18a>
		if (ch!='%') {
 344:	2825      	cmp	r0, #37	; 0x25
 346:	d100      	bne.n	34a <tfp_printf+0x182>
 348:	e747      	b.n	1da <tfp_printf+0x12>
			myputchar(ch);
 34a:	4b0a      	ldr	r3, [pc, #40]	; (374 <tfp_printf+0x1ac>)
 34c:	4798      	blx	r3
	while ((ch=*(fmt++))) {
 34e:	002c      	movs	r4, r5
 350:	e7f4      	b.n	33c <tfp_printf+0x174>
			}
		}
	abort:;
	va_end(va);
	}
 352:	b002      	add	sp, #8
 354:	bc04      	pop	{r2}
 356:	4690      	mov	r8, r2
 358:	bcf0      	pop	{r4, r5, r6, r7}
 35a:	bc08      	pop	{r3}
 35c:	b004      	add	sp, #16
 35e:	4718      	bx	r3
 360:	20000460 	.word	0x20000460
 364:	00000189 	.word	0x00000189
 368:	00000155 	.word	0x00000155
 36c:	00002710 	.word	0x00002710
 370:	00000145 	.word	0x00000145
 374:	00000129 	.word	0x00000129

00000378 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
 378:	e7fe      	b.n	378 <Dummy_Handler>
	...

0000037c <Reset_Handler>:
{
 37c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
 37e:	4a23      	ldr	r2, [pc, #140]	; (40c <Reset_Handler+0x90>)
 380:	4b23      	ldr	r3, [pc, #140]	; (410 <Reset_Handler+0x94>)
 382:	429a      	cmp	r2, r3
 384:	d009      	beq.n	39a <Reset_Handler+0x1e>
 386:	4b22      	ldr	r3, [pc, #136]	; (410 <Reset_Handler+0x94>)
 388:	4a20      	ldr	r2, [pc, #128]	; (40c <Reset_Handler+0x90>)
 38a:	e003      	b.n	394 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
 38c:	6811      	ldr	r1, [r2, #0]
 38e:	6019      	str	r1, [r3, #0]
 390:	3304      	adds	r3, #4
 392:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
 394:	491f      	ldr	r1, [pc, #124]	; (414 <Reset_Handler+0x98>)
 396:	428b      	cmp	r3, r1
 398:	d3f8      	bcc.n	38c <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
 39a:	4b1f      	ldr	r3, [pc, #124]	; (418 <Reset_Handler+0x9c>)
 39c:	e002      	b.n	3a4 <Reset_Handler+0x28>
                *pDest++ = 0;
 39e:	2200      	movs	r2, #0
 3a0:	601a      	str	r2, [r3, #0]
 3a2:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
 3a4:	4a1d      	ldr	r2, [pc, #116]	; (41c <Reset_Handler+0xa0>)
 3a6:	4293      	cmp	r3, r2
 3a8:	d3f9      	bcc.n	39e <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
 3aa:	4a1d      	ldr	r2, [pc, #116]	; (420 <Reset_Handler+0xa4>)
 3ac:	21ff      	movs	r1, #255	; 0xff
 3ae:	4b1d      	ldr	r3, [pc, #116]	; (424 <Reset_Handler+0xa8>)
 3b0:	438b      	bics	r3, r1
 3b2:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
 3b4:	39fd      	subs	r1, #253	; 0xfd
 3b6:	2390      	movs	r3, #144	; 0x90
 3b8:	005b      	lsls	r3, r3, #1
 3ba:	4a1b      	ldr	r2, [pc, #108]	; (428 <Reset_Handler+0xac>)
 3bc:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
 3be:	4a1b      	ldr	r2, [pc, #108]	; (42c <Reset_Handler+0xb0>)
 3c0:	78d3      	ldrb	r3, [r2, #3]
 3c2:	2503      	movs	r5, #3
 3c4:	43ab      	bics	r3, r5
 3c6:	2402      	movs	r4, #2
 3c8:	4323      	orrs	r3, r4
 3ca:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
 3cc:	78d3      	ldrb	r3, [r2, #3]
 3ce:	270c      	movs	r7, #12
 3d0:	43bb      	bics	r3, r7
 3d2:	2608      	movs	r6, #8
 3d4:	4333      	orrs	r3, r6
 3d6:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
 3d8:	4b15      	ldr	r3, [pc, #84]	; (430 <Reset_Handler+0xb4>)
 3da:	7b98      	ldrb	r0, [r3, #14]
 3dc:	2230      	movs	r2, #48	; 0x30
 3de:	4390      	bics	r0, r2
 3e0:	2220      	movs	r2, #32
 3e2:	4310      	orrs	r0, r2
 3e4:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
 3e6:	7b99      	ldrb	r1, [r3, #14]
 3e8:	43b9      	bics	r1, r7
 3ea:	4331      	orrs	r1, r6
 3ec:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
 3ee:	7b9a      	ldrb	r2, [r3, #14]
 3f0:	43aa      	bics	r2, r5
 3f2:	4322      	orrs	r2, r4
 3f4:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
 3f6:	4a0f      	ldr	r2, [pc, #60]	; (434 <Reset_Handler+0xb8>)
 3f8:	6851      	ldr	r1, [r2, #4]
 3fa:	2380      	movs	r3, #128	; 0x80
 3fc:	430b      	orrs	r3, r1
 3fe:	6053      	str	r3, [r2, #4]
        __libc_init_array();
 400:	4b0d      	ldr	r3, [pc, #52]	; (438 <Reset_Handler+0xbc>)
 402:	4798      	blx	r3
        main();
 404:	4b0d      	ldr	r3, [pc, #52]	; (43c <Reset_Handler+0xc0>)
 406:	4798      	blx	r3
 408:	e7fe      	b.n	408 <Reset_Handler+0x8c>
 40a:	46c0      	nop			; (mov r8, r8)
 40c:	00000b20 	.word	0x00000b20
 410:	20000000 	.word	0x20000000
 414:	20000444 	.word	0x20000444
 418:	20000444 	.word	0x20000444
 41c:	2000089c 	.word	0x2000089c
 420:	e000ed00 	.word	0xe000ed00
 424:	00000000 	.word	0x00000000
 428:	41007000 	.word	0x41007000
 42c:	41005000 	.word	0x41005000
 430:	41004800 	.word	0x41004800
 434:	41004000 	.word	0x41004000
 438:	000008a1 	.word	0x000008a1
 43c:	00000661 	.word	0x00000661

00000440 <SystemInit>:
 *         Initialize the System and update the SystemCoreClock variable.
 */
void SystemInit(void)
{
        // Keep the default device state after reset
        SystemCoreClock = __SYSTEM_CLOCK;
 440:	4a01      	ldr	r2, [pc, #4]	; (448 <SystemInit+0x8>)
 442:	4b02      	ldr	r3, [pc, #8]	; (44c <SystemInit+0xc>)
 444:	601a      	str	r2, [r3, #0]
        return;
}
 446:	4770      	bx	lr
 448:	000f4240 	.word	0x000f4240
 44c:	20000000 	.word	0x20000000

00000450 <initCycles>:
		
	}
	//Write your code here
	myprintf("\nDone");
}
void initCycles(void){
 450:	b510      	push	{r4, lr}
	uint32_t i;
	REG_PORT_OUTSET0 = PORT_PA18;
 452:	2280      	movs	r2, #128	; 0x80
 454:	02d2      	lsls	r2, r2, #11
 456:	4b05      	ldr	r3, [pc, #20]	; (46c <initCycles+0x1c>)
 458:	601a      	str	r2, [r3, #0]
	for(i=0;i<76;i++)
 45a:	2400      	movs	r4, #0
 45c:	e003      	b.n	466 <initCycles+0x16>
	spiSend(0xFF);
 45e:	20ff      	movs	r0, #255	; 0xff
 460:	4b03      	ldr	r3, [pc, #12]	; (470 <initCycles+0x20>)
 462:	4798      	blx	r3
	for(i=0;i<76;i++)
 464:	3401      	adds	r4, #1
 466:	2c4b      	cmp	r4, #75	; 0x4b
 468:	d9f9      	bls.n	45e <initCycles+0xe>
}
 46a:	bd10      	pop	{r4, pc}
 46c:	41004418 	.word	0x41004418
 470:	000007e1 	.word	0x000007e1

00000474 <spiXchg>:
//ADD spiXchg FUNCTION TO THE “spi.c” FILE
uint32_t spiXchg(const uint8_t * send_buff, uint32_t bc, uint8_t * receive_buff ) {
 474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 476:	46ce      	mov	lr, r9
 478:	4647      	mov	r7, r8
 47a:	b580      	push	{r7, lr}
 47c:	000f      	movs	r7, r1
 47e:	4690      	mov	r8, r2
	uint8_t temp = 0xFF;
	uint32_t i;
	uint8_t temp_cmd = send_buff[0];
 480:	7803      	ldrb	r3, [r0, #0]
 482:	4699      	mov	r9, r3
	REG_PORT_OUTCLR0 = PORT_PA18;
 484:	2280      	movs	r2, #128	; 0x80
 486:	02d2      	lsls	r2, r2, #11
 488:	4b35      	ldr	r3, [pc, #212]	; (560 <spiXchg+0xec>)
 48a:	601a      	str	r2, [r3, #0]
	for(i=0; i< bc; i++) {
 48c:	2400      	movs	r4, #0
	uint8_t temp = 0xFF;
 48e:	26ff      	movs	r6, #255	; 0xff
	for(i=0; i< bc; i++) {
 490:	e006      	b.n	4a0 <spiXchg+0x2c>
		temp = spiSend(*(send_buff++));
 492:	1c45      	adds	r5, r0, #1
 494:	7800      	ldrb	r0, [r0, #0]
 496:	4b33      	ldr	r3, [pc, #204]	; (564 <spiXchg+0xf0>)
 498:	4798      	blx	r3
 49a:	0006      	movs	r6, r0
	for(i=0; i< bc; i++) {
 49c:	3401      	adds	r4, #1
		temp = spiSend(*(send_buff++));
 49e:	0028      	movs	r0, r5
	for(i=0; i< bc; i++) {
 4a0:	42bc      	cmp	r4, r7
 4a2:	d3f6      	bcc.n	492 <spiXchg+0x1e>
		//myprintf(" %x", temp);
	}
	switch(temp_cmd) {
 4a4:	464b      	mov	r3, r9
 4a6:	2b48      	cmp	r3, #72	; 0x48
 4a8:	d031      	beq.n	50e <spiXchg+0x9a>
 4aa:	d906      	bls.n	4ba <spiXchg+0x46>
 4ac:	464b      	mov	r3, r9
 4ae:	2b69      	cmp	r3, #105	; 0x69
 4b0:	d041      	beq.n	536 <spiXchg+0xc2>
 4b2:	2b77      	cmp	r3, #119	; 0x77
 4b4:	d150      	bne.n	558 <spiXchg+0xe4>
 4b6:	2400      	movs	r4, #0
 4b8:	e04b      	b.n	552 <spiXchg+0xde>
 4ba:	2b40      	cmp	r3, #64	; 0x40
 4bc:	d14c      	bne.n	558 <spiXchg+0xe4>
 4be:	2400      	movs	r4, #0
 4c0:	e00b      	b.n	4da <spiXchg+0x66>
		case kCMD00 :
		for(i=0; i<LENGTH_R1; i++) {
			temp = spiSend(0xFF);
 4c2:	20ff      	movs	r0, #255	; 0xff
 4c4:	4b27      	ldr	r3, [pc, #156]	; (564 <spiXchg+0xf0>)
 4c6:	4798      	blx	r3
 4c8:	0005      	movs	r5, r0
 4ca:	0006      	movs	r6, r0
			myprintf(" %x", temp);
 4cc:	0001      	movs	r1, r0
 4ce:	4826      	ldr	r0, [pc, #152]	; (568 <spiXchg+0xf4>)
 4d0:	4b26      	ldr	r3, [pc, #152]	; (56c <spiXchg+0xf8>)
 4d2:	4798      	blx	r3
			receive_buff[i]=temp;
 4d4:	4643      	mov	r3, r8
 4d6:	551d      	strb	r5, [r3, r4]
		for(i=0; i<LENGTH_R1; i++) {
 4d8:	3401      	adds	r4, #1
 4da:	2c02      	cmp	r4, #2
 4dc:	d9f1      	bls.n	4c2 <spiXchg+0x4e>
		}
		break;
		default :
		myprintf("\n Error in CMD");
	}
	REG_PORT_OUTSET0 = PORT_PA18;
 4de:	2280      	movs	r2, #128	; 0x80
 4e0:	02d2      	lsls	r2, r2, #11
 4e2:	4b23      	ldr	r3, [pc, #140]	; (570 <spiXchg+0xfc>)
 4e4:	601a      	str	r2, [r3, #0]
	return(temp);
}
 4e6:	0030      	movs	r0, r6
 4e8:	bc0c      	pop	{r2, r3}
 4ea:	4690      	mov	r8, r2
 4ec:	4699      	mov	r9, r3
 4ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			temp = spiSend(0xFF);
 4f0:	20ff      	movs	r0, #255	; 0xff
 4f2:	4b1c      	ldr	r3, [pc, #112]	; (564 <spiXchg+0xf0>)
 4f4:	4798      	blx	r3
 4f6:	0005      	movs	r5, r0
 4f8:	0006      	movs	r6, r0
			myprintf(" %x", temp);
 4fa:	0001      	movs	r1, r0
 4fc:	481a      	ldr	r0, [pc, #104]	; (568 <spiXchg+0xf4>)
 4fe:	4b1b      	ldr	r3, [pc, #108]	; (56c <spiXchg+0xf8>)
 500:	4798      	blx	r3
			receive_buff[i]=temp;
 502:	4643      	mov	r3, r8
 504:	551d      	strb	r5, [r3, r4]
		for(i=0; i<LENGTH_R7; i++) {
 506:	3401      	adds	r4, #1
 508:	2c06      	cmp	r4, #6
 50a:	d9f1      	bls.n	4f0 <spiXchg+0x7c>
 50c:	e7e7      	b.n	4de <spiXchg+0x6a>
	switch(temp_cmd) {
 50e:	2400      	movs	r4, #0
 510:	e7fa      	b.n	508 <spiXchg+0x94>
			temp = spiSend(0xFF);
 512:	20ff      	movs	r0, #255	; 0xff
 514:	4b13      	ldr	r3, [pc, #76]	; (564 <spiXchg+0xf0>)
 516:	4798      	blx	r3
 518:	0005      	movs	r5, r0
 51a:	0006      	movs	r6, r0
			myprintf(" %x", temp);
 51c:	0001      	movs	r1, r0
 51e:	4812      	ldr	r0, [pc, #72]	; (568 <spiXchg+0xf4>)
 520:	4b12      	ldr	r3, [pc, #72]	; (56c <spiXchg+0xf8>)
 522:	4798      	blx	r3
			receive_buff[i]=temp;
 524:	4643      	mov	r3, r8
 526:	551d      	strb	r5, [r3, r4]
		for(i=0; i<LENGTH_R1-1; i++) {
 528:	3401      	adds	r4, #1
 52a:	2c01      	cmp	r4, #1
 52c:	d9f1      	bls.n	512 <spiXchg+0x9e>
		spiSend(0xFF);
 52e:	20ff      	movs	r0, #255	; 0xff
 530:	4b0c      	ldr	r3, [pc, #48]	; (564 <spiXchg+0xf0>)
 532:	4798      	blx	r3
		break;
 534:	e7d3      	b.n	4de <spiXchg+0x6a>
	switch(temp_cmd) {
 536:	2400      	movs	r4, #0
 538:	e7f7      	b.n	52a <spiXchg+0xb6>
			temp = spiSend(0xFF);
 53a:	20ff      	movs	r0, #255	; 0xff
 53c:	4b09      	ldr	r3, [pc, #36]	; (564 <spiXchg+0xf0>)
 53e:	4798      	blx	r3
 540:	0005      	movs	r5, r0
 542:	0006      	movs	r6, r0
			myprintf(" %x", temp);
 544:	0001      	movs	r1, r0
 546:	4808      	ldr	r0, [pc, #32]	; (568 <spiXchg+0xf4>)
 548:	4b08      	ldr	r3, [pc, #32]	; (56c <spiXchg+0xf8>)
 54a:	4798      	blx	r3
			receive_buff[i]=temp;
 54c:	4643      	mov	r3, r8
 54e:	551d      	strb	r5, [r3, r4]
		for(i=0; i<LENGTH_R1; i++) {
 550:	3401      	adds	r4, #1
 552:	2c02      	cmp	r4, #2
 554:	d9f1      	bls.n	53a <spiXchg+0xc6>
 556:	e7c2      	b.n	4de <spiXchg+0x6a>
		myprintf("\n Error in CMD");
 558:	4806      	ldr	r0, [pc, #24]	; (574 <spiXchg+0x100>)
 55a:	4b04      	ldr	r3, [pc, #16]	; (56c <spiXchg+0xf8>)
 55c:	4798      	blx	r3
 55e:	e7be      	b.n	4de <spiXchg+0x6a>
 560:	41004414 	.word	0x41004414
 564:	000007e1 	.word	0x000007e1
 568:	00000a68 	.word	0x00000a68
 56c:	000001c9 	.word	0x000001c9
 570:	41004418 	.word	0x41004418
 574:	00000a6c 	.word	0x00000a6c

00000578 <rcvr_datablock>:

void rcvr_datablock(const uint8_t * send_buff, uint32_t lba, uint8_t * receive_buff, uint32_t bs ) {  
 578:	b5f0      	push	{r4, r5, r6, r7, lr}
 57a:	46d6      	mov	lr, sl
 57c:	464f      	mov	r7, r9
 57e:	b580      	push	{r7, lr}
 580:	b083      	sub	sp, #12
 582:	4682      	mov	sl, r0
 584:	9101      	str	r1, [sp, #4]
 586:	0015      	movs	r5, r2
 588:	001e      	movs	r6, r3
	uint8_t temp = 0xFF; 
	uint32_t i; 
	REG_PORT_OUTCLR0 = PORT_PA18; 
 58a:	2280      	movs	r2, #128	; 0x80
 58c:	02d2      	lsls	r2, r2, #11
 58e:	4b2d      	ldr	r3, [pc, #180]	; (644 <rcvr_datablock+0xcc>)
 590:	601a      	str	r2, [r3, #0]
	myprintf("\n\n"); 
 592:	482d      	ldr	r0, [pc, #180]	; (648 <rcvr_datablock+0xd0>)
 594:	4b2d      	ldr	r3, [pc, #180]	; (64c <rcvr_datablock+0xd4>)
 596:	4699      	mov	r9, r3
 598:	4798      	blx	r3
	temp = send_buff[0]; 
 59a:	4653      	mov	r3, sl
 59c:	7818      	ldrb	r0, [r3, #0]
	temp = spiSend(temp); 
 59e:	4f2c      	ldr	r7, [pc, #176]	; (650 <rcvr_datablock+0xd8>)
 5a0:	47b8      	blx	r7
 5a2:	0001      	movs	r1, r0
	myprintf(" %x", temp); 
 5a4:	482b      	ldr	r0, [pc, #172]	; (654 <rcvr_datablock+0xdc>)
 5a6:	47c8      	blx	r9
	temp = ((uint8_t*)&lba)[3]; 
 5a8:	ac01      	add	r4, sp, #4
 5aa:	78e0      	ldrb	r0, [r4, #3]
	temp = spiSend(temp); 
 5ac:	47b8      	blx	r7
	temp = ((uint8_t*)&lba)[2]; 
 5ae:	78a0      	ldrb	r0, [r4, #2]
	temp = spiSend(temp); 
 5b0:	47b8      	blx	r7
	temp = ((uint8_t*)&lba)[1]; 
 5b2:	7860      	ldrb	r0, [r4, #1]
	temp = spiSend(temp); 
 5b4:	47b8      	blx	r7
	temp = ((uint8_t*)&lba)[0]; 
 5b6:	7820      	ldrb	r0, [r4, #0]
	temp = spiSend(temp); 
 5b8:	47b8      	blx	r7
 5ba:	0001      	movs	r1, r0
	myprintf(" %x", temp); 
 5bc:	4825      	ldr	r0, [pc, #148]	; (654 <rcvr_datablock+0xdc>)
 5be:	47c8      	blx	r9
	// Complete the code that is missing 
	temp = send_buff[5]; 
 5c0:	4653      	mov	r3, sl
 5c2:	7958      	ldrb	r0, [r3, #5]
	temp = spiSend(temp); 
 5c4:	47b8      	blx	r7
 5c6:	0001      	movs	r1, r0
	myprintf(" %x", temp); 
 5c8:	4822      	ldr	r0, [pc, #136]	; (654 <rcvr_datablock+0xdc>)
 5ca:	47c8      	blx	r9
	// Reading to find the beginning of the sector 
	temp = spiSend(0xFF); 
 5cc:	20ff      	movs	r0, #255	; 0xff
 5ce:	47b8      	blx	r7
 5d0:	0004      	movs	r4, r0
	while(temp != 0xFE){ 
 5d2:	e007      	b.n	5e4 <rcvr_datablock+0x6c>
	temp = spiSend(0xFF); 
 5d4:	20ff      	movs	r0, #255	; 0xff
 5d6:	4b1e      	ldr	r3, [pc, #120]	; (650 <rcvr_datablock+0xd8>)
 5d8:	4798      	blx	r3
 5da:	0001      	movs	r1, r0
 5dc:	0004      	movs	r4, r0
	myprintf(" %x", temp); 
 5de:	481d      	ldr	r0, [pc, #116]	; (654 <rcvr_datablock+0xdc>)
 5e0:	4b1a      	ldr	r3, [pc, #104]	; (64c <rcvr_datablock+0xd4>)
 5e2:	4798      	blx	r3
	while(temp != 0xFE){ 
 5e4:	2cfe      	cmp	r4, #254	; 0xfe
 5e6:	d1f5      	bne.n	5d4 <rcvr_datablock+0x5c>
	} 
	// Receiving the memory sector/block 
	myprintf("\n\n"); 
 5e8:	4817      	ldr	r0, [pc, #92]	; (648 <rcvr_datablock+0xd0>)
 5ea:	4b18      	ldr	r3, [pc, #96]	; (64c <rcvr_datablock+0xd4>)
 5ec:	4798      	blx	r3
	for(i=0; i< bs; i++) { 
 5ee:	2400      	movs	r4, #0
 5f0:	e019      	b.n	626 <rcvr_datablock+0xae>
		while(SERCOM1->SPI.INTFLAG.bit.DRE == 0); 
 5f2:	4b19      	ldr	r3, [pc, #100]	; (658 <rcvr_datablock+0xe0>)
 5f4:	7e1b      	ldrb	r3, [r3, #24]
 5f6:	07db      	lsls	r3, r3, #31
 5f8:	d5fb      	bpl.n	5f2 <rcvr_datablock+0x7a>
		SERCOM1->SPI.DATA.reg = 0xFF; 
 5fa:	22ff      	movs	r2, #255	; 0xff
 5fc:	4b16      	ldr	r3, [pc, #88]	; (658 <rcvr_datablock+0xe0>)
 5fe:	629a      	str	r2, [r3, #40]	; 0x28
		while(SERCOM1->SPI.INTFLAG.bit.TXC == 0); 
 600:	4b15      	ldr	r3, [pc, #84]	; (658 <rcvr_datablock+0xe0>)
 602:	7e1b      	ldrb	r3, [r3, #24]
 604:	079b      	lsls	r3, r3, #30
 606:	d5fb      	bpl.n	600 <rcvr_datablock+0x88>
		while(SERCOM1->SPI.INTFLAG.bit.RXC == 0); 
 608:	4b13      	ldr	r3, [pc, #76]	; (658 <rcvr_datablock+0xe0>)
 60a:	7e1b      	ldrb	r3, [r3, #24]
 60c:	075b      	lsls	r3, r3, #29
 60e:	d5fb      	bpl.n	608 <rcvr_datablock+0x90>
		temp = SERCOM1->SPI.DATA.reg; 
 610:	4b11      	ldr	r3, [pc, #68]	; (658 <rcvr_datablock+0xe0>)
 612:	6a9b      	ldr	r3, [r3, #40]	; 0x28
		*(receive_buff++) = temp; 
 614:	1c6f      	adds	r7, r5, #1
 616:	702b      	strb	r3, [r5, #0]
		myprintf(" %x", temp); 
 618:	21ff      	movs	r1, #255	; 0xff
 61a:	4019      	ands	r1, r3
 61c:	480d      	ldr	r0, [pc, #52]	; (654 <rcvr_datablock+0xdc>)
 61e:	4b0b      	ldr	r3, [pc, #44]	; (64c <rcvr_datablock+0xd4>)
 620:	4798      	blx	r3
	for(i=0; i< bs; i++) { 
 622:	3401      	adds	r4, #1
		*(receive_buff++) = temp; 
 624:	003d      	movs	r5, r7
	for(i=0; i< bs; i++) { 
 626:	42b4      	cmp	r4, r6
 628:	d3e3      	bcc.n	5f2 <rcvr_datablock+0x7a>
    } 
 REG_PORT_OUTSET0 = PORT_PA18; 
 62a:	2280      	movs	r2, #128	; 0x80
 62c:	02d2      	lsls	r2, r2, #11
 62e:	4b0b      	ldr	r3, [pc, #44]	; (65c <rcvr_datablock+0xe4>)
 630:	601a      	str	r2, [r3, #0]
 myprintf("\n\n"); 
 632:	4805      	ldr	r0, [pc, #20]	; (648 <rcvr_datablock+0xd0>)
 634:	4b05      	ldr	r3, [pc, #20]	; (64c <rcvr_datablock+0xd4>)
 636:	4798      	blx	r3
}
 638:	b003      	add	sp, #12
 63a:	bc0c      	pop	{r2, r3}
 63c:	4691      	mov	r9, r2
 63e:	469a      	mov	sl, r3
 640:	bdf0      	pop	{r4, r5, r6, r7, pc}
 642:	46c0      	nop			; (mov r8, r8)
 644:	41004414 	.word	0x41004414
 648:	00000a7c 	.word	0x00000a7c
 64c:	000001c9 	.word	0x000001c9
 650:	000007e1 	.word	0x000007e1
 654:	00000a68 	.word	0x00000a68
 658:	42000c00 	.word	0x42000c00
 65c:	41004418 	.word	0x41004418

00000660 <main>:
{
 660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	SystemInit();
 662:	4b2e      	ldr	r3, [pc, #184]	; (71c <main+0xbc>)
 664:	4798      	blx	r3
	UARTInit();
 666:	4b2e      	ldr	r3, [pc, #184]	; (720 <main+0xc0>)
 668:	4798      	blx	r3
	spiInit();
 66a:	4b2e      	ldr	r3, [pc, #184]	; (724 <main+0xc4>)
 66c:	4798      	blx	r3
	initCycles();
 66e:	4b2e      	ldr	r3, [pc, #184]	; (728 <main+0xc8>)
 670:	4798      	blx	r3
	while(RxBuffer[1]!=1){
 672:	e007      	b.n	684 <main+0x24>
		myprintf("\nCM0: ");
 674:	482d      	ldr	r0, [pc, #180]	; (72c <main+0xcc>)
 676:	4b2e      	ldr	r3, [pc, #184]	; (730 <main+0xd0>)
 678:	4798      	blx	r3
		spiXchg( CMD00, SIZE_SD_CMD, RxBuffer ); /* reset instruction */		
 67a:	4a2e      	ldr	r2, [pc, #184]	; (734 <main+0xd4>)
 67c:	2106      	movs	r1, #6
 67e:	482e      	ldr	r0, [pc, #184]	; (738 <main+0xd8>)
 680:	4b2e      	ldr	r3, [pc, #184]	; (73c <main+0xdc>)
 682:	4798      	blx	r3
	while(RxBuffer[1]!=1){
 684:	4b2b      	ldr	r3, [pc, #172]	; (734 <main+0xd4>)
 686:	785b      	ldrb	r3, [r3, #1]
 688:	2b01      	cmp	r3, #1
 68a:	d1f3      	bne.n	674 <main+0x14>
	myprintf("\nCM8: ");
 68c:	482c      	ldr	r0, [pc, #176]	; (740 <main+0xe0>)
 68e:	4b28      	ldr	r3, [pc, #160]	; (730 <main+0xd0>)
 690:	4798      	blx	r3
	spiXchg( CMD08, SIZE_SD_CMD, RxBuffer ); /* reset instruction */
 692:	4c28      	ldr	r4, [pc, #160]	; (734 <main+0xd4>)
 694:	0022      	movs	r2, r4
 696:	2106      	movs	r1, #6
 698:	4827      	ldr	r0, [pc, #156]	; (738 <main+0xd8>)
 69a:	3008      	adds	r0, #8
 69c:	4b27      	ldr	r3, [pc, #156]	; (73c <main+0xdc>)
 69e:	4798      	blx	r3
		if((RxBuffer[5] == 0xaa) && ((RxBuffer[4] & 0x0F) == 0x01)){
 6a0:	7963      	ldrb	r3, [r4, #5]
 6a2:	2baa      	cmp	r3, #170	; 0xaa
 6a4:	d007      	beq.n	6b6 <main+0x56>
			myprintf("\n Voltage or check pattern are not correct.\n");
 6a6:	4827      	ldr	r0, [pc, #156]	; (744 <main+0xe4>)
 6a8:	4b21      	ldr	r3, [pc, #132]	; (730 <main+0xd0>)
 6aa:	4798      	blx	r3
	myprintf("\nDone");
 6ac:	4826      	ldr	r0, [pc, #152]	; (748 <main+0xe8>)
 6ae:	4b20      	ldr	r3, [pc, #128]	; (730 <main+0xd0>)
 6b0:	4798      	blx	r3
}
 6b2:	2000      	movs	r0, #0
 6b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if((RxBuffer[5] == 0xaa) && ((RxBuffer[4] & 0x0F) == 0x01)){
 6b6:	4b1f      	ldr	r3, [pc, #124]	; (734 <main+0xd4>)
 6b8:	791b      	ldrb	r3, [r3, #4]
 6ba:	220f      	movs	r2, #15
 6bc:	4013      	ands	r3, r2
 6be:	2b01      	cmp	r3, #1
 6c0:	d1f1      	bne.n	6a6 <main+0x46>
 6c2:	e011      	b.n	6e8 <main+0x88>
				myprintf("\nCM55: ");
 6c4:	4821      	ldr	r0, [pc, #132]	; (74c <main+0xec>)
 6c6:	4f1a      	ldr	r7, [pc, #104]	; (730 <main+0xd0>)
 6c8:	47b8      	blx	r7
				spiXchg( CMD55, SIZE_SD_CMD, RxBuffer ); 
 6ca:	4e1a      	ldr	r6, [pc, #104]	; (734 <main+0xd4>)
 6cc:	4c1a      	ldr	r4, [pc, #104]	; (738 <main+0xd8>)
 6ce:	0020      	movs	r0, r4
 6d0:	3010      	adds	r0, #16
 6d2:	0032      	movs	r2, r6
 6d4:	2106      	movs	r1, #6
 6d6:	4d19      	ldr	r5, [pc, #100]	; (73c <main+0xdc>)
 6d8:	47a8      	blx	r5
				myprintf("\nCM41: ");
 6da:	481d      	ldr	r0, [pc, #116]	; (750 <main+0xf0>)
 6dc:	47b8      	blx	r7
				spiXchg( CMD41, SIZE_SD_CMD, RxBuffer ); 
 6de:	0020      	movs	r0, r4
 6e0:	3018      	adds	r0, #24
 6e2:	0032      	movs	r2, r6
 6e4:	2106      	movs	r1, #6
 6e6:	47a8      	blx	r5
			while(RxBuffer[1] != 0x00){
 6e8:	4b12      	ldr	r3, [pc, #72]	; (734 <main+0xd4>)
 6ea:	785b      	ldrb	r3, [r3, #1]
 6ec:	2b00      	cmp	r3, #0
 6ee:	d1e9      	bne.n	6c4 <main+0x64>
 6f0:	2500      	movs	r5, #0
 6f2:	002c      	movs	r4, r5
 6f4:	e00f      	b.n	716 <main+0xb6>
				myprintf("\nCM17 - Address: %x \n",lba);
 6f6:	0021      	movs	r1, r4
 6f8:	4816      	ldr	r0, [pc, #88]	; (754 <main+0xf4>)
 6fa:	4b0d      	ldr	r3, [pc, #52]	; (730 <main+0xd0>)
 6fc:	4798      	blx	r3
				rcvr_datablock(CMD17,lba,RxBuffer,BS);
 6fe:	2380      	movs	r3, #128	; 0x80
 700:	009b      	lsls	r3, r3, #2
 702:	4a0c      	ldr	r2, [pc, #48]	; (734 <main+0xd4>)
 704:	0021      	movs	r1, r4
 706:	4814      	ldr	r0, [pc, #80]	; (758 <main+0xf8>)
 708:	4e14      	ldr	r6, [pc, #80]	; (75c <main+0xfc>)
 70a:	47b0      	blx	r6
				lba += 0x200;
 70c:	2380      	movs	r3, #128	; 0x80
 70e:	009b      	lsls	r3, r3, #2
 710:	469c      	mov	ip, r3
 712:	4464      	add	r4, ip
			for(int i = 0; i<5; i++){
 714:	3501      	adds	r5, #1
 716:	2d04      	cmp	r5, #4
 718:	dded      	ble.n	6f6 <main+0x96>
 71a:	e7c7      	b.n	6ac <main+0x4c>
 71c:	00000441 	.word	0x00000441
 720:	00000815 	.word	0x00000815
 724:	00000761 	.word	0x00000761
 728:	00000451 	.word	0x00000451
 72c:	00000a80 	.word	0x00000a80
 730:	000001c9 	.word	0x000001c9
 734:	20000478 	.word	0x20000478
 738:	00000a40 	.word	0x00000a40
 73c:	00000475 	.word	0x00000475
 740:	00000a88 	.word	0x00000a88
 744:	00000ab8 	.word	0x00000ab8
 748:	00000ae8 	.word	0x00000ae8
 74c:	00000a90 	.word	0x00000a90
 750:	00000a98 	.word	0x00000a98
 754:	00000aa0 	.word	0x00000aa0
 758:	20000004 	.word	0x20000004
 75c:	00000579 	.word	0x00000579

00000760 <spiInit>:
#include "sam.h"
#include "myprintf.h"
#include "spi.h"
void spiInit( void ) {
	/* Switch to 8MHz clock (disable prescaler) */
	SYSCTRL->OSC8M.bit.PRESC = 0;
 760:	4a15      	ldr	r2, [pc, #84]	; (7b8 <spiInit+0x58>)
 762:	6a11      	ldr	r1, [r2, #32]
 764:	4b15      	ldr	r3, [pc, #84]	; (7bc <spiInit+0x5c>)
 766:	400b      	ands	r3, r1
 768:	6213      	str	r3, [r2, #32]
	PM->APBCMASK.bit.SERCOM1_ = 1; //enable the clock for SERCOM1 peripheral
 76a:	4a15      	ldr	r2, [pc, #84]	; (7c0 <spiInit+0x60>)
 76c:	6a11      	ldr	r1, [r2, #32]
 76e:	2308      	movs	r3, #8
 770:	430b      	orrs	r3, r1
 772:	6213      	str	r3, [r2, #32]
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_CLKEN | GCLK_CLKCTRL_GEN_GCLK0 |
 774:	4a13      	ldr	r2, [pc, #76]	; (7c4 <spiInit+0x64>)
 776:	4b14      	ldr	r3, [pc, #80]	; (7c8 <spiInit+0x68>)
 778:	805a      	strh	r2, [r3, #2]
	GCLK_CLKCTRL_ID_SERCOM1_CORE;
	while( GCLK->STATUS.bit.SYNCBUSY ) { }
 77a:	4b13      	ldr	r3, [pc, #76]	; (7c8 <spiInit+0x68>)
 77c:	785b      	ldrb	r3, [r3, #1]
 77e:	09db      	lsrs	r3, r3, #7
 780:	d1fb      	bne.n	77a <spiInit+0x1a>
		.bit.FORM = 0x0u, // SPI frame
		.bit.DIPO = 0x3u, // MISO on PAD[3]
		.bit.DOPO = 0x0u, // MOSI on PAD[0], SCK on PAD[1], SS_ on PAD[2]
		.bit.MODE = 0x3u // Master Mode
	};
	SERCOM1->SPI.CTRLA.reg = ctrla.reg;
 782:	4a12      	ldr	r2, [pc, #72]	; (7cc <spiInit+0x6c>)
 784:	4b12      	ldr	r3, [pc, #72]	; (7d0 <spiInit+0x70>)
 786:	6811      	ldr	r1, [r2, #0]
 788:	6019      	str	r1, [r3, #0]
	const SERCOM_SPI_CTRLB_Type ctrlb = {
 78a:	2180      	movs	r1, #128	; 0x80
 78c:	0289      	lsls	r1, r1, #10
		.bit.RXEN = 0x1u, // RX enabled
		.bit.MSSEN = 0x0u, // Manual SC
		.bit.CHSIZE = 0x0u // 8-bit
	};
	SERCOM1->SPI.CTRLB.reg = ctrlb.reg;
 78e:	6059      	str	r1, [r3, #4]
	//Formula to configure the desired baudrate
	uint32_t br = ( double )( 8000000 / ( 2 * BAUDRATE ) ) - 1 ;
	SERCOM1->SPI.BAUD.reg = SERCOM_SPI_BAUD_BAUD( ( uint8_t )br );
 790:	219f      	movs	r1, #159	; 0x9f
 792:	7319      	strb	r1, [r3, #12]
		.bit.WRPMUX = 1,
		.bit.PMUX = MUX_PA16C_SERCOM1_PAD0 | MUX_PA17C_SERCOM1_PAD1 | MUX_PA19C_SERCOM1_PAD3, .bit.PMUXEN = 1,
		.bit.HWSEL = 1,
		.bit.PINMASK = ( uint16_t )( ( PORT_PA16 | PORT_PA17 | PORT_PA19 ) >> 16 )
	};
	PORT->Group[0].WRCONFIG.reg = wrconfig.reg;
 794:	6851      	ldr	r1, [r2, #4]
 796:	4a0f      	ldr	r2, [pc, #60]	; (7d4 <spiInit+0x74>)
 798:	6291      	str	r1, [r2, #40]	; 0x28
	//SS/CS (Slave Select/Chip Select) PIN 18 configuration
	REG_PORT_DIRSET0 = PORT_PA18;
 79a:	2280      	movs	r2, #128	; 0x80
 79c:	02d2      	lsls	r2, r2, #11
 79e:	490e      	ldr	r1, [pc, #56]	; (7d8 <spiInit+0x78>)
 7a0:	600a      	str	r2, [r1, #0]
	REG_PORT_OUTSET0 = PORT_PA18;
 7a2:	490e      	ldr	r1, [pc, #56]	; (7dc <spiInit+0x7c>)
 7a4:	600a      	str	r2, [r1, #0]
	//enable the SPI
	SERCOM1->SPI.CTRLA.bit.ENABLE = 1;
 7a6:	6819      	ldr	r1, [r3, #0]
 7a8:	2202      	movs	r2, #2
 7aa:	430a      	orrs	r2, r1
 7ac:	601a      	str	r2, [r3, #0]
	while( SERCOM1->SPI.SYNCBUSY.bit.ENABLE ) { }
 7ae:	4b08      	ldr	r3, [pc, #32]	; (7d0 <spiInit+0x70>)
 7b0:	69db      	ldr	r3, [r3, #28]
 7b2:	079b      	lsls	r3, r3, #30
 7b4:	d4fb      	bmi.n	7ae <spiInit+0x4e>
	}
 7b6:	4770      	bx	lr
 7b8:	40000800 	.word	0x40000800
 7bc:	fffffcff 	.word	0xfffffcff
 7c0:	40000400 	.word	0x40000400
 7c4:	00004015 	.word	0x00004015
 7c8:	40000c00 	.word	0x40000c00
 7cc:	00000af0 	.word	0x00000af0
 7d0:	42000c00 	.word	0x42000c00
 7d4:	41004400 	.word	0x41004400
 7d8:	41004408 	.word	0x41004408
 7dc:	41004418 	.word	0x41004418

000007e0 <spiSend>:
uint8_t spiSend( uint8_t data ) { 
	uint8_t temp; 
	while( !SERCOM1->SPI.INTFLAG.bit.DRE ) { } //wait until buffer is empty 
 7e0:	4b0b      	ldr	r3, [pc, #44]	; (810 <spiSend+0x30>)
 7e2:	7e1b      	ldrb	r3, [r3, #24]
 7e4:	07db      	lsls	r3, r3, #31
 7e6:	d5fb      	bpl.n	7e0 <spiSend>
	SERCOM1->SPI.DATA.bit.DATA = SERCOM_SPI_DATA_DATA( data ); //transmit data 
 7e8:	4a09      	ldr	r2, [pc, #36]	; (810 <spiSend+0x30>)
 7ea:	6a93      	ldr	r3, [r2, #40]	; 0x28
 7ec:	0a5b      	lsrs	r3, r3, #9
 7ee:	025b      	lsls	r3, r3, #9
 7f0:	4318      	orrs	r0, r3
 7f2:	6290      	str	r0, [r2, #40]	; 0x28
	while( !SERCOM1->SPI.INTFLAG.bit.RXC ) { } //wait until a data is received 
 7f4:	4b06      	ldr	r3, [pc, #24]	; (810 <spiSend+0x30>)
 7f6:	7e1b      	ldrb	r3, [r3, #24]
 7f8:	075b      	lsls	r3, r3, #29
 7fa:	d5fb      	bpl.n	7f4 <spiSend+0x14>
	temp = SERCOM1->SPI.DATA.bit.DATA; //read data 
 7fc:	4b04      	ldr	r3, [pc, #16]	; (810 <spiSend+0x30>)
 7fe:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800:	05c0      	lsls	r0, r0, #23
 802:	0dc0      	lsrs	r0, r0, #23
 804:	b2c0      	uxtb	r0, r0
	while( !SERCOM1->SPI.INTFLAG.bit.TXC ) { } //wait until  there is no data to transmit 
 806:	4b02      	ldr	r3, [pc, #8]	; (810 <spiSend+0x30>)
 808:	7e1b      	ldrb	r3, [r3, #24]
 80a:	079b      	lsls	r3, r3, #30
 80c:	d5fb      	bpl.n	806 <spiSend+0x26>
	//myprintf( " %x", temp ); //printf the value in putty return temp; 
	return temp;
} 
 80e:	4770      	bx	lr
 810:	42000c00 	.word	0x42000c00

00000814 <UARTInit>:
 */ 
 #include "uart.h"

void UARTInit(void) {
	/* Switch to 8MHz clock (disable prescaler) */
	SYSCTRL->OSC8M.bit.PRESC = 0;
 814:	4a19      	ldr	r2, [pc, #100]	; (87c <UARTInit+0x68>)
 816:	6a11      	ldr	r1, [r2, #32]
 818:	4b19      	ldr	r3, [pc, #100]	; (880 <UARTInit+0x6c>)
 81a:	400b      	ands	r3, r1
 81c:	6213      	str	r3, [r2, #32]
	
	/* port mux configuration*/
	PORT->Group[0].DIR.reg |= (1 << 10);                  /* Pin 10 configured as output */
 81e:	4b19      	ldr	r3, [pc, #100]	; (884 <UARTInit+0x70>)
 820:	6819      	ldr	r1, [r3, #0]
 822:	2280      	movs	r2, #128	; 0x80
 824:	00d2      	lsls	r2, r2, #3
 826:	430a      	orrs	r2, r1
 828:	601a      	str	r2, [r3, #0]
	PORT->Group[0].PINCFG[PIN_PA11].bit.PMUXEN = 1;       /* Enabling peripheral functions */
 82a:	224b      	movs	r2, #75	; 0x4b
 82c:	5c99      	ldrb	r1, [r3, r2]
 82e:	2001      	movs	r0, #1
 830:	4301      	orrs	r1, r0
 832:	5499      	strb	r1, [r3, r2]
	PORT->Group[0].PINCFG[PIN_PA10].bit.PMUXEN = 1;       /* Enabling peripheral functions */
 834:	214a      	movs	r1, #74	; 0x4a
 836:	5c5a      	ldrb	r2, [r3, r1]
 838:	4302      	orrs	r2, r0
 83a:	545a      	strb	r2, [r3, r1]
	
	/*PMUX: even = n/2, odd: (n-1)/2 */
	PORT->Group[0].PMUX[5].reg |= 0x02;                   /* Selecting peripheral function C */
 83c:	3915      	subs	r1, #21
 83e:	5c5a      	ldrb	r2, [r3, r1]
 840:	2002      	movs	r0, #2
 842:	4302      	orrs	r2, r0
 844:	b2d2      	uxtb	r2, r2
 846:	545a      	strb	r2, [r3, r1]
	PORT->Group[0].PMUX[5].reg |= 0x20;                   /* Selecting peripheral function C */
 848:	5c5a      	ldrb	r2, [r3, r1]
 84a:	2020      	movs	r0, #32
 84c:	4302      	orrs	r2, r0
 84e:	b2d2      	uxtb	r2, r2
 850:	545a      	strb	r2, [r3, r1]
	
	/* APBCMASK */
	//PM->APBCMASK.reg |= PM_APBCMASK_SERCOM0;			  /* SERCOM 0 enable*/
	PM->APBCMASK.reg |= PM_APBCMASK_SERCOM0;
 852:	4a0d      	ldr	r2, [pc, #52]	; (888 <UARTInit+0x74>)
 854:	6a13      	ldr	r3, [r2, #32]
 856:	3931      	subs	r1, #49	; 0x31
 858:	430b      	orrs	r3, r1
 85a:	6213      	str	r3, [r2, #32]

	/*GCLK configuration for sercom0 module: using generic clock generator 0, ID for sercom0, enable GCLK*/

	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID(SERCOM0_GCLK_ID_CORE) |
 85c:	4a0b      	ldr	r2, [pc, #44]	; (88c <UARTInit+0x78>)
 85e:	4b0c      	ldr	r3, [pc, #48]	; (890 <UARTInit+0x7c>)
 860:	805a      	strh	r2, [r3, #2]
	GCLK_CLKCTRL_CLKEN | GCLK_CLKCTRL_GEN(0);

	
	/* configure SERCOM0 module for UART as Standard Frame, 8 Bit size, No parity, BAUDRATE:9600*/

	SERCOM0->USART.CTRLA.reg =
 862:	4b0c      	ldr	r3, [pc, #48]	; (894 <UARTInit+0x80>)
 864:	4a0c      	ldr	r2, [pc, #48]	; (898 <UARTInit+0x84>)
 866:	601a      	str	r2, [r3, #0]
	SERCOM_USART_CTRLA_DORD | SERCOM_USART_CTRLA_MODE_USART_INT_CLK |
	SERCOM_USART_CTRLA_RXPO(3/*PAD3*/) | SERCOM_USART_CTRLA_TXPO(1/*PAD2*/);
	
	uint64_t br = (uint64_t)65536 * (8000000 - 16 * 9600) / 8000000;
	
	SERCOM0->USART.CTRLB.reg = SERCOM_USART_CTRLB_RXEN | SERCOM_USART_CTRLB_TXEN | SERCOM_USART_CTRLB_CHSIZE(0/*8 bits*/);
 868:	22c0      	movs	r2, #192	; 0xc0
 86a:	0292      	lsls	r2, r2, #10
 86c:	605a      	str	r2, [r3, #4]

	SERCOM0->USART.BAUD.reg = (uint16_t)br;
 86e:	4a0b      	ldr	r2, [pc, #44]	; (89c <UARTInit+0x88>)
 870:	819a      	strh	r2, [r3, #12]

	SERCOM0->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
 872:	681a      	ldr	r2, [r3, #0]
 874:	3902      	subs	r1, #2
 876:	430a      	orrs	r2, r1
 878:	601a      	str	r2, [r3, #0]
}
 87a:	4770      	bx	lr
 87c:	40000800 	.word	0x40000800
 880:	fffffcff 	.word	0xfffffcff
 884:	41004400 	.word	0x41004400
 888:	40000400 	.word	0x40000400
 88c:	00004014 	.word	0x00004014
 890:	40000c00 	.word	0x40000c00
 894:	42000800 	.word	0x42000800
 898:	40310004 	.word	0x40310004
 89c:	fffffb15 	.word	0xfffffb15

000008a0 <__libc_init_array>:
 8a0:	b570      	push	{r4, r5, r6, lr}
 8a2:	4e0d      	ldr	r6, [pc, #52]	; (8d8 <__libc_init_array+0x38>)
 8a4:	4d0d      	ldr	r5, [pc, #52]	; (8dc <__libc_init_array+0x3c>)
 8a6:	2400      	movs	r4, #0
 8a8:	1bad      	subs	r5, r5, r6
 8aa:	10ad      	asrs	r5, r5, #2
 8ac:	d005      	beq.n	8ba <__libc_init_array+0x1a>
 8ae:	00a3      	lsls	r3, r4, #2
 8b0:	58f3      	ldr	r3, [r6, r3]
 8b2:	3401      	adds	r4, #1
 8b4:	4798      	blx	r3
 8b6:	42a5      	cmp	r5, r4
 8b8:	d1f9      	bne.n	8ae <__libc_init_array+0xe>
 8ba:	f000 f91f 	bl	afc <_init>
 8be:	4e08      	ldr	r6, [pc, #32]	; (8e0 <__libc_init_array+0x40>)
 8c0:	4d08      	ldr	r5, [pc, #32]	; (8e4 <__libc_init_array+0x44>)
 8c2:	2400      	movs	r4, #0
 8c4:	1bad      	subs	r5, r5, r6
 8c6:	10ad      	asrs	r5, r5, #2
 8c8:	d005      	beq.n	8d6 <__libc_init_array+0x36>
 8ca:	00a3      	lsls	r3, r4, #2
 8cc:	58f3      	ldr	r3, [r6, r3]
 8ce:	3401      	adds	r4, #1
 8d0:	4798      	blx	r3
 8d2:	42a5      	cmp	r5, r4
 8d4:	d1f9      	bne.n	8ca <__libc_init_array+0x2a>
 8d6:	bd70      	pop	{r4, r5, r6, pc}
 8d8:	00000b08 	.word	0x00000b08
 8dc:	00000b08 	.word	0x00000b08
 8e0:	00000b08 	.word	0x00000b08
 8e4:	00000b10 	.word	0x00000b10

000008e8 <register_fini>:
 8e8:	4b03      	ldr	r3, [pc, #12]	; (8f8 <register_fini+0x10>)
 8ea:	b510      	push	{r4, lr}
 8ec:	2b00      	cmp	r3, #0
 8ee:	d002      	beq.n	8f6 <register_fini+0xe>
 8f0:	4802      	ldr	r0, [pc, #8]	; (8fc <register_fini+0x14>)
 8f2:	f000 f805 	bl	900 <atexit>
 8f6:	bd10      	pop	{r4, pc}
 8f8:	00000000 	.word	0x00000000
 8fc:	00000911 	.word	0x00000911

00000900 <atexit>:
 900:	b510      	push	{r4, lr}
 902:	0001      	movs	r1, r0
 904:	2300      	movs	r3, #0
 906:	2200      	movs	r2, #0
 908:	2000      	movs	r0, #0
 90a:	f000 f81f 	bl	94c <__register_exitproc>
 90e:	bd10      	pop	{r4, pc}

00000910 <__libc_fini_array>:
 910:	b570      	push	{r4, r5, r6, lr}
 912:	4b09      	ldr	r3, [pc, #36]	; (938 <__libc_fini_array+0x28>)
 914:	4c09      	ldr	r4, [pc, #36]	; (93c <__libc_fini_array+0x2c>)
 916:	1ae4      	subs	r4, r4, r3
 918:	10a4      	asrs	r4, r4, #2
 91a:	d009      	beq.n	930 <__libc_fini_array+0x20>
 91c:	4a08      	ldr	r2, [pc, #32]	; (940 <__libc_fini_array+0x30>)
 91e:	18a5      	adds	r5, r4, r2
 920:	00ad      	lsls	r5, r5, #2
 922:	18ed      	adds	r5, r5, r3
 924:	682b      	ldr	r3, [r5, #0]
 926:	3c01      	subs	r4, #1
 928:	4798      	blx	r3
 92a:	3d04      	subs	r5, #4
 92c:	2c00      	cmp	r4, #0
 92e:	d1f9      	bne.n	924 <__libc_fini_array+0x14>
 930:	f000 f8ee 	bl	b10 <_fini>
 934:	bd70      	pop	{r4, r5, r6, pc}
 936:	46c0      	nop			; (mov r8, r8)
 938:	00000b1c 	.word	0x00000b1c
 93c:	00000b20 	.word	0x00000b20
 940:	3fffffff 	.word	0x3fffffff

00000944 <__retarget_lock_acquire_recursive>:
 944:	4770      	bx	lr
 946:	46c0      	nop			; (mov r8, r8)

00000948 <__retarget_lock_release_recursive>:
 948:	4770      	bx	lr
 94a:	46c0      	nop			; (mov r8, r8)

0000094c <__register_exitproc>:
 94c:	b5f0      	push	{r4, r5, r6, r7, lr}
 94e:	464e      	mov	r6, r9
 950:	4645      	mov	r5, r8
 952:	46de      	mov	lr, fp
 954:	4657      	mov	r7, sl
 956:	b5e0      	push	{r5, r6, r7, lr}
 958:	4d36      	ldr	r5, [pc, #216]	; (a34 <__register_exitproc+0xe8>)
 95a:	b083      	sub	sp, #12
 95c:	0006      	movs	r6, r0
 95e:	6828      	ldr	r0, [r5, #0]
 960:	4698      	mov	r8, r3
 962:	000f      	movs	r7, r1
 964:	4691      	mov	r9, r2
 966:	f7ff ffed 	bl	944 <__retarget_lock_acquire_recursive>
 96a:	4b33      	ldr	r3, [pc, #204]	; (a38 <__register_exitproc+0xec>)
 96c:	681c      	ldr	r4, [r3, #0]
 96e:	23a4      	movs	r3, #164	; 0xa4
 970:	005b      	lsls	r3, r3, #1
 972:	58e0      	ldr	r0, [r4, r3]
 974:	2800      	cmp	r0, #0
 976:	d052      	beq.n	a1e <__register_exitproc+0xd2>
 978:	6843      	ldr	r3, [r0, #4]
 97a:	2b1f      	cmp	r3, #31
 97c:	dc13      	bgt.n	9a6 <__register_exitproc+0x5a>
 97e:	1c5a      	adds	r2, r3, #1
 980:	9201      	str	r2, [sp, #4]
 982:	2e00      	cmp	r6, #0
 984:	d128      	bne.n	9d8 <__register_exitproc+0x8c>
 986:	9a01      	ldr	r2, [sp, #4]
 988:	3302      	adds	r3, #2
 98a:	009b      	lsls	r3, r3, #2
 98c:	6042      	str	r2, [r0, #4]
 98e:	501f      	str	r7, [r3, r0]
 990:	6828      	ldr	r0, [r5, #0]
 992:	f7ff ffd9 	bl	948 <__retarget_lock_release_recursive>
 996:	2000      	movs	r0, #0
 998:	b003      	add	sp, #12
 99a:	bc3c      	pop	{r2, r3, r4, r5}
 99c:	4690      	mov	r8, r2
 99e:	4699      	mov	r9, r3
 9a0:	46a2      	mov	sl, r4
 9a2:	46ab      	mov	fp, r5
 9a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 9a6:	4b25      	ldr	r3, [pc, #148]	; (a3c <__register_exitproc+0xf0>)
 9a8:	2b00      	cmp	r3, #0
 9aa:	d03d      	beq.n	a28 <__register_exitproc+0xdc>
 9ac:	20c8      	movs	r0, #200	; 0xc8
 9ae:	0040      	lsls	r0, r0, #1
 9b0:	e000      	b.n	9b4 <__register_exitproc+0x68>
 9b2:	bf00      	nop
 9b4:	2800      	cmp	r0, #0
 9b6:	d037      	beq.n	a28 <__register_exitproc+0xdc>
 9b8:	22a4      	movs	r2, #164	; 0xa4
 9ba:	2300      	movs	r3, #0
 9bc:	0052      	lsls	r2, r2, #1
 9be:	58a1      	ldr	r1, [r4, r2]
 9c0:	6043      	str	r3, [r0, #4]
 9c2:	6001      	str	r1, [r0, #0]
 9c4:	50a0      	str	r0, [r4, r2]
 9c6:	3240      	adds	r2, #64	; 0x40
 9c8:	5083      	str	r3, [r0, r2]
 9ca:	3204      	adds	r2, #4
 9cc:	5083      	str	r3, [r0, r2]
 9ce:	3301      	adds	r3, #1
 9d0:	9301      	str	r3, [sp, #4]
 9d2:	2300      	movs	r3, #0
 9d4:	2e00      	cmp	r6, #0
 9d6:	d0d6      	beq.n	986 <__register_exitproc+0x3a>
 9d8:	009a      	lsls	r2, r3, #2
 9da:	4692      	mov	sl, r2
 9dc:	4482      	add	sl, r0
 9de:	464a      	mov	r2, r9
 9e0:	2188      	movs	r1, #136	; 0x88
 9e2:	4654      	mov	r4, sl
 9e4:	5062      	str	r2, [r4, r1]
 9e6:	22c4      	movs	r2, #196	; 0xc4
 9e8:	0052      	lsls	r2, r2, #1
 9ea:	4691      	mov	r9, r2
 9ec:	4481      	add	r9, r0
 9ee:	464a      	mov	r2, r9
 9f0:	3987      	subs	r1, #135	; 0x87
 9f2:	4099      	lsls	r1, r3
 9f4:	6812      	ldr	r2, [r2, #0]
 9f6:	468b      	mov	fp, r1
 9f8:	430a      	orrs	r2, r1
 9fa:	4694      	mov	ip, r2
 9fc:	464a      	mov	r2, r9
 9fe:	4661      	mov	r1, ip
 a00:	6011      	str	r1, [r2, #0]
 a02:	2284      	movs	r2, #132	; 0x84
 a04:	4641      	mov	r1, r8
 a06:	0052      	lsls	r2, r2, #1
 a08:	50a1      	str	r1, [r4, r2]
 a0a:	2e02      	cmp	r6, #2
 a0c:	d1bb      	bne.n	986 <__register_exitproc+0x3a>
 a0e:	0002      	movs	r2, r0
 a10:	465c      	mov	r4, fp
 a12:	328d      	adds	r2, #141	; 0x8d
 a14:	32ff      	adds	r2, #255	; 0xff
 a16:	6811      	ldr	r1, [r2, #0]
 a18:	430c      	orrs	r4, r1
 a1a:	6014      	str	r4, [r2, #0]
 a1c:	e7b3      	b.n	986 <__register_exitproc+0x3a>
 a1e:	0020      	movs	r0, r4
 a20:	304d      	adds	r0, #77	; 0x4d
 a22:	30ff      	adds	r0, #255	; 0xff
 a24:	50e0      	str	r0, [r4, r3]
 a26:	e7a7      	b.n	978 <__register_exitproc+0x2c>
 a28:	6828      	ldr	r0, [r5, #0]
 a2a:	f7ff ff8d 	bl	948 <__retarget_lock_release_recursive>
 a2e:	2001      	movs	r0, #1
 a30:	4240      	negs	r0, r0
 a32:	e7b1      	b.n	998 <__register_exitproc+0x4c>
 a34:	20000440 	.word	0x20000440
 a38:	00000af8 	.word	0x00000af8
 a3c:	00000000 	.word	0x00000000

00000a40 <CMD00>:
 a40:	00000040 00009500                       @.......

00000a48 <CMD08>:
 a48:	01000048 000087aa                       H.......

00000a50 <CMD55>:
 a50:	00000077 00006500                       w....e..

00000a58 <CMD41>:
 a58:	00004069 00007700                       i@...w..

00000a60 <CMD18>:
 a60:	00000052 00000100 00782520 7245200a     R....... %x.. Er
 a70:	20726f72 43206e69 0000444d 00000a0a     ror in CMD......
 a80:	304d430a 0000203a 384d430a 0000203a     .CM0: ...CM8: ..
 a90:	354d430a 00203a35 344d430a 00203a31     .CM55: ..CM41: .
 aa0:	314d430a 202d2037 72646441 3a737365     .CM17 - Address:
 ab0:	20782520 0000000a 6f56200a 6761746c      %x ..... Voltag
 ac0:	726f2065 65686320 70206b63 65747461     e or check patte
 ad0:	61206e72 6e206572 6320746f 6572726f     rn are not corre
 ae0:	0a2e7463 00000000 6e6f440a 00000065     ct.......Done...

00000af0 <ctrla.10062>:
 af0:	0030000c                                ..0.

00000af4 <wrconfig.10065>:
 af4:	d201000b                                ....

00000af8 <_global_impure_ptr>:
 af8:	20000018                                ... 

00000afc <_init>:
 afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 afe:	46c0      	nop			; (mov r8, r8)
 b00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 b02:	bc08      	pop	{r3}
 b04:	469e      	mov	lr, r3
 b06:	4770      	bx	lr

00000b08 <__init_array_start>:
 b08:	000008e9 	.word	0x000008e9

00000b0c <__frame_dummy_init_array_entry>:
 b0c:	000000dd                                ....

00000b10 <_fini>:
 b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 b12:	46c0      	nop			; (mov r8, r8)
 b14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 b16:	bc08      	pop	{r3}
 b18:	469e      	mov	lr, r3
 b1a:	4770      	bx	lr

00000b1c <__fini_array_start>:
 b1c:	000000b5 	.word	0x000000b5
