{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1459113523855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1459113523869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 27 14:18:43 2016 " "Processing started: Sun Mar 27 14:18:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1459113523869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459113523869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MidtermSingleCycle -c MidtermSingleCycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off MidtermSingleCycle -c MidtermSingleCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459113523869 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1459113524745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline/top.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "Baseline/top.v" "" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/top.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459113533853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459113533853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline/testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline/testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "Baseline/testbench.v" "" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/testbench.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459113533853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459113533853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline/sl2.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline/sl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "Baseline/sl2.v" "" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/sl2.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459113533853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459113533853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline/signext.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline/signext.v" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "Baseline/signext.v" "" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/signext.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459113533853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459113533853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "Baseline/regfile.v" "" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/regfile.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459113533853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459113533853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "Baseline/mux2.v" "" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/mux2.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459113533853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459113533853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline/mips.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline/mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "Baseline/MIPS.v" "" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/MIPS.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459113533853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459113533853 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "maindec.v(74) " "Verilog HDL warning at maindec.v(74): extended using \"x\" or \"z\"" {  } { { "Baseline/maindec.v" "" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/maindec.v" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1459113533869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline/maindec.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline/maindec.v" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "Baseline/maindec.v" "" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/maindec.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459113533869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459113533869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline/imem.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline/imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "Baseline/imem.v" "" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/imem.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459113533869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459113533869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline/flopr.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline/flopr.v" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "Baseline/flopr.v" "" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/flopr.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459113533869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459113533869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline/dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline/dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "Baseline/dmem.v" "" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/dmem.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459113533869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459113533869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline/datapth.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline/datapth.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Baseline/datapth.v" "" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/datapth.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459113533869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459113533869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "Baseline/controller.v" "" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/controller.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459113533869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459113533869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline/aludec.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline/aludec.v" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "Baseline/aludec.v" "" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/aludec.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459113533869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459113533869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "Baseline/alu.v" "" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/alu.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459113533869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459113533869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "Baseline/adder.v" "" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/adder.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459113533885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459113533885 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1459113533963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips mips:mips " "Elaborating entity \"mips\" for hierarchy \"mips:mips\"" {  } { { "Baseline/top.v" "mips" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/top.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459113534010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller mips:mips\|controller:c " "Elaborating entity \"controller\" for hierarchy \"mips:mips\|controller:c\"" {  } { { "Baseline/MIPS.v" "c" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/MIPS.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459113534026 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pcsrc controller.v(43) " "Verilog HDL Always Construct warning at controller.v(43): inferring latch(es) for variable \"pcsrc\", which holds its previous value in one or more paths through the always construct" {  } { { "Baseline/controller.v" "" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/controller.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1459113534041 "|top|mips:mips|controller:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcsrc controller.v(46) " "Inferred latch for \"pcsrc\" at controller.v(46)" {  } { { "Baseline/controller.v" "" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/controller.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1459113534041 "|top|mips:mips|controller:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec mips:mips\|controller:c\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"mips:mips\|controller:c\|maindec:md\"" {  } { { "Baseline/controller.v" "md" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/controller.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459113534041 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 14 maindec.v(29) " "Verilog HDL assignment warning at maindec.v(29): truncated value with size 15 to match size of target (14)" {  } { { "Baseline/maindec.v" "" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/maindec.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1459113534041 "|top|mips:mips|controller:c|maindec:md"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec mips:mips\|controller:c\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"mips:mips\|controller:c\|aludec:ad\"" {  } { { "Baseline/controller.v" "ad" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/controller.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459113534041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath mips:mips\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"mips:mips\|datapath:dp\"" {  } { { "Baseline/MIPS.v" "dp" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/MIPS.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459113534057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr mips:mips\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"mips:mips\|datapath:dp\|flopr:pcreg\"" {  } { { "Baseline/datapth.v" "pcreg" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/datapth.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459113534072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder mips:mips\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"mips:mips\|datapath:dp\|adder:pcadd1\"" {  } { { "Baseline/datapth.v" "pcadd1" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/datapth.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459113534088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl2 mips:mips\|datapath:dp\|sl2:immsh " "Elaborating entity \"sl2\" for hierarchy \"mips:mips\|datapath:dp\|sl2:immsh\"" {  } { { "Baseline/datapth.v" "immsh" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/datapth.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459113534088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mips:mips\|datapath:dp\|mux2:pcbrmux " "Elaborating entity \"mux2\" for hierarchy \"mips:mips\|datapath:dp\|mux2:pcbrmux\"" {  } { { "Baseline/datapth.v" "pcbrmux" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/datapth.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459113534103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile mips:mips\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"mips:mips\|datapath:dp\|regfile:rf\"" {  } { { "Baseline/datapth.v" "rf" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/datapth.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459113534119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mips:mips\|datapath:dp\|mux2:wrmux " "Elaborating entity \"mux2\" for hierarchy \"mips:mips\|datapath:dp\|mux2:wrmux\"" {  } { { "Baseline/datapth.v" "wrmux" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/datapth.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459113534135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext mips:mips\|datapath:dp\|signext:se " "Elaborating entity \"signext\" for hierarchy \"mips:mips\|datapath:dp\|signext:se\"" {  } { { "Baseline/datapth.v" "se" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/datapth.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459113534182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu mips:mips\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"mips:mips\|datapath:dp\|alu:alu\"" {  } { { "Baseline/datapth.v" "alu" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/datapth.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459113534182 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zero alu.v(33) " "Verilog HDL Always Construct warning at alu.v(33): inferring latch(es) for variable \"zero\", which holds its previous value in one or more paths through the always construct" {  } { { "Baseline/alu.v" "" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/alu.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1459113534182 "|top|mips:mips|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero alu.v(33) " "Inferred latch for \"zero\" at alu.v(33)" {  } { { "Baseline/alu.v" "" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1459113534182 "|top|mips:mips|datapath:dp|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem " "Elaborating entity \"imem\" for hierarchy \"imem:imem\"" {  } { { "Baseline/top.v" "imem" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/top.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459113534197 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "18 0 63 imem.v(19) " "Verilog HDL warning at imem.v(19): number of words (18) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "Baseline/imem.v" "" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/imem.v" 19 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1459113534197 "|top|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imem.v(16) " "Net \"RAM.data_a\" at imem.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "Baseline/imem.v" "" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/imem.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1459113534213 "|top|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imem.v(16) " "Net \"RAM.waddr_a\" at imem.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "Baseline/imem.v" "" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/imem.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1459113534213 "|top|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imem.v(16) " "Net \"RAM.we_a\" at imem.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "Baseline/imem.v" "" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/imem.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1459113534213 "|top|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmem\"" {  } { { "Baseline/top.v" "dmem" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459113534228 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "byte_enable dmem.v(28) " "Verilog HDL Always Construct warning at dmem.v(28): variable \"byte_enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Baseline/dmem.v" "" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/dmem.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1459113534228 "|top|dmem:dmem"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dmem:dmem\|RAM " "RAM logic \"dmem:dmem\|RAM\" is uninferred due to asynchronous read logic" {  } { { "Baseline/dmem.v" "RAM" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/dmem.v" 24 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1459113534760 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "imem:imem\|RAM " "RAM logic \"imem:imem\|RAM\" is uninferred due to inappropriate RAM size" {  } { { "Baseline/imem.v" "RAM" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/imem.v" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1459113534760 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mips:mips\|datapath:dp\|regfile:rf\|rf " "RAM logic \"mips:mips\|datapath:dp\|regfile:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "Baseline/regfile.v" "rf" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/regfile.v" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1459113534760 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1459113534760 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/db/MidtermSingleCycle.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Jonathan Young/Documents/ECG604Microprocessor/db/MidtermSingleCycle.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1459113534760 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1459113537994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips:mips\|datapath:dp\|alu:alu\|zero " "Latch mips:mips\|datapath:dp\|alu:alu\|zero has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips:mips\|controller:c\|aludec:ad\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal mips:mips\|controller:c\|aludec:ad\|WideOr3" {  } { { "Baseline/aludec.v" "" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/aludec.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1459113538057 ""}  } { { "Baseline/alu.v" "" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/alu.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1459113538057 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1459113543260 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips:mips\|datapath:dp\|alu:alu\|zero " "LATCH primitive \"mips:mips\|datapath:dp\|alu:alu\|zero\" is permanently enabled" {  } { { "Baseline/alu.v" "" { Text "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/Baseline/alu.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1459113547010 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "768 " "768 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1459113547103 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jonathan Young/Documents/ECG604Microprocessor/output_files/MidtermSingleCycle.map.smsg " "Generated suppressed messages file C:/Users/Jonathan Young/Documents/ECG604Microprocessor/output_files/MidtermSingleCycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459113547275 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1459113547604 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459113547604 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3632 " "Implemented 3632 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1459113548072 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1459113548072 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3565 " "Implemented 3565 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1459113548072 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1459113548072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "886 " "Peak virtual memory: 886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1459113548119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 27 14:19:08 2016 " "Processing ended: Sun Mar 27 14:19:08 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1459113548119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1459113548119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1459113548119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1459113548119 ""}
