// Seed: 641525259
program module_0 #(
    parameter id_5 = 32'd88,
    parameter id_9 = 32'd99
) (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3, id_4;
  logic _id_5;
  logic [7:0] id_6, id_7;
  always id_7[1 : 1] = 1;
  logic id_8 = -1, _id_9;
  assign id_4 = id_8;
  wire [id_9 : id_5] id_10;
  logic id_11;
  ;
  assign {id_1} = id_7;
  wire id_12;
endprogram
module module_1 #(
    parameter id_18 = 32'd4
) (
    input supply1 id_0,
    input tri id_1[-1 : -1 'b0],
    output uwire id_2,
    input tri id_3,
    output tri1 id_4,
    input uwire id_5,
    input supply1 id_6,
    output tri0 id_7,
    input wire id_8,
    output uwire id_9,
    input uwire id_10,
    input tri1 id_11,
    input supply1 id_12,
    output wand id_13,
    inout supply0 id_14,
    input tri id_15[!  1 'h0 : id_18],
    output logic id_16,
    output tri1 id_17,
    input wor _id_18
);
  struct packed {
    logic id_20;
    id_21 id_22;
  } id_23;
  assign id_13 = 1;
  and primCall (
      id_13,
      id_3,
      id_6,
      id_8,
      id_20,
      id_5,
      id_25,
      id_15,
      id_21,
      id_10,
      id_11,
      id_1,
      id_14,
      id_0,
      id_24,
      id_12,
      id_23
  );
  wire id_24, id_25;
  wire id_26;
  wire id_27, id_28;
  assign id_23.id_22 = id_18;
  module_0 modCall_1 (
      id_23.id_22,
      id_26
  );
  always id_16 = -1;
  logic id_29;
  ;
endmodule
