

================================================================
== Vivado HLS Report for 'banker_algorithm'
================================================================
* Date:           Thu Mar  1 11:51:50 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        RTL_Banker_Algorithm
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.44|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    8|   69|    9|   70|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1     |    6|   67|  6 ~ 16  |          -|          -| 1 ~ 4 |    no    |
        | + Loop 1.1  |    4|   14|         4|          -|          -| 1 ~ 3 |    no    |
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     656|    277|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     93|
|Register         |        -|      -|     221|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     877|    370|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+-----+----+------------+------------+
    |  Variable Name  | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+-----+----+------------+------------+
    |allocated_d0     |     +    |      0|  197|  69|          64|          64|
    |i_1_fu_138_p2    |     +    |      0|   14|   9|           3|           1|
    |j_1_fu_170_p2    |     +    |      0|   11|   8|           2|           1|
    |tmp_6_fu_192_p2  |     +    |      0|  197|  69|          64|          64|
    |tmp_8_fu_153_p2  |     +    |      0|   20|  10|           5|           5|
    |tmp_2_fu_176_p2  |     -    |      0|  197|  69|          64|          64|
    |tmp_7_fu_124_p2  |     -    |      0|   20|  10|           5|           5|
    |tmp_1_fu_164_p2  |   icmp   |      0|    0|   1|           2|           2|
    |tmp_4_fu_187_p2  |   icmp   |      0|    0|  32|          64|          64|
    +-----------------+----------+-------+-----+----+------------+------------+
    |Total            |          |      0|  656| 277|         273|         270|
    +-----------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  45|          8|    1|          8|
    |available_address0  |  15|          3|    2|          6|
    |available_d0        |  15|          3|   64|        192|
    |i_reg_77            |   9|          2|    3|          6|
    |j_reg_88            |   9|          2|    2|          4|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  93|         18|   72|        216|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |allocated_addr_reg_214  |   4|   0|    4|          0|
    |ap_CS_fsm               |   7|   0|    7|          0|
    |available_addr_reg_232  |   2|   0|    2|          0|
    |available_load_reg_244  |  64|   0|   64|          0|
    |i_1_reg_209             |   3|   0|    3|          0|
    |i_reg_77                |   3|   0|    3|          0|
    |j_1_reg_227             |   2|   0|    2|          0|
    |j_reg_88                |   2|   0|    2|          0|
    |need_load_reg_237       |  64|   0|   64|          0|
    |p_0_reg_99              |   1|   0|    2|          1|
    |tmp_6_reg_253           |  64|   0|   64|          0|
    |tmp_7_reg_201           |   5|   0|    5|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 221|   0|  222|          1|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------+-----+-----+------------+------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | banker_algorithm | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | banker_algorithm | return value |
|ap_start            |  in |    1| ap_ctrl_hs | banker_algorithm | return value |
|ap_done             | out |    1| ap_ctrl_hs | banker_algorithm | return value |
|ap_idle             | out |    1| ap_ctrl_hs | banker_algorithm | return value |
|ap_ready            | out |    1| ap_ctrl_hs | banker_algorithm | return value |
|ap_return           | out |   64| ap_ctrl_hs | banker_algorithm | return value |
|available_address0  | out |    2|  ap_memory |     available    |     array    |
|available_ce0       | out |    1|  ap_memory |     available    |     array    |
|available_we0       | out |    1|  ap_memory |     available    |     array    |
|available_d0        | out |   64|  ap_memory |     available    |     array    |
|available_q0        |  in |   64|  ap_memory |     available    |     array    |
|allocated_address0  | out |    4|  ap_memory |     allocated    |     array    |
|allocated_ce0       | out |    1|  ap_memory |     allocated    |     array    |
|allocated_we0       | out |    1|  ap_memory |     allocated    |     array    |
|allocated_d0        | out |   64|  ap_memory |     allocated    |     array    |
|allocated_q0        |  in |   64|  ap_memory |     allocated    |     array    |
|max_address0        | out |    4|  ap_memory |        max       |     array    |
|max_ce0             | out |    1|  ap_memory |        max       |     array    |
|max_we0             | out |    1|  ap_memory |        max       |     array    |
|max_d0              | out |   64|  ap_memory |        max       |     array    |
|max_q0              |  in |   64|  ap_memory |        max       |     array    |
|max_address1        | out |    4|  ap_memory |        max       |     array    |
|max_ce1             | out |    1|  ap_memory |        max       |     array    |
|max_we1             | out |    1|  ap_memory |        max       |     array    |
|max_d1              | out |   64|  ap_memory |        max       |     array    |
|max_q1              |  in |   64|  ap_memory |        max       |     array    |
|need_address0       | out |    4|  ap_memory |       need       |     array    |
|need_ce0            | out |    1|  ap_memory |       need       |     array    |
|need_q0             |  in |   64|  ap_memory |       need       |     array    |
+--------------------+-----+-----+------------+------------------+--------------+

