{
    "DESIGN_NAME": "fpu",
    "DESIGN_IS_CORE": 0,
    "ROUTING_CORES" : 8,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/defines.v",
        "dir::../../verilog/rtl/special*.v",
        "dir::../../verilog/rtl/fp*.v",
        "dir::../../verilog/rtl/divide_r.v",
        "dir::../../verilog/rtl/mulxbit.v",
        "dir::../../verilog/rtl/sqrt.v"
    ],
    "CLOCK_PERIOD": 25,
    "CLOCK_PORT": "wb_clk_i",
    "CLOCK_NET" : "clk",
    "SYNTH_STRATEGY": "AREA 3",
    "FP_CORE_UTIL":50,
    "FP_SIZING": "relative",
    "DIE_AREA": "0 0 620 620",
    "RT_MAX_LAYER": "met4",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "BASE_SDC_FILE": "dir::base_user_proj_example.sdc",
    "IO_SYNC": 0,
    "MAX_FANOUT_CONSTRAINT": 8,
    "SYNTH_BUFFERING": 1,
    "SYNTH_MAX_FANOUT": 8,
    "RUN_HEURISTIC_DIODE_INSERTION": 1,
    "HEURISTIC_ANTENNA_THRESHOLD": 110,
    "GRT_REPAIR_ANTENNAS": 1,
    "VDD_NETS": [
        "vccd1"
    ],
    "GND_NETS": [
        "vssd1"
    ],
    "RUN_CVC": 1,
    "FP_PDN_VPITCH": 100,
    "FP_PDN_HPITCH": 100,
    "FP_PDN_VWIDTH": 6.2,
    "FP_PDN_HWIDTH": 6.2
}
