<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="file:///C:/lscc/radiant/1.1/data/theme/css/dark/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/1.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Sun Nov 10 17:24:22 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt Pong_impl_1.tws Pong_impl_1_syn.udb -gui

-----------------------------------------
Design:          pong
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock ref_clk</A></LI>
<LI>        <A href=#Timing_rpt_Clk_2>2.2  Clock vga_clk</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupConstraintSlackSummary>3.2.1  Setup Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_SetupCriticalEndpointSummary>3.2.2  Setup Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldConstraintSlackSummary>3.3.1  Hold Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_HoldCriticalEndpointSummary>3.3.2  Hold Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_1>4.1.1  Setup Path Details For Constraint: create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_2>4.1.2  Setup Path Details For Constraint: create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_1>4.2.1  Hold Path Details For Constraint: create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_2>4.2.2  Hold Path Details For Constraint: create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

[IGNORED:]create_clock -name {pll_module/lscc_pll_inst/ref_clk_c} -period 83.3333333333333 [get_nets ref_clk_c]
create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]
create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>

Combinational Loops
-------------------
++++ Loop1
vga_controller/i22_4_lut/B	->	vga_controller/i22_4_lut/Z

++++ Loop2
vga_controller/i3509_2_lut/A	->	vga_controller/i3509_2_lut/Z

++++ Loop3
vga_controller/i3460_2_lut/B	->	vga_controller/i3460_2_lut/Z

++++ Loop4
vga_controller/VGAHorizontalCounter/i907_4_lut/D	->	vga_controller/VGAHorizontalCounter/i907_4_lut/Z

++++ Loop5
vga_controller/VGAHorizontalCounter/i3770_3_lut/A	->	vga_controller/VGAHorizontalCounter/i3770_3_lut/Z

++++ Loop6
vga_controller/i1_4_lut_adj_51/C	->	vga_controller/i1_4_lut_adj_51/Z


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "ref_clk"</big></U></B>

create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock ref_clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From ref_clk                           |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock ref_clk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vga_clk                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.2 Clock "vga_clk"</big></U></B>

create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock vga_clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vga_clk                           |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          17.182 ns |         58.200 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock vga_clk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From ref_clk                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 22.0628%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

<A name="Timing_rpt_SetupConstraintSlackSummary"></A><B><U><big>3.2.1  Setup Constraint Slack Summary</big></U></B>
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>create_clock -name {ref_clk} -period 83</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>.3333333333333 -waveform {0.000 41.666}</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1> [get_ports ref_clk]</A>                    |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>create_generated_clock -name {vga_clk} </A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>-source [get_pins {pll_module/lscc_pll_</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>inst/u_PLL_B/REFERENCECLK}] -multiply_b</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>y 67 -divide_by 32 [get_pins {pll_modul</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>e/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>   |   39.800 ns |   22.618 ns |    7   |   17.182 ns |  58.200 MHz |       87       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_SetupCriticalEndpointSummary"></A><B><U><big>3.2.2  Setup Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
game_tick_gen/game_clk_c/D               |   22.619 ns 
game_tick_gen/counter_124__i16/SR        |   24.867 ns 
game_tick_gen/counter_124__i15/SR        |   24.867 ns 
game_tick_gen/counter_124__i14/SR        |   24.867 ns 
game_tick_gen/counter_124__i13/SR        |   24.867 ns 
game_tick_gen/counter_124__i12/SR        |   24.867 ns 
game_tick_gen/counter_124__i11/SR        |   24.867 ns 
game_tick_gen/counter_124__i10/SR        |   24.867 ns 
game_tick_gen/counter_124__i9/SR         |   24.867 ns 
game_tick_gen/counter_124__i8/SR         |   24.867 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

<A name="Timing_rpt_HoldConstraintSlackSummary"></A><B><U><big>3.3.1  Hold Constraint Slack Summary</big></U></B>

-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>create_clock -name {ref_clk} -period 83</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>.3333333333333 -waveform {0.000 41.666}</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1> [get_ports ref_clk]</A>                    |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>create_generated_clock -name {vga_clk} </A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>-source [get_pins {pll_module/lscc_pll_</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>inst/u_PLL_B/REFERENCECLK}] -multiply_b</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>y 67 -divide_by 32 [get_pins {pll_modul</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>e/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>   |    0.000 ns |    4.196 ns |    2   |        ---- |        ---- |       87       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_HoldCriticalEndpointSummary"></A><B><U><big>3.3.2  Hold Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
game_tick_gen/counter_124__i17/D         |    4.196 ns 
game_tick_gen/counter_124__i16/D         |    4.196 ns 
game_tick_gen/counter_124__i15/D         |    4.196 ns 
game_tick_gen/counter_124__i14/D         |    4.196 ns 
game_tick_gen/counter_124__i13/D         |    4.196 ns 
game_tick_gen/counter_124__i12/D         |    4.196 ns 
game_tick_gen/counter_124__i11/D         |    4.196 ns 
game_tick_gen/counter_124__i10/D         |    4.196 ns 
game_tick_gen/counter_124__i9/D          |    4.196 ns 
game_tick_gen/counter_124__i8/D          |    4.196 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
reset_generator/rst_counter_126__i3/Q   |    No arrival or required
reset_generator/rst_counter_126__i2/Q   |    No arrival or required
reset_generator/rst_counter_126__i1/Q   |    No arrival or required
reset_generator/rst_counter_126__i0/Q   |    No arrival or required
reset_generator/rst/Q                   |    No arrival or required
collision_controller/ball_collision_controller/x_ball_res2_i9/Q                           
                                        |    No arrival or required
collision_controller/ball_collision_controller/x_ball_res2_i8/Q                           
                                        |    No arrival or required
collision_controller/ball_collision_controller/x_ball_res2_i7/Q                           
                                        |    No arrival or required
collision_controller/ball_collision_controller/x_ball_res2_i6/Q                           
                                        |    No arrival or required
collision_controller/ball_collision_controller/x_ball_res2_i5/Q                           
                                        |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        33
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
collision_controller/ball_collision_controller/x_ball_res2_i9/D                           
                                        |    No arrival or required
collision_controller/ball_collision_controller/x_ball_res2_i8/D                           
                                        |    No arrival or required
collision_controller/ball_collision_controller/x_ball_res2_i7/D                           
                                        |    No arrival or required
collision_controller/ball_collision_controller/x_ball_res2_i6/D                           
                                        |    No arrival or required
collision_controller/ball_collision_controller/x_ball_res2_i5/D                           
                                        |    No arrival or required
collision_controller/ball_collision_controller/x_ball_res2_i4/D                           
                                        |    No arrival or required
collision_controller/ball_collision_controller/x_ball_res2_i3/D                           
                                        |    No arrival or required
collision_controller/ball_collision_controller/x_ball_res2_i2/D                           
                                        |    No arrival or required
collision_controller/ball_collision_controller/x_ball_res2_i1/D                           
                                        |    No arrival or required
collision_controller/ball_collision_controller/x_ball_res2_i0/D                           
                                        |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        42
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 5 Start or End Points      |           Type           
-------------------------------------------------------------------
hsync                                   |                    output
vsync                                   |                    output
red                                     |                    output
green                                   |                    output
blue                                    |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         5
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>
<A name="Timing_rpt_SetupDetailedConstraint_1"></A><A href=#Timing_rpt_SetupSummaryConstraint_1>4.1.1  Setup path details for constraint: create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]</A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<A name="Timing_rpt_SetupDetailedConstraint_2"></A><A href=#Timing_rpt_SetupSummaryConstraint_2>4.1.2  Setup path details for constraint: create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
87 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : game_tick_gen/counter_124__i4/Q
Path End         : game_tick_gen/game_clk_c/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 7
Delay Ratio      : 75.0% (route), 25.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 22.618 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Generated Clock Source Latency                   2.735
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     2.075
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Generated Clock Source Latency             2.735
+ Source Clock Path Delay                    2.075
+ Data Path Delay                           16.983
-----------------------------------------   ------
End-of-path arrival time( ns )              21.793

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i4/CK",
        "phy_name":"counter_124__i4/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i4/Q",
        "phy_name":"counter_124__i4/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/game_clk_c/D",
        "phy_name":"game_clk_c/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124__i4/CK",
            "phy_name":"counter_124__i4/CK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124__i4/Q",
            "phy_name":"counter_124__i4/Q"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[4]",
            "phy_name":"game_tick_gen/counter[4]"
        },
        "arrive":6.481,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i3_4_lut/D",
            "phy_name":"i3_4_lut/D"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i3_4_lut/Z",
            "phy_name":"i3_4_lut/Z"
        },
        "arrive":6.958,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n3570",
            "phy_name":"game_tick_gen/n3570"
        },
        "arrive":9.033,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i3_4_lut_adj_42/C",
            "phy_name":"i3_4_lut_adj_42/C"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i3_4_lut_adj_42/Z",
            "phy_name":"i3_4_lut_adj_42/Z"
        },
        "arrive":9.510,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n3565",
            "phy_name":"game_tick_gen/n3565"
        },
        "arrive":11.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i1_4_lut_adj_41/A",
            "phy_name":"i1_4_lut_adj_41/A"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i1_4_lut_adj_41/Z",
            "phy_name":"i1_4_lut_adj_41/Z"
        },
        "arrive":12.062,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5",
            "phy_name":"game_tick_gen/n5"
        },
        "arrive":14.137,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i1_4_lut/B",
            "phy_name":"i1_4_lut/B"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i1_4_lut/Z",
            "phy_name":"i1_4_lut/Z"
        },
        "arrive":14.614,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n4",
            "phy_name":"game_tick_gen/n4"
        },
        "arrive":16.689,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i1555_4_lut/D",
            "phy_name":"i1555_4_lut/D"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i1555_4_lut/Z",
            "phy_name":"i1555_4_lut/Z"
        },
        "arrive":17.166,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n1072",
            "phy_name":"game_tick_gen/n1072"
        },
        "arrive":19.241,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i1_2_lut/B",
            "phy_name":"i1_2_lut/B"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i1_2_lut/Z",
            "phy_name":"i1_2_lut/Z"
        },
        "arrive":19.718,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/game_clk_N_199",
            "phy_name":"game_tick_gen/game_clk_N_199"
        },
        "arrive":21.793,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
game_tick_gen/counter_124__i4/CK->game_tick_gen/counter_124__i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         6.201  2       
game_tick_gen/counter[4]                                  NET DELAY      0.280         6.481  1       
game_tick_gen/i3_4_lut/D->game_tick_gen/i3_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477         6.958  1       
game_tick_gen/n3570                                       NET DELAY      2.075         9.033  1       
game_tick_gen/i3_4_lut_adj_42/C->game_tick_gen/i3_4_lut_adj_42/Z
                                          LUT4            C_TO_Z_DELAY   0.477         9.510  1       
game_tick_gen/n3565                                       NET DELAY      2.075        11.585  1       
game_tick_gen/i1_4_lut_adj_41/A->game_tick_gen/i1_4_lut_adj_41/Z
                                          LUT4            A_TO_Z_DELAY   0.477        12.062  1       
game_tick_gen/n5                                          NET DELAY      2.075        14.137  1       
game_tick_gen/i1_4_lut/B->game_tick_gen/i1_4_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        14.614  1       
game_tick_gen/n4                                          NET DELAY      2.075        16.689  1       
game_tick_gen/i1555_4_lut/D->game_tick_gen/i1555_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477        17.166  19      
game_tick_gen/n1072                                       NET DELAY      2.075        19.241  1       
game_tick_gen/i1_2_lut/B->game_tick_gen/i1_2_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        19.718  1       
game_tick_gen/game_clk_N_199                              NET DELAY      2.075        21.793  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/game_clk_c/CK",
        "phy_name":"game_clk_c/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i4/Q
Path End         : game_tick_gen/counter_124__i17/SR
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 6
Delay Ratio      : 74.0% (route), 26.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 24.866 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Generated Clock Source Latency                   2.735
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     2.075
- Setup Time                                       0.530
----------------------------------------------   -------
End-of-path required time( ns )                   44.080

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Generated Clock Source Latency             2.735
+ Source Clock Path Delay                    2.075
+ Data Path Delay                           14.404
-----------------------------------------   ------
End-of-path arrival time( ns )              19.214

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i4/CK",
        "phy_name":"counter_124__i4/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i4/Q",
        "phy_name":"counter_124__i4/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i17/SR",
        "phy_name":"counter_124__i17/SR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124__i4/CK",
            "phy_name":"counter_124__i4/CK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124__i4/Q",
            "phy_name":"counter_124__i4/Q"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[4]",
            "phy_name":"game_tick_gen/counter[4]"
        },
        "arrive":6.481,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i3_4_lut/D",
            "phy_name":"i3_4_lut/D"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i3_4_lut/Z",
            "phy_name":"i3_4_lut/Z"
        },
        "arrive":6.958,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n3570",
            "phy_name":"game_tick_gen/n3570"
        },
        "arrive":9.033,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i3_4_lut_adj_42/C",
            "phy_name":"i3_4_lut_adj_42/C"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i3_4_lut_adj_42/Z",
            "phy_name":"i3_4_lut_adj_42/Z"
        },
        "arrive":9.510,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n3565",
            "phy_name":"game_tick_gen/n3565"
        },
        "arrive":11.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i1_4_lut_adj_41/A",
            "phy_name":"i1_4_lut_adj_41/A"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i1_4_lut_adj_41/Z",
            "phy_name":"i1_4_lut_adj_41/Z"
        },
        "arrive":12.062,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5",
            "phy_name":"game_tick_gen/n5"
        },
        "arrive":14.137,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i1_4_lut/B",
            "phy_name":"i1_4_lut/B"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i1_4_lut/Z",
            "phy_name":"i1_4_lut/Z"
        },
        "arrive":14.614,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n4",
            "phy_name":"game_tick_gen/n4"
        },
        "arrive":16.689,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i1555_4_lut/D",
            "phy_name":"i1555_4_lut/D"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i1555_4_lut/Z",
            "phy_name":"i1555_4_lut/Z"
        },
        "arrive":17.139,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n1072",
            "phy_name":"game_tick_gen/n1072"
        },
        "arrive":19.214,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
game_tick_gen/counter_124__i4/CK->game_tick_gen/counter_124__i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         6.201  2       
game_tick_gen/counter[4]                                  NET DELAY      0.280         6.481  1       
game_tick_gen/i3_4_lut/D->game_tick_gen/i3_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477         6.958  1       
game_tick_gen/n3570                                       NET DELAY      2.075         9.033  1       
game_tick_gen/i3_4_lut_adj_42/C->game_tick_gen/i3_4_lut_adj_42/Z
                                          LUT4            C_TO_Z_DELAY   0.477         9.510  1       
game_tick_gen/n3565                                       NET DELAY      2.075        11.585  1       
game_tick_gen/i1_4_lut_adj_41/A->game_tick_gen/i1_4_lut_adj_41/Z
                                          LUT4            A_TO_Z_DELAY   0.477        12.062  1       
game_tick_gen/n5                                          NET DELAY      2.075        14.137  1       
game_tick_gen/i1_4_lut/B->game_tick_gen/i1_4_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        14.614  1       
game_tick_gen/n4                                          NET DELAY      2.075        16.689  1       
game_tick_gen/i1555_4_lut/D->game_tick_gen/i1555_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.450        17.139  19      
game_tick_gen/n1072                                       NET DELAY      2.075        19.214  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i17/CK",
        "phy_name":"counter_124__i17/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i4/Q
Path End         : game_tick_gen/counter_124__i1/SR
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 6
Delay Ratio      : 74.0% (route), 26.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 24.866 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Generated Clock Source Latency                   2.735
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     2.075
- Setup Time                                       0.530
----------------------------------------------   -------
End-of-path required time( ns )                   44.080

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Generated Clock Source Latency             2.735
+ Source Clock Path Delay                    2.075
+ Data Path Delay                           14.404
-----------------------------------------   ------
End-of-path arrival time( ns )              19.214

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i4/CK",
        "phy_name":"counter_124__i4/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i4/Q",
        "phy_name":"counter_124__i4/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i1/SR",
        "phy_name":"counter_124__i1/SR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124__i4/CK",
            "phy_name":"counter_124__i4/CK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124__i4/Q",
            "phy_name":"counter_124__i4/Q"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[4]",
            "phy_name":"game_tick_gen/counter[4]"
        },
        "arrive":6.481,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i3_4_lut/D",
            "phy_name":"i3_4_lut/D"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i3_4_lut/Z",
            "phy_name":"i3_4_lut/Z"
        },
        "arrive":6.958,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n3570",
            "phy_name":"game_tick_gen/n3570"
        },
        "arrive":9.033,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i3_4_lut_adj_42/C",
            "phy_name":"i3_4_lut_adj_42/C"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i3_4_lut_adj_42/Z",
            "phy_name":"i3_4_lut_adj_42/Z"
        },
        "arrive":9.510,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n3565",
            "phy_name":"game_tick_gen/n3565"
        },
        "arrive":11.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i1_4_lut_adj_41/A",
            "phy_name":"i1_4_lut_adj_41/A"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i1_4_lut_adj_41/Z",
            "phy_name":"i1_4_lut_adj_41/Z"
        },
        "arrive":12.062,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5",
            "phy_name":"game_tick_gen/n5"
        },
        "arrive":14.137,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i1_4_lut/B",
            "phy_name":"i1_4_lut/B"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i1_4_lut/Z",
            "phy_name":"i1_4_lut/Z"
        },
        "arrive":14.614,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n4",
            "phy_name":"game_tick_gen/n4"
        },
        "arrive":16.689,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i1555_4_lut/D",
            "phy_name":"i1555_4_lut/D"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i1555_4_lut/Z",
            "phy_name":"i1555_4_lut/Z"
        },
        "arrive":17.139,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n1072",
            "phy_name":"game_tick_gen/n1072"
        },
        "arrive":19.214,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
game_tick_gen/counter_124__i4/CK->game_tick_gen/counter_124__i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         6.201  2       
game_tick_gen/counter[4]                                  NET DELAY      0.280         6.481  1       
game_tick_gen/i3_4_lut/D->game_tick_gen/i3_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477         6.958  1       
game_tick_gen/n3570                                       NET DELAY      2.075         9.033  1       
game_tick_gen/i3_4_lut_adj_42/C->game_tick_gen/i3_4_lut_adj_42/Z
                                          LUT4            C_TO_Z_DELAY   0.477         9.510  1       
game_tick_gen/n3565                                       NET DELAY      2.075        11.585  1       
game_tick_gen/i1_4_lut_adj_41/A->game_tick_gen/i1_4_lut_adj_41/Z
                                          LUT4            A_TO_Z_DELAY   0.477        12.062  1       
game_tick_gen/n5                                          NET DELAY      2.075        14.137  1       
game_tick_gen/i1_4_lut/B->game_tick_gen/i1_4_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        14.614  1       
game_tick_gen/n4                                          NET DELAY      2.075        16.689  1       
game_tick_gen/i1555_4_lut/D->game_tick_gen/i1555_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.450        17.139  19      
game_tick_gen/n1072                                       NET DELAY      2.075        19.214  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i1/CK",
        "phy_name":"counter_124__i1/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i4/Q
Path End         : game_tick_gen/counter_124__i2/SR
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 6
Delay Ratio      : 74.0% (route), 26.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 24.866 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Generated Clock Source Latency                   2.735
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     2.075
- Setup Time                                       0.530
----------------------------------------------   -------
End-of-path required time( ns )                   44.080

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Generated Clock Source Latency             2.735
+ Source Clock Path Delay                    2.075
+ Data Path Delay                           14.404
-----------------------------------------   ------
End-of-path arrival time( ns )              19.214

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i4/CK",
        "phy_name":"counter_124__i4/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i4/Q",
        "phy_name":"counter_124__i4/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i2/SR",
        "phy_name":"counter_124__i2/SR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124__i4/CK",
            "phy_name":"counter_124__i4/CK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124__i4/Q",
            "phy_name":"counter_124__i4/Q"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[4]",
            "phy_name":"game_tick_gen/counter[4]"
        },
        "arrive":6.481,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i3_4_lut/D",
            "phy_name":"i3_4_lut/D"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i3_4_lut/Z",
            "phy_name":"i3_4_lut/Z"
        },
        "arrive":6.958,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n3570",
            "phy_name":"game_tick_gen/n3570"
        },
        "arrive":9.033,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i3_4_lut_adj_42/C",
            "phy_name":"i3_4_lut_adj_42/C"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i3_4_lut_adj_42/Z",
            "phy_name":"i3_4_lut_adj_42/Z"
        },
        "arrive":9.510,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n3565",
            "phy_name":"game_tick_gen/n3565"
        },
        "arrive":11.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i1_4_lut_adj_41/A",
            "phy_name":"i1_4_lut_adj_41/A"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i1_4_lut_adj_41/Z",
            "phy_name":"i1_4_lut_adj_41/Z"
        },
        "arrive":12.062,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5",
            "phy_name":"game_tick_gen/n5"
        },
        "arrive":14.137,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i1_4_lut/B",
            "phy_name":"i1_4_lut/B"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i1_4_lut/Z",
            "phy_name":"i1_4_lut/Z"
        },
        "arrive":14.614,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n4",
            "phy_name":"game_tick_gen/n4"
        },
        "arrive":16.689,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i1555_4_lut/D",
            "phy_name":"i1555_4_lut/D"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i1555_4_lut/Z",
            "phy_name":"i1555_4_lut/Z"
        },
        "arrive":17.139,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n1072",
            "phy_name":"game_tick_gen/n1072"
        },
        "arrive":19.214,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
game_tick_gen/counter_124__i4/CK->game_tick_gen/counter_124__i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         6.201  2       
game_tick_gen/counter[4]                                  NET DELAY      0.280         6.481  1       
game_tick_gen/i3_4_lut/D->game_tick_gen/i3_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477         6.958  1       
game_tick_gen/n3570                                       NET DELAY      2.075         9.033  1       
game_tick_gen/i3_4_lut_adj_42/C->game_tick_gen/i3_4_lut_adj_42/Z
                                          LUT4            C_TO_Z_DELAY   0.477         9.510  1       
game_tick_gen/n3565                                       NET DELAY      2.075        11.585  1       
game_tick_gen/i1_4_lut_adj_41/A->game_tick_gen/i1_4_lut_adj_41/Z
                                          LUT4            A_TO_Z_DELAY   0.477        12.062  1       
game_tick_gen/n5                                          NET DELAY      2.075        14.137  1       
game_tick_gen/i1_4_lut/B->game_tick_gen/i1_4_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        14.614  1       
game_tick_gen/n4                                          NET DELAY      2.075        16.689  1       
game_tick_gen/i1555_4_lut/D->game_tick_gen/i1555_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.450        17.139  19      
game_tick_gen/n1072                                       NET DELAY      2.075        19.214  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i2/CK",
        "phy_name":"counter_124__i2/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i4/Q
Path End         : game_tick_gen/counter_124__i0/SR
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 6
Delay Ratio      : 74.0% (route), 26.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 24.866 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Generated Clock Source Latency                   2.735
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     2.075
- Setup Time                                       0.530
----------------------------------------------   -------
End-of-path required time( ns )                   44.080

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Generated Clock Source Latency             2.735
+ Source Clock Path Delay                    2.075
+ Data Path Delay                           14.404
-----------------------------------------   ------
End-of-path arrival time( ns )              19.214

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i4/CK",
        "phy_name":"counter_124__i4/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i4/Q",
        "phy_name":"counter_124__i4/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i0/SR",
        "phy_name":"counter_124__i0/SR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124__i4/CK",
            "phy_name":"counter_124__i4/CK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124__i4/Q",
            "phy_name":"counter_124__i4/Q"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[4]",
            "phy_name":"game_tick_gen/counter[4]"
        },
        "arrive":6.481,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i3_4_lut/D",
            "phy_name":"i3_4_lut/D"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i3_4_lut/Z",
            "phy_name":"i3_4_lut/Z"
        },
        "arrive":6.958,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n3570",
            "phy_name":"game_tick_gen/n3570"
        },
        "arrive":9.033,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i3_4_lut_adj_42/C",
            "phy_name":"i3_4_lut_adj_42/C"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i3_4_lut_adj_42/Z",
            "phy_name":"i3_4_lut_adj_42/Z"
        },
        "arrive":9.510,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n3565",
            "phy_name":"game_tick_gen/n3565"
        },
        "arrive":11.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i1_4_lut_adj_41/A",
            "phy_name":"i1_4_lut_adj_41/A"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i1_4_lut_adj_41/Z",
            "phy_name":"i1_4_lut_adj_41/Z"
        },
        "arrive":12.062,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5",
            "phy_name":"game_tick_gen/n5"
        },
        "arrive":14.137,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i1_4_lut/B",
            "phy_name":"i1_4_lut/B"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i1_4_lut/Z",
            "phy_name":"i1_4_lut/Z"
        },
        "arrive":14.614,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n4",
            "phy_name":"game_tick_gen/n4"
        },
        "arrive":16.689,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i1555_4_lut/D",
            "phy_name":"i1555_4_lut/D"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i1555_4_lut/Z",
            "phy_name":"i1555_4_lut/Z"
        },
        "arrive":17.139,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n1072",
            "phy_name":"game_tick_gen/n1072"
        },
        "arrive":19.214,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
game_tick_gen/counter_124__i4/CK->game_tick_gen/counter_124__i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         6.201  2       
game_tick_gen/counter[4]                                  NET DELAY      0.280         6.481  1       
game_tick_gen/i3_4_lut/D->game_tick_gen/i3_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477         6.958  1       
game_tick_gen/n3570                                       NET DELAY      2.075         9.033  1       
game_tick_gen/i3_4_lut_adj_42/C->game_tick_gen/i3_4_lut_adj_42/Z
                                          LUT4            C_TO_Z_DELAY   0.477         9.510  1       
game_tick_gen/n3565                                       NET DELAY      2.075        11.585  1       
game_tick_gen/i1_4_lut_adj_41/A->game_tick_gen/i1_4_lut_adj_41/Z
                                          LUT4            A_TO_Z_DELAY   0.477        12.062  1       
game_tick_gen/n5                                          NET DELAY      2.075        14.137  1       
game_tick_gen/i1_4_lut/B->game_tick_gen/i1_4_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        14.614  1       
game_tick_gen/n4                                          NET DELAY      2.075        16.689  1       
game_tick_gen/i1555_4_lut/D->game_tick_gen/i1555_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.450        17.139  19      
game_tick_gen/n1072                                       NET DELAY      2.075        19.214  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i0/CK",
        "phy_name":"counter_124__i0/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i4/Q
Path End         : game_tick_gen/counter_124__i3/SR
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 6
Delay Ratio      : 74.0% (route), 26.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 24.866 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Generated Clock Source Latency                   2.735
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     2.075
- Setup Time                                       0.530
----------------------------------------------   -------
End-of-path required time( ns )                   44.080

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Generated Clock Source Latency             2.735
+ Source Clock Path Delay                    2.075
+ Data Path Delay                           14.404
-----------------------------------------   ------
End-of-path arrival time( ns )              19.214

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i4/CK",
        "phy_name":"counter_124__i4/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i4/Q",
        "phy_name":"counter_124__i4/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i3/SR",
        "phy_name":"counter_124__i3/SR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124__i4/CK",
            "phy_name":"counter_124__i4/CK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124__i4/Q",
            "phy_name":"counter_124__i4/Q"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[4]",
            "phy_name":"game_tick_gen/counter[4]"
        },
        "arrive":6.481,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i3_4_lut/D",
            "phy_name":"i3_4_lut/D"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i3_4_lut/Z",
            "phy_name":"i3_4_lut/Z"
        },
        "arrive":6.958,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n3570",
            "phy_name":"game_tick_gen/n3570"
        },
        "arrive":9.033,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i3_4_lut_adj_42/C",
            "phy_name":"i3_4_lut_adj_42/C"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i3_4_lut_adj_42/Z",
            "phy_name":"i3_4_lut_adj_42/Z"
        },
        "arrive":9.510,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n3565",
            "phy_name":"game_tick_gen/n3565"
        },
        "arrive":11.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i1_4_lut_adj_41/A",
            "phy_name":"i1_4_lut_adj_41/A"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i1_4_lut_adj_41/Z",
            "phy_name":"i1_4_lut_adj_41/Z"
        },
        "arrive":12.062,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5",
            "phy_name":"game_tick_gen/n5"
        },
        "arrive":14.137,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i1_4_lut/B",
            "phy_name":"i1_4_lut/B"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i1_4_lut/Z",
            "phy_name":"i1_4_lut/Z"
        },
        "arrive":14.614,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n4",
            "phy_name":"game_tick_gen/n4"
        },
        "arrive":16.689,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i1555_4_lut/D",
            "phy_name":"i1555_4_lut/D"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i1555_4_lut/Z",
            "phy_name":"i1555_4_lut/Z"
        },
        "arrive":17.139,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n1072",
            "phy_name":"game_tick_gen/n1072"
        },
        "arrive":19.214,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
game_tick_gen/counter_124__i4/CK->game_tick_gen/counter_124__i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         6.201  2       
game_tick_gen/counter[4]                                  NET DELAY      0.280         6.481  1       
game_tick_gen/i3_4_lut/D->game_tick_gen/i3_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477         6.958  1       
game_tick_gen/n3570                                       NET DELAY      2.075         9.033  1       
game_tick_gen/i3_4_lut_adj_42/C->game_tick_gen/i3_4_lut_adj_42/Z
                                          LUT4            C_TO_Z_DELAY   0.477         9.510  1       
game_tick_gen/n3565                                       NET DELAY      2.075        11.585  1       
game_tick_gen/i1_4_lut_adj_41/A->game_tick_gen/i1_4_lut_adj_41/Z
                                          LUT4            A_TO_Z_DELAY   0.477        12.062  1       
game_tick_gen/n5                                          NET DELAY      2.075        14.137  1       
game_tick_gen/i1_4_lut/B->game_tick_gen/i1_4_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        14.614  1       
game_tick_gen/n4                                          NET DELAY      2.075        16.689  1       
game_tick_gen/i1555_4_lut/D->game_tick_gen/i1555_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.450        17.139  19      
game_tick_gen/n1072                                       NET DELAY      2.075        19.214  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i3/CK",
        "phy_name":"counter_124__i3/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i4/Q
Path End         : game_tick_gen/counter_124__i4/SR
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 6
Delay Ratio      : 74.0% (route), 26.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 24.866 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Generated Clock Source Latency                   2.735
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     2.075
- Setup Time                                       0.530
----------------------------------------------   -------
End-of-path required time( ns )                   44.080

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Generated Clock Source Latency             2.735
+ Source Clock Path Delay                    2.075
+ Data Path Delay                           14.404
-----------------------------------------   ------
End-of-path arrival time( ns )              19.214

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i4/CK",
        "phy_name":"counter_124__i4/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i4/Q",
        "phy_name":"counter_124__i4/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i4/SR",
        "phy_name":"counter_124__i4/SR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124__i4/CK",
            "phy_name":"counter_124__i4/CK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124__i4/Q",
            "phy_name":"counter_124__i4/Q"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[4]",
            "phy_name":"game_tick_gen/counter[4]"
        },
        "arrive":6.481,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i3_4_lut/D",
            "phy_name":"i3_4_lut/D"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i3_4_lut/Z",
            "phy_name":"i3_4_lut/Z"
        },
        "arrive":6.958,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n3570",
            "phy_name":"game_tick_gen/n3570"
        },
        "arrive":9.033,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i3_4_lut_adj_42/C",
            "phy_name":"i3_4_lut_adj_42/C"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i3_4_lut_adj_42/Z",
            "phy_name":"i3_4_lut_adj_42/Z"
        },
        "arrive":9.510,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n3565",
            "phy_name":"game_tick_gen/n3565"
        },
        "arrive":11.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i1_4_lut_adj_41/A",
            "phy_name":"i1_4_lut_adj_41/A"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i1_4_lut_adj_41/Z",
            "phy_name":"i1_4_lut_adj_41/Z"
        },
        "arrive":12.062,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5",
            "phy_name":"game_tick_gen/n5"
        },
        "arrive":14.137,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i1_4_lut/B",
            "phy_name":"i1_4_lut/B"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i1_4_lut/Z",
            "phy_name":"i1_4_lut/Z"
        },
        "arrive":14.614,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n4",
            "phy_name":"game_tick_gen/n4"
        },
        "arrive":16.689,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i1555_4_lut/D",
            "phy_name":"i1555_4_lut/D"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i1555_4_lut/Z",
            "phy_name":"i1555_4_lut/Z"
        },
        "arrive":17.139,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n1072",
            "phy_name":"game_tick_gen/n1072"
        },
        "arrive":19.214,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
game_tick_gen/counter_124__i4/CK->game_tick_gen/counter_124__i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         6.201  2       
game_tick_gen/counter[4]                                  NET DELAY      0.280         6.481  1       
game_tick_gen/i3_4_lut/D->game_tick_gen/i3_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477         6.958  1       
game_tick_gen/n3570                                       NET DELAY      2.075         9.033  1       
game_tick_gen/i3_4_lut_adj_42/C->game_tick_gen/i3_4_lut_adj_42/Z
                                          LUT4            C_TO_Z_DELAY   0.477         9.510  1       
game_tick_gen/n3565                                       NET DELAY      2.075        11.585  1       
game_tick_gen/i1_4_lut_adj_41/A->game_tick_gen/i1_4_lut_adj_41/Z
                                          LUT4            A_TO_Z_DELAY   0.477        12.062  1       
game_tick_gen/n5                                          NET DELAY      2.075        14.137  1       
game_tick_gen/i1_4_lut/B->game_tick_gen/i1_4_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        14.614  1       
game_tick_gen/n4                                          NET DELAY      2.075        16.689  1       
game_tick_gen/i1555_4_lut/D->game_tick_gen/i1555_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.450        17.139  19      
game_tick_gen/n1072                                       NET DELAY      2.075        19.214  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i4/CK",
        "phy_name":"counter_124__i4/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i4/Q
Path End         : game_tick_gen/counter_124__i5/SR
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 6
Delay Ratio      : 74.0% (route), 26.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 24.866 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Generated Clock Source Latency                   2.735
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     2.075
- Setup Time                                       0.530
----------------------------------------------   -------
End-of-path required time( ns )                   44.080

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Generated Clock Source Latency             2.735
+ Source Clock Path Delay                    2.075
+ Data Path Delay                           14.404
-----------------------------------------   ------
End-of-path arrival time( ns )              19.214

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i4/CK",
        "phy_name":"counter_124__i4/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i4/Q",
        "phy_name":"counter_124__i4/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i5/SR",
        "phy_name":"counter_124__i5/SR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124__i4/CK",
            "phy_name":"counter_124__i4/CK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124__i4/Q",
            "phy_name":"counter_124__i4/Q"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[4]",
            "phy_name":"game_tick_gen/counter[4]"
        },
        "arrive":6.481,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i3_4_lut/D",
            "phy_name":"i3_4_lut/D"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i3_4_lut/Z",
            "phy_name":"i3_4_lut/Z"
        },
        "arrive":6.958,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n3570",
            "phy_name":"game_tick_gen/n3570"
        },
        "arrive":9.033,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i3_4_lut_adj_42/C",
            "phy_name":"i3_4_lut_adj_42/C"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i3_4_lut_adj_42/Z",
            "phy_name":"i3_4_lut_adj_42/Z"
        },
        "arrive":9.510,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n3565",
            "phy_name":"game_tick_gen/n3565"
        },
        "arrive":11.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i1_4_lut_adj_41/A",
            "phy_name":"i1_4_lut_adj_41/A"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i1_4_lut_adj_41/Z",
            "phy_name":"i1_4_lut_adj_41/Z"
        },
        "arrive":12.062,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5",
            "phy_name":"game_tick_gen/n5"
        },
        "arrive":14.137,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i1_4_lut/B",
            "phy_name":"i1_4_lut/B"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i1_4_lut/Z",
            "phy_name":"i1_4_lut/Z"
        },
        "arrive":14.614,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n4",
            "phy_name":"game_tick_gen/n4"
        },
        "arrive":16.689,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i1555_4_lut/D",
            "phy_name":"i1555_4_lut/D"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i1555_4_lut/Z",
            "phy_name":"i1555_4_lut/Z"
        },
        "arrive":17.139,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n1072",
            "phy_name":"game_tick_gen/n1072"
        },
        "arrive":19.214,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
game_tick_gen/counter_124__i4/CK->game_tick_gen/counter_124__i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         6.201  2       
game_tick_gen/counter[4]                                  NET DELAY      0.280         6.481  1       
game_tick_gen/i3_4_lut/D->game_tick_gen/i3_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477         6.958  1       
game_tick_gen/n3570                                       NET DELAY      2.075         9.033  1       
game_tick_gen/i3_4_lut_adj_42/C->game_tick_gen/i3_4_lut_adj_42/Z
                                          LUT4            C_TO_Z_DELAY   0.477         9.510  1       
game_tick_gen/n3565                                       NET DELAY      2.075        11.585  1       
game_tick_gen/i1_4_lut_adj_41/A->game_tick_gen/i1_4_lut_adj_41/Z
                                          LUT4            A_TO_Z_DELAY   0.477        12.062  1       
game_tick_gen/n5                                          NET DELAY      2.075        14.137  1       
game_tick_gen/i1_4_lut/B->game_tick_gen/i1_4_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        14.614  1       
game_tick_gen/n4                                          NET DELAY      2.075        16.689  1       
game_tick_gen/i1555_4_lut/D->game_tick_gen/i1555_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.450        17.139  19      
game_tick_gen/n1072                                       NET DELAY      2.075        19.214  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i5/CK",
        "phy_name":"counter_124__i5/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i4/Q
Path End         : game_tick_gen/counter_124__i6/SR
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 6
Delay Ratio      : 74.0% (route), 26.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 24.866 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Generated Clock Source Latency                   2.735
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     2.075
- Setup Time                                       0.530
----------------------------------------------   -------
End-of-path required time( ns )                   44.080

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Generated Clock Source Latency             2.735
+ Source Clock Path Delay                    2.075
+ Data Path Delay                           14.404
-----------------------------------------   ------
End-of-path arrival time( ns )              19.214

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i4/CK",
        "phy_name":"counter_124__i4/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i4/Q",
        "phy_name":"counter_124__i4/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i6/SR",
        "phy_name":"counter_124__i6/SR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124__i4/CK",
            "phy_name":"counter_124__i4/CK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124__i4/Q",
            "phy_name":"counter_124__i4/Q"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[4]",
            "phy_name":"game_tick_gen/counter[4]"
        },
        "arrive":6.481,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i3_4_lut/D",
            "phy_name":"i3_4_lut/D"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i3_4_lut/Z",
            "phy_name":"i3_4_lut/Z"
        },
        "arrive":6.958,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n3570",
            "phy_name":"game_tick_gen/n3570"
        },
        "arrive":9.033,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i3_4_lut_adj_42/C",
            "phy_name":"i3_4_lut_adj_42/C"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i3_4_lut_adj_42/Z",
            "phy_name":"i3_4_lut_adj_42/Z"
        },
        "arrive":9.510,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n3565",
            "phy_name":"game_tick_gen/n3565"
        },
        "arrive":11.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i1_4_lut_adj_41/A",
            "phy_name":"i1_4_lut_adj_41/A"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i1_4_lut_adj_41/Z",
            "phy_name":"i1_4_lut_adj_41/Z"
        },
        "arrive":12.062,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5",
            "phy_name":"game_tick_gen/n5"
        },
        "arrive":14.137,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i1_4_lut/B",
            "phy_name":"i1_4_lut/B"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i1_4_lut/Z",
            "phy_name":"i1_4_lut/Z"
        },
        "arrive":14.614,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n4",
            "phy_name":"game_tick_gen/n4"
        },
        "arrive":16.689,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i1555_4_lut/D",
            "phy_name":"i1555_4_lut/D"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i1555_4_lut/Z",
            "phy_name":"i1555_4_lut/Z"
        },
        "arrive":17.139,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n1072",
            "phy_name":"game_tick_gen/n1072"
        },
        "arrive":19.214,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
game_tick_gen/counter_124__i4/CK->game_tick_gen/counter_124__i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         6.201  2       
game_tick_gen/counter[4]                                  NET DELAY      0.280         6.481  1       
game_tick_gen/i3_4_lut/D->game_tick_gen/i3_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477         6.958  1       
game_tick_gen/n3570                                       NET DELAY      2.075         9.033  1       
game_tick_gen/i3_4_lut_adj_42/C->game_tick_gen/i3_4_lut_adj_42/Z
                                          LUT4            C_TO_Z_DELAY   0.477         9.510  1       
game_tick_gen/n3565                                       NET DELAY      2.075        11.585  1       
game_tick_gen/i1_4_lut_adj_41/A->game_tick_gen/i1_4_lut_adj_41/Z
                                          LUT4            A_TO_Z_DELAY   0.477        12.062  1       
game_tick_gen/n5                                          NET DELAY      2.075        14.137  1       
game_tick_gen/i1_4_lut/B->game_tick_gen/i1_4_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        14.614  1       
game_tick_gen/n4                                          NET DELAY      2.075        16.689  1       
game_tick_gen/i1555_4_lut/D->game_tick_gen/i1555_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.450        17.139  19      
game_tick_gen/n1072                                       NET DELAY      2.075        19.214  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i6/CK",
        "phy_name":"counter_124__i6/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i4/Q
Path End         : game_tick_gen/counter_124__i7/SR
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 6
Delay Ratio      : 74.0% (route), 26.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 24.866 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Generated Clock Source Latency                   2.735
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     2.075
- Setup Time                                       0.530
----------------------------------------------   -------
End-of-path required time( ns )                   44.080

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Generated Clock Source Latency             2.735
+ Source Clock Path Delay                    2.075
+ Data Path Delay                           14.404
-----------------------------------------   ------
End-of-path arrival time( ns )              19.214

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i4/CK",
        "phy_name":"counter_124__i4/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i4/Q",
        "phy_name":"counter_124__i4/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i7/SR",
        "phy_name":"counter_124__i7/SR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124__i4/CK",
            "phy_name":"counter_124__i4/CK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124__i4/Q",
            "phy_name":"counter_124__i4/Q"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[4]",
            "phy_name":"game_tick_gen/counter[4]"
        },
        "arrive":6.481,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i3_4_lut/D",
            "phy_name":"i3_4_lut/D"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i3_4_lut/Z",
            "phy_name":"i3_4_lut/Z"
        },
        "arrive":6.958,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n3570",
            "phy_name":"game_tick_gen/n3570"
        },
        "arrive":9.033,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i3_4_lut_adj_42/C",
            "phy_name":"i3_4_lut_adj_42/C"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i3_4_lut_adj_42/Z",
            "phy_name":"i3_4_lut_adj_42/Z"
        },
        "arrive":9.510,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n3565",
            "phy_name":"game_tick_gen/n3565"
        },
        "arrive":11.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i1_4_lut_adj_41/A",
            "phy_name":"i1_4_lut_adj_41/A"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i1_4_lut_adj_41/Z",
            "phy_name":"i1_4_lut_adj_41/Z"
        },
        "arrive":12.062,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n5",
            "phy_name":"game_tick_gen/n5"
        },
        "arrive":14.137,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i1_4_lut/B",
            "phy_name":"i1_4_lut/B"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i1_4_lut/Z",
            "phy_name":"i1_4_lut/Z"
        },
        "arrive":14.614,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n4",
            "phy_name":"game_tick_gen/n4"
        },
        "arrive":16.689,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/i1555_4_lut/D",
            "phy_name":"i1555_4_lut/D"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/i1555_4_lut/Z",
            "phy_name":"i1555_4_lut/Z"
        },
        "arrive":17.139,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n1072",
            "phy_name":"game_tick_gen/n1072"
        },
        "arrive":19.214,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
game_tick_gen/counter_124__i4/CK->game_tick_gen/counter_124__i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         6.201  2       
game_tick_gen/counter[4]                                  NET DELAY      0.280         6.481  1       
game_tick_gen/i3_4_lut/D->game_tick_gen/i3_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477         6.958  1       
game_tick_gen/n3570                                       NET DELAY      2.075         9.033  1       
game_tick_gen/i3_4_lut_adj_42/C->game_tick_gen/i3_4_lut_adj_42/Z
                                          LUT4            C_TO_Z_DELAY   0.477         9.510  1       
game_tick_gen/n3565                                       NET DELAY      2.075        11.585  1       
game_tick_gen/i1_4_lut_adj_41/A->game_tick_gen/i1_4_lut_adj_41/Z
                                          LUT4            A_TO_Z_DELAY   0.477        12.062  1       
game_tick_gen/n5                                          NET DELAY      2.075        14.137  1       
game_tick_gen/i1_4_lut/B->game_tick_gen/i1_4_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        14.614  1       
game_tick_gen/n4                                          NET DELAY      2.075        16.689  1       
game_tick_gen/i1555_4_lut/D->game_tick_gen/i1555_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.450        17.139  19      
game_tick_gen/n1072                                       NET DELAY      2.075        19.214  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i7/CK",
        "phy_name":"counter_124__i7/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>
<A name="Timing_rpt_HoldDetailedConstraint_1"></A><A href=#Timing_rpt_HoldSummaryConstraint_1>4.2.1  Hold path details for constraint: create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]</A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_2"></A><A href=#Timing_rpt_HoldSummaryConstraint_2>4.2.2  Hold path details for constraint: create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
87 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i0/Q
Path End         : game_tick_gen/counter_124__i0/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Generated Clock Source Latency                   2.735
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     2.075
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)   0.000
+ Generated Clock Source Latency            2.735
+ Source Clock Path Delay                   2.075
+ Data Path Delay                           4.196
-----------------------------------------   -----
End-of-path arrival time( ns )              9.006

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i0/CK",
        "phy_name":"counter_124__i0/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i0/Q",
        "phy_name":"counter_124__i0/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i0/D",
        "phy_name":"counter_124__i0/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124__i0/CK",
            "phy_name":"counter_124__i0/CK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124__i0/Q",
            "phy_name":"counter_124__i0/Q"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[0]",
            "phy_name":"game_tick_gen/counter[0]"
        },
        "arrive":6.481,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_1/C1",
            "phy_name":"counter_124_add_4_1/C1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_1/S1",
            "phy_name":"counter_124_add_4_1/S1"
        },
        "arrive":6.931,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n77[0]",
            "phy_name":"game_tick_gen/n77[0]"
        },
        "arrive":9.006,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
game_tick_gen/counter_124__i0/CK->game_tick_gen/counter_124__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY       0.280         6.481  1       
game_tick_gen/counter_124_add_4_1/C1->game_tick_gen/counter_124_add_4_1/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.931  1       
game_tick_gen/n77[0]                                      NET DELAY       2.075         9.006  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i0/CK",
        "phy_name":"counter_124__i0/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_128__i0/Q
Path End         : vga_controller/VGAHorizontalCounter/hcount_128__i0/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Generated Clock Source Latency                   2.735
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     2.075
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)   0.000
+ Generated Clock Source Latency            2.735
+ Source Clock Path Delay                   2.075
+ Data Path Delay                           4.196
-----------------------------------------   -----
End-of-path arrival time( ns )              9.006

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i0/CK",
        "phy_name":"hcount_128__i0/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i0/Q",
        "phy_name":"hcount_128__i0/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i0/D",
        "phy_name":"hcount_128__i0/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i0/CK",
            "phy_name":"hcount_128__i0/CK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i0/Q",
            "phy_name":"hcount_128__i0/Q"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"xpix[0]",
            "phy_name":"xpix[0]"
        },
        "arrive":6.481,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128_add_4_1/C1",
            "phy_name":"hcount_128_add_4_1/C1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128_add_4_1/S1",
            "phy_name":"hcount_128_add_4_1/S1"
        },
        "arrive":6.931,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n45[0]",
            "phy_name":"vga_controller/VGAHorizontalCounter/n45[0]"
        },
        "arrive":9.006,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_controller/VGAHorizontalCounter/hcount_128__i0/CK->vga_controller/VGAHorizontalCounter/hcount_128__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         6.201  4       
xpix[0]                                                   NET DELAY       0.280         6.481  1       
vga_controller/VGAHorizontalCounter/hcount_128_add_4_1/C1->vga_controller/VGAHorizontalCounter/hcount_128_add_4_1/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.931  1       
vga_controller/VGAHorizontalCounter/n45[0]
                                                          NET DELAY       2.075         9.006  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i0/CK",
        "phy_name":"hcount_128__i0/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAVerticalCounter/vcount_130__i0/Q
Path End         : vga_controller/VGAVerticalCounter/vcount_130__i0/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Generated Clock Source Latency                   2.735
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     2.075
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)   0.000
+ Generated Clock Source Latency            2.735
+ Source Clock Path Delay                   2.075
+ Data Path Delay                           4.196
-----------------------------------------   -----
End-of-path arrival time( ns )              9.006

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i0/CK",
        "phy_name":"vcount_130__i0/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i0/Q",
        "phy_name":"vcount_130__i0/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i0/D",
        "phy_name":"vcount_130__i0/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i0/CK",
            "phy_name":"vcount_130__i0/CK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i0/Q",
            "phy_name":"vcount_130__i0/Q"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ypix[0]",
            "phy_name":"ypix[0]"
        },
        "arrive":6.481,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_130_add_4_1/C1",
            "phy_name":"vcount_130_add_4_1/C1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_130_add_4_1/S1",
            "phy_name":"vcount_130_add_4_1/S1"
        },
        "arrive":6.931,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAVerticalCounter/n45[0]",
            "phy_name":"vga_controller/VGAVerticalCounter/n45[0]"
        },
        "arrive":9.006,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_controller/VGAVerticalCounter/vcount_130__i0/CK->vga_controller/VGAVerticalCounter/vcount_130__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         6.201  4       
ypix[0]                                                   NET DELAY       0.280         6.481  1       
vga_controller/VGAVerticalCounter/vcount_130_add_4_1/C1->vga_controller/VGAVerticalCounter/vcount_130_add_4_1/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.931  1       
vga_controller/VGAVerticalCounter/n45[0]                  NET DELAY       2.075         9.006  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i0/CK",
        "phy_name":"vcount_130__i0/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i1/Q
Path End         : game_tick_gen/counter_124__i1/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Generated Clock Source Latency                   2.735
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     2.075
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)   0.000
+ Generated Clock Source Latency            2.735
+ Source Clock Path Delay                   2.075
+ Data Path Delay                           4.196
-----------------------------------------   -----
End-of-path arrival time( ns )              9.006

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i1/CK",
        "phy_name":"counter_124__i1/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i1/Q",
        "phy_name":"counter_124__i1/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i1/D",
        "phy_name":"counter_124__i1/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124__i1/CK",
            "phy_name":"counter_124__i1/CK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124__i1/Q",
            "phy_name":"counter_124__i1/Q"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[1]",
            "phy_name":"game_tick_gen/counter[1]"
        },
        "arrive":6.481,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/C0",
            "phy_name":"counter_124_add_4_3/C0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/S0",
            "phy_name":"counter_124_add_4_3/S0"
        },
        "arrive":6.931,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n77[1]",
            "phy_name":"game_tick_gen/n77[1]"
        },
        "arrive":9.006,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
game_tick_gen/counter_124__i1/CK->game_tick_gen/counter_124__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         6.201  2       
game_tick_gen/counter[1]                                  NET DELAY       0.280         6.481  1       
game_tick_gen/counter_124_add_4_3/C0->game_tick_gen/counter_124_add_4_3/S0
                                          FA2             C0_TO_S0_DELAY  0.450         6.931  1       
game_tick_gen/n77[1]                                      NET DELAY       2.075         9.006  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i1/CK",
        "phy_name":"counter_124__i1/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_128__i1/Q
Path End         : vga_controller/VGAHorizontalCounter/hcount_128__i1/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Generated Clock Source Latency                   2.735
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     2.075
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)   0.000
+ Generated Clock Source Latency            2.735
+ Source Clock Path Delay                   2.075
+ Data Path Delay                           4.196
-----------------------------------------   -----
End-of-path arrival time( ns )              9.006

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i1/CK",
        "phy_name":"hcount_128__i1/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i1/Q",
        "phy_name":"hcount_128__i1/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i1/D",
        "phy_name":"hcount_128__i1/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i1/CK",
            "phy_name":"hcount_128__i1/CK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i1/Q",
            "phy_name":"hcount_128__i1/Q"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"xpix[1]",
            "phy_name":"xpix[1]"
        },
        "arrive":6.481,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128_add_4_3/C0",
            "phy_name":"hcount_128_add_4_3/C0"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128_add_4_3/S0",
            "phy_name":"hcount_128_add_4_3/S0"
        },
        "arrive":6.931,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n45[1]",
            "phy_name":"vga_controller/VGAHorizontalCounter/n45[1]"
        },
        "arrive":9.006,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_controller/VGAHorizontalCounter/hcount_128__i1/CK->vga_controller/VGAHorizontalCounter/hcount_128__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         6.201  4       
xpix[1]                                                   NET DELAY       0.280         6.481  1       
vga_controller/VGAHorizontalCounter/hcount_128_add_4_3/C0->vga_controller/VGAHorizontalCounter/hcount_128_add_4_3/S0
                                          FA2             C0_TO_S0_DELAY  0.450         6.931  1       
vga_controller/VGAHorizontalCounter/n45[1]
                                                          NET DELAY       2.075         9.006  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i1/CK",
        "phy_name":"hcount_128__i1/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAVerticalCounter/vcount_130__i1/Q
Path End         : vga_controller/VGAVerticalCounter/vcount_130__i1/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Generated Clock Source Latency                   2.735
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     2.075
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)   0.000
+ Generated Clock Source Latency            2.735
+ Source Clock Path Delay                   2.075
+ Data Path Delay                           4.196
-----------------------------------------   -----
End-of-path arrival time( ns )              9.006

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i1/CK",
        "phy_name":"vcount_130__i1/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i1/Q",
        "phy_name":"vcount_130__i1/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i1/D",
        "phy_name":"vcount_130__i1/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i1/CK",
            "phy_name":"vcount_130__i1/CK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i1/Q",
            "phy_name":"vcount_130__i1/Q"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ypix[1]",
            "phy_name":"ypix[1]"
        },
        "arrive":6.481,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_130_add_4_3/C0",
            "phy_name":"vcount_130_add_4_3/C0"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_130_add_4_3/S0",
            "phy_name":"vcount_130_add_4_3/S0"
        },
        "arrive":6.931,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAVerticalCounter/n45[1]",
            "phy_name":"vga_controller/VGAVerticalCounter/n45[1]"
        },
        "arrive":9.006,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_controller/VGAVerticalCounter/vcount_130__i1/CK->vga_controller/VGAVerticalCounter/vcount_130__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         6.201  5       
ypix[1]                                                   NET DELAY       0.280         6.481  1       
vga_controller/VGAVerticalCounter/vcount_130_add_4_3/C0->vga_controller/VGAVerticalCounter/vcount_130_add_4_3/S0
                                          FA2             C0_TO_S0_DELAY  0.450         6.931  1       
vga_controller/VGAVerticalCounter/n45[1]                  NET DELAY       2.075         9.006  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i1/CK",
        "phy_name":"vcount_130__i1/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i2/Q
Path End         : game_tick_gen/counter_124__i2/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Generated Clock Source Latency                   2.735
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     2.075
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)   0.000
+ Generated Clock Source Latency            2.735
+ Source Clock Path Delay                   2.075
+ Data Path Delay                           4.196
-----------------------------------------   -----
End-of-path arrival time( ns )              9.006

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i2/CK",
        "phy_name":"counter_124__i2/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i2/Q",
        "phy_name":"counter_124__i2/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i2/D",
        "phy_name":"counter_124__i2/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124__i2/CK",
            "phy_name":"counter_124__i2/CK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124__i2/Q",
            "phy_name":"counter_124__i2/Q"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[2]",
            "phy_name":"game_tick_gen/counter[2]"
        },
        "arrive":6.481,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/C1",
            "phy_name":"counter_124_add_4_3/C1"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_3/S1",
            "phy_name":"counter_124_add_4_3/S1"
        },
        "arrive":6.931,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n77[2]",
            "phy_name":"game_tick_gen/n77[2]"
        },
        "arrive":9.006,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
game_tick_gen/counter_124__i2/CK->game_tick_gen/counter_124__i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         6.201  2       
game_tick_gen/counter[2]                                  NET DELAY       0.280         6.481  1       
game_tick_gen/counter_124_add_4_3/C1->game_tick_gen/counter_124_add_4_3/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.931  1       
game_tick_gen/n77[2]                                      NET DELAY       2.075         9.006  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i2/CK",
        "phy_name":"counter_124__i2/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_128__i2/Q
Path End         : vga_controller/VGAHorizontalCounter/hcount_128__i2/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Generated Clock Source Latency                   2.735
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     2.075
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)   0.000
+ Generated Clock Source Latency            2.735
+ Source Clock Path Delay                   2.075
+ Data Path Delay                           4.196
-----------------------------------------   -----
End-of-path arrival time( ns )              9.006

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i2/CK",
        "phy_name":"hcount_128__i2/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i2/Q",
        "phy_name":"hcount_128__i2/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i2/D",
        "phy_name":"hcount_128__i2/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i2/CK",
            "phy_name":"hcount_128__i2/CK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i2/Q",
            "phy_name":"hcount_128__i2/Q"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"xpix[2]",
            "phy_name":"xpix[2]"
        },
        "arrive":6.481,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128_add_4_3/C1",
            "phy_name":"hcount_128_add_4_3/C1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_128_add_4_3/S1",
            "phy_name":"hcount_128_add_4_3/S1"
        },
        "arrive":6.931,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n45[2]",
            "phy_name":"vga_controller/VGAHorizontalCounter/n45[2]"
        },
        "arrive":9.006,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_controller/VGAHorizontalCounter/hcount_128__i2/CK->vga_controller/VGAHorizontalCounter/hcount_128__i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         6.201  7       
xpix[2]                                                   NET DELAY       0.280         6.481  1       
vga_controller/VGAHorizontalCounter/hcount_128_add_4_3/C1->vga_controller/VGAHorizontalCounter/hcount_128_add_4_3/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.931  1       
vga_controller/VGAHorizontalCounter/n45[2]
                                                          NET DELAY       2.075         9.006  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_128__i2/CK",
        "phy_name":"hcount_128__i2/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAVerticalCounter/vcount_130__i2/Q
Path End         : vga_controller/VGAVerticalCounter/vcount_130__i2/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Generated Clock Source Latency                   2.735
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     2.075
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)   0.000
+ Generated Clock Source Latency            2.735
+ Source Clock Path Delay                   2.075
+ Data Path Delay                           4.196
-----------------------------------------   -----
End-of-path arrival time( ns )              9.006

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i2/CK",
        "phy_name":"vcount_130__i2/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i2/Q",
        "phy_name":"vcount_130__i2/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i2/D",
        "phy_name":"vcount_130__i2/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i2/CK",
            "phy_name":"vcount_130__i2/CK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i2/Q",
            "phy_name":"vcount_130__i2/Q"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ypix[2]",
            "phy_name":"ypix[2]"
        },
        "arrive":6.481,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_130_add_4_3/C1",
            "phy_name":"vcount_130_add_4_3/C1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_130_add_4_3/S1",
            "phy_name":"vcount_130_add_4_3/S1"
        },
        "arrive":6.931,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAVerticalCounter/n45[2]",
            "phy_name":"vga_controller/VGAVerticalCounter/n45[2]"
        },
        "arrive":9.006,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_controller/VGAVerticalCounter/vcount_130__i2/CK->vga_controller/VGAVerticalCounter/vcount_130__i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         6.201  11      
ypix[2]                                                   NET DELAY       0.280         6.481  1       
vga_controller/VGAVerticalCounter/vcount_130_add_4_3/C1->vga_controller/VGAVerticalCounter/vcount_130_add_4_3/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.931  1       
vga_controller/VGAVerticalCounter/n45[2]                  NET DELAY       2.075         9.006  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_130__i2/CK",
        "phy_name":"vcount_130__i2/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i3/Q
Path End         : game_tick_gen/counter_124__i3/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Generated Clock Source Latency                   2.735
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     2.075
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)   0.000
+ Generated Clock Source Latency            2.735
+ Source Clock Path Delay                   2.075
+ Data Path Delay                           4.196
-----------------------------------------   -----
End-of-path arrival time( ns )              9.006

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i3/CK",
        "phy_name":"counter_124__i3/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i3/Q",
        "phy_name":"counter_124__i3/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i3/D",
        "phy_name":"counter_124__i3/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124__i3/CK",
            "phy_name":"counter_124__i3/CK"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124__i3/Q",
            "phy_name":"counter_124__i3/Q"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/counter[3]",
            "phy_name":"game_tick_gen/counter[3]"
        },
        "arrive":6.481,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/C0",
            "phy_name":"counter_124_add_4_5/C0"
        },
        "pin1":
        {
            "log_name":"game_tick_gen/counter_124_add_4_5/S0",
            "phy_name":"counter_124_add_4_5/S0"
        },
        "arrive":6.931,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_tick_gen/n77[3]",
            "phy_name":"game_tick_gen/n77[3]"
        },
        "arrive":9.006,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
game_tick_gen/counter_124__i3/CK->game_tick_gen/counter_124__i3/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         6.201  2       
game_tick_gen/counter[3]                                  NET DELAY       0.280         6.481  1       
game_tick_gen/counter_124_add_4_5/C0->game_tick_gen/counter_124_add_4_5/S0
                                          FA2             C0_TO_S0_DELAY  0.450         6.931  1       
game_tick_gen/n77[3]                                      NET DELAY       2.075         9.006  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"game_tick_gen/counter_124__i3/CK",
        "phy_name":"counter_124__i3/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  39      
vga_clk                                                   NET DELAY      2.075         4.810  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

<style type='text/css'>
pre {
  margin-left: 2em;
}
tapath {
  display: none;
}
.tools {
  font-family: arial;
  font-size: 0.8em;
  text-align: center;
  display: inline-block;
}
.tools:before{
  content: "Shown in: ";
  color: #66edef;
  text-align: center;
  padding-left: 0.5em;
}
.tools a {
  color: rgb(192, 192, 192);
  cursor: pointer;
}
.tools a:link {
  text-decoration: none;
}
.tools a:hover {
  color: #66edef;
}
.tools a:before {
  content: " ";
  width: 20px;
  display: inline-block;
  text-align: center;
  padding-right: 5px;
  padding-left: 2px;
}
.tools a:after {
  text-align: center;
  padding-right: 5px;
}
.na:before {
  background: url("qrc:///report-view-html/images/netlist_analyzer_16.png") no-repeat center;
}
.na:after {
  content: "Netlist Analyzer";
}
.fp:before {
  background: url("qrc:///report-view-html/images/floorplanview_16.png") no-repeat center;
}
.fp:after {
  content: "Floor Planner";
}
.phv:before {
  background: url("qrc:///report-view-html/images/epic_16.png") no-repeat center;
}
.phv:after {
  content: "Physical View";
}
</style>
<script type='text/javascript'>
<!--
var show_log = 1; var show_phy = 0;
function createTool(cls, path_obj) {
  var tool = document.createElement('a');
  tool.className = cls;
  tool.onclick = (function(tool, path) {
    return function() {
      var tool_name;
      var logical = false;
      if (typeof path !== 'string' || path === null || path.length == 0)
        return;
      switch (cls) {
        case 'na':
          tool_name = 'SCHEMATIC_VIEW';
          logical = true;
          break;
        case 'fp':
          tool_name = 'FLOORPLANNER';
          break;
        case 'phv':
          tool_name = 'PHYSICAL_VIEW';
          break;
      }
      var url = 'NGView://' + tool_name + '/tapath?' + (logical?'view_type=tech&':'') + 'path=' +
                encodeURIComponent(path);
      console.log(url);
      this.href = url;
    }
  })(cls, path_obj).bind(tool);
  return tool;
}
function createTools(path_element) {
  var tools = document.createElement('span');
  tools.className = 'tools';
  var path = path_element.textContent;
  if (show_log) 
    tools.appendChild(createTool('na', path));
  if (show_phy) {
    tools.appendChild(createTool('fp', path));
    tools.appendChild(createTool('phv', path));
  }
  var p = path_element.parentNode;
  p.insertBefore(tools, path_element);
}
function handleLeftpaths(left_paths, index) {
    if (left_paths.length > index) {
      setTimeout(function(paths, i) {
        return function() {
          var path = paths[i];
          createTools(path);
          handleLeftpaths(paths, i+1);
        }
      }(left_paths, index));
    }
}
window.onload = function() {
  if (!show_log && !show_phy) return; 
  if (typeof window._$radiant !== 'undefined') {
    var all_paths = document.getElementsByTagName('tapath');
    handleLeftpaths(all_paths, 0);
  }
}
//-->
</script>
</BODY>

