{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1584632010298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1584632010310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 19 16:33:30 2020 " "Processing started: Thu Mar 19 16:33:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1584632010310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584632010310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off synthi_top -c synthi_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off synthi_top -c synthi_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584632010311 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1584632011014 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1584632011014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/i2c_slave_bfm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/i2c_slave_bfm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_slave_bfm-bfm " "Found design unit 1: i2c_slave_bfm-bfm" {  } { { "../source/i2c_slave_bfm.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/i2c_slave_bfm.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584632022173 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave_bfm " "Found entity 1: i2c_slave_bfm" {  } { { "../source/i2c_slave_bfm.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/i2c_slave_bfm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584632022173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584632022173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-rtl " "Found design unit 1: i2c_master-rtl" {  } { { "../source/i2c_master.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/i2c_master.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584632022178 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "../source/i2c_master.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/i2c_master.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584632022178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584632022178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/reg_table_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/reg_table_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_table_pkg " "Found design unit 1: reg_table_pkg" {  } { { "../source/reg_table_pkg.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/reg_table_pkg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584632022180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584632022180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/codec_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/codec_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codec_controller-rtl " "Found design unit 1: codec_controller-rtl" {  } { { "../source/codec_controller.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/codec_controller.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584632022184 ""} { "Info" "ISGN_ENTITY_NAME" "1 codec_controller " "Found entity 1: codec_controller" {  } { { "../source/codec_controller.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/codec_controller.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584632022184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584632022184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/bus_hex2sevseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/bus_hex2sevseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_hex2sevseg-rtl " "Found design unit 1: bus_hex2sevseg-rtl" {  } { { "../source/bus_hex2sevseg.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/bus_hex2sevseg.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584632022191 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_hex2sevseg " "Found entity 1: bus_hex2sevseg" {  } { { "../source/bus_hex2sevseg.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/bus_hex2sevseg.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584632022191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584632022191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/uart_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/uart_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_top-bdf_type " "Found design unit 1: uart_top-bdf_type" {  } { { "../source/uart_top.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/uart_top.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584632022194 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "../source/uart_top.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/uart_top.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584632022194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584632022194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/uart_controller_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/uart_controller_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_controller_fsm-rtl " "Found design unit 1: uart_controller_fsm-rtl" {  } { { "../source/uart_controller_fsm.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/uart_controller_fsm.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584632022197 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_controller_fsm " "Found entity 1: uart_controller_fsm" {  } { { "../source/uart_controller_fsm.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/uart_controller_fsm.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584632022197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584632022197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/synthi_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/synthi_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synthi_top-str " "Found design unit 1: synthi_top-str" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/synthi_top.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584632022201 ""} { "Info" "ISGN_ENTITY_NAME" "1 synthi_top " "Found entity 1: synthi_top" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/synthi_top.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584632022201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584632022201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/signal_checker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/signal_checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_checker-rtl " "Found design unit 1: signal_checker-rtl" {  } { { "../source/signal_checker.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/signal_checker.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584632022207 ""} { "Info" "ISGN_ENTITY_NAME" "1 signal_checker " "Found entity 1: signal_checker" {  } { { "../source/signal_checker.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/signal_checker.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584632022207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584632022207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/shiftreg_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/shiftreg_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftreg_uart-rtl " "Found design unit 1: shiftreg_uart-rtl" {  } { { "../source/shiftreg_uart.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/shiftreg_uart.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584632022209 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_uart " "Found entity 1: shiftreg_uart" {  } { { "../source/shiftreg_uart.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/shiftreg_uart.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584632022209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584632022209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/output_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/output_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_register-rtl " "Found design unit 1: output_register-rtl" {  } { { "../source/output_register.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/output_register.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584632022213 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_register " "Found entity 1: output_register" {  } { { "../source/output_register.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/output_register.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584632022213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584632022213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/modulo_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/modulo_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulo_divider-rtl " "Found design unit 1: modulo_divider-rtl" {  } { { "../source/modulo_divider.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/modulo_divider.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584632022217 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulo_divider " "Found entity 1: modulo_divider" {  } { { "../source/modulo_divider.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/modulo_divider.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584632022217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584632022217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/infrastructure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/infrastructure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 infrastructure-str " "Found design unit 1: infrastructure-str" {  } { { "../source/infrastructure.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/infrastructure.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584632022223 ""} { "Info" "ISGN_ENTITY_NAME" "1 infrastructure " "Found entity 1: infrastructure" {  } { { "../source/infrastructure.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/infrastructure.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584632022223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584632022223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/flanken_detekt_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/flanken_detekt_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flanken_detekt_vhdl-rtl " "Found design unit 1: flanken_detekt_vhdl-rtl" {  } { { "../source/flanken_detekt_vhdl.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/flanken_detekt_vhdl.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584632022225 ""} { "Info" "ISGN_ENTITY_NAME" "1 flanken_detekt_vhdl " "Found entity 1: flanken_detekt_vhdl" {  } { { "../source/flanken_detekt_vhdl.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/flanken_detekt_vhdl.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584632022225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584632022225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/count_down.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/count_down.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_down-rtl " "Found design unit 1: count_down-rtl" {  } { { "../source/count_down.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/count_down.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584632022229 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_down " "Found entity 1: count_down" {  } { { "../source/count_down.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/count_down.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584632022229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584632022229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/clock_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/clock_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_sync-rtl " "Found design unit 1: clock_sync-rtl" {  } { { "../source/clock_sync.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/clock_sync.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584632022234 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_sync " "Found entity 1: clock_sync" {  } { { "../source/clock_sync.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/clock_sync.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584632022234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584632022234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/bit_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/bit_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_counter-rtl " "Found design unit 1: bit_counter-rtl" {  } { { "../source/bit_counter.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/bit_counter.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584632022237 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_counter " "Found entity 1: bit_counter" {  } { { "../source/bit_counter.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/bit_counter.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584632022237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584632022237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/baud_tick.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/matth/onedrive/dokumente/zhaw/digitaltechnik/semester 2/praktika/synthi_project/source/baud_tick.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud_tick-rtl " "Found design unit 1: baud_tick-rtl" {  } { { "../source/baud_tick.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/baud_tick.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584632022242 ""} { "Info" "ISGN_ENTITY_NAME" "1 baud_tick " "Found entity 1: baud_tick" {  } { { "../source/baud_tick.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/baud_tick.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584632022242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584632022242 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "synthi_top " "Elaborating entity \"synthi_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1584632022329 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_XCK synthi_top.vhd(41) " "VHDL Signal Declaration warning at synthi_top.vhd(41): used implicit default value for signal \"AUD_XCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/synthi_top.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1584632022333 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACDAT synthi_top.vhd(42) " "VHDL Signal Declaration warning at synthi_top.vhd(42): used implicit default value for signal \"AUD_DACDAT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/synthi_top.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1584632022333 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_BCLK synthi_top.vhd(43) " "VHDL Signal Declaration warning at synthi_top.vhd(43): used implicit default value for signal \"AUD_BCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/synthi_top.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1584632022334 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACLRCK synthi_top.vhd(44) " "VHDL Signal Declaration warning at synthi_top.vhd(44): used implicit default value for signal \"AUD_DACLRCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/synthi_top.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1584632022334 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_ADCLRCK synthi_top.vhd(45) " "VHDL Signal Declaration warning at synthi_top.vhd(45): used implicit default value for signal \"AUD_ADCLRCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/synthi_top.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1584632022334 "|synthi_top"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "10 3 synthi_top.vhd(164) " "VHDL expression error at synthi_top.vhd(164): expression has 10 elements, but must have 3 elements" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/synthi_top.vhd" 164 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1584632022362 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "mode synthi_top.vhd(160) " "VHDL error at synthi_top.vhd(160): formal port or parameter \"mode\" must have actual or default value" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/matth/OneDrive/Dokumente/ZHAW/Digitaltechnik/Semester 2/Praktika/synthi_project/source/synthi_top.vhd" 160 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1584632022362 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1584632022364 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1584632022693 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 19 16:33:42 2020 " "Processing ended: Thu Mar 19 16:33:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1584632022693 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1584632022693 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1584632022693 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1584632022693 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1584632023377 ""}
