<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver xadcps v2_1: xadcps_hw.h File Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>xadcps_hw.h File Reference</h1><code>#include &quot;xil_types.h&quot;</code><br/>
<code>#include &quot;xil_assert.h&quot;</code><br/>
<code>#include &quot;xil_io.h&quot;</code><br/>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a23abd7309bbf3323e3400afd770c1cfd">XADCPS_HW_H</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a2bb7416cfd483de37442d6c4db638cf6">XAdcPs_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;(Xil_In32((BaseAddress) + (RegOffset)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a48770272099dfc236414809f6ac0f911">XAdcPs_WriteReg</a>(BaseAddress, RegOffset, Data)&nbsp;&nbsp;&nbsp;(Xil_Out32((BaseAddress) + (RegOffset), (Data)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a54cb6b8937cf82a8942b44c5431555d3">XAdcPs_FormatWriteData</a>(RegOffset, Data, ReadWrite)</td></tr>
<tr><td colspan="2"><div class="groupHeader">Register offsets of XADC in the Device Config</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp01dab29dfb2facdc48eeae239fdee341"></a> The following constants provide access to each of the registers of the XADC device. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a68faeb1e24c6199c1b5225e8262bbc80">XADCPS_CFG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a8de2b14bf355495765652a96cf984196">XADCPS_INT_STS_OFFSET</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a07a51f2e305a76820614eaca76a2b917">XADCPS_INT_MASK_OFFSET</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#ac9c6382372822d080b51307a220a5aa7">XADCPS_MSTS_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a87a13d19d9821e32eae2fd813cf7d99d">XADCPS_CMDFIFO_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a55935eddc71fef7540acc37423456980">XADCPS_RDFIFO_OFFSET</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a99b8d82247db725bfd0fb17a6c50cf6f">XADCPS_MCTL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x18</td></tr>
<tr><td colspan="2"><div class="groupHeader">XADC Config Register Bit definitions</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp05fa4470d539b9de8d2bb6c13a191e85"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a97eb8a3672eb52d34a687b337f97f95e">XADCPS_CFG_ENABLE_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a91d1edce889e0696e1ca136e36ec882e">XADCPS_CFG_CFIFOTH_MASK</a>&nbsp;&nbsp;&nbsp;0x00F00000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a4d7bdad0e727d19c057c68b5254ec6f7">XADCPS_CFG_DFIFOTH_MASK</a>&nbsp;&nbsp;&nbsp;0x000F0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a84bcc9070cac6682694cd228a695516f">XADCPS_CFG_WEDGE_MASK</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a51eb54a844ca9cd477f4e1cb3f7088b5">XADCPS_CFG_REDGE_MASK</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a6f34e098ac272721b76f4848d33db8fc">XADCPS_CFG_TCKRATE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000300</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#aa1b563d2c174051987c7827d3517567b">XADCPS_CFG_IGAP_MASK</a>&nbsp;&nbsp;&nbsp;0x0000001F</td></tr>
<tr><td colspan="2"><div class="groupHeader">XADC Interrupt Status/Mask Register Bit definitions</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp7b206c36addb9743f80f0ca4a7b75105"></a> The definitions are same for the Interrupt Status Register and Interrupt Mask Register. They are defined only once. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a58603ef8e228edc64329d0df7d431f83">XADCPS_INTX_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x000003FF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a0fc01dbce44790511275e6c4f63c25f2">XADCPS_INTX_CFIFO_LTH_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a9dd90b9c9fa80921655c28ce04a59434">XADCPS_INTX_DFIFO_GTH_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a02fa3b51fb1c2af05ed9563c652da0d3">XADCPS_INTX_OT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#ac5cb6156dffe3be672b642490c1b5bd8">XADCPS_INTX_ALM_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x0000007F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#ad63b8e26a8535dad37f57a1c13355884">XADCPS_INTX_ALM6_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#aea2998c3c0ec9c47f2c2429b79bd24df">XADCPS_INTX_ALM5_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a06e0406e6912068e91aef1a94429bafe">XADCPS_INTX_ALM4_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a1aaa9f406c9a1889d4e0cbfae041e299">XADCPS_INTX_ALM3_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a47324419edb8965bb1c670d832422edf">XADCPS_INTX_ALM2_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#ae8130235cf1bccddf96690f557a27668">XADCPS_INTX_ALM1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a934977b081f89e9fea6aefb02fc23949">XADCPS_INTX_ALM0_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td colspan="2"><div class="groupHeader">XADC Miscellaneous Register Bit definitions</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp3f37842d4a483aa3d662c468dc411899"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a78913f5d17856f0415cadac18cbc25c8">XADCPS_MSTS_CFIFO_LVL_MASK</a>&nbsp;&nbsp;&nbsp;0x000F0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#aee7acfd5b680e4a95e6c46b18e9b2190">XADCPS_MSTS_DFIFO_LVL_MASK</a>&nbsp;&nbsp;&nbsp;0x0000F000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a904ad16cd661685035d91797d972c27e">XADCPS_MSTS_CFIFOF_MASK</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a3c80547bf599783e218aa04cbac20c50">XADCPS_MSTS_CFIFOE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a918992ab84ea904198f1a9dd33a5b837">XADCPS_MSTS_DFIFOF_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a6803f5e3d2b38a4fa1ca36139f621bda">XADCPS_MSTS_DFIFOE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#aedb1ed810531f94e6ee482a44e462fd1">XADCPS_MSTS_OT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a8248f38c9de02132073459edae0e40da">XADCPS_MSTS_ALM_MASK</a>&nbsp;&nbsp;&nbsp;0x0000007F</td></tr>
<tr><td colspan="2"><div class="groupHeader">XADC Miscellaneous Control Register Bit definitions</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp90f64114994a53d08a56d995ecf6e06e"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a96647dda4bc4c7459180829b4eec90e0">XADCPS_MCTL_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#aa803ffae0e30319a93cee9b535dc4c20">XADCPS_MCTL_FLUSH_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td colspan="2"><div class="groupHeader">Internal Register offsets of the XADC</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp90af31b2b110de694495139347fb348b"></a> The following constants provide access to each of the internal registers of the XADC device. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#ad208216b2c97323c1a1552798152b78b">XADCPS_TEMP_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a0a73a0ddd38ed3e55387e941ce959beb">XADCPS_VCCINT_OFFSET</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a5241470342961808b7315f88b66704aa">XADCPS_VCCAUX_OFFSET</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#adc565fda183714c71bfbdd0f1604371a">XADCPS_VPVN_OFFSET</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a7eb0c93ec901ebd9baeacafa4d4f11e0">XADCPS_VREFP_OFFSET</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a55563309df0f6cdde853f0c23bf5224e">XADCPS_VREFN_OFFSET</a>&nbsp;&nbsp;&nbsp;0x05</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#ae2e4ddc61783e0ea7c201f61bd1381cd">XADCPS_VBRAM_OFFSET</a>&nbsp;&nbsp;&nbsp;0x06</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#ae3aa072368343a7e669cffa799f3f733">XADCPS_ADC_A_SUPPLY_CALIB_OFFSET</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a8e57f4848447e0eb5782c2c9d59eb264">XADCPS_ADC_A_OFFSET_CALIB_OFFSET</a>&nbsp;&nbsp;&nbsp;0x09</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a94436fe1ddde197ab9d01f4a90b26b0c">XADCPS_ADC_A_GAINERR_CALIB_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0A</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a543905cdceb3ea785d73b0f4e5f5de1e">XADCPS_VCCPINT_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0D</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#aaf92197f19f4c5d0f4f070a705f7529a">XADCPS_VCCPAUX_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0E</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a49236f52791f86822e854f87a9fdc30b">XADCPS_VCCPDRO_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#ab5dee45b022fdd7241aad85401d33033">XADCPS_AUX00_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#aa805b2fa553116f51a8b164a2970ed8c">XADCPS_AUX01_OFFSET</a>&nbsp;&nbsp;&nbsp;0x11</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#acdeb9217279a39766c6756c9eaf5f86c">XADCPS_AUX02_OFFSET</a>&nbsp;&nbsp;&nbsp;0x12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a54a1b77788237378af6d0291c0a9df54">XADCPS_AUX03_OFFSET</a>&nbsp;&nbsp;&nbsp;0x13</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a00e3afb21bed9031d9225229c3842840">XADCPS_AUX04_OFFSET</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a4ad4b2a7c792337a062c479feef0f327">XADCPS_AUX05_OFFSET</a>&nbsp;&nbsp;&nbsp;0x15</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a1956fa6834b42d001ce6e60b746358c7">XADCPS_AUX06_OFFSET</a>&nbsp;&nbsp;&nbsp;0x16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a6a447c4d29ab2c2f0266d10fb5cb44e8">XADCPS_AUX07_OFFSET</a>&nbsp;&nbsp;&nbsp;0x17</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#ab8aee4a0b2a343ce463c347d8059353d">XADCPS_AUX08_OFFSET</a>&nbsp;&nbsp;&nbsp;0x18</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a7785b3eea5f4ee341dbe90bdd18bd526">XADCPS_AUX09_OFFSET</a>&nbsp;&nbsp;&nbsp;0x19</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a94d56a929ad4f667dae86d683a1c90b5">XADCPS_AUX10_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1A</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a2f563f85d8172b0d5468a88c13639965">XADCPS_AUX11_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1B</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#aca256931f800ddc0ec54a3a0f6b2e1fb">XADCPS_AUX12_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#aebef142fce37758caf40fc84f65464e1">XADCPS_AUX13_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1D</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a80b812bb9446a86c60a6d8d9afc8b939">XADCPS_AUX14_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1E</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a6c9c41ae860c4a0edca1686938def3a8">XADCPS_AUX15_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a276410bfb2dbea221f51c3c2c637925d">XADCPS_MAX_TEMP_OFFSET</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a92d8e063065e74f7ec39d66c925eb10b">XADCPS_MAX_VCCINT_OFFSET</a>&nbsp;&nbsp;&nbsp;0x21</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#ae90832c9d6007f02db4fe404c360a4b4">XADCPS_MAX_VCCAUX_OFFSET</a>&nbsp;&nbsp;&nbsp;0x22</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#aa3f1e7a4548f643306305f9afe49fdf5">XADCPS_MAX_VCCBRAM_OFFSET</a>&nbsp;&nbsp;&nbsp;0x23</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#abab6b1f7636aa659070ee8e33e8e89ed">XADCPS_MIN_TEMP_OFFSET</a>&nbsp;&nbsp;&nbsp;0x24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a1bd607629d2856a685240315eedd917a">XADCPS_MIN_VCCINT_OFFSET</a>&nbsp;&nbsp;&nbsp;0x25</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a0477edb4abbf4c26c0f5bbedfad6ec6e">XADCPS_MIN_VCCAUX_OFFSET</a>&nbsp;&nbsp;&nbsp;0x26</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a249a6139198535cca377f2d28eaa22da">XADCPS_MIN_VCCBRAM_OFFSET</a>&nbsp;&nbsp;&nbsp;0x27</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a5eb2db0db3f0581aa9c858d50c00c87d">XADCPS_MAX_VCCPINT_OFFSET</a>&nbsp;&nbsp;&nbsp;0x28</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a9e6c43a99955acbf886d89962a13156c">XADCPS_MAX_VCCPAUX_OFFSET</a>&nbsp;&nbsp;&nbsp;0x29</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#aaca340457bcb56ebbfcbd509900fc6c1">XADCPS_MAX_VCCPDRO_OFFSET</a>&nbsp;&nbsp;&nbsp;0x2A</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a546042226fa8d0c6426051c3c41ee0b6">XADCPS_MIN_VCCPINT_OFFSET</a>&nbsp;&nbsp;&nbsp;0x2C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#aa876a6ce73b685d5334b1fe36aebd989">XADCPS_MIN_VCCPAUX_OFFSET</a>&nbsp;&nbsp;&nbsp;0x2D</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a35a5d40ef4fd60ca4d3d7cec89d0a83a">XADCPS_MIN_VCCPDRO_OFFSET</a>&nbsp;&nbsp;&nbsp;0x2E</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a1e429077531e797147b8f16bf3ac0c7e">XADCPS_FLAG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x3F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a0465989cda869dc6bbc0d69d1c5a53c0">XADCPS_CFR0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a51e3109e270a76fd9ae6856a526eff23">XADCPS_CFR1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x41</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a480941fa571069ef1b39273216c8dba4">XADCPS_CFR2_OFFSET</a>&nbsp;&nbsp;&nbsp;0x42</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a4df4e9969d3d37155d8fc4f1e4383b6b">XADCPS_SEQ00_OFFSET</a>&nbsp;&nbsp;&nbsp;0x48</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a5e962322e642b88e9cc209b9bbb7378a">XADCPS_SEQ01_OFFSET</a>&nbsp;&nbsp;&nbsp;0x49</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a952947eadaefe959f7da43bf8455f985">XADCPS_SEQ02_OFFSET</a>&nbsp;&nbsp;&nbsp;0x4A</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#aded54bf913644bbea7bd4d485fdda79d">XADCPS_SEQ03_OFFSET</a>&nbsp;&nbsp;&nbsp;0x4B</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a35c4da0c7efc02c87ef4b6c513ce7bf6">XADCPS_SEQ04_OFFSET</a>&nbsp;&nbsp;&nbsp;0x4C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a4d12bb4acd125bff925e35e0460dcc34">XADCPS_SEQ05_OFFSET</a>&nbsp;&nbsp;&nbsp;0x4D</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#ad01da0abb968660efaf1230df5eeac17">XADCPS_SEQ06_OFFSET</a>&nbsp;&nbsp;&nbsp;0x4E</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a327d321bb487fa1c3c123a80c147e457">XADCPS_SEQ07_OFFSET</a>&nbsp;&nbsp;&nbsp;0x4F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#af474b4c65c53c117fb44c3831bcaef07">XADCPS_ATR_TEMP_UPPER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x50</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a7c898dfccd76d299e974dae7c4a7de87">XADCPS_ATR_VCCINT_UPPER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x51</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a6ea7ba1f7191e2a669ccc6084cb8591f">XADCPS_ATR_VCCAUX_UPPER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x52</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#ad8067965d143744eb266d45f697ea47f">XADCPS_ATR_OT_UPPER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x53</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a61503521a8d2f916b041253026741d21">XADCPS_ATR_TEMP_LOWER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x54</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#ac507365ffab7b5ebf5efbd9aab9b15e7">XADCPS_ATR_VCCINT_LOWER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x55</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a45714756c4dfc3c1962be902eabf1b7b">XADCPS_ATR_VCCAUX_LOWER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x56</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#abe1c44be41632fa57e338890d4c0b3ed">XADCPS_ATR_OT_LOWER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x57</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a5134cc49bcd7d4caa80477f79a8d200d">XADCPS_ATR_VBRAM_UPPER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x58</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a1d78f977f73a044f0b044d0f675f009b">XADCPS_ATR_VCCPINT_UPPER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x59</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a5bef78f847f3f472eb6a45f1bb07a135">XADCPS_ATR_VCCPAUX_UPPER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x5A</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a2d298904e86864e973886a7dcdc2295b">XADCPS_ATR_VCCPDRO_UPPER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x5B</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a2bc2f6d1ccc4db7a011827f98515a4bd">XADCPS_ATR_VBRAM_LOWER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x5C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#af087561e91e313f8961c8c4866248578">XADCPS_ATR_VCCPINT_LOWER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x5D</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#ac34bc441e1c2fd2d0b730e5d2e842b5e">XADCPS_ATR_VCCPAUX_LOWER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x5E</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a06e536525e237d3579bec273d08599d8">XADCPS_ATR_VCCPDRO_LOWER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x5F</td></tr>
<tr><td colspan="2"><div class="groupHeader">Configuration Register 0 (CFR0) mask(s)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp836bf47c0663a5bf37d9e2aa84f49c03"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#ad07e168c40576d018070d3b72856793e">XADCPS_CFR0_CAL_AVG_MASK</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#aab16350a3df5796ab016bae6d876c50b">XADCPS_CFR0_AVG_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0x3000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#af49976716c99df97da39a26de33b4533">XADCPS_CFR0_AVG1_MASK</a>&nbsp;&nbsp;&nbsp;0x0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#ad6599b7eaa6a7b7f9fb339b4a56a5228">XADCPS_CFR0_AVG16_MASK</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a429201d0ae85fda7ec99ae01d8eb8378">XADCPS_CFR0_AVG64_MASK</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a47a0bab85260fa57b78725f86310af46">XADCPS_CFR0_AVG256_MASK</a>&nbsp;&nbsp;&nbsp;0x3000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#acd971534cb59694d4ac02e2578f198c2">XADCPS_CFR0_AVG_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a2eff6b4692be3abac3c6d75bb5b42cb6">XADCPS_CFR0_MUX_MASK</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a0e70247e5139f2b3c41850fdcf353120">XADCPS_CFR0_DU_MASK</a>&nbsp;&nbsp;&nbsp;0x0400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#aa13adc8f0ff2b34ec5aaa8fb9332c364">XADCPS_CFR0_EC_MASK</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#aad9dc69ceb63d4485f3fde0d952b06bb">XADCPS_CFR0_ACQ_MASK</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a9c69b95fd51ff52988c20a110ab25c35">XADCPS_CFR0_CHANNEL_MASK</a>&nbsp;&nbsp;&nbsp;0x001F</td></tr>
<tr><td colspan="2"><div class="groupHeader">Configuration Register 1 (CFR1) mask(s)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpd11fafcc99b2ae59ef7fc932f62917b9"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#afee869f1abc2dd824777c3c2ac95a551">XADCPS_CFR1_SEQ_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0xF000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a57aae41ee725462883920a217135179e">XADCPS_CFR1_SEQ_SAFEMODE_MASK</a>&nbsp;&nbsp;&nbsp;0x0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a05ea45ace2f509f6a56e250f31683f88">XADCPS_CFR1_SEQ_ONEPASS_MASK</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#ab57fbe6000bfe0b7feb3c53757aee231">XADCPS_CFR1_SEQ_CONTINPASS_MASK</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a4287c870dd3d9319807d8f26a4090e5a">XADCPS_CFR1_SEQ_SINGCHAN_MASK</a>&nbsp;&nbsp;&nbsp;0x3000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#acbdd630cec8deea4e40d06340bb30ae4">XADCPS_CFR1_SEQ_SIMUL_SAMPLING_MASK</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#ad762545168110f9ea0da4d321b3b544a">XADCPS_CFR1_SEQ_INDEPENDENT_MASK</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a35d9b1c23c2fb49112236f49bd301b72">XADCPS_CFR1_SEQ_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#ab0a2179adb03c9fa2930b0cad80ab4f2">XADCPS_CFR1_ALM_VCCPDRO_MASK</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#ac54298c05f82868fef46c104fc6efc7d">XADCPS_CFR1_ALM_VCCPAUX_MASK</a>&nbsp;&nbsp;&nbsp;0x0400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a4a474ec38ecdacccca404727175ff380">XADCPS_CFR1_ALM_VCCPINT_MASK</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#aa863dac59a8041e09912da706f2124b8">XADCPS_CFR1_ALM_VBRAM_MASK</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a988b4d734b081bee5cc8668f278f94ef">XADCPS_CFR1_CAL_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0x00F0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#ae63aa69cf0475960c9dd1ab057f02195">XADCPS_CFR1_CAL_PS_GAIN_OFFSET_MASK</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a1f6a0fd758aaffc280f426995f94eb7f">XADCPS_CFR1_CAL_PS_OFFSET_MASK</a>&nbsp;&nbsp;&nbsp;0x0040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#aea917989cf49ab45d658b53f7be0fd9a">XADCPS_CFR1_CAL_ADC_GAIN_OFFSET_MASK</a>&nbsp;&nbsp;&nbsp;0x0020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#abb64dcbe2f7d274b5890724bf07b6af0">XADCPS_CFR1_CAL_ADC_OFFSET_MASK</a>&nbsp;&nbsp;&nbsp;0x0010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#aeeb591f85377d33483c464e57ea833bb">XADCPS_CFR1_CAL_DISABLE_MASK</a>&nbsp;&nbsp;&nbsp;0x0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#ab96f4d0ec69b055d8f77c94237684152">XADCPS_CFR1_ALM_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x0F0F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a596b1a1f7bd2a9fb7e48751d3cb5f8eb">XADCPS_CFR1_ALM_VCCAUX_MASK</a>&nbsp;&nbsp;&nbsp;0x0008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#aa978401f22ca67e538233f90b0e1b9ab">XADCPS_CFR1_ALM_VCCINT_MASK</a>&nbsp;&nbsp;&nbsp;0x0004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a6b883d0d89ba8ce2e809408c5f5cb553">XADCPS_CFR1_ALM_TEMP_MASK</a>&nbsp;&nbsp;&nbsp;0x0002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a976b2a14c72ea5755023a6e7c1c53d12">XADCPS_CFR1_OT_MASK</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>
<tr><td colspan="2"><div class="groupHeader">Configuration Register 2 (CFR2) mask(s)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp04b329cdf8d958d727de1fdb0a44ab65"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#ad1d97be8505bbe1763d12377fe1d51d1">XADCPS_CFR2_CD_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0xFF00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#af25fddb95811a016a9e50d1e081355e4">XADCPS_CFR2_CD_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a459069fc226a9bbeaf0883bd961ec391">XADCPS_CFR2_CD_MIN</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a1d51e2794637d1bb1a5f02d2ede453e0">XADCPS_CFR2_CD_MAX</a>&nbsp;&nbsp;&nbsp;255</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a459069fc226a9bbeaf0883bd961ec391">XADCPS_CFR2_CD_MIN</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a34454f7662ba42d01b784055f31b02de">XADCPS_CFR2_PD_MASK</a>&nbsp;&nbsp;&nbsp;0x0030</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a51aad8377bbda05ceb993347f51e6eab">XADCPS_CFR2_PD_XADC_MASK</a>&nbsp;&nbsp;&nbsp;0x0030</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a3fd435011bd59b89fd328d0f35ac87bd">XADCPS_CFR2_PD_ADC1_MASK</a>&nbsp;&nbsp;&nbsp;0x0020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#aae7e7085d01a42bb9003c84f612f2d22">XADCPS_CFR2_PD_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td colspan="2"><div class="groupHeader">Sequence Register (SEQ) Bit Definitions</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpc44e0ffaf923610f26f1a127ce9b66a2"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a0d671ddfc8e82077cadac2a7c83da0db">XADCPS_SEQ_CH_CALIB</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a4179175b256f3d51d805f92aaa6a837c">XADCPS_SEQ_CH_VCCPINT</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a66b52366552c0e5f7390c29b70768099">XADCPS_SEQ_CH_VCCPAUX</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a6599530e7dc54263fbb9394866a65d8e">XADCPS_SEQ_CH_VCCPDRO</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a4959553870ac3ca383cd662178892d5b">XADCPS_SEQ_CH_TEMP</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#af5082190ca4bdf4ca9417c2abaaadb6a">XADCPS_SEQ_CH_VCCINT</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#ab043481fd1e876b188f33d49a55e4580">XADCPS_SEQ_CH_VCCAUX</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a98105135f4be02fec7cc6a35f5a7b5aa">XADCPS_SEQ_CH_VPVN</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a6ee3b4e004156e9597498e09b4c274b4">XADCPS_SEQ_CH_VREFP</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#abcfc1207b8218146c18e04a5fd8855bd">XADCPS_SEQ_CH_VREFN</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a63ffab5a488da7958ffdec55f6b6296a">XADCPS_SEQ_CH_VBRAM</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a59680669467f267c8c977b1420929f01">XADCPS_SEQ_CH_AUX00</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#af2cde1503ac1794e2886dded414af00c">XADCPS_SEQ_CH_AUX01</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#ab33b510b726d8ebbf589aa64604d60d7">XADCPS_SEQ_CH_AUX02</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#ad33b717af04083461ef70f8a535ac6b6">XADCPS_SEQ_CH_AUX03</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a1ad93b1836e7c6574505e31333f23620">XADCPS_SEQ_CH_AUX04</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a7a9300a355f493484883ea1530d7f426">XADCPS_SEQ_CH_AUX05</a>&nbsp;&nbsp;&nbsp;0x00200000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#ae2e3b264223fd0e2db38bbf4daa1ae94">XADCPS_SEQ_CH_AUX06</a>&nbsp;&nbsp;&nbsp;0x00400000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a5fbf47433147abc51d26e5294e5bea17">XADCPS_SEQ_CH_AUX07</a>&nbsp;&nbsp;&nbsp;0x00800000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a32e9d5de1a511e9e55d5139057cbf678">XADCPS_SEQ_CH_AUX08</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a17c22d5d9f79b66be570336c6a7a7e45">XADCPS_SEQ_CH_AUX09</a>&nbsp;&nbsp;&nbsp;0x02000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#ac0d9f4d6e4f11ebbaaba1b1534f13951">XADCPS_SEQ_CH_AUX10</a>&nbsp;&nbsp;&nbsp;0x04000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a58c543f7273ca6cb1c63c6f620ca692e">XADCPS_SEQ_CH_AUX11</a>&nbsp;&nbsp;&nbsp;0x08000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a768e6bac230b084cf21de248f27f8673">XADCPS_SEQ_CH_AUX12</a>&nbsp;&nbsp;&nbsp;0x10000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#aac37e29dce2476a48690ef41b97a7b98">XADCPS_SEQ_CH_AUX13</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a91cb5a19ac5519a4ae9e593c23376fab">XADCPS_SEQ_CH_AUX14</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#af714c5db8c6585631b2b766350997408">XADCPS_SEQ_CH_AUX15</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#aba7a2814b6310385ac1a8bbd0aac365f">XADCPS_SEQ00_CH_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0x7FE1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#afe7f1fefcb7f5e722034c88b7a7564b6">XADCPS_SEQ01_CH_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#afca2ffee771035bb8e7ee56a479c871a">XADCPS_SEQ02_CH_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0x7FE0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#afce347c3573e6b961ee8d312ccbe7d70">XADCPS_SEQ03_CH_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#af5f20b25b2f69684d1182d497002e667">XADCPS_SEQ04_CH_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#aafadd9de4db08fdf0bd4be3ef4c4d663">XADCPS_SEQ05_CH_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a8553753a5c70e8d00161ae1688449015">XADCPS_SEQ06_CH_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a852dd3c11100ed4eee99fb1605ae73dc">XADCPS_SEQ07_CH_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#ada1475d85c76b4a6a19ce81ce564cf74">XADCPS_SEQ_CH_AUX_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td colspan="2"><div class="groupHeader">OT Upper Alarm Threshold Register Bit Definitions</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp57edb757c972d105a25ad9a4bb2ad7cf"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a96219db592fd9666efcaa621c6271391">XADCPS_ATR_OT_UPPER_ENB_MASK</a>&nbsp;&nbsp;&nbsp;0x000F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a83018bb5be779a0d99a574d6377a820b">XADCPS_ATR_OT_UPPER_VAL_MASK</a>&nbsp;&nbsp;&nbsp;0xFFF0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#aa5d3ec5b26b629dea31fad655653db47">XADCPS_ATR_OT_UPPER_VAL_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#aae9e0bdc942e2132e429f4ba031beaf0">XADCPS_ATR_OT_UPPER_ENB_VAL</a>&nbsp;&nbsp;&nbsp;0x0003</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a8e0d5d2796ac1fcde08cb7aa55e1a86a">XADCPS_ATR_OT_UPPER_VAL_MAX</a>&nbsp;&nbsp;&nbsp;0x0FFF</td></tr>
<tr><td colspan="2"><div class="groupHeader">JTAG DRP Bit Definitions</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpa97c7dd47ec576e9d74deb5e78f2d7b9"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#adccc284765678674d44c61fb92e26a16">XADCPS_JTAG_DATA_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#aaa7422365a1356d7b5cea7371aaaa218">XADCPS_JTAG_ADDR_MASK</a>&nbsp;&nbsp;&nbsp;0x03FF0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a6e14572547a0496bc085fb1bfb8db2d8">XADCPS_JTAG_ADDR_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a22676da1317e9caf1f2474b8d1168f30">XADCPS_JTAG_CMD_MASK</a>&nbsp;&nbsp;&nbsp;0x3C000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a19aa9635a8e4bc5613b3316620779a6c">XADCPS_JTAG_CMD_WRITE_MASK</a>&nbsp;&nbsp;&nbsp;0x08000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a47e8183154dd76cba3f4de48e84119a2">XADCPS_JTAG_CMD_READ_MASK</a>&nbsp;&nbsp;&nbsp;0x04000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a19064798f0bb31d534a35d0acd187e7f">XADCPS_JTAG_CMD_SHIFT</a>&nbsp;&nbsp;&nbsp;26</td></tr>
<tr><td colspan="2"><div class="groupHeader">Unlock Register Definitions</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpbc36e00e236bee336a240f85b56836bd"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a9151bdf140d5948e8316d6ce1c0989ac">XADCPS_UNLK_OFFSET</a>&nbsp;&nbsp;&nbsp;0x034</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xadcps__hw_8h.html#a3f16b5ac956bf5e0c0f65a51cc7cafa5">XADCPS_UNLK_VALUE</a>&nbsp;&nbsp;&nbsp;0x757BDF0D</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This header file contains identifiers and basic driver functions (or macros) that can be used to access the XADC device through the Device Config Interface of the Zynq.</p>
<p>Refer to the device specification for more information about this driver.</p>
<dl class="note"><dt><b>Note:</b></dt><dd>None.</dd></dl>
<pre></pre><pre> MODIFICATION HISTORY:</pre><pre> Ver   Who    Date     Changes
 ----- -----  -------- -----------------------------------------------------
 1.00a bss    12/22/11 First release based on the XPS/AXI xadc driver
 1.03a bss    11/01/13 Modified macros to use correct Register offsets
			CR#749687</pre><pre> </pre> <hr/><h2>Define Documentation</h2>
<a class="anchor" id="a94436fe1ddde197ab9d01f4a90b26b0c"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_ADC_A_GAINERR_CALIB_OFFSET" ref="a94436fe1ddde197ab9d01f4a90b26b0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ADC_A_GAINERR_CALIB_OFFSET&nbsp;&nbsp;&nbsp;0x0A</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC A Gain Error Reg </p>

</div>
</div>
<a class="anchor" id="a8e57f4848447e0eb5782c2c9d59eb264"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_ADC_A_OFFSET_CALIB_OFFSET" ref="a8e57f4848447e0eb5782c2c9d59eb264" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ADC_A_OFFSET_CALIB_OFFSET&nbsp;&nbsp;&nbsp;0x09</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC A Offset Data Reg </p>

</div>
</div>
<a class="anchor" id="ae3aa072368343a7e669cffa799f3f733"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_ADC_A_SUPPLY_CALIB_OFFSET" ref="ae3aa072368343a7e669cffa799f3f733" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ADC_A_SUPPLY_CALIB_OFFSET&nbsp;&nbsp;&nbsp;0x08</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC A Supply Offset Reg </p>

</div>
</div>
<a class="anchor" id="abe1c44be41632fa57e338890d4c0b3ed"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_ATR_OT_LOWER_OFFSET" ref="abe1c44be41632fa57e338890d4c0b3ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_OT_LOWER_OFFSET&nbsp;&nbsp;&nbsp;0x57</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Over Temp Lower Alarm Reg </p>

</div>
</div>
<a class="anchor" id="a96219db592fd9666efcaa621c6271391"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_ATR_OT_UPPER_ENB_MASK" ref="a96219db592fd9666efcaa621c6271391" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_OT_UPPER_ENB_MASK&nbsp;&nbsp;&nbsp;0x000F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask for OT enable </p>

</div>
</div>
<a class="anchor" id="aae9e0bdc942e2132e429f4ba031beaf0"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_ATR_OT_UPPER_ENB_VAL" ref="aae9e0bdc942e2132e429f4ba031beaf0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_OT_UPPER_ENB_VAL&nbsp;&nbsp;&nbsp;0x0003</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Value for OT enable </p>

</div>
</div>
<a class="anchor" id="ad8067965d143744eb266d45f697ea47f"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_ATR_OT_UPPER_OFFSET" ref="ad8067965d143744eb266d45f697ea47f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_OT_UPPER_OFFSET&nbsp;&nbsp;&nbsp;0x53</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Over Temp Upper Alarm Reg </p>

</div>
</div>
<a class="anchor" id="a83018bb5be779a0d99a574d6377a820b"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_ATR_OT_UPPER_VAL_MASK" ref="a83018bb5be779a0d99a574d6377a820b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_OT_UPPER_VAL_MASK&nbsp;&nbsp;&nbsp;0xFFF0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask for OT value </p>

</div>
</div>
<a class="anchor" id="a8e0d5d2796ac1fcde08cb7aa55e1a86a"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_ATR_OT_UPPER_VAL_MAX" ref="a8e0d5d2796ac1fcde08cb7aa55e1a86a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_OT_UPPER_VAL_MAX&nbsp;&nbsp;&nbsp;0x0FFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Max OT value </p>

</div>
</div>
<a class="anchor" id="aa5d3ec5b26b629dea31fad655653db47"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_ATR_OT_UPPER_VAL_SHIFT" ref="aa5d3ec5b26b629dea31fad655653db47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_OT_UPPER_VAL_SHIFT&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Shift for OT value </p>

</div>
</div>
<a class="anchor" id="a61503521a8d2f916b041253026741d21"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_ATR_TEMP_LOWER_OFFSET" ref="a61503521a8d2f916b041253026741d21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_TEMP_LOWER_OFFSET&nbsp;&nbsp;&nbsp;0x54</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Temp Lower Alarm Register </p>

</div>
</div>
<a class="anchor" id="af474b4c65c53c117fb44c3831bcaef07"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_ATR_TEMP_UPPER_OFFSET" ref="af474b4c65c53c117fb44c3831bcaef07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_TEMP_UPPER_OFFSET&nbsp;&nbsp;&nbsp;0x50</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Temp Upper Alarm Register </p>

</div>
</div>
<a class="anchor" id="a2bc2f6d1ccc4db7a011827f98515a4bd"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_ATR_VBRAM_LOWER_OFFSET" ref="a2bc2f6d1ccc4db7a011827f98515a4bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VBRAM_LOWER_OFFSET&nbsp;&nbsp;&nbsp;0x5C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VRBAM Lower Alarm, 7 Series </p>

</div>
</div>
<a class="anchor" id="a5134cc49bcd7d4caa80477f79a8d200d"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_ATR_VBRAM_UPPER_OFFSET" ref="a5134cc49bcd7d4caa80477f79a8d200d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VBRAM_UPPER_OFFSET&nbsp;&nbsp;&nbsp;0x58</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VBRAM Upper Alarm, 7 series </p>

</div>
</div>
<a class="anchor" id="a45714756c4dfc3c1962be902eabf1b7b"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_ATR_VCCAUX_LOWER_OFFSET" ref="a45714756c4dfc3c1962be902eabf1b7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VCCAUX_LOWER_OFFSET&nbsp;&nbsp;&nbsp;0x56</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VCCAUX Lower Alarm Reg </p>

</div>
</div>
<a class="anchor" id="a6ea7ba1f7191e2a669ccc6084cb8591f"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_ATR_VCCAUX_UPPER_OFFSET" ref="a6ea7ba1f7191e2a669ccc6084cb8591f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VCCAUX_UPPER_OFFSET&nbsp;&nbsp;&nbsp;0x52</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VCCAUX Upper Alarm Reg </p>

</div>
</div>
<a class="anchor" id="ac507365ffab7b5ebf5efbd9aab9b15e7"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_ATR_VCCINT_LOWER_OFFSET" ref="ac507365ffab7b5ebf5efbd9aab9b15e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VCCINT_LOWER_OFFSET&nbsp;&nbsp;&nbsp;0x55</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VCCINT Lower Alarm Reg </p>

</div>
</div>
<a class="anchor" id="a7c898dfccd76d299e974dae7c4a7de87"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_ATR_VCCINT_UPPER_OFFSET" ref="a7c898dfccd76d299e974dae7c4a7de87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VCCINT_UPPER_OFFSET&nbsp;&nbsp;&nbsp;0x51</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VCCINT Upper Alarm Reg </p>

</div>
</div>
<a class="anchor" id="ac34bc441e1c2fd2d0b730e5d2e842b5e"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_ATR_VCCPAUX_LOWER_OFFSET" ref="ac34bc441e1c2fd2d0b730e5d2e842b5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VCCPAUX_LOWER_OFFSET&nbsp;&nbsp;&nbsp;0x5E</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VCCPAUX Lower Alarm, Zynq </p>

</div>
</div>
<a class="anchor" id="a5bef78f847f3f472eb6a45f1bb07a135"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_ATR_VCCPAUX_UPPER_OFFSET" ref="a5bef78f847f3f472eb6a45f1bb07a135" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VCCPAUX_UPPER_OFFSET&nbsp;&nbsp;&nbsp;0x5A</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VCCPAUX Upper Alarm, Zynq </p>

</div>
</div>
<a class="anchor" id="a06e536525e237d3579bec273d08599d8"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_ATR_VCCPDRO_LOWER_OFFSET" ref="a06e536525e237d3579bec273d08599d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VCCPDRO_LOWER_OFFSET&nbsp;&nbsp;&nbsp;0x5F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VCCPDRO Lower Alarm, Zynq </p>

</div>
</div>
<a class="anchor" id="a2d298904e86864e973886a7dcdc2295b"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_ATR_VCCPDRO_UPPER_OFFSET" ref="a2d298904e86864e973886a7dcdc2295b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VCCPDRO_UPPER_OFFSET&nbsp;&nbsp;&nbsp;0x5B</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VCCPDRO Upper Alarm, Zynq </p>

</div>
</div>
<a class="anchor" id="af087561e91e313f8961c8c4866248578"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_ATR_VCCPINT_LOWER_OFFSET" ref="af087561e91e313f8961c8c4866248578" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VCCPINT_LOWER_OFFSET&nbsp;&nbsp;&nbsp;0x5D</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VCCPINT Lower Alarm, Zynq </p>

</div>
</div>
<a class="anchor" id="a1d78f977f73a044f0b044d0f675f009b"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_ATR_VCCPINT_UPPER_OFFSET" ref="a1d78f977f73a044f0b044d0f675f009b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VCCPINT_UPPER_OFFSET&nbsp;&nbsp;&nbsp;0x59</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VCCPINT Upper Alarm, Zynq </p>

</div>
</div>
<a class="anchor" id="ab5dee45b022fdd7241aad85401d33033"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_AUX00_OFFSET" ref="ab5dee45b022fdd7241aad85401d33033" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AUX00_OFFSET&nbsp;&nbsp;&nbsp;0x10</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC out of VAUXP0/VAUXN0 </p>

</div>
</div>
<a class="anchor" id="aa805b2fa553116f51a8b164a2970ed8c"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_AUX01_OFFSET" ref="aa805b2fa553116f51a8b164a2970ed8c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AUX01_OFFSET&nbsp;&nbsp;&nbsp;0x11</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC out of VAUXP1/VAUXN1 </p>

</div>
</div>
<a class="anchor" id="acdeb9217279a39766c6756c9eaf5f86c"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_AUX02_OFFSET" ref="acdeb9217279a39766c6756c9eaf5f86c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AUX02_OFFSET&nbsp;&nbsp;&nbsp;0x12</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC out of VAUXP2/VAUXN2 </p>

</div>
</div>
<a class="anchor" id="a54a1b77788237378af6d0291c0a9df54"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_AUX03_OFFSET" ref="a54a1b77788237378af6d0291c0a9df54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AUX03_OFFSET&nbsp;&nbsp;&nbsp;0x13</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC out of VAUXP3/VAUXN3 </p>

</div>
</div>
<a class="anchor" id="a00e3afb21bed9031d9225229c3842840"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_AUX04_OFFSET" ref="a00e3afb21bed9031d9225229c3842840" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AUX04_OFFSET&nbsp;&nbsp;&nbsp;0x14</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC out of VAUXP4/VAUXN4 </p>

</div>
</div>
<a class="anchor" id="a4ad4b2a7c792337a062c479feef0f327"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_AUX05_OFFSET" ref="a4ad4b2a7c792337a062c479feef0f327" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AUX05_OFFSET&nbsp;&nbsp;&nbsp;0x15</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC out of VAUXP5/VAUXN5 </p>

</div>
</div>
<a class="anchor" id="a1956fa6834b42d001ce6e60b746358c7"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_AUX06_OFFSET" ref="a1956fa6834b42d001ce6e60b746358c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AUX06_OFFSET&nbsp;&nbsp;&nbsp;0x16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC out of VAUXP6/VAUXN6 </p>

</div>
</div>
<a class="anchor" id="a6a447c4d29ab2c2f0266d10fb5cb44e8"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_AUX07_OFFSET" ref="a6a447c4d29ab2c2f0266d10fb5cb44e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AUX07_OFFSET&nbsp;&nbsp;&nbsp;0x17</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC out of VAUXP7/VAUXN7 </p>

</div>
</div>
<a class="anchor" id="ab8aee4a0b2a343ce463c347d8059353d"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_AUX08_OFFSET" ref="ab8aee4a0b2a343ce463c347d8059353d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AUX08_OFFSET&nbsp;&nbsp;&nbsp;0x18</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC out of VAUXP8/VAUXN8 </p>

</div>
</div>
<a class="anchor" id="a7785b3eea5f4ee341dbe90bdd18bd526"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_AUX09_OFFSET" ref="a7785b3eea5f4ee341dbe90bdd18bd526" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AUX09_OFFSET&nbsp;&nbsp;&nbsp;0x19</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC out of VAUXP9/VAUXN9 </p>

</div>
</div>
<a class="anchor" id="a94d56a929ad4f667dae86d683a1c90b5"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_AUX10_OFFSET" ref="a94d56a929ad4f667dae86d683a1c90b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AUX10_OFFSET&nbsp;&nbsp;&nbsp;0x1A</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC out of VAUXP10/VAUXN10 </p>

</div>
</div>
<a class="anchor" id="a2f563f85d8172b0d5468a88c13639965"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_AUX11_OFFSET" ref="a2f563f85d8172b0d5468a88c13639965" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AUX11_OFFSET&nbsp;&nbsp;&nbsp;0x1B</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC out of VAUXP11/VAUXN11 </p>

</div>
</div>
<a class="anchor" id="aca256931f800ddc0ec54a3a0f6b2e1fb"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_AUX12_OFFSET" ref="aca256931f800ddc0ec54a3a0f6b2e1fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AUX12_OFFSET&nbsp;&nbsp;&nbsp;0x1C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC out of VAUXP12/VAUXN12 </p>

</div>
</div>
<a class="anchor" id="aebef142fce37758caf40fc84f65464e1"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_AUX13_OFFSET" ref="aebef142fce37758caf40fc84f65464e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AUX13_OFFSET&nbsp;&nbsp;&nbsp;0x1D</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC out of VAUXP13/VAUXN13 </p>

</div>
</div>
<a class="anchor" id="a80b812bb9446a86c60a6d8d9afc8b939"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_AUX14_OFFSET" ref="a80b812bb9446a86c60a6d8d9afc8b939" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AUX14_OFFSET&nbsp;&nbsp;&nbsp;0x1E</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC out of VAUXP14/VAUXN14 </p>

</div>
</div>
<a class="anchor" id="a6c9c41ae860c4a0edca1686938def3a8"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_AUX15_OFFSET" ref="a6c9c41ae860c4a0edca1686938def3a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AUX15_OFFSET&nbsp;&nbsp;&nbsp;0x1F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC out of VAUXP15/VAUXN15 </p>

</div>
</div>
<a class="anchor" id="a91d1edce889e0696e1ca136e36ec882e"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFG_CFIFOTH_MASK" ref="a91d1edce889e0696e1ca136e36ec882e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFG_CFIFOTH_MASK&nbsp;&nbsp;&nbsp;0x00F00000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Command FIFO Threshold mask </p>

</div>
</div>
<a class="anchor" id="a4d7bdad0e727d19c057c68b5254ec6f7"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFG_DFIFOTH_MASK" ref="a4d7bdad0e727d19c057c68b5254ec6f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFG_DFIFOTH_MASK&nbsp;&nbsp;&nbsp;0x000F0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data FIFO Threshold mask </p>

</div>
</div>
<a class="anchor" id="a97eb8a3672eb52d34a687b337f97f95e"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFG_ENABLE_MASK" ref="a97eb8a3672eb52d34a687b337f97f95e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFG_ENABLE_MASK&nbsp;&nbsp;&nbsp;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable access from PS mask </p>

</div>
</div>
<a class="anchor" id="aa1b563d2c174051987c7827d3517567b"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFG_IGAP_MASK" ref="aa1b563d2c174051987c7827d3517567b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFG_IGAP_MASK&nbsp;&nbsp;&nbsp;0x0000001F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Idle Gap between successive commands </p>

</div>
</div>
<a class="anchor" id="a68faeb1e24c6199c1b5225e8262bbc80"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFG_OFFSET" ref="a68faeb1e24c6199c1b5225e8262bbc80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFG_OFFSET&nbsp;&nbsp;&nbsp;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Configuration Register </p>

</div>
</div>
<a class="anchor" id="a51eb54a844ca9cd477f4e1cb3f7088b5"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFG_REDGE_MASK" ref="a51eb54a844ca9cd477f4e1cb3f7088b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFG_REDGE_MASK&nbsp;&nbsp;&nbsp;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read Edge Mask </p>

</div>
</div>
<a class="anchor" id="a6f34e098ac272721b76f4848d33db8fc"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFG_TCKRATE_MASK" ref="a6f34e098ac272721b76f4848d33db8fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFG_TCKRATE_MASK&nbsp;&nbsp;&nbsp;0x00000300</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock freq control </p>

</div>
</div>
<a class="anchor" id="a84bcc9070cac6682694cd228a695516f"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFG_WEDGE_MASK" ref="a84bcc9070cac6682694cd228a695516f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFG_WEDGE_MASK&nbsp;&nbsp;&nbsp;0x00002000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write Edge Mask </p>

</div>
</div>
<a class="anchor" id="aad9dc69ceb63d4485f3fde0d952b06bb"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR0_ACQ_MASK" ref="aad9dc69ceb63d4485f3fde0d952b06bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR0_ACQ_MASK&nbsp;&nbsp;&nbsp;0x0100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Add acquisition by 6 ADCCLK </p>

</div>
</div>
<a class="anchor" id="ad6599b7eaa6a7b7f9fb339b4a56a5228"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR0_AVG16_MASK" ref="ad6599b7eaa6a7b7f9fb339b4a56a5228" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR0_AVG16_MASK&nbsp;&nbsp;&nbsp;0x1000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Average 16 samples </p>

</div>
</div>
<a class="anchor" id="af49976716c99df97da39a26de33b4533"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR0_AVG1_MASK" ref="af49976716c99df97da39a26de33b4533" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR0_AVG1_MASK&nbsp;&nbsp;&nbsp;0x0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>No Averaging </p>

</div>
</div>
<a class="anchor" id="a47a0bab85260fa57b78725f86310af46"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR0_AVG256_MASK" ref="a47a0bab85260fa57b78725f86310af46" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR0_AVG256_MASK&nbsp;&nbsp;&nbsp;0x3000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Average 256 samples </p>

</div>
</div>
<a class="anchor" id="a429201d0ae85fda7ec99ae01d8eb8378"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR0_AVG64_MASK" ref="a429201d0ae85fda7ec99ae01d8eb8378" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR0_AVG64_MASK&nbsp;&nbsp;&nbsp;0x2000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Average 64 samples </p>

</div>
</div>
<a class="anchor" id="acd971534cb59694d4ac02e2578f198c2"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR0_AVG_SHIFT" ref="acd971534cb59694d4ac02e2578f198c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR0_AVG_SHIFT&nbsp;&nbsp;&nbsp;12</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Averaging bits shift </p>

</div>
</div>
<a class="anchor" id="aab16350a3df5796ab016bae6d876c50b"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR0_AVG_VALID_MASK" ref="aab16350a3df5796ab016bae6d876c50b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR0_AVG_VALID_MASK&nbsp;&nbsp;&nbsp;0x3000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Averaging bit Mask </p>

</div>
</div>
<a class="anchor" id="ad07e168c40576d018070d3b72856793e"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR0_CAL_AVG_MASK" ref="ad07e168c40576d018070d3b72856793e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR0_CAL_AVG_MASK&nbsp;&nbsp;&nbsp;0x8000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Averaging enable Mask </p>

</div>
</div>
<a class="anchor" id="a9c69b95fd51ff52988c20a110ab25c35"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR0_CHANNEL_MASK" ref="a9c69b95fd51ff52988c20a110ab25c35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR0_CHANNEL_MASK&nbsp;&nbsp;&nbsp;0x001F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel number bit Mask </p>

</div>
</div>
<a class="anchor" id="a0e70247e5139f2b3c41850fdcf353120"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR0_DU_MASK" ref="a0e70247e5139f2b3c41850fdcf353120" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR0_DU_MASK&nbsp;&nbsp;&nbsp;0x0400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bipolar/Unipolar mode </p>

</div>
</div>
<a class="anchor" id="aa13adc8f0ff2b34ec5aaa8fb9332c364"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR0_EC_MASK" ref="aa13adc8f0ff2b34ec5aaa8fb9332c364" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR0_EC_MASK&nbsp;&nbsp;&nbsp;0x0200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event driven/ Continuous mode selection </p>

</div>
</div>
<a class="anchor" id="a2eff6b4692be3abac3c6d75bb5b42cb6"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR0_MUX_MASK" ref="a2eff6b4692be3abac3c6d75bb5b42cb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR0_MUX_MASK&nbsp;&nbsp;&nbsp;0x0800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>External Mask Enable </p>

</div>
</div>
<a class="anchor" id="a0465989cda869dc6bbc0d69d1c5a53c0"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR0_OFFSET" ref="a0465989cda869dc6bbc0d69d1c5a53c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR0_OFFSET&nbsp;&nbsp;&nbsp;0x40</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Configuration Register 0 </p>

</div>
</div>
<a class="anchor" id="ab96f4d0ec69b055d8f77c94237684152"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR1_ALM_ALL_MASK" ref="ab96f4d0ec69b055d8f77c94237684152" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_ALM_ALL_MASK&nbsp;&nbsp;&nbsp;0x0F0F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask for all alarms </p>

</div>
</div>
<a class="anchor" id="a6b883d0d89ba8ce2e809408c5f5cb553"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR1_ALM_TEMP_MASK" ref="a6b883d0d89ba8ce2e809408c5f5cb553" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_ALM_TEMP_MASK&nbsp;&nbsp;&nbsp;0x0002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm 0 - Temperature </p>

</div>
</div>
<a class="anchor" id="aa863dac59a8041e09912da706f2124b8"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR1_ALM_VBRAM_MASK" ref="aa863dac59a8041e09912da706f2124b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_ALM_VBRAM_MASK&nbsp;&nbsp;&nbsp;0x0100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alm 3 - VBRAM, 7 series </p>

</div>
</div>
<a class="anchor" id="a596b1a1f7bd2a9fb7e48751d3cb5f8eb"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR1_ALM_VCCAUX_MASK" ref="a596b1a1f7bd2a9fb7e48751d3cb5f8eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_ALM_VCCAUX_MASK&nbsp;&nbsp;&nbsp;0x0008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm 2 - VCCAUX Enable </p>

</div>
</div>
<a class="anchor" id="aa978401f22ca67e538233f90b0e1b9ab"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR1_ALM_VCCINT_MASK" ref="aa978401f22ca67e538233f90b0e1b9ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_ALM_VCCINT_MASK&nbsp;&nbsp;&nbsp;0x0004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm 1 - VCCINT Enable </p>

</div>
</div>
<a class="anchor" id="ac54298c05f82868fef46c104fc6efc7d"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR1_ALM_VCCPAUX_MASK" ref="ac54298c05f82868fef46c104fc6efc7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_ALM_VCCPAUX_MASK&nbsp;&nbsp;&nbsp;0x0400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alm 5 - VCCPAUX, Zynq </p>

</div>
</div>
<a class="anchor" id="ab0a2179adb03c9fa2930b0cad80ab4f2"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR1_ALM_VCCPDRO_MASK" ref="ab0a2179adb03c9fa2930b0cad80ab4f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_ALM_VCCPDRO_MASK&nbsp;&nbsp;&nbsp;0x0800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alm 6 - VCCPDRO, Zynq </p>

</div>
</div>
<a class="anchor" id="a4a474ec38ecdacccca404727175ff380"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR1_ALM_VCCPINT_MASK" ref="a4a474ec38ecdacccca404727175ff380" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_ALM_VCCPINT_MASK&nbsp;&nbsp;&nbsp;0x0200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alm 4 - VCCPINT, Zynq </p>

</div>
</div>
<a class="anchor" id="aea917989cf49ab45d658b53f7be0fd9a"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR1_CAL_ADC_GAIN_OFFSET_MASK" ref="aea917989cf49ab45d658b53f7be0fd9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_CAL_ADC_GAIN_OFFSET_MASK&nbsp;&nbsp;&nbsp;0x0020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Calibration 1 -ADC Gain Offset Enable </p>

</div>
</div>
<a class="anchor" id="abb64dcbe2f7d274b5890724bf07b6af0"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR1_CAL_ADC_OFFSET_MASK" ref="abb64dcbe2f7d274b5890724bf07b6af0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_CAL_ADC_OFFSET_MASK&nbsp;&nbsp;&nbsp;0x0010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Calibration 0 -ADC Offset Enable </p>

</div>
</div>
<a class="anchor" id="aeeb591f85377d33483c464e57ea833bb"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR1_CAL_DISABLE_MASK" ref="aeeb591f85377d33483c464e57ea833bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_CAL_DISABLE_MASK&nbsp;&nbsp;&nbsp;0x0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>No Calibration </p>

</div>
</div>
<a class="anchor" id="ae63aa69cf0475960c9dd1ab057f02195"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR1_CAL_PS_GAIN_OFFSET_MASK" ref="ae63aa69cf0475960c9dd1ab057f02195" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_CAL_PS_GAIN_OFFSET_MASK&nbsp;&nbsp;&nbsp;0x0080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Calibration 3 -Power Supply Gain/Offset Enable </p>

</div>
</div>
<a class="anchor" id="a1f6a0fd758aaffc280f426995f94eb7f"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR1_CAL_PS_OFFSET_MASK" ref="a1f6a0fd758aaffc280f426995f94eb7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_CAL_PS_OFFSET_MASK&nbsp;&nbsp;&nbsp;0x0040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Calibration 2 -Power Supply Offset Enable </p>

</div>
</div>
<a class="anchor" id="a988b4d734b081bee5cc8668f278f94ef"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR1_CAL_VALID_MASK" ref="a988b4d734b081bee5cc8668f278f94ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_CAL_VALID_MASK&nbsp;&nbsp;&nbsp;0x00F0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Valid Calibration Mask </p>

</div>
</div>
<a class="anchor" id="a51e3109e270a76fd9ae6856a526eff23"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR1_OFFSET" ref="a51e3109e270a76fd9ae6856a526eff23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_OFFSET&nbsp;&nbsp;&nbsp;0x41</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Configuration Register 1 </p>

</div>
</div>
<a class="anchor" id="a976b2a14c72ea5755023a6e7c1c53d12"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR1_OT_MASK" ref="a976b2a14c72ea5755023a6e7c1c53d12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_OT_MASK&nbsp;&nbsp;&nbsp;0x0001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Over Temperature Enable </p>

</div>
</div>
<a class="anchor" id="ab57fbe6000bfe0b7feb3c53757aee231"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR1_SEQ_CONTINPASS_MASK" ref="ab57fbe6000bfe0b7feb3c53757aee231" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_SEQ_CONTINPASS_MASK&nbsp;&nbsp;&nbsp;0x2000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Continuous Cycling Seq </p>

</div>
</div>
<a class="anchor" id="ad762545168110f9ea0da4d321b3b544a"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR1_SEQ_INDEPENDENT_MASK" ref="ad762545168110f9ea0da4d321b3b544a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_SEQ_INDEPENDENT_MASK&nbsp;&nbsp;&nbsp;0x8000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Independent Mode </p>

</div>
</div>
<a class="anchor" id="a05ea45ace2f509f6a56e250f31683f88"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR1_SEQ_ONEPASS_MASK" ref="a05ea45ace2f509f6a56e250f31683f88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_SEQ_ONEPASS_MASK&nbsp;&nbsp;&nbsp;0x1000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Onepass through Seq </p>

</div>
</div>
<a class="anchor" id="a57aae41ee725462883920a217135179e"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR1_SEQ_SAFEMODE_MASK" ref="a57aae41ee725462883920a217135179e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_SEQ_SAFEMODE_MASK&nbsp;&nbsp;&nbsp;0x0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Default Safe Mode </p>

</div>
</div>
<a class="anchor" id="a35d9b1c23c2fb49112236f49bd301b72"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR1_SEQ_SHIFT" ref="a35d9b1c23c2fb49112236f49bd301b72" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_SEQ_SHIFT&nbsp;&nbsp;&nbsp;12</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Sequence bit shift </p>

</div>
</div>
<a class="anchor" id="acbdd630cec8deea4e40d06340bb30ae4"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR1_SEQ_SIMUL_SAMPLING_MASK" ref="acbdd630cec8deea4e40d06340bb30ae4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_SEQ_SIMUL_SAMPLING_MASK&nbsp;&nbsp;&nbsp;0x4000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Simulataneous Sampling Mask </p>

</div>
</div>
<a class="anchor" id="a4287c870dd3d9319807d8f26a4090e5a"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR1_SEQ_SINGCHAN_MASK" ref="a4287c870dd3d9319807d8f26a4090e5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_SEQ_SINGCHAN_MASK&nbsp;&nbsp;&nbsp;0x3000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Single channel - No Seq </p>

</div>
</div>
<a class="anchor" id="afee869f1abc2dd824777c3c2ac95a551"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR1_SEQ_VALID_MASK" ref="afee869f1abc2dd824777c3c2ac95a551" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_SEQ_VALID_MASK&nbsp;&nbsp;&nbsp;0xF000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Sequence bit Mask </p>

</div>
</div>
<a class="anchor" id="a1d51e2794637d1bb1a5f02d2ede453e0"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR2_CD_MAX" ref="a1d51e2794637d1bb1a5f02d2ede453e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR2_CD_MAX&nbsp;&nbsp;&nbsp;255</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Maximum value of divisor </p>

</div>
</div>
<a class="anchor" id="a459069fc226a9bbeaf0883bd961ec391"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR2_CD_MIN" ref="a459069fc226a9bbeaf0883bd961ec391" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR2_CD_MIN&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Minimum value of divisor </p>

</div>
</div>
<a class="anchor" id="a459069fc226a9bbeaf0883bd961ec391"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR2_CD_MIN" ref="a459069fc226a9bbeaf0883bd961ec391" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR2_CD_MIN&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Minimum value of divisor </p>

</div>
</div>
<a class="anchor" id="af25fddb95811a016a9e50d1e081355e4"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR2_CD_SHIFT" ref="af25fddb95811a016a9e50d1e081355e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR2_CD_SHIFT&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Num of shift on division </p>

</div>
</div>
<a class="anchor" id="ad1d97be8505bbe1763d12377fe1d51d1"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR2_CD_VALID_MASK" ref="ad1d97be8505bbe1763d12377fe1d51d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR2_CD_VALID_MASK&nbsp;&nbsp;&nbsp;0xFF00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock Divisor bit Mask </p>

</div>
</div>
<a class="anchor" id="a480941fa571069ef1b39273216c8dba4"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR2_OFFSET" ref="a480941fa571069ef1b39273216c8dba4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR2_OFFSET&nbsp;&nbsp;&nbsp;0x42</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Configuration Register 2 </p>

</div>
</div>
<a class="anchor" id="a3fd435011bd59b89fd328d0f35ac87bd"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR2_PD_ADC1_MASK" ref="a3fd435011bd59b89fd328d0f35ac87bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR2_PD_ADC1_MASK&nbsp;&nbsp;&nbsp;0x0020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Power Down ADC1 Mask </p>

</div>
</div>
<a class="anchor" id="a34454f7662ba42d01b784055f31b02de"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR2_PD_MASK" ref="a34454f7662ba42d01b784055f31b02de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR2_PD_MASK&nbsp;&nbsp;&nbsp;0x0030</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Power Down Mask </p>

</div>
</div>
<a class="anchor" id="aae7e7085d01a42bb9003c84f612f2d22"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR2_PD_SHIFT" ref="aae7e7085d01a42bb9003c84f612f2d22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR2_PD_SHIFT&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Power Down Shift </p>

</div>
</div>
<a class="anchor" id="a51aad8377bbda05ceb993347f51e6eab"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CFR2_PD_XADC_MASK" ref="a51aad8377bbda05ceb993347f51e6eab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR2_PD_XADC_MASK&nbsp;&nbsp;&nbsp;0x0030</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Power Down XADC Mask </p>

</div>
</div>
<a class="anchor" id="a87a13d19d9821e32eae2fd813cf7d99d"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_CMDFIFO_OFFSET" ref="a87a13d19d9821e32eae2fd813cf7d99d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CMDFIFO_OFFSET&nbsp;&nbsp;&nbsp;0x10</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Command FIFO Register </p>

</div>
</div>
<a class="anchor" id="a1e429077531e797147b8f16bf3ac0c7e"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_FLAG_OFFSET" ref="a1e429077531e797147b8f16bf3ac0c7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_FLAG_OFFSET&nbsp;&nbsp;&nbsp;0x3F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Flag Register </p>

</div>
</div>
<a class="anchor" id="a54cb6b8937cf82a8942b44c5431555d3"></a><!-- doxytag: member="xadcps_hw.h::XAdcPs_FormatWriteData" ref="a54cb6b8937cf82a8942b44c5431555d3" args="(RegOffset, Data, ReadWrite)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAdcPs_FormatWriteData</td>
          <td>(</td>
          <td class="paramtype">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Data, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ReadWrite&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">((ReadWrite ? <a class="code" href="xadcps__hw_8h.html#a19aa9635a8e4bc5613b3316620779a6c">XADCPS_JTAG_CMD_WRITE_MASK</a> : <a class="code" href="xadcps__hw_8h.html#a47e8183154dd76cba3f4de48e84119a2">XADCPS_JTAG_CMD_READ_MASK</a> ) | \
     ((RegOffset &lt;&lt; <a class="code" href="xadcps__hw_8h.html#a6e14572547a0496bc085fb1bfb8db2d8">XADCPS_JTAG_ADDR_SHIFT</a>) &amp; <a class="code" href="xadcps__hw_8h.html#aaa7422365a1356d7b5cea7371aaaa218">XADCPS_JTAG_ADDR_MASK</a>) |       \
     (Data &amp; <a class="code" href="xadcps__hw_8h.html#adccc284765678674d44c61fb92e26a16">XADCPS_JTAG_DATA_MASK</a>))
</pre></div><p>Formats the data to be written to the the XADC registers.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the offset of the Register </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the data to be written to the Register if it is a write. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ReadWrite</em>&nbsp;</td><td>specifies whether it is a Read or a Write. Use 0 for Read, 1 for Write.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style Signature: void XAdcPs_FormatWriteData(u32 RegOffset, u16 Data, int ReadWrite) </dd></dl>

</div>
</div>
<a class="anchor" id="a23abd7309bbf3323e3400afd770c1cfd"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_HW_H" ref="a23abd7309bbf3323e3400afd770c1cfd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_HW_H</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a07a51f2e305a76820614eaca76a2b917"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_INT_MASK_OFFSET" ref="a07a51f2e305a76820614eaca76a2b917" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_INT_MASK_OFFSET&nbsp;&nbsp;&nbsp;0x08</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask Register </p>

</div>
</div>
<a class="anchor" id="a8de2b14bf355495765652a96cf984196"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_INT_STS_OFFSET" ref="a8de2b14bf355495765652a96cf984196" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_INT_STS_OFFSET&nbsp;&nbsp;&nbsp;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Status Register </p>

</div>
</div>
<a class="anchor" id="a58603ef8e228edc64329d0df7d431f83"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_INTX_ALL_MASK" ref="a58603ef8e228edc64329d0df7d431f83" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_INTX_ALL_MASK&nbsp;&nbsp;&nbsp;0x000003FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm Signals Mask </p>

</div>
</div>
<a class="anchor" id="a934977b081f89e9fea6aefb02fc23949"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_INTX_ALM0_MASK" ref="a934977b081f89e9fea6aefb02fc23949" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_INTX_ALM0_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm 0 Mask </p>

</div>
</div>
<a class="anchor" id="ae8130235cf1bccddf96690f557a27668"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_INTX_ALM1_MASK" ref="ae8130235cf1bccddf96690f557a27668" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_INTX_ALM1_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm 1 Mask </p>

</div>
</div>
<a class="anchor" id="a47324419edb8965bb1c670d832422edf"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_INTX_ALM2_MASK" ref="a47324419edb8965bb1c670d832422edf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_INTX_ALM2_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm 2 Mask </p>

</div>
</div>
<a class="anchor" id="a1aaa9f406c9a1889d4e0cbfae041e299"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_INTX_ALM3_MASK" ref="a1aaa9f406c9a1889d4e0cbfae041e299" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_INTX_ALM3_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm 3 Mask </p>

</div>
</div>
<a class="anchor" id="a06e0406e6912068e91aef1a94429bafe"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_INTX_ALM4_MASK" ref="a06e0406e6912068e91aef1a94429bafe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_INTX_ALM4_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm 4 Mask </p>

</div>
</div>
<a class="anchor" id="aea2998c3c0ec9c47f2c2429b79bd24df"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_INTX_ALM5_MASK" ref="aea2998c3c0ec9c47f2c2429b79bd24df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_INTX_ALM5_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm 5 Mask </p>

</div>
</div>
<a class="anchor" id="ad63b8e26a8535dad37f57a1c13355884"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_INTX_ALM6_MASK" ref="ad63b8e26a8535dad37f57a1c13355884" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_INTX_ALM6_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm 6 Mask </p>

</div>
</div>
<a class="anchor" id="ac5cb6156dffe3be672b642490c1b5bd8"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_INTX_ALM_ALL_MASK" ref="ac5cb6156dffe3be672b642490c1b5bd8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_INTX_ALM_ALL_MASK&nbsp;&nbsp;&nbsp;0x0000007F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm Signals Mask </p>

</div>
</div>
<a class="anchor" id="a0fc01dbce44790511275e6c4f63c25f2"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_INTX_CFIFO_LTH_MASK" ref="a0fc01dbce44790511275e6c4f63c25f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_INTX_CFIFO_LTH_MASK&nbsp;&nbsp;&nbsp;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CMD FIFO less than threshold </p>

</div>
</div>
<a class="anchor" id="a9dd90b9c9fa80921655c28ce04a59434"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_INTX_DFIFO_GTH_MASK" ref="a9dd90b9c9fa80921655c28ce04a59434" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_INTX_DFIFO_GTH_MASK&nbsp;&nbsp;&nbsp;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data FIFO greater than threshold </p>

</div>
</div>
<a class="anchor" id="a02fa3b51fb1c2af05ed9563c652da0d3"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_INTX_OT_MASK" ref="a02fa3b51fb1c2af05ed9563c652da0d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_INTX_OT_MASK&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Over temperature Alarm Status </p>

</div>
</div>
<a class="anchor" id="aaa7422365a1356d7b5cea7371aaaa218"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_JTAG_ADDR_MASK" ref="aaa7422365a1356d7b5cea7371aaaa218" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_JTAG_ADDR_MASK&nbsp;&nbsp;&nbsp;0x03FF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask for the Addr </p>

</div>
</div>
<a class="anchor" id="a6e14572547a0496bc085fb1bfb8db2d8"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_JTAG_ADDR_SHIFT" ref="a6e14572547a0496bc085fb1bfb8db2d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_JTAG_ADDR_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Shift for the Addr </p>

</div>
</div>
<a class="anchor" id="a22676da1317e9caf1f2474b8d1168f30"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_JTAG_CMD_MASK" ref="a22676da1317e9caf1f2474b8d1168f30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_JTAG_CMD_MASK&nbsp;&nbsp;&nbsp;0x3C000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask for the Cmd </p>

</div>
</div>
<a class="anchor" id="a47e8183154dd76cba3f4de48e84119a2"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_JTAG_CMD_READ_MASK" ref="a47e8183154dd76cba3f4de48e84119a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_JTAG_CMD_READ_MASK&nbsp;&nbsp;&nbsp;0x04000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask for CMD Read </p>

</div>
</div>
<a class="anchor" id="a19064798f0bb31d534a35d0acd187e7f"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_JTAG_CMD_SHIFT" ref="a19064798f0bb31d534a35d0acd187e7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_JTAG_CMD_SHIFT&nbsp;&nbsp;&nbsp;26</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Shift for the Cmd </p>

</div>
</div>
<a class="anchor" id="a19aa9635a8e4bc5613b3316620779a6c"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_JTAG_CMD_WRITE_MASK" ref="a19aa9635a8e4bc5613b3316620779a6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_JTAG_CMD_WRITE_MASK&nbsp;&nbsp;&nbsp;0x08000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask for CMD Write </p>

</div>
</div>
<a class="anchor" id="adccc284765678674d44c61fb92e26a16"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_JTAG_DATA_MASK" ref="adccc284765678674d44c61fb92e26a16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_JTAG_DATA_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask for the Data </p>

</div>
</div>
<a class="anchor" id="a276410bfb2dbea221f51c3c2c637925d"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_MAX_TEMP_OFFSET" ref="a276410bfb2dbea221f51c3c2c637925d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MAX_TEMP_OFFSET&nbsp;&nbsp;&nbsp;0x20</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Max Temperature Reg </p>

</div>
</div>
<a class="anchor" id="ae90832c9d6007f02db4fe404c360a4b4"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_MAX_VCCAUX_OFFSET" ref="ae90832c9d6007f02db4fe404c360a4b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MAX_VCCAUX_OFFSET&nbsp;&nbsp;&nbsp;0x22</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Max VCCAUX Register </p>

</div>
</div>
<a class="anchor" id="aa3f1e7a4548f643306305f9afe49fdf5"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_MAX_VCCBRAM_OFFSET" ref="aa3f1e7a4548f643306305f9afe49fdf5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MAX_VCCBRAM_OFFSET&nbsp;&nbsp;&nbsp;0x23</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Max BRAM Register, 7 series </p>

</div>
</div>
<a class="anchor" id="a92d8e063065e74f7ec39d66c925eb10b"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_MAX_VCCINT_OFFSET" ref="a92d8e063065e74f7ec39d66c925eb10b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MAX_VCCINT_OFFSET&nbsp;&nbsp;&nbsp;0x21</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Max VCCINT Register </p>

</div>
</div>
<a class="anchor" id="a9e6c43a99955acbf886d89962a13156c"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_MAX_VCCPAUX_OFFSET" ref="a9e6c43a99955acbf886d89962a13156c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MAX_VCCPAUX_OFFSET&nbsp;&nbsp;&nbsp;0x29</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Max VCCPAUX Register, Zynq </p>

</div>
</div>
<a class="anchor" id="aaca340457bcb56ebbfcbd509900fc6c1"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_MAX_VCCPDRO_OFFSET" ref="aaca340457bcb56ebbfcbd509900fc6c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MAX_VCCPDRO_OFFSET&nbsp;&nbsp;&nbsp;0x2A</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Max VCCPDRO Register, Zynq </p>

</div>
</div>
<a class="anchor" id="a5eb2db0db3f0581aa9c858d50c00c87d"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_MAX_VCCPINT_OFFSET" ref="a5eb2db0db3f0581aa9c858d50c00c87d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MAX_VCCPINT_OFFSET&nbsp;&nbsp;&nbsp;0x28</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Max VCCPINT Register, Zynq </p>

</div>
</div>
<a class="anchor" id="aa803ffae0e30319a93cee9b535dc4c20"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_MCTL_FLUSH_MASK" ref="aa803ffae0e30319a93cee9b535dc4c20" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MCTL_FLUSH_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Flush the FIFOs </p>

</div>
</div>
<a class="anchor" id="a99b8d82247db725bfd0fb17a6c50cf6f"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_MCTL_OFFSET" ref="a99b8d82247db725bfd0fb17a6c50cf6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MCTL_OFFSET&nbsp;&nbsp;&nbsp;0x18</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Misc control register </p>

</div>
</div>
<a class="anchor" id="a96647dda4bc4c7459180829b4eec90e0"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_MCTL_RESET_MASK" ref="a96647dda4bc4c7459180829b4eec90e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MCTL_RESET_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reset XADC </p>

</div>
</div>
<a class="anchor" id="abab6b1f7636aa659070ee8e33e8e89ed"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_MIN_TEMP_OFFSET" ref="abab6b1f7636aa659070ee8e33e8e89ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MIN_TEMP_OFFSET&nbsp;&nbsp;&nbsp;0x24</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Min Temperature Reg </p>

</div>
</div>
<a class="anchor" id="a0477edb4abbf4c26c0f5bbedfad6ec6e"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_MIN_VCCAUX_OFFSET" ref="a0477edb4abbf4c26c0f5bbedfad6ec6e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MIN_VCCAUX_OFFSET&nbsp;&nbsp;&nbsp;0x26</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Min VCCAUX Register </p>

</div>
</div>
<a class="anchor" id="a249a6139198535cca377f2d28eaa22da"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_MIN_VCCBRAM_OFFSET" ref="a249a6139198535cca377f2d28eaa22da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MIN_VCCBRAM_OFFSET&nbsp;&nbsp;&nbsp;0x27</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Min BRAM Register, 7 series </p>

</div>
</div>
<a class="anchor" id="a1bd607629d2856a685240315eedd917a"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_MIN_VCCINT_OFFSET" ref="a1bd607629d2856a685240315eedd917a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MIN_VCCINT_OFFSET&nbsp;&nbsp;&nbsp;0x25</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Min VCCINT Register </p>

</div>
</div>
<a class="anchor" id="aa876a6ce73b685d5334b1fe36aebd989"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_MIN_VCCPAUX_OFFSET" ref="aa876a6ce73b685d5334b1fe36aebd989" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MIN_VCCPAUX_OFFSET&nbsp;&nbsp;&nbsp;0x2D</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Min VCCPAUX Register, Zynq </p>

</div>
</div>
<a class="anchor" id="a35a5d40ef4fd60ca4d3d7cec89d0a83a"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_MIN_VCCPDRO_OFFSET" ref="a35a5d40ef4fd60ca4d3d7cec89d0a83a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MIN_VCCPDRO_OFFSET&nbsp;&nbsp;&nbsp;0x2E</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Min VCCPDRO Register,Zynq </p>

</div>
</div>
<a class="anchor" id="a546042226fa8d0c6426051c3c41ee0b6"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_MIN_VCCPINT_OFFSET" ref="a546042226fa8d0c6426051c3c41ee0b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MIN_VCCPINT_OFFSET&nbsp;&nbsp;&nbsp;0x2C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Min VCCPINT Register, Zynq </p>

</div>
</div>
<a class="anchor" id="a8248f38c9de02132073459edae0e40da"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_MSTS_ALM_MASK" ref="a8248f38c9de02132073459edae0e40da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MSTS_ALM_MASK&nbsp;&nbsp;&nbsp;0x0000007F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarms Mask </p>

</div>
</div>
<a class="anchor" id="a78913f5d17856f0415cadac18cbc25c8"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_MSTS_CFIFO_LVL_MASK" ref="a78913f5d17856f0415cadac18cbc25c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MSTS_CFIFO_LVL_MASK&nbsp;&nbsp;&nbsp;0x000F0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Command FIFO Level mask </p>

</div>
</div>
<a class="anchor" id="a3c80547bf599783e218aa04cbac20c50"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_MSTS_CFIFOE_MASK" ref="a3c80547bf599783e218aa04cbac20c50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MSTS_CFIFOE_MASK&nbsp;&nbsp;&nbsp;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Command FIFO Empty Mask </p>

</div>
</div>
<a class="anchor" id="a904ad16cd661685035d91797d972c27e"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_MSTS_CFIFOF_MASK" ref="a904ad16cd661685035d91797d972c27e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MSTS_CFIFOF_MASK&nbsp;&nbsp;&nbsp;0x00000800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Command FIFO Full Mask </p>

</div>
</div>
<a class="anchor" id="aee7acfd5b680e4a95e6c46b18e9b2190"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_MSTS_DFIFO_LVL_MASK" ref="aee7acfd5b680e4a95e6c46b18e9b2190" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MSTS_DFIFO_LVL_MASK&nbsp;&nbsp;&nbsp;0x0000F000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data FIFO Level Mask </p>

</div>
</div>
<a class="anchor" id="a6803f5e3d2b38a4fa1ca36139f621bda"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_MSTS_DFIFOE_MASK" ref="a6803f5e3d2b38a4fa1ca36139f621bda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MSTS_DFIFOE_MASK&nbsp;&nbsp;&nbsp;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data FIFO Empty Mask </p>

</div>
</div>
<a class="anchor" id="a918992ab84ea904198f1a9dd33a5b837"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_MSTS_DFIFOF_MASK" ref="a918992ab84ea904198f1a9dd33a5b837" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MSTS_DFIFOF_MASK&nbsp;&nbsp;&nbsp;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data FIFO Full Mask </p>

</div>
</div>
<a class="anchor" id="ac9c6382372822d080b51307a220a5aa7"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_MSTS_OFFSET" ref="ac9c6382372822d080b51307a220a5aa7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MSTS_OFFSET&nbsp;&nbsp;&nbsp;0x0C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Misc status register </p>

</div>
</div>
<a class="anchor" id="aedb1ed810531f94e6ee482a44e462fd1"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_MSTS_OT_MASK" ref="aedb1ed810531f94e6ee482a44e462fd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MSTS_OT_MASK&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Over Temperature Mask </p>

</div>
</div>
<a class="anchor" id="a55935eddc71fef7540acc37423456980"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_RDFIFO_OFFSET" ref="a55935eddc71fef7540acc37423456980" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_RDFIFO_OFFSET&nbsp;&nbsp;&nbsp;0x14</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read FIFO Register </p>

</div>
</div>
<a class="anchor" id="a2bb7416cfd483de37442d6c4db638cf6"></a><!-- doxytag: member="xadcps_hw.h::XAdcPs_ReadReg" ref="a2bb7416cfd483de37442d6c4db638cf6" args="(BaseAddress, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAdcPs_ReadReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(Xil_In32((BaseAddress) + (RegOffset)))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read a register of the XADC device. This macro provides register access to all registers using the register offsets defined above.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the offset of the register to read.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The contents of the register.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style Signature: u32 <a class="el" href="xadcps__hw_8h.html#a2bb7416cfd483de37442d6c4db638cf6">XAdcPs_ReadReg(u32 BaseAddress, u32 RegOffset)</a>; </dd></dl>

</div>
</div>
<a class="anchor" id="aba7a2814b6310385ac1a8bbd0aac365f"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ00_CH_VALID_MASK" ref="aba7a2814b6310385ac1a8bbd0aac365f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ00_CH_VALID_MASK&nbsp;&nbsp;&nbsp;0x7FE1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask for the valid channels </p>

</div>
</div>
<a class="anchor" id="a4df4e9969d3d37155d8fc4f1e4383b6b"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ00_OFFSET" ref="a4df4e9969d3d37155d8fc4f1e4383b6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ00_OFFSET&nbsp;&nbsp;&nbsp;0x48</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Seq Reg 00 Adc Channel Selection </p>

</div>
</div>
<a class="anchor" id="afe7f1fefcb7f5e722034c88b7a7564b6"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ01_CH_VALID_MASK" ref="afe7f1fefcb7f5e722034c88b7a7564b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ01_CH_VALID_MASK&nbsp;&nbsp;&nbsp;0xFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask for the valid channels </p>

</div>
</div>
<a class="anchor" id="a5e962322e642b88e9cc209b9bbb7378a"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ01_OFFSET" ref="a5e962322e642b88e9cc209b9bbb7378a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ01_OFFSET&nbsp;&nbsp;&nbsp;0x49</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Seq Reg 01 Adc Channel Selection </p>

</div>
</div>
<a class="anchor" id="afca2ffee771035bb8e7ee56a479c871a"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ02_CH_VALID_MASK" ref="afca2ffee771035bb8e7ee56a479c871a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ02_CH_VALID_MASK&nbsp;&nbsp;&nbsp;0x7FE0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask for the valid channels </p>

</div>
</div>
<a class="anchor" id="a952947eadaefe959f7da43bf8455f985"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ02_OFFSET" ref="a952947eadaefe959f7da43bf8455f985" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ02_OFFSET&nbsp;&nbsp;&nbsp;0x4A</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Seq Reg 02 Adc Average Enable </p>

</div>
</div>
<a class="anchor" id="afce347c3573e6b961ee8d312ccbe7d70"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ03_CH_VALID_MASK" ref="afce347c3573e6b961ee8d312ccbe7d70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ03_CH_VALID_MASK&nbsp;&nbsp;&nbsp;0xFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask for the valid channels </p>

</div>
</div>
<a class="anchor" id="aded54bf913644bbea7bd4d485fdda79d"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ03_OFFSET" ref="aded54bf913644bbea7bd4d485fdda79d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ03_OFFSET&nbsp;&nbsp;&nbsp;0x4B</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Seq Reg 03 Adc Average Enable </p>

</div>
</div>
<a class="anchor" id="af5f20b25b2f69684d1182d497002e667"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ04_CH_VALID_MASK" ref="af5f20b25b2f69684d1182d497002e667" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ04_CH_VALID_MASK&nbsp;&nbsp;&nbsp;0x0800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask for the valid channels </p>

</div>
</div>
<a class="anchor" id="a35c4da0c7efc02c87ef4b6c513ce7bf6"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ04_OFFSET" ref="a35c4da0c7efc02c87ef4b6c513ce7bf6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ04_OFFSET&nbsp;&nbsp;&nbsp;0x4C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Seq Reg 04 Adc Input Mode Select </p>

</div>
</div>
<a class="anchor" id="aafadd9de4db08fdf0bd4be3ef4c4d663"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ05_CH_VALID_MASK" ref="aafadd9de4db08fdf0bd4be3ef4c4d663" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ05_CH_VALID_MASK&nbsp;&nbsp;&nbsp;0xFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask for the valid channels </p>

</div>
</div>
<a class="anchor" id="a4d12bb4acd125bff925e35e0460dcc34"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ05_OFFSET" ref="a4d12bb4acd125bff925e35e0460dcc34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ05_OFFSET&nbsp;&nbsp;&nbsp;0x4D</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Seq Reg 05 Adc Input Mode Select </p>

</div>
</div>
<a class="anchor" id="a8553753a5c70e8d00161ae1688449015"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ06_CH_VALID_MASK" ref="a8553753a5c70e8d00161ae1688449015" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ06_CH_VALID_MASK&nbsp;&nbsp;&nbsp;0x0800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask for the valid channels </p>

</div>
</div>
<a class="anchor" id="ad01da0abb968660efaf1230df5eeac17"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ06_OFFSET" ref="ad01da0abb968660efaf1230df5eeac17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ06_OFFSET&nbsp;&nbsp;&nbsp;0x4E</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Seq Reg 06 Adc Acquisition Select </p>

</div>
</div>
<a class="anchor" id="a852dd3c11100ed4eee99fb1605ae73dc"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ07_CH_VALID_MASK" ref="a852dd3c11100ed4eee99fb1605ae73dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ07_CH_VALID_MASK&nbsp;&nbsp;&nbsp;0xFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask for the valid channels </p>

</div>
</div>
<a class="anchor" id="a327d321bb487fa1c3c123a80c147e457"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ07_OFFSET" ref="a327d321bb487fa1c3c123a80c147e457" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ07_OFFSET&nbsp;&nbsp;&nbsp;0x4F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Seq Reg 07 Adc Acquisition Select </p>

</div>
</div>
<a class="anchor" id="a59680669467f267c8c977b1420929f01"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ_CH_AUX00" ref="a59680669467f267c8c977b1420929f01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_AUX00&nbsp;&nbsp;&nbsp;0x00010000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>1st Aux Channel </p>

</div>
</div>
<a class="anchor" id="af2cde1503ac1794e2886dded414af00c"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ_CH_AUX01" ref="af2cde1503ac1794e2886dded414af00c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_AUX01&nbsp;&nbsp;&nbsp;0x00020000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>2nd Aux Channel </p>

</div>
</div>
<a class="anchor" id="ab33b510b726d8ebbf589aa64604d60d7"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ_CH_AUX02" ref="ab33b510b726d8ebbf589aa64604d60d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_AUX02&nbsp;&nbsp;&nbsp;0x00040000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>3rd Aux Channel </p>

</div>
</div>
<a class="anchor" id="ad33b717af04083461ef70f8a535ac6b6"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ_CH_AUX03" ref="ad33b717af04083461ef70f8a535ac6b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_AUX03&nbsp;&nbsp;&nbsp;0x00080000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>4th Aux Channel </p>

</div>
</div>
<a class="anchor" id="a1ad93b1836e7c6574505e31333f23620"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ_CH_AUX04" ref="a1ad93b1836e7c6574505e31333f23620" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_AUX04&nbsp;&nbsp;&nbsp;0x00100000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>5th Aux Channel </p>

</div>
</div>
<a class="anchor" id="a7a9300a355f493484883ea1530d7f426"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ_CH_AUX05" ref="a7a9300a355f493484883ea1530d7f426" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_AUX05&nbsp;&nbsp;&nbsp;0x00200000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>6th Aux Channel </p>

</div>
</div>
<a class="anchor" id="ae2e3b264223fd0e2db38bbf4daa1ae94"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ_CH_AUX06" ref="ae2e3b264223fd0e2db38bbf4daa1ae94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_AUX06&nbsp;&nbsp;&nbsp;0x00400000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>7th Aux Channel </p>

</div>
</div>
<a class="anchor" id="a5fbf47433147abc51d26e5294e5bea17"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ_CH_AUX07" ref="a5fbf47433147abc51d26e5294e5bea17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_AUX07&nbsp;&nbsp;&nbsp;0x00800000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>8th Aux Channel </p>

</div>
</div>
<a class="anchor" id="a32e9d5de1a511e9e55d5139057cbf678"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ_CH_AUX08" ref="a32e9d5de1a511e9e55d5139057cbf678" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_AUX08&nbsp;&nbsp;&nbsp;0x01000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>9th Aux Channel </p>

</div>
</div>
<a class="anchor" id="a17c22d5d9f79b66be570336c6a7a7e45"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ_CH_AUX09" ref="a17c22d5d9f79b66be570336c6a7a7e45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_AUX09&nbsp;&nbsp;&nbsp;0x02000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>10th Aux Channel </p>

</div>
</div>
<a class="anchor" id="ac0d9f4d6e4f11ebbaaba1b1534f13951"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ_CH_AUX10" ref="ac0d9f4d6e4f11ebbaaba1b1534f13951" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_AUX10&nbsp;&nbsp;&nbsp;0x04000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>11th Aux Channel </p>

</div>
</div>
<a class="anchor" id="a58c543f7273ca6cb1c63c6f620ca692e"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ_CH_AUX11" ref="a58c543f7273ca6cb1c63c6f620ca692e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_AUX11&nbsp;&nbsp;&nbsp;0x08000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>12th Aux Channel </p>

</div>
</div>
<a class="anchor" id="a768e6bac230b084cf21de248f27f8673"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ_CH_AUX12" ref="a768e6bac230b084cf21de248f27f8673" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_AUX12&nbsp;&nbsp;&nbsp;0x10000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>13th Aux Channel </p>

</div>
</div>
<a class="anchor" id="aac37e29dce2476a48690ef41b97a7b98"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ_CH_AUX13" ref="aac37e29dce2476a48690ef41b97a7b98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_AUX13&nbsp;&nbsp;&nbsp;0x20000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>14th Aux Channel </p>

</div>
</div>
<a class="anchor" id="a91cb5a19ac5519a4ae9e593c23376fab"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ_CH_AUX14" ref="a91cb5a19ac5519a4ae9e593c23376fab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_AUX14&nbsp;&nbsp;&nbsp;0x40000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>15th Aux Channel </p>

</div>
</div>
<a class="anchor" id="af714c5db8c6585631b2b766350997408"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ_CH_AUX15" ref="af714c5db8c6585631b2b766350997408" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_AUX15&nbsp;&nbsp;&nbsp;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>16th Aux Channel </p>

</div>
</div>
<a class="anchor" id="ada1475d85c76b4a6a19ce81ce564cf74"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ_CH_AUX_SHIFT" ref="ada1475d85c76b4a6a19ce81ce564cf74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_AUX_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Shift for the Aux Channel </p>

</div>
</div>
<a class="anchor" id="a0d671ddfc8e82077cadac2a7c83da0db"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ_CH_CALIB" ref="a0d671ddfc8e82077cadac2a7c83da0db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_CALIB&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC Calibration Channel </p>

</div>
</div>
<a class="anchor" id="a4959553870ac3ca383cd662178892d5b"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ_CH_TEMP" ref="a4959553870ac3ca383cd662178892d5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_TEMP&nbsp;&nbsp;&nbsp;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>On Chip Temperature Channel </p>

</div>
</div>
<a class="anchor" id="a63ffab5a488da7958ffdec55f6b6296a"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ_CH_VBRAM" ref="a63ffab5a488da7958ffdec55f6b6296a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_VBRAM&nbsp;&nbsp;&nbsp;0x00004000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VBRAM Channel, 7 series </p>

</div>
</div>
<a class="anchor" id="ab043481fd1e876b188f33d49a55e4580"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ_CH_VCCAUX" ref="ab043481fd1e876b188f33d49a55e4580" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_VCCAUX&nbsp;&nbsp;&nbsp;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VCCAUX Channel </p>

</div>
</div>
<a class="anchor" id="af5082190ca4bdf4ca9417c2abaaadb6a"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ_CH_VCCINT" ref="af5082190ca4bdf4ca9417c2abaaadb6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_VCCINT&nbsp;&nbsp;&nbsp;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VCCINT Channel </p>

</div>
</div>
<a class="anchor" id="a66b52366552c0e5f7390c29b70768099"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ_CH_VCCPAUX" ref="a66b52366552c0e5f7390c29b70768099" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_VCCPAUX&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VCCPAUX, Zynq Only </p>

</div>
</div>
<a class="anchor" id="a6599530e7dc54263fbb9394866a65d8e"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ_CH_VCCPDRO" ref="a6599530e7dc54263fbb9394866a65d8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_VCCPDRO&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VCCPDRO, Zynq Only </p>

</div>
</div>
<a class="anchor" id="a4179175b256f3d51d805f92aaa6a837c"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ_CH_VCCPINT" ref="a4179175b256f3d51d805f92aaa6a837c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_VCCPINT&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VCCPINT, Zynq Only </p>

</div>
</div>
<a class="anchor" id="a98105135f4be02fec7cc6a35f5a7b5aa"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ_CH_VPVN" ref="a98105135f4be02fec7cc6a35f5a7b5aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_VPVN&nbsp;&nbsp;&nbsp;0x00000800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VP/VN analog inputs Channel </p>

</div>
</div>
<a class="anchor" id="abcfc1207b8218146c18e04a5fd8855bd"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ_CH_VREFN" ref="abcfc1207b8218146c18e04a5fd8855bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_VREFN&nbsp;&nbsp;&nbsp;0x00002000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VREFN Channel </p>

</div>
</div>
<a class="anchor" id="a6ee3b4e004156e9597498e09b4c274b4"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_SEQ_CH_VREFP" ref="a6ee3b4e004156e9597498e09b4c274b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_VREFP&nbsp;&nbsp;&nbsp;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VREFP Channel </p>

</div>
</div>
<a class="anchor" id="ad208216b2c97323c1a1552798152b78b"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_TEMP_OFFSET" ref="ad208216b2c97323c1a1552798152b78b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_TEMP_OFFSET&nbsp;&nbsp;&nbsp;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>On-chip Temperature Reg </p>

</div>
</div>
<a class="anchor" id="a9151bdf140d5948e8316d6ce1c0989ac"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_UNLK_OFFSET" ref="a9151bdf140d5948e8316d6ce1c0989ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_UNLK_OFFSET&nbsp;&nbsp;&nbsp;0x034</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Unlock Register </p>

</div>
</div>
<a class="anchor" id="a3f16b5ac956bf5e0c0f65a51cc7cafa5"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_UNLK_VALUE" ref="a3f16b5ac956bf5e0c0f65a51cc7cafa5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_UNLK_VALUE&nbsp;&nbsp;&nbsp;0x757BDF0D</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Unlock Value </p>

</div>
</div>
<a class="anchor" id="ae2e4ddc61783e0ea7c201f61bd1381cd"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_VBRAM_OFFSET" ref="ae2e4ddc61783e0ea7c201f61bd1381cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_VBRAM_OFFSET&nbsp;&nbsp;&nbsp;0x06</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>On-chip VBRAM , 7 Series </p>

</div>
</div>
<a class="anchor" id="a5241470342961808b7315f88b66704aa"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_VCCAUX_OFFSET" ref="a5241470342961808b7315f88b66704aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_VCCAUX_OFFSET&nbsp;&nbsp;&nbsp;0x02</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>On-chip VCCAUX Data Reg </p>

</div>
</div>
<a class="anchor" id="a0a73a0ddd38ed3e55387e941ce959beb"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_VCCINT_OFFSET" ref="a0a73a0ddd38ed3e55387e941ce959beb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_VCCINT_OFFSET&nbsp;&nbsp;&nbsp;0x01</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>On-chip VCCINT Data Reg </p>

</div>
</div>
<a class="anchor" id="aaf92197f19f4c5d0f4f070a705f7529a"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_VCCPAUX_OFFSET" ref="aaf92197f19f4c5d0f4f070a705f7529a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_VCCPAUX_OFFSET&nbsp;&nbsp;&nbsp;0x0E</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>On-chip VCCPAUX Reg, Zynq </p>

</div>
</div>
<a class="anchor" id="a49236f52791f86822e854f87a9fdc30b"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_VCCPDRO_OFFSET" ref="a49236f52791f86822e854f87a9fdc30b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_VCCPDRO_OFFSET&nbsp;&nbsp;&nbsp;0x0F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>On-chip VCCPDRO Reg, Zynq </p>

</div>
</div>
<a class="anchor" id="a543905cdceb3ea785d73b0f4e5f5de1e"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_VCCPINT_OFFSET" ref="a543905cdceb3ea785d73b0f4e5f5de1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_VCCPINT_OFFSET&nbsp;&nbsp;&nbsp;0x0D</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>On-chip VCCPINT Reg, Zynq </p>

</div>
</div>
<a class="anchor" id="adc565fda183714c71bfbdd0f1604371a"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_VPVN_OFFSET" ref="adc565fda183714c71bfbdd0f1604371a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_VPVN_OFFSET&nbsp;&nbsp;&nbsp;0x03</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC out of VP/VN </p>

</div>
</div>
<a class="anchor" id="a55563309df0f6cdde853f0c23bf5224e"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_VREFN_OFFSET" ref="a55563309df0f6cdde853f0c23bf5224e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_VREFN_OFFSET&nbsp;&nbsp;&nbsp;0x05</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>On-chip VREFN Data Reg </p>

</div>
</div>
<a class="anchor" id="a7eb0c93ec901ebd9baeacafa4d4f11e0"></a><!-- doxytag: member="xadcps_hw.h::XADCPS_VREFP_OFFSET" ref="a7eb0c93ec901ebd9baeacafa4d4f11e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_VREFP_OFFSET&nbsp;&nbsp;&nbsp;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>On-chip VREFP Data Reg </p>

</div>
</div>
<a class="anchor" id="a48770272099dfc236414809f6ac0f911"></a><!-- doxytag: member="xadcps_hw.h::XAdcPs_WriteReg" ref="a48770272099dfc236414809f6ac0f911" args="(BaseAddress, RegOffset, Data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAdcPs_WriteReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Data&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(Xil_Out32((BaseAddress) + (RegOffset), (Data)))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write a register of the XADC device. This macro provides register access to all registers using the register offsets defined above.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the offset of the register to write. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the value to write to the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style Signature: void XAdcPs_WriteReg(u32 BaseAddress, u32 RegOffset,u32 Data) </dd></dl>

</div>
</div>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
