Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May 31 15:08:31 2020
| Host         : mohamad running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   483 |
| Unused register locations in slices containing registers |  1325 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           21 |
|      2 |           15 |
|      3 |           11 |
|      4 |           75 |
|      5 |           27 |
|      6 |           11 |
|      7 |           18 |
|      8 |           21 |
|      9 |           17 |
|     10 |           25 |
|     11 |            8 |
|     12 |           16 |
|     13 |            5 |
|     14 |            6 |
|     15 |            3 |
|    16+ |          204 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4124 |         1041 |
| No           | No                    | Yes                    |             195 |           67 |
| No           | Yes                   | No                     |            1465 |          487 |
| Yes          | No                    | No                     |            2760 |          773 |
| Yes          | No                    | Yes                    |             126 |           29 |
| Yes          | Yes                   | No                     |            2141 |          556 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                  Clock Signal                                  |                                                                                                                             Enable Signal                                                                                                                             |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                          | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                          | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                            | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                          | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                       |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pIDLY_LD_i_1_n_0                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_sm_ld_dre_cmd_reg                                                                                     | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                              |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                                                                                                          | design_1_i/vdma/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                 | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                 | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                   | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                          | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                            | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                 |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                        |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                              |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                    |                1 |              2 |
|  design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/in0                                                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/aRst_int                                                                                                                                                                                                      |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                         |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/aRst_int_0                                                                                                                                                                                                   |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                       |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                       |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                               |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                       |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                3 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                       |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                 |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                   |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                             | design_1_i/vdma/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState_reg[3]                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                               | design_1_i/vdma/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0                                                                                                                                            | design_1_i/hdmi_decode/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0                                                                                                                                               | design_1_i/hdmi_decode/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                         |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                            | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[3]_i_1_n_0                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                        | design_1_i/vdma/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                       | design_1_i/vdma/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                 | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                 | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                            | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                     | design_1_i/vdma/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                     | design_1_i/vdma/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                    | design_1_i/vdma/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                     | design_1_i/vdma/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                          | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                    | design_1_i/vdma/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                             |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                               |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                   |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/p_0_in                                                                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                              |                1 |              4 |
|  design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                       | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                         | design_1_i/vdma/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                        | design_1_i/vdma/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                5 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0                                                                                                             | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg[0]                                                                                                                                                                   |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                    | design_1_i/vdma/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                    |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                      |                1 |              5 |
|  design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                                   | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                     | design_1_i/vdma/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                       | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                                                                                                       |                1 |              5 |
|  design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                       | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                                                                                                       |                1 |              5 |
|  design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                                   | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                  | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/rDlyRstCnt[4]_i_1_n_0                                                                                                                                                                                              | design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                    |                1 |              5 |
|  design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                                   | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                        |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                                                                                            | design_1_i/vdma/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                     | design_1_i/vdma/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d2_reg_0[0]                                                                                                                                                                                    | design_1_i/vdma/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                          | design_1_i/vdma/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                 |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_b_push_block_reg_1[0]                                                                                               | design_1_i/vdma/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                           |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                       |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                          | design_1_i/vdma/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                              |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                   |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                  |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                           | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                 | design_1_i/vdma/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                       | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                      |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                |                3 |              7 |
|  design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                                           |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                                                          |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                 | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                               |                2 |              7 |
|  design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                                           |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                  | design_1_i/vdma/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                           |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                       |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                    | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                              |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                 | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                    | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                              |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                              |                1 |              7 |
|  design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                                           |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                              |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                       |                3 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                   |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                  | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                         |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                  | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                               | design_1_i/vdma/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[2]_0[0]                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                | design_1_i/vdma/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                          | design_1_i/vdma/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pMeRdy_int_reg_1[0]                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                            | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                           | design_1_i/vdma/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                            |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                  | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]            | design_1_i/vdma/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18][0]                         |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                           | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                               |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_23_out                                                                                                    | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                 |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                                    | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                 |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                          |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                          |                6 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg3_reg[0]                                                                   |                                                                                                                                                                                                                                                                               |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                   |                6 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                        | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                           |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db2_reg_0[0]     | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                 |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                 |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db2_reg_2[0]     | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                 |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                      | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                 | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg[0]                                                                                                                        |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_35_out                                                                                                    | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                      | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                     |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                      | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                           |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |             10 |
|  design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/SR[0]                                                                                                                                                                                               |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[0][0] | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0[0] |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                             |                                                                                                                                                                                                                                                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_31_out                                                                                                    | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                            | design_1_i/vdma/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[2][0] | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2[0] |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                             | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                            |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 | design_1_i/vdma/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                             | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[1][0] | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1[0] |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[3][0] | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_39_out                                                                                                    | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]        | design_1_i/vdma/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                    |                4 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]   | design_1_i/vdma/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                               |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                        |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |             10 |
|  design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0_n_0                                                                                                                                                                        | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                                |                4 |             11 |
|  design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1__1_n_0                                                                                                                                                                        | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                                |                2 |             11 |
|  design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                  |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                   |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                   |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                       |                6 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                   |                5 |             11 |
|  design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                                                                                                                                                           | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                                |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                               |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                        |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                             | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                            |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                2 |             12 |
|  design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                   |                7 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                    |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                               |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/shift_en_reg                                                                                                                              | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q                                                                                                                                    |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                       |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                         |                                                                                                                                                                                                                                                                               |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                        |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                   | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                     |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                     | design_1_i/vdma/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                              |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                               |                                                                                                                                                                                                                                                                               |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                | design_1_i/vdma/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                              |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                             |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                              |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                   | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                  |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                        | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                  |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                                    | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/SR[0]                                                                                                                                                                                                          |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                            |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                     |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0                                                                                                          | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                              |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                     |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                               |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               16 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                      |                                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                     | design_1_i/vdma/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                     | design_1_i/vdma/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                              |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                      | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                    |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                            | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                    |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                             |                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                            | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                    |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                   |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                   |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                          |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                              |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                              |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]              |                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                                                                     |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                       |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                       |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                       |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0                                                                                                  |                8 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                       |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                     | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                    |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                        |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                        |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                            | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                    |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                           |               10 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                        |                                                                                                                                                                                                                                                                               |                3 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                   |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                  |                                                                                                                                                                                                                                                                               |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                                                                                            |                                                                                                                                                                                                                                                                               |                7 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]            | design_1_i/vdma/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                              |                6 |             21 |
|  design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                                                                                                       |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                      | design_1_i/hdmi_decode/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                            |                8 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                           |                                                                                                                                                                                                                                                                               |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                     | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                             |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                      | design_1_i/vdma/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                   |                8 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                     |               18 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                      | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                  |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                             |                                                                                                                                                                                                                                                                               |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0                                                                                                                                                                                   | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                            |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                                         |                                                                                                                                                                                                                                                                               |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0                                                                                                                                                                                | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                            |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0                                                                                                                                                                                | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                            |                6 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             |                                                                                                                                                                                                                                                                               |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                         |                                                                                                                                                                                                                                                                               |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             |                                                                                                                                                                                                                                                                               |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               10 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                9 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                                                                                                          |                                                                                                                                                                                                                                                                               |                9 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                         |                                                                                                                                                                                                                                                                               |                6 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                       |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                       |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                        |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                            | design_1_i/vdma/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                                         |                6 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_m_valid_dup_reg[0]                                                | design_1_i/vdma/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                                         |                8 |             29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                        |                6 |             31 |
|  design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/hdmi_decode/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                             | design_1_i/hdmi_decode/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                  |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                     | design_1_i/vdma/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                              |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                     | design_1_i/vdma/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                              |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                  | design_1_i/vdma/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                              |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                     | design_1_i/vdma/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                              |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                       |                                                                                                                                                                                                                                                                               |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                      | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                            |               12 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                   |                9 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                          |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                7 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               12 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               11 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                   |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                  |                                                                                                                                                                                                                                                                               |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                8 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                      | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                             |                6 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                       |               11 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                    |               11 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                          | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                 |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[31]_i_1_n_0                                               |                                                                                                                                                                                                                                                                               |               19 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                  | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                      |               14 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                    | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                      |                6 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                                               |                5 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                               | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                   |                9 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                     |               14 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                9 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                              | design_1_i/vdma/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                           |               10 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                                            | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                   |                6 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                     |               15 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                              |               17 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                |                                                                                                                                                                                                                                                                               |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                               |               11 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                         |                                                                                                                                                                                                                                                                               |               12 |             48 |
|  design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/hdmi_decode/dvi2rgb_1/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                         |                                                                                                                                                                                                                                                                               |               14 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                           | design_1_i/vdma/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                              |               13 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                               |               11 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               10 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               12 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                          |                                                                                                                                                                                                                                                                               |                7 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                              | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                                         |               10 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                              |               15 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            |                                                                                                                                                                                                                                                                               |               21 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                |                                                                                                                                                                                                                                                                               |               15 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               26 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                            |               29 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                      |               30 |             77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                           | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                      |               20 |             78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                       | design_1_i/vdma/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                      |               29 |             78 |
|  design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                       | design_1_i/hdmi_decode/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/VID_RESET0                                                                                                                                                                            |               10 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               15 |             81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               15 |             81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               28 |            103 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/hdmi_decode/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               24 |            103 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               27 |            103 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                           |                                                                                                                                                                                                                                                                               |               20 |            109 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                | design_1_i/vdma/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                          | design_1_i/vdma/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                              |               28 |            141 |
|  design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               65 |            213 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       | design_1_i/vdma/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                          |               51 |            228 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                |                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |              952 |           4164 |
+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


