FROM PATH 0
tNode[  291700]:  acc delay        0 | arr   172256 | req    27297 | slk     5835 ||| port id   422185 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser1.I1.O(S)
--out[  291703] 151(151+0)
tNode[  291703]:  acc delay      151 | arr   172407 | req    27448 | slk     5835 ||| port id   422187 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser1.LVDSDES.ld_0.D
--out[  291701] 100(0+100)
tNode[  291701]:  acc delay      251 | arr   172507 | req    27548 | slk     5835 ||| port id   422190 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser1.LVDSDES.ld_0.Q
--out[  291683] 301(151+150)
tNode[  291683]:  acc delay      552 | arr   172808 | req    27849 | slk     5835 ||| port id   422123 | part -1 | design.U0_M0_F0.zplts_iwa_tic_clk_ready_out.O
--out[     976] 151(151+0)
tNode[     976]:  acc delay      703 | arr   172959 | req   178794 | slk     5835 ||| port id      774 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_in1_tic_clk_ready_in
--out[     839] 3462(0+3462)
tNode[     839]:  acc delay     4165 | arr   176421 | req   182256 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 1
tNode[  291718]:  acc delay        0 | arr   151256 | req    21876 | slk     9369 ||| port id   422209 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser3.I1.O(S)
--out[  291721] 151(151+0)
tNode[  291721]:  acc delay      151 | arr   151407 | req    22027 | slk     9369 ||| port id   422211 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser3.LVDSDES.ld_0.D
--out[  291719] 100(0+100)
tNode[  291719]:  acc delay      251 | arr   151507 | req    22127 | slk     9369 ||| port id   422214 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser3.LVDSDES.ld_0.Q
--out[   90366] 301(151+150)
tNode[   90366]:  acc delay      552 | arr   151808 | req    22428 | slk     9369 ||| port id   116910 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[9].O
--out[   90379] 301(151+150)
tNode[   90379]:  acc delay      853 | arr   152109 | req    22729 | slk     9369 ||| port id   116947 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_2.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   152410 | req    23030 | slk     9369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   152711 | req    23331 | slk     9369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   152862 | req    23482 | slk     9369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   154518 | req    25138 | slk     9369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291640] 301(151+150)
tNode[  291640]:  acc delay     3563 | arr   154819 | req    25439 | slk     9369 ||| port id   422043 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291641] 301(151+150)
tNode[  291641]:  acc delay     3864 | arr   155120 | req    25740 | slk     9369 ||| port id   422047 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   155271 | req    25891 | slk     9369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   155723 | req    26343 | slk     9369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291689] 301(151+150)
tNode[  291689]:  acc delay     4768 | arr   156024 | req    26644 | slk     9369 ||| port id   422164 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291690] 301(151+150)
tNode[  291690]:  acc delay     5069 | arr   156325 | req    26945 | slk     9369 ||| port id   422171 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   156476 | req    27096 | slk     9369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   158433 | req   167802 | slk     9369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   158584 | req   167953 | slk     9369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   159939 | req   169308 | slk     9369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   160090 | req   169459 | slk     9369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   161445 | req   170814 | slk     9369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   161596 | req   170965 | slk     9369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   162951 | req   172320 | slk     9369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   163102 | req   172471 | slk     9369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   165059 | req   174428 | slk     9369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   165210 | req   174579 | slk     9369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   166565 | req   175934 | slk     9369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   166716 | req   176085 | slk     9369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   176421 | req   182256 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 2
tNode[  291724]:  acc delay        0 | arr   146256 | req    21876 | slk    14369 ||| port id   422217 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser4.I1.O(S)
--out[  291727] 151(151+0)
tNode[  291727]:  acc delay      151 | arr   146407 | req    22027 | slk    14369 ||| port id   422219 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser4.LVDSDES.ld_0.D
--out[  291725] 100(0+100)
tNode[  291725]:  acc delay      251 | arr   146507 | req    22127 | slk    14369 ||| port id   422222 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser4.LVDSDES.ld_0.Q
--out[   90346] 301(151+150)
tNode[   90346]:  acc delay      552 | arr   151808 | req    22428 | slk     9369 ||| port id   116850 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[1].O
--out[   90369] 301(151+150)
tNode[   90369]:  acc delay      853 | arr   152109 | req    22729 | slk     9369 ||| port id   116929 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_0.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   152410 | req    23030 | slk     9369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   152711 | req    23331 | slk     9369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   152862 | req    23482 | slk     9369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   154518 | req    25138 | slk     9369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291640] 301(151+150)
tNode[  291640]:  acc delay     3563 | arr   154819 | req    25439 | slk     9369 ||| port id   422043 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291641] 301(151+150)
tNode[  291641]:  acc delay     3864 | arr   155120 | req    25740 | slk     9369 ||| port id   422047 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   155271 | req    25891 | slk     9369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   155723 | req    26343 | slk     9369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291689] 301(151+150)
tNode[  291689]:  acc delay     4768 | arr   156024 | req    26644 | slk     9369 ||| port id   422164 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291690] 301(151+150)
tNode[  291690]:  acc delay     5069 | arr   156325 | req    26945 | slk     9369 ||| port id   422171 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   156476 | req    27096 | slk     9369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   158433 | req   167802 | slk     9369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   158584 | req   167953 | slk     9369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   159939 | req   169308 | slk     9369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   160090 | req   169459 | slk     9369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   161445 | req   170814 | slk     9369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   161596 | req   170965 | slk     9369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   162951 | req   172320 | slk     9369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   163102 | req   172471 | slk     9369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   165059 | req   174428 | slk     9369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   165210 | req   174579 | slk     9369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   166565 | req   175934 | slk     9369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   166716 | req   176085 | slk     9369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   176421 | req   182256 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 3
tNode[  291730]:  acc delay        0 | arr   146256 | req    21876 | slk    14369 ||| port id   422225 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser5.I1.O(S)
--out[  291733] 151(151+0)
tNode[  291733]:  acc delay      151 | arr   146407 | req    22027 | slk    14369 ||| port id   422227 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser5.LVDSDES.ld_0.D
--out[  291731] 100(0+100)
tNode[  291731]:  acc delay      251 | arr   146507 | req    22127 | slk    14369 ||| port id   422230 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser5.LVDSDES.ld_0.Q
--out[   90357] 301(151+150)
tNode[   90357]:  acc delay      552 | arr   151808 | req    22428 | slk     9369 ||| port id   116883 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[2].O
--out[   90369] 301(151+150)
tNode[   90369]:  acc delay      853 | arr   152109 | req    22729 | slk     9369 ||| port id   116929 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_0.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   152410 | req    23030 | slk     9369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   152711 | req    23331 | slk     9369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   152862 | req    23482 | slk     9369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   154518 | req    25138 | slk     9369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291640] 301(151+150)
tNode[  291640]:  acc delay     3563 | arr   154819 | req    25439 | slk     9369 ||| port id   422043 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291641] 301(151+150)
tNode[  291641]:  acc delay     3864 | arr   155120 | req    25740 | slk     9369 ||| port id   422047 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   155271 | req    25891 | slk     9369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   155723 | req    26343 | slk     9369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291689] 301(151+150)
tNode[  291689]:  acc delay     4768 | arr   156024 | req    26644 | slk     9369 ||| port id   422164 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291690] 301(151+150)
tNode[  291690]:  acc delay     5069 | arr   156325 | req    26945 | slk     9369 ||| port id   422171 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   156476 | req    27096 | slk     9369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   158433 | req   167802 | slk     9369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   158584 | req   167953 | slk     9369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   159939 | req   169308 | slk     9369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   160090 | req   169459 | slk     9369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   161445 | req   170814 | slk     9369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   161596 | req   170965 | slk     9369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   162951 | req   172320 | slk     9369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   163102 | req   172471 | slk     9369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   165059 | req   174428 | slk     9369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   165210 | req   174579 | slk     9369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   166565 | req   175934 | slk     9369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   166716 | req   176085 | slk     9369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   176421 | req   182256 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 4
tNode[  291736]:  acc delay        0 | arr   146256 | req    21876 | slk    14369 ||| port id   422233 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser6.I1.O(S)
--out[  291739] 151(151+0)
tNode[  291739]:  acc delay      151 | arr   146407 | req    22027 | slk    14369 ||| port id   422235 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser6.LVDSDES.ld_0.D
--out[  291737] 100(0+100)
tNode[  291737]:  acc delay      251 | arr   146507 | req    22127 | slk    14369 ||| port id   422238 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser6.LVDSDES.ld_0.Q
--out[   90360] 301(151+150)
tNode[   90360]:  acc delay      552 | arr   151808 | req    22428 | slk     9369 ||| port id   116892 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[3].O
--out[   90369] 301(151+150)
tNode[   90369]:  acc delay      853 | arr   152109 | req    22729 | slk     9369 ||| port id   116929 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_0.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   152410 | req    23030 | slk     9369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   152711 | req    23331 | slk     9369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   152862 | req    23482 | slk     9369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   154518 | req    25138 | slk     9369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291640] 301(151+150)
tNode[  291640]:  acc delay     3563 | arr   154819 | req    25439 | slk     9369 ||| port id   422043 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291641] 301(151+150)
tNode[  291641]:  acc delay     3864 | arr   155120 | req    25740 | slk     9369 ||| port id   422047 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   155271 | req    25891 | slk     9369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   155723 | req    26343 | slk     9369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291689] 301(151+150)
tNode[  291689]:  acc delay     4768 | arr   156024 | req    26644 | slk     9369 ||| port id   422164 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291690] 301(151+150)
tNode[  291690]:  acc delay     5069 | arr   156325 | req    26945 | slk     9369 ||| port id   422171 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   156476 | req    27096 | slk     9369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   158433 | req   167802 | slk     9369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   158584 | req   167953 | slk     9369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   159939 | req   169308 | slk     9369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   160090 | req   169459 | slk     9369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   161445 | req   170814 | slk     9369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   161596 | req   170965 | slk     9369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   162951 | req   172320 | slk     9369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   163102 | req   172471 | slk     9369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   165059 | req   174428 | slk     9369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   165210 | req   174579 | slk     9369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   166565 | req   175934 | slk     9369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   166716 | req   176085 | slk     9369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   176421 | req   182256 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 5
tNode[  291903]:  acc delay        0 | arr   146256 | req    21876 | slk    14369 ||| port id   422464 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser0.I1.O(S)
--out[  291906] 151(151+0)
tNode[  291906]:  acc delay      151 | arr   146407 | req    22027 | slk    14369 ||| port id   422466 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser0.LVDSDES.ld_0.D
--out[  291904] 100(0+100)
tNode[  291904]:  acc delay      251 | arr   146507 | req    22127 | slk    14369 ||| port id   422469 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser0.LVDSDES.ld_0.Q
--out[   90365] 301(151+150)
tNode[   90365]:  acc delay      552 | arr   151808 | req    22428 | slk     9369 ||| port id   116907 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[8].O
--out[   90379] 301(151+150)
tNode[   90379]:  acc delay      853 | arr   152109 | req    22729 | slk     9369 ||| port id   116947 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_2.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   152410 | req    23030 | slk     9369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   152711 | req    23331 | slk     9369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   152862 | req    23482 | slk     9369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   154518 | req    25138 | slk     9369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291640] 301(151+150)
tNode[  291640]:  acc delay     3563 | arr   154819 | req    25439 | slk     9369 ||| port id   422043 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291641] 301(151+150)
tNode[  291641]:  acc delay     3864 | arr   155120 | req    25740 | slk     9369 ||| port id   422047 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   155271 | req    25891 | slk     9369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   155723 | req    26343 | slk     9369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291689] 301(151+150)
tNode[  291689]:  acc delay     4768 | arr   156024 | req    26644 | slk     9369 ||| port id   422164 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291690] 301(151+150)
tNode[  291690]:  acc delay     5069 | arr   156325 | req    26945 | slk     9369 ||| port id   422171 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   156476 | req    27096 | slk     9369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   158433 | req   167802 | slk     9369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   158584 | req   167953 | slk     9369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   159939 | req   169308 | slk     9369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   160090 | req   169459 | slk     9369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   161445 | req   170814 | slk     9369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   161596 | req   170965 | slk     9369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   162951 | req   172320 | slk     9369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   163102 | req   172471 | slk     9369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   165059 | req   174428 | slk     9369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   165210 | req   174579 | slk     9369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   166565 | req   175934 | slk     9369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   166716 | req   176085 | slk     9369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   176421 | req   182256 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 6
tNode[  291909]:  acc delay        0 | arr   146256 | req    21876 | slk    14369 ||| port id   422472 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser1.I1.O(S)
--out[  291912] 151(151+0)
tNode[  291912]:  acc delay      151 | arr   146407 | req    22027 | slk    14369 ||| port id   422474 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser1.LVDSDES.ld_0.D
--out[  291910] 100(0+100)
tNode[  291910]:  acc delay      251 | arr   146507 | req    22127 | slk    14369 ||| port id   422477 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser1.LVDSDES.ld_0.Q
--out[   90366] 301(151+150)
tNode[   90366]:  acc delay      552 | arr   151808 | req    22428 | slk     9369 ||| port id   116910 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[9].O
--out[   90379] 301(151+150)
tNode[   90379]:  acc delay      853 | arr   152109 | req    22729 | slk     9369 ||| port id   116947 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_2.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   152410 | req    23030 | slk     9369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   152711 | req    23331 | slk     9369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   152862 | req    23482 | slk     9369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   154518 | req    25138 | slk     9369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291640] 301(151+150)
tNode[  291640]:  acc delay     3563 | arr   154819 | req    25439 | slk     9369 ||| port id   422043 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291641] 301(151+150)
tNode[  291641]:  acc delay     3864 | arr   155120 | req    25740 | slk     9369 ||| port id   422047 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   155271 | req    25891 | slk     9369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   155723 | req    26343 | slk     9369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291689] 301(151+150)
tNode[  291689]:  acc delay     4768 | arr   156024 | req    26644 | slk     9369 ||| port id   422164 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291690] 301(151+150)
tNode[  291690]:  acc delay     5069 | arr   156325 | req    26945 | slk     9369 ||| port id   422171 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   156476 | req    27096 | slk     9369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   158433 | req   167802 | slk     9369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   158584 | req   167953 | slk     9369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   159939 | req   169308 | slk     9369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   160090 | req   169459 | slk     9369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   161445 | req   170814 | slk     9369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   161596 | req   170965 | slk     9369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   162951 | req   172320 | slk     9369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   163102 | req   172471 | slk     9369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   165059 | req   174428 | slk     9369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   165210 | req   174579 | slk     9369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   166565 | req   175934 | slk     9369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   166716 | req   176085 | slk     9369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   176421 | req   182256 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 7
tNode[  291915]:  acc delay        0 | arr   146256 | req    21876 | slk    14369 ||| port id   422480 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser10.I1.O(S)
--out[  291918] 151(151+0)
tNode[  291918]:  acc delay      151 | arr   146407 | req    22027 | slk    14369 ||| port id   422482 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser10.LVDSDES.ld_0.D
--out[  291916] 100(0+100)
tNode[  291916]:  acc delay      251 | arr   146507 | req    22127 | slk    14369 ||| port id   422485 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser10.LVDSDES.ld_0.Q
--out[   90344] 301(151+150)
tNode[   90344]:  acc delay      552 | arr   151808 | req    22428 | slk     9369 ||| port id   116844 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[18].O
--out[   90389] 301(151+150)
tNode[   90389]:  acc delay      853 | arr   152109 | req    22729 | slk     9369 ||| port id   116965 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_4.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   152410 | req    23030 | slk     9369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   152711 | req    23331 | slk     9369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   152862 | req    23482 | slk     9369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   154518 | req    25138 | slk     9369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291640] 301(151+150)
tNode[  291640]:  acc delay     3563 | arr   154819 | req    25439 | slk     9369 ||| port id   422043 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291641] 301(151+150)
tNode[  291641]:  acc delay     3864 | arr   155120 | req    25740 | slk     9369 ||| port id   422047 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   155271 | req    25891 | slk     9369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   155723 | req    26343 | slk     9369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291689] 301(151+150)
tNode[  291689]:  acc delay     4768 | arr   156024 | req    26644 | slk     9369 ||| port id   422164 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291690] 301(151+150)
tNode[  291690]:  acc delay     5069 | arr   156325 | req    26945 | slk     9369 ||| port id   422171 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   156476 | req    27096 | slk     9369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   158433 | req   167802 | slk     9369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   158584 | req   167953 | slk     9369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   159939 | req   169308 | slk     9369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   160090 | req   169459 | slk     9369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   161445 | req   170814 | slk     9369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   161596 | req   170965 | slk     9369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   162951 | req   172320 | slk     9369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   163102 | req   172471 | slk     9369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   165059 | req   174428 | slk     9369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   165210 | req   174579 | slk     9369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   166565 | req   175934 | slk     9369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   166716 | req   176085 | slk     9369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   176421 | req   182256 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 8
tNode[  291921]:  acc delay        0 | arr   146256 | req    21876 | slk    14369 ||| port id   422488 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser2.I1.O(S)
--out[  291924] 151(151+0)
tNode[  291924]:  acc delay      151 | arr   146407 | req    22027 | slk    14369 ||| port id   422490 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser2.LVDSDES.ld_0.D
--out[  291922] 100(0+100)
tNode[  291922]:  acc delay      251 | arr   146507 | req    22127 | slk    14369 ||| port id   422493 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser2.LVDSDES.ld_0.Q
--out[   90336] 301(151+150)
tNode[   90336]:  acc delay      552 | arr   151808 | req    22428 | slk     9369 ||| port id   116820 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[10].O
--out[   90379] 301(151+150)
tNode[   90379]:  acc delay      853 | arr   152109 | req    22729 | slk     9369 ||| port id   116947 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_2.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   152410 | req    23030 | slk     9369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   152711 | req    23331 | slk     9369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   152862 | req    23482 | slk     9369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   154518 | req    25138 | slk     9369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291640] 301(151+150)
tNode[  291640]:  acc delay     3563 | arr   154819 | req    25439 | slk     9369 ||| port id   422043 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291641] 301(151+150)
tNode[  291641]:  acc delay     3864 | arr   155120 | req    25740 | slk     9369 ||| port id   422047 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   155271 | req    25891 | slk     9369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   155723 | req    26343 | slk     9369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291689] 301(151+150)
tNode[  291689]:  acc delay     4768 | arr   156024 | req    26644 | slk     9369 ||| port id   422164 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291690] 301(151+150)
tNode[  291690]:  acc delay     5069 | arr   156325 | req    26945 | slk     9369 ||| port id   422171 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   156476 | req    27096 | slk     9369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   158433 | req   167802 | slk     9369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   158584 | req   167953 | slk     9369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   159939 | req   169308 | slk     9369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   160090 | req   169459 | slk     9369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   161445 | req   170814 | slk     9369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   161596 | req   170965 | slk     9369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   162951 | req   172320 | slk     9369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   163102 | req   172471 | slk     9369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   165059 | req   174428 | slk     9369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   165210 | req   174579 | slk     9369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   166565 | req   175934 | slk     9369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   166716 | req   176085 | slk     9369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   176421 | req   182256 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 9
tNode[  291927]:  acc delay        0 | arr   146256 | req    21876 | slk    14369 ||| port id   422496 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser3.I1.O(S)
--out[  291930] 151(151+0)
tNode[  291930]:  acc delay      151 | arr   146407 | req    22027 | slk    14369 ||| port id   422498 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser3.LVDSDES.ld_0.D
--out[  291928] 100(0+100)
tNode[  291928]:  acc delay      251 | arr   146507 | req    22127 | slk    14369 ||| port id   422501 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser3.LVDSDES.ld_0.Q
--out[   90337] 301(151+150)
tNode[   90337]:  acc delay      552 | arr   151808 | req    22428 | slk     9369 ||| port id   116823 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[11].O
--out[   90379] 301(151+150)
tNode[   90379]:  acc delay      853 | arr   152109 | req    22729 | slk     9369 ||| port id   116947 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_2.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   152410 | req    23030 | slk     9369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   152711 | req    23331 | slk     9369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   152862 | req    23482 | slk     9369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   154518 | req    25138 | slk     9369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291640] 301(151+150)
tNode[  291640]:  acc delay     3563 | arr   154819 | req    25439 | slk     9369 ||| port id   422043 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291641] 301(151+150)
tNode[  291641]:  acc delay     3864 | arr   155120 | req    25740 | slk     9369 ||| port id   422047 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   155271 | req    25891 | slk     9369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   155723 | req    26343 | slk     9369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291689] 301(151+150)
tNode[  291689]:  acc delay     4768 | arr   156024 | req    26644 | slk     9369 ||| port id   422164 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291690] 301(151+150)
tNode[  291690]:  acc delay     5069 | arr   156325 | req    26945 | slk     9369 ||| port id   422171 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   156476 | req    27096 | slk     9369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   158433 | req   167802 | slk     9369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   158584 | req   167953 | slk     9369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   159939 | req   169308 | slk     9369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   160090 | req   169459 | slk     9369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   161445 | req   170814 | slk     9369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   161596 | req   170965 | slk     9369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   162951 | req   172320 | slk     9369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   163102 | req   172471 | slk     9369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   165059 | req   174428 | slk     9369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   165210 | req   174579 | slk     9369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   166565 | req   175934 | slk     9369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   166716 | req   176085 | slk     9369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   176421 | req   182256 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 10
tNode[  291957]:  acc delay        0 | arr   146256 | req    21876 | slk    14369 ||| port id   422536 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser8.I1.O(S)
--out[  291960] 151(151+0)
tNode[  291960]:  acc delay      151 | arr   146407 | req    22027 | slk    14369 ||| port id   422538 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser8.LVDSDES.ld_0.D
--out[  291958] 100(0+100)
tNode[  291958]:  acc delay      251 | arr   146507 | req    22127 | slk    14369 ||| port id   422541 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser8.LVDSDES.ld_0.Q
--out[   90342] 301(151+150)
tNode[   90342]:  acc delay      552 | arr   151808 | req    22428 | slk     9369 ||| port id   116838 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[16].O
--out[   90389] 301(151+150)
tNode[   90389]:  acc delay      853 | arr   152109 | req    22729 | slk     9369 ||| port id   116965 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_4.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   152410 | req    23030 | slk     9369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   152711 | req    23331 | slk     9369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   152862 | req    23482 | slk     9369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   154518 | req    25138 | slk     9369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291640] 301(151+150)
tNode[  291640]:  acc delay     3563 | arr   154819 | req    25439 | slk     9369 ||| port id   422043 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291641] 301(151+150)
tNode[  291641]:  acc delay     3864 | arr   155120 | req    25740 | slk     9369 ||| port id   422047 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   155271 | req    25891 | slk     9369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   155723 | req    26343 | slk     9369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291689] 301(151+150)
tNode[  291689]:  acc delay     4768 | arr   156024 | req    26644 | slk     9369 ||| port id   422164 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291690] 301(151+150)
tNode[  291690]:  acc delay     5069 | arr   156325 | req    26945 | slk     9369 ||| port id   422171 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   156476 | req    27096 | slk     9369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   158433 | req   167802 | slk     9369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   158584 | req   167953 | slk     9369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   159939 | req   169308 | slk     9369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   160090 | req   169459 | slk     9369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   161445 | req   170814 | slk     9369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   161596 | req   170965 | slk     9369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   162951 | req   172320 | slk     9369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   163102 | req   172471 | slk     9369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   165059 | req   174428 | slk     9369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   165210 | req   174579 | slk     9369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   166565 | req   175934 | slk     9369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   166716 | req   176085 | slk     9369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   176421 | req   182256 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 11
tNode[  291963]:  acc delay        0 | arr   146256 | req    21876 | slk    14369 ||| port id   422544 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser9.I1.O(S)
--out[  291966] 151(151+0)
tNode[  291966]:  acc delay      151 | arr   146407 | req    22027 | slk    14369 ||| port id   422546 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser9.LVDSDES.ld_0.D
--out[  291964] 100(0+100)
tNode[  291964]:  acc delay      251 | arr   146507 | req    22127 | slk    14369 ||| port id   422549 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser9.LVDSDES.ld_0.Q
--out[   90343] 301(151+150)
tNode[   90343]:  acc delay      552 | arr   151808 | req    22428 | slk     9369 ||| port id   116841 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[17].O
--out[   90389] 301(151+150)
tNode[   90389]:  acc delay      853 | arr   152109 | req    22729 | slk     9369 ||| port id   116965 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_4.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   152410 | req    23030 | slk     9369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   152711 | req    23331 | slk     9369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   152862 | req    23482 | slk     9369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   154518 | req    25138 | slk     9369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291640] 301(151+150)
tNode[  291640]:  acc delay     3563 | arr   154819 | req    25439 | slk     9369 ||| port id   422043 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291641] 301(151+150)
tNode[  291641]:  acc delay     3864 | arr   155120 | req    25740 | slk     9369 ||| port id   422047 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   155271 | req    25891 | slk     9369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   155723 | req    26343 | slk     9369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291689] 301(151+150)
tNode[  291689]:  acc delay     4768 | arr   156024 | req    26644 | slk     9369 ||| port id   422164 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291690] 301(151+150)
tNode[  291690]:  acc delay     5069 | arr   156325 | req    26945 | slk     9369 ||| port id   422171 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   156476 | req    27096 | slk     9369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   158433 | req   167802 | slk     9369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   158584 | req   167953 | slk     9369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   159939 | req   169308 | slk     9369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   160090 | req   169459 | slk     9369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   161445 | req   170814 | slk     9369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   161596 | req   170965 | slk     9369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   162951 | req   172320 | slk     9369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   163102 | req   172471 | slk     9369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   165059 | req   174428 | slk     9369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   165210 | req   174579 | slk     9369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   166565 | req   175934 | slk     9369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   166716 | req   176085 | slk     9369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   176421 | req   182256 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 12
tNode[  292112]:  acc delay        0 | arr   146256 | req    21876 | slk    14369 ||| port id   422751 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser0.I1.O(S)
--out[  292115] 151(151+0)
tNode[  292115]:  acc delay      151 | arr   146407 | req    22027 | slk    14369 ||| port id   422753 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser0.LVDSDES.ld_0.D
--out[  292113] 100(0+100)
tNode[  292113]:  acc delay      251 | arr   146507 | req    22127 | slk    14369 ||| port id   422756 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser0.LVDSDES.ld_0.Q
--out[   90345] 301(151+150)
tNode[   90345]:  acc delay      552 | arr   151808 | req    22428 | slk     9369 ||| port id   116847 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[19].O
--out[   90389] 301(151+150)
tNode[   90389]:  acc delay      853 | arr   152109 | req    22729 | slk     9369 ||| port id   116965 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_4.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   152410 | req    23030 | slk     9369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   152711 | req    23331 | slk     9369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   152862 | req    23482 | slk     9369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   154518 | req    25138 | slk     9369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291640] 301(151+150)
tNode[  291640]:  acc delay     3563 | arr   154819 | req    25439 | slk     9369 ||| port id   422043 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291641] 301(151+150)
tNode[  291641]:  acc delay     3864 | arr   155120 | req    25740 | slk     9369 ||| port id   422047 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   155271 | req    25891 | slk     9369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   155723 | req    26343 | slk     9369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291689] 301(151+150)
tNode[  291689]:  acc delay     4768 | arr   156024 | req    26644 | slk     9369 ||| port id   422164 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291690] 301(151+150)
tNode[  291690]:  acc delay     5069 | arr   156325 | req    26945 | slk     9369 ||| port id   422171 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   156476 | req    27096 | slk     9369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   158433 | req   167802 | slk     9369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   158584 | req   167953 | slk     9369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   159939 | req   169308 | slk     9369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   160090 | req   169459 | slk     9369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   161445 | req   170814 | slk     9369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   161596 | req   170965 | slk     9369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   162951 | req   172320 | slk     9369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   163102 | req   172471 | slk     9369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   165059 | req   174428 | slk     9369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   165210 | req   174579 | slk     9369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   166565 | req   175934 | slk     9369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   166716 | req   176085 | slk     9369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   176421 | req   182256 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 13
tNode[  292124]:  acc delay        0 | arr   146256 | req    21876 | slk    14369 ||| port id   422767 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser10.I1.O(S)
--out[  292127] 151(151+0)
tNode[  292127]:  acc delay      151 | arr   146407 | req    22027 | slk    14369 ||| port id   422769 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser10.LVDSDES.ld_0.D
--out[  292125] 100(0+100)
tNode[  292125]:  acc delay      251 | arr   146507 | req    22127 | slk    14369 ||| port id   422772 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser10.LVDSDES.ld_0.Q
--out[   90356] 301(151+150)
tNode[   90356]:  acc delay      552 | arr   151808 | req    22428 | slk     9369 ||| port id   116880 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[29].O
--out[   90404] 301(151+150)
tNode[   90404]:  acc delay      853 | arr   152109 | req    22729 | slk     9369 ||| port id   116992 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_7.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   152410 | req    23030 | slk     9369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   152711 | req    23331 | slk     9369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   152862 | req    23482 | slk     9369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   154518 | req    25138 | slk     9369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291640] 301(151+150)
tNode[  291640]:  acc delay     3563 | arr   154819 | req    25439 | slk     9369 ||| port id   422043 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291641] 301(151+150)
tNode[  291641]:  acc delay     3864 | arr   155120 | req    25740 | slk     9369 ||| port id   422047 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   155271 | req    25891 | slk     9369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   155723 | req    26343 | slk     9369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291689] 301(151+150)
tNode[  291689]:  acc delay     4768 | arr   156024 | req    26644 | slk     9369 ||| port id   422164 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291690] 301(151+150)
tNode[  291690]:  acc delay     5069 | arr   156325 | req    26945 | slk     9369 ||| port id   422171 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   156476 | req    27096 | slk     9369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   158433 | req   167802 | slk     9369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   158584 | req   167953 | slk     9369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   159939 | req   169308 | slk     9369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   160090 | req   169459 | slk     9369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   161445 | req   170814 | slk     9369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   161596 | req   170965 | slk     9369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   162951 | req   172320 | slk     9369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   163102 | req   172471 | slk     9369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   165059 | req   174428 | slk     9369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   165210 | req   174579 | slk     9369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   166565 | req   175934 | slk     9369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   166716 | req   176085 | slk     9369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   176421 | req   182256 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 14
tNode[  292148]:  acc delay        0 | arr   146256 | req    21876 | slk    14369 ||| port id   422799 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser5.I1.O(S)
--out[  292151] 151(151+0)
tNode[  292151]:  acc delay      151 | arr   146407 | req    22027 | slk    14369 ||| port id   422801 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser5.LVDSDES.ld_0.D
--out[  292149] 100(0+100)
tNode[  292149]:  acc delay      251 | arr   146507 | req    22127 | slk    14369 ||| port id   422804 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser5.LVDSDES.ld_0.Q
--out[   90351] 301(151+150)
tNode[   90351]:  acc delay      552 | arr   151808 | req    22428 | slk     9369 ||| port id   116865 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[24].O
--out[   90399] 301(151+150)
tNode[   90399]:  acc delay      853 | arr   152109 | req    22729 | slk     9369 ||| port id   116983 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_6.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   152410 | req    23030 | slk     9369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   152711 | req    23331 | slk     9369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   152862 | req    23482 | slk     9369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   154518 | req    25138 | slk     9369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291640] 301(151+150)
tNode[  291640]:  acc delay     3563 | arr   154819 | req    25439 | slk     9369 ||| port id   422043 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291641] 301(151+150)
tNode[  291641]:  acc delay     3864 | arr   155120 | req    25740 | slk     9369 ||| port id   422047 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   155271 | req    25891 | slk     9369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   155723 | req    26343 | slk     9369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291689] 301(151+150)
tNode[  291689]:  acc delay     4768 | arr   156024 | req    26644 | slk     9369 ||| port id   422164 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291690] 301(151+150)
tNode[  291690]:  acc delay     5069 | arr   156325 | req    26945 | slk     9369 ||| port id   422171 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   156476 | req    27096 | slk     9369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   158433 | req   167802 | slk     9369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   158584 | req   167953 | slk     9369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   159939 | req   169308 | slk     9369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   160090 | req   169459 | slk     9369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   161445 | req   170814 | slk     9369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   161596 | req   170965 | slk     9369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   162951 | req   172320 | slk     9369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   163102 | req   172471 | slk     9369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   165059 | req   174428 | slk     9369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   165210 | req   174579 | slk     9369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   166565 | req   175934 | slk     9369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   166716 | req   176085 | slk     9369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   176421 | req   182256 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 15
tNode[  292154]:  acc delay        0 | arr   146256 | req    21876 | slk    14369 ||| port id   422807 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser6.I1.O(S)
--out[  292157] 151(151+0)
tNode[  292157]:  acc delay      151 | arr   146407 | req    22027 | slk    14369 ||| port id   422809 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser6.LVDSDES.ld_0.D
--out[  292155] 100(0+100)
tNode[  292155]:  acc delay      251 | arr   146507 | req    22127 | slk    14369 ||| port id   422812 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser6.LVDSDES.ld_0.Q
--out[   90352] 301(151+150)
tNode[   90352]:  acc delay      552 | arr   151808 | req    22428 | slk     9369 ||| port id   116868 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[25].O
--out[   90399] 301(151+150)
tNode[   90399]:  acc delay      853 | arr   152109 | req    22729 | slk     9369 ||| port id   116983 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_6.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   152410 | req    23030 | slk     9369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   152711 | req    23331 | slk     9369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   152862 | req    23482 | slk     9369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   154518 | req    25138 | slk     9369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291640] 301(151+150)
tNode[  291640]:  acc delay     3563 | arr   154819 | req    25439 | slk     9369 ||| port id   422043 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291641] 301(151+150)
tNode[  291641]:  acc delay     3864 | arr   155120 | req    25740 | slk     9369 ||| port id   422047 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   155271 | req    25891 | slk     9369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   155723 | req    26343 | slk     9369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291689] 301(151+150)
tNode[  291689]:  acc delay     4768 | arr   156024 | req    26644 | slk     9369 ||| port id   422164 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291690] 301(151+150)
tNode[  291690]:  acc delay     5069 | arr   156325 | req    26945 | slk     9369 ||| port id   422171 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   156476 | req    27096 | slk     9369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   158433 | req   167802 | slk     9369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   158584 | req   167953 | slk     9369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   159939 | req   169308 | slk     9369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   160090 | req   169459 | slk     9369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   161445 | req   170814 | slk     9369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   161596 | req   170965 | slk     9369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   162951 | req   172320 | slk     9369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   163102 | req   172471 | slk     9369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   165059 | req   174428 | slk     9369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   165210 | req   174579 | slk     9369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   166565 | req   175934 | slk     9369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   166716 | req   176085 | slk     9369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   176421 | req   182256 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 16
tNode[  292160]:  acc delay        0 | arr   146256 | req    21876 | slk    14369 ||| port id   422815 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser7.I1.O(S)
--out[  292163] 151(151+0)
tNode[  292163]:  acc delay      151 | arr   146407 | req    22027 | slk    14369 ||| port id   422817 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser7.LVDSDES.ld_0.D
--out[  292161] 100(0+100)
tNode[  292161]:  acc delay      251 | arr   146507 | req    22127 | slk    14369 ||| port id   422820 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser7.LVDSDES.ld_0.Q
--out[   90353] 301(151+150)
tNode[   90353]:  acc delay      552 | arr   151808 | req    22428 | slk     9369 ||| port id   116871 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[26].O
--out[   90399] 301(151+150)
tNode[   90399]:  acc delay      853 | arr   152109 | req    22729 | slk     9369 ||| port id   116983 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_6.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   152410 | req    23030 | slk     9369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   152711 | req    23331 | slk     9369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   152862 | req    23482 | slk     9369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   154518 | req    25138 | slk     9369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291640] 301(151+150)
tNode[  291640]:  acc delay     3563 | arr   154819 | req    25439 | slk     9369 ||| port id   422043 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291641] 301(151+150)
tNode[  291641]:  acc delay     3864 | arr   155120 | req    25740 | slk     9369 ||| port id   422047 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   155271 | req    25891 | slk     9369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   155723 | req    26343 | slk     9369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291689] 301(151+150)
tNode[  291689]:  acc delay     4768 | arr   156024 | req    26644 | slk     9369 ||| port id   422164 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291690] 301(151+150)
tNode[  291690]:  acc delay     5069 | arr   156325 | req    26945 | slk     9369 ||| port id   422171 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   156476 | req    27096 | slk     9369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   158433 | req   167802 | slk     9369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   158584 | req   167953 | slk     9369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   159939 | req   169308 | slk     9369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   160090 | req   169459 | slk     9369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   161445 | req   170814 | slk     9369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   161596 | req   170965 | slk     9369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   162951 | req   172320 | slk     9369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   163102 | req   172471 | slk     9369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   165059 | req   174428 | slk     9369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   165210 | req   174579 | slk     9369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   166565 | req   175934 | slk     9369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   166716 | req   176085 | slk     9369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   176421 | req   182256 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 17
tNode[  292166]:  acc delay        0 | arr   146256 | req    21876 | slk    14369 ||| port id   422823 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser8.I1.O(S)
--out[  292169] 151(151+0)
tNode[  292169]:  acc delay      151 | arr   146407 | req    22027 | slk    14369 ||| port id   422825 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser8.LVDSDES.ld_0.D
--out[  292167] 100(0+100)
tNode[  292167]:  acc delay      251 | arr   146507 | req    22127 | slk    14369 ||| port id   422828 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser8.LVDSDES.ld_0.Q
--out[   90354] 301(151+150)
tNode[   90354]:  acc delay      552 | arr   151808 | req    22428 | slk     9369 ||| port id   116874 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[27].O
--out[   90399] 301(151+150)
tNode[   90399]:  acc delay      853 | arr   152109 | req    22729 | slk     9369 ||| port id   116983 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_6.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   152410 | req    23030 | slk     9369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   152711 | req    23331 | slk     9369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   152862 | req    23482 | slk     9369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   154518 | req    25138 | slk     9369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291640] 301(151+150)
tNode[  291640]:  acc delay     3563 | arr   154819 | req    25439 | slk     9369 ||| port id   422043 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291641] 301(151+150)
tNode[  291641]:  acc delay     3864 | arr   155120 | req    25740 | slk     9369 ||| port id   422047 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   155271 | req    25891 | slk     9369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   155723 | req    26343 | slk     9369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291689] 301(151+150)
tNode[  291689]:  acc delay     4768 | arr   156024 | req    26644 | slk     9369 ||| port id   422164 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291690] 301(151+150)
tNode[  291690]:  acc delay     5069 | arr   156325 | req    26945 | slk     9369 ||| port id   422171 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   156476 | req    27096 | slk     9369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   158433 | req   167802 | slk     9369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   158584 | req   167953 | slk     9369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   159939 | req   169308 | slk     9369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   160090 | req   169459 | slk     9369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   161445 | req   170814 | slk     9369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   161596 | req   170965 | slk     9369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   162951 | req   172320 | slk     9369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   163102 | req   172471 | slk     9369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   165059 | req   174428 | slk     9369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   165210 | req   174579 | slk     9369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   166565 | req   175934 | slk     9369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   166716 | req   176085 | slk     9369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   176421 | req   182256 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 18
tNode[  292172]:  acc delay        0 | arr   146256 | req    21876 | slk    14369 ||| port id   422831 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser9.I1.O(S)
--out[  292175] 151(151+0)
tNode[  292175]:  acc delay      151 | arr   146407 | req    22027 | slk    14369 ||| port id   422833 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser9.LVDSDES.ld_0.D
--out[  292173] 100(0+100)
tNode[  292173]:  acc delay      251 | arr   146507 | req    22127 | slk    14369 ||| port id   422836 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser9.LVDSDES.ld_0.Q
--out[   90355] 301(151+150)
tNode[   90355]:  acc delay      552 | arr   151808 | req    22428 | slk     9369 ||| port id   116877 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[28].O
--out[   90404] 301(151+150)
tNode[   90404]:  acc delay      853 | arr   152109 | req    22729 | slk     9369 ||| port id   116992 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_7.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   152410 | req    23030 | slk     9369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   152711 | req    23331 | slk     9369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   152862 | req    23482 | slk     9369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   154518 | req    25138 | slk     9369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291640] 301(151+150)
tNode[  291640]:  acc delay     3563 | arr   154819 | req    25439 | slk     9369 ||| port id   422043 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291641] 301(151+150)
tNode[  291641]:  acc delay     3864 | arr   155120 | req    25740 | slk     9369 ||| port id   422047 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   155271 | req    25891 | slk     9369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   155723 | req    26343 | slk     9369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291689] 301(151+150)
tNode[  291689]:  acc delay     4768 | arr   156024 | req    26644 | slk     9369 ||| port id   422164 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291690] 301(151+150)
tNode[  291690]:  acc delay     5069 | arr   156325 | req    26945 | slk     9369 ||| port id   422171 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   156476 | req    27096 | slk     9369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   158433 | req   167802 | slk     9369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   158584 | req   167953 | slk     9369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   159939 | req   169308 | slk     9369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   160090 | req   169459 | slk     9369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   161445 | req   170814 | slk     9369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   161596 | req   170965 | slk     9369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   162951 | req   172320 | slk     9369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   163102 | req   172471 | slk     9369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   165059 | req   174428 | slk     9369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   165210 | req   174579 | slk     9369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   166565 | req   175934 | slk     9369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   166716 | req   176085 | slk     9369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   176421 | req   182256 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 19
tNode[  292341]:  acc delay        0 | arr   146256 | req    21876 | slk    14369 ||| port id   423068 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank32B.ClockRegion003R_32B.dser0.I1.O(S)
--out[  292344] 151(151+0)
tNode[  292344]:  acc delay      151 | arr   146407 | req    22027 | slk    14369 ||| port id   423070 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank32B.ClockRegion003R_32B.dser0.LVDSDES.ld_0.D
--out[  292342] 100(0+100)
tNode[  292342]:  acc delay      251 | arr   146507 | req    22127 | slk    14369 ||| port id   423073 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank32B.ClockRegion003R_32B.dser0.LVDSDES.ld_0.Q
--out[   90358] 301(151+150)
tNode[   90358]:  acc delay      552 | arr   151808 | req    22428 | slk     9369 ||| port id   116886 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[30].O
--out[   90404] 301(151+150)
tNode[   90404]:  acc delay      853 | arr   152109 | req    22729 | slk     9369 ||| port id   116992 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_7.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   152410 | req    23030 | slk     9369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   152711 | req    23331 | slk     9369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   152862 | req    23482 | slk     9369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   154518 | req    25138 | slk     9369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291640] 301(151+150)
tNode[  291640]:  acc delay     3563 | arr   154819 | req    25439 | slk     9369 ||| port id   422043 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291641] 301(151+150)
tNode[  291641]:  acc delay     3864 | arr   155120 | req    25740 | slk     9369 ||| port id   422047 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   155271 | req    25891 | slk     9369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   155723 | req    26343 | slk     9369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291689] 301(151+150)
tNode[  291689]:  acc delay     4768 | arr   156024 | req    26644 | slk     9369 ||| port id   422164 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291690] 301(151+150)
tNode[  291690]:  acc delay     5069 | arr   156325 | req    26945 | slk     9369 ||| port id   422171 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   156476 | req    27096 | slk     9369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   158433 | req   167802 | slk     9369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   158584 | req   167953 | slk     9369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   159939 | req   169308 | slk     9369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   160090 | req   169459 | slk     9369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   161445 | req   170814 | slk     9369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   161596 | req   170965 | slk     9369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   162951 | req   172320 | slk     9369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   163102 | req   172471 | slk     9369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   165059 | req   174428 | slk     9369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   165210 | req   174579 | slk     9369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   166565 | req   175934 | slk     9369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   166716 | req   176085 | slk     9369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   176421 | req   182256 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

TO PATH 0
tNode[  292322]:  acc delay        0 | arr   172959 | req    28000 | slk     9297 ||| port id   423037 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank32B.ClockRegion000S_32B.ser0.LVDSSER.sock_dout_INST_0.I1(E)
--in [  291683] 151(151+0)
tNode[  291683]:  acc delay      151 | arr   172808 | req    27849 | slk     5835 ||| port id   422123 | part -1 | design.U0_M0_F0.zplts_iwa_tic_clk_ready_out.O
--in [  291701] 301(151+150)
tNode[  291701]:  acc delay      452 | arr   172507 | req    27548 | slk     5835 ||| port id   422190 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser1.LVDSDES.ld_0.Q
--in [  291703] 100(0+100)
tNode[  291703]:  acc delay      552 | arr   172407 | req    27448 | slk     5835 ||| port id   422187 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser1.LVDSDES.ld_0.D
--in [  291700] 151(151+0)
tNode[  291700]:  acc delay      703 | arr   172256 | req    27297 | slk     5835 ||| port id   422185 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser1.I1.O(S)

TO PATH 1
tNode[  292334]:  acc delay        0 | arr   156476 | req    50000 | slk    20780 ||| port id   423055 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank32B.ClockRegion000S_32B.ser3.LVDSSER.sock_dout_INST_0.I1(E)
--in [  291682] 151(151+0)
tNode[  291682]:  acc delay      151 | arr   156325 | req    49849 | slk    20780 ||| port id   422120 | part -1 | design.U0_M0_F0.zplts_iwa_pclk_ready_out.lut_and_2.O
--in [  291681] 301(151+150)
tNode[  291681]:  acc delay      452 | arr   156024 | req    49548 | slk    20780 ||| port id   422116 | part -1 | design.U0_M0_F0.zplts_iwa_pclk_ready_out.lut_and_1.O
--in [   12217] 301(151+150)
tNode[   12217]:  acc delay      753 | arr   155723 | req    49247 | slk    20780 ||| port id    12224 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.zplts_out_pclk_ready_out
--in [   12218] 452(0+452)
tNode[   12218]:  acc delay     1205 | arr   155271 | req    25891 | slk     9369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--in [  291641] 151(151+0)
tNode[  291641]:  acc delay     1356 | arr   155120 | req    25740 | slk     9369 ||| port id   422047 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--in [  291640] 301(151+150)
tNode[  291640]:  acc delay     1657 | arr   154819 | req    25439 | slk     9369 ||| port id   422043 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--in [   11745] 301(151+150)
tNode[   11745]:  acc delay     1958 | arr   154518 | req    25138 | slk     9369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--in [   11875] 1656(0+1656)
tNode[   11875]:  acc delay     3614 | arr   152862 | req    23482 | slk     9369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--in [   90367] 151(151+0)
tNode[   90367]:  acc delay     3765 | arr   152711 | req    23331 | slk     9369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--in [   90368] 301(151+150)
tNode[   90368]:  acc delay     4066 | arr   152410 | req    23030 | slk     9369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--in [   90404] 301(151+150)
tNode[   90404]:  acc delay     4367 | arr   152109 | req    22729 | slk     9369 ||| port id   116992 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_7.Q
--in [   90359] 301(151+150)
tNode[   90359]:  acc delay     4668 | arr   151808 | req    22428 | slk     9369 ||| port id   116889 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[31].O
--in [  291719] 301(151+150)
tNode[  291719]:  acc delay     4969 | arr   151507 | req    22127 | slk     9369 ||| port id   422214 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser3.LVDSDES.ld_0.Q
--in [  291721] 100(0+100)
tNode[  291721]:  acc delay     5069 | arr   151407 | req    22027 | slk     9369 ||| port id   422211 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser3.LVDSDES.ld_0.D
--in [  291718] 151(151+0)
tNode[  291718]:  acc delay     5220 | arr   151256 | req    21876 | slk     9369 ||| port id   422209 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser3.I1.O(S)

TO PATH 2
tNode[  292326]:  acc delay        0 | arr     3151 | req    36000 | slk    32849 ||| port id   423043 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank32B.ClockRegion000S_32B.ser1.LVDSSER.sock_dout_INST_0.I1(E)
--in [     642] 151(151+0)
tNode[     642]:  acc delay      151 | arr     3000 | req    35849 | slk    32849 ||| port id      775 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_in_edge_ready_in[0](S)

TO PATH 3
tNode[  292330]:  acc delay        0 | arr     3151 | req    36000 | slk    32849 ||| port id   423049 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank32B.ClockRegion000S_32B.ser2.LVDSSER.sock_dout_INST_0.I1(E)
--in [     643] 151(151+0)
tNode[     643]:  acc delay      151 | arr     3000 | req    35849 | slk    32849 ||| port id      776 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_in_edge_ready_in[1](S)

TO PATH 4
tNode[  292338]:  acc delay        0 | arr     3151 | req    88000 | slk    84849 ||| port id   423061 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank32B.ClockRegion000S_32B.ser4.LVDSSER.sock_dout_INST_0.I1(E)
--in [  291648] 151(151+0)
tNode[  291648]:  acc delay      151 | arr     3000 | req    23633 | slk    20633 ||| port id   422056 | part -1 | design.U0_M0_F0.detectPclkPos.Q(S)

