
---------- Begin Simulation Statistics ----------
final_tick                                84279120500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 136648                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683960                       # Number of bytes of host memory used
host_op_rate                                   136918                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   731.81                       # Real time elapsed on the host
host_tick_rate                              115165841                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100197415                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084279                       # Number of seconds simulated
sim_ticks                                 84279120500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.610924                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2096797                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2104987                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81457                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3729156                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                373                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1092                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              719                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4480345                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65593                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          238                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100197415                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.685582                       # CPI: cycles per instruction
system.cpu.discardedOps                        191045                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42616123                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43409468                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11003311                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        36070662                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.593267                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        168558241                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46532196     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693475     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10951006     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100197415                       # Class of committed instruction
system.cpu.tickCycles                       132487579                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                   159                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        59218                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        122568                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          474                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       855413                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          149                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1711017                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            151                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  84279120500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              17542                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        42868                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16330                       # Transaction distribution
system.membus.trans_dist::ReadExReq             45819                       # Transaction distribution
system.membus.trans_dist::ReadExResp            45819                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         17542                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       185920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 185920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     54389248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                54389248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             63361                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   63361    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               63361                       # Request fanout histogram
system.membus.respLayer1.occupancy         2116097500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1505249500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  84279120500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            477786                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       863165                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          310                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           51285                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           377818                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          377818                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           373                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       477413                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2565565                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2566621                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       349696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    857870336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              858220032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           59347                       # Total snoops (count)
system.tol2bus.snoopTraffic                  21948416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           914951                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000685                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026252                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 914326     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    623      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             914951                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7420364500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7269465995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3170500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  84279120500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  139                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               792099                       # number of demand (read+write) hits
system.l2.demand_hits::total                   792238                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 139                       # number of overall hits
system.l2.overall_hits::.cpu.data              792099                       # number of overall hits
system.l2.overall_hits::total                  792238                       # number of overall hits
system.l2.demand_misses::.cpu.inst                234                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              63132                       # number of demand (read+write) misses
system.l2.demand_misses::total                  63366                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               234                       # number of overall misses
system.l2.overall_misses::.cpu.data             63132                       # number of overall misses
system.l2.overall_misses::total                 63366                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     29089500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  10182236000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10211325500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     29089500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  10182236000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10211325500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              373                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           855231                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               855604                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             373                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          855231                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              855604                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.627346                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.073819                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.074060                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.627346                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.073819                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.074060                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 124314.102564                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 161284.863461                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 161148.336647                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 124314.102564                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 161284.863461                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 161148.336647                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               42868                       # number of writebacks
system.l2.writebacks::total                     42868                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           234                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         63127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             63361                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          234                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        63127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            63361                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26749500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9550338000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9577087500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26749500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9550338000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9577087500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.627346                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.073813                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.074054                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.627346                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.073813                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.074054                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 114314.102564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 151287.689895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 151151.141870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 114314.102564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 151287.689895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 151151.141870                       # average overall mshr miss latency
system.l2.replacements                          59347                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       820297                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           820297                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       820297                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       820297                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          270                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              270                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          270                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          270                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            331999                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                331999                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           45819                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               45819                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7940348500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7940348500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        377818                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            377818                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.121273                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.121273                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 173298.162334                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 173298.162334                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        45819                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          45819                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7482158500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7482158500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.121273                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.121273                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 163298.162334                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 163298.162334                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            139                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                139                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          234                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              234                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     29089500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     29089500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          373                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            373                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.627346                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.627346                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 124314.102564                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 124314.102564                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          234                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          234                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26749500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26749500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.627346                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.627346                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 114314.102564                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 114314.102564                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        460100                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            460100                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        17313                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17313                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2241887500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2241887500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       477413                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        477413                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.036264                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.036264                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 129491.567031                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 129491.567031                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        17308                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17308                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2068179500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2068179500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.036254                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.036254                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 119492.691241                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 119492.691241                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  84279120500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4008.356676                       # Cycle average of tags in use
system.l2.tags.total_refs                     1710536                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     63443                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     26.961777                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    112000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.614180                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        26.418180                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3962.324316                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.967364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978603                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          315                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2622                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1098                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13747787                       # Number of tag accesses
system.l2.tags.data_accesses                 13747787                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84279120500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         119808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       32321024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           32440832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       119808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        119808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     21948416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        21948416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             234                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           63127                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               63361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        42868                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              42868                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1421562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         383499778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             384921340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1421562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1421562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      260425309                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            260425309                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      260425309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1421562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        383499778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            645346649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    342944.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    504895.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.060503202750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20306                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20306                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              572257                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             323637                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       63361                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      42868                       # Number of write requests accepted
system.mem_ctrls.readBursts                    506888                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   342944                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    121                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             32528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             32112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             31824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             31696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             31593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             30920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             31320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             31320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             31233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            31176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            31064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            31809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            32074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            31928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             21728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             22072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             21616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             21432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             21456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             21120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            21224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            20984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            21440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            21768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            21496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            21561                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      35.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  35229518000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2533835000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             44731399250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     69518.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                88268.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         9                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   467455                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  312419                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                506888                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               342944                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   46848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   46911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   46983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   47052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   48148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   48237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   16660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   16583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  16495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  16432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  16360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  16291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  15195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  15106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  14613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  15519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  14791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  15715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  15933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  16462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  16737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  16669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  14801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  13936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      6                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        69814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    778.927321                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   685.926958                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   295.468817                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2631      3.77%      3.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1110      1.59%      5.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          990      1.42%      6.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2237      3.20%      9.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21578     30.91%     40.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          858      1.23%     42.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          939      1.35%     43.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1541      2.21%     45.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37930     54.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        69814                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20306                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.955727                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.701893                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    221.124801                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        20291     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            4      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215            5      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20306                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20306                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.887669                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.727741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.638218                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            17983     88.56%     88.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               40      0.20%     88.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               95      0.47%     89.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               84      0.41%     89.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               38      0.19%     89.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               49      0.24%     90.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               59      0.29%     90.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               61      0.30%     90.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             1704      8.39%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               24      0.12%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               13      0.06%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.02%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                7      0.03%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               13      0.06%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               11      0.05%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               14      0.07%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32              100      0.49%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                6      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20306                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               32433088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                21946944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                32440832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             21948416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       384.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       260.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    384.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    260.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   84278740000                       # Total gap between requests
system.mem_ctrls.avgGap                     793368.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       119808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     32313280                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     21946944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1421562.058184980648                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 383407892.824415504932                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 260407843.245113134384                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1872                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       505016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       342944                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    102190000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  44629209250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2011101794000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     54588.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     88371.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5864227.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            247872240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            131747220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1802857140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          891748260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6652863360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10181671740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      23789143200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        43697903160                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        518.490261                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  61656340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2814240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  19808540500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            250599720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            133196910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1815459240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          898299360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6652863360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10150213440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      23815634400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        43716266430                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        518.708147                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  61726924750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2814240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  19737955750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     84279120500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84279120500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      6686180                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6686180                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      6686180                       # number of overall hits
system.cpu.icache.overall_hits::total         6686180                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          373                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            373                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          373                       # number of overall misses
system.cpu.icache.overall_misses::total           373                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     32332000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     32332000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     32332000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     32332000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      6686553                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6686553                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      6686553                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6686553                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000056                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000056                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000056                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000056                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 86680.965147                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86680.965147                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 86680.965147                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86680.965147                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          310                       # number of writebacks
system.cpu.icache.writebacks::total               310                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          373                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          373                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          373                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          373                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     31959000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31959000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     31959000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31959000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000056                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000056                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 85680.965147                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85680.965147                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 85680.965147                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85680.965147                       # average overall mshr miss latency
system.cpu.icache.replacements                    310                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      6686180                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6686180                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          373                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           373                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     32332000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     32332000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      6686553                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6686553                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 86680.965147                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86680.965147                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          373                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          373                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     31959000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31959000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 85680.965147                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85680.965147                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84279120500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            60.495618                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6686553                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               373                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          17926.415550                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            122500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    60.495618                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.945244                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.945244                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13373479                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13373479                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84279120500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84279120500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84279120500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51176787                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51176787                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51181327                       # number of overall hits
system.cpu.dcache.overall_hits::total        51181327                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       864018                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         864018                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       867899                       # number of overall misses
system.cpu.dcache.overall_misses::total        867899                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22458555000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22458555000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22458555000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22458555000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52040805                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52040805                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52049226                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52049226                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016603                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016603                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016675                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016675                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25993.156393                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25993.156393                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25876.922315                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25876.922315                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       820297                       # number of writebacks
system.cpu.dcache.writebacks::total            820297                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         9779                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9779                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         9779                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9779                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       854239                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       854239                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       855231                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       855231                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20537233000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20537233000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20654627500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20654627500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016415                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016415                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016431                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016431                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24041.553945                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24041.553945                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24150.934075                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24150.934075                       # average overall mshr miss latency
system.cpu.dcache.replacements                 855103                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40612626                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40612626                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       477714                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        477714                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9125303000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9125303000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41090340                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41090340                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011626                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011626                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19102.021293                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19102.021293                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1293                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1293                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       476421                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       476421                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8532184000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8532184000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.011594                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011594                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17908.916693                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17908.916693                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10564161                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10564161                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       386304                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       386304                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13333252000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13333252000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950465                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950465                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.035277                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035277                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 34514.920891                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34514.920891                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         8486                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8486                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       377818                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       377818                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12005049000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12005049000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.034502                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034502                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 31774.687813                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31774.687813                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         4540                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          4540                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         3881                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3881                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.460872                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.460872                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          992                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          992                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    117394500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    117394500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.117801                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.117801                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 118341.229839                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 118341.229839                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84279120500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           126.504040                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52036634                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            855231                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             60.845121                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            270500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   126.504040                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988313                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988313                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104953835                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104953835                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  84279120500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84279120500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
