I"ÕE<h2 id="1-introduction">1. Introduction</h2>

<p>Intel Stratix 10 and Intel Agilex fpga are configured through <b>Secure Device Manager </b> (SDM). SDM is a microprocessor block that provides a robust, secure and fully authenticated configuration scheme. The SDM sends configuration data to each sector in the FPGA where there is a microprocessor for each sector that minimally helps with the configuration of its respective sector.</p>

<div class="row mt-3">
    <div class="col-sm mt-3 mt-md-0">
        <figure>

  <picture>
    
    <source class="responsive-img-srcset" media="(max-width: 480px)" srcset="/assets/img/1.post_stratix10_reset/1-480.webp" />
    <source class="responsive-img-srcset" media="(max-width: 800px)" srcset="/assets/img/1.post_stratix10_reset/1-800.webp" />
    <source class="responsive-img-srcset" media="(max-width: 1400px)" srcset="/assets/img/1.post_stratix10_reset/1-1400.webp" />
    

    <!-- Fallback to the original file -->
    <img src="/assets/img/1.post_stratix10_reset/1.png" class="img-fluid rounded z-depth-1" width="auto" height="auto" data-zoomable="" onerror="this.onerror=null; $('.responsive-img-srcset').remove();" />

  </picture>

</figure>

    </div>
    <div class="col-sm mt-3 mt-md-0">
        <figure>

  <picture>
    
    <source class="responsive-img-srcset" media="(max-width: 480px)" srcset="/assets/img/1.post_stratix10_reset/2-480.webp" />
    <source class="responsive-img-srcset" media="(max-width: 800px)" srcset="/assets/img/1.post_stratix10_reset/2-800.webp" />
    <source class="responsive-img-srcset" media="(max-width: 1400px)" srcset="/assets/img/1.post_stratix10_reset/2-1400.webp" />
    

    <!-- Fallback to the original file -->
    <img src="/assets/img/1.post_stratix10_reset/2.png" class="img-fluid rounded z-depth-1" width="auto" height="auto" data-zoomable="" onerror="this.onerror=null; $('.responsive-img-srcset').remove();" />

  </picture>

</figure>

    </div>
</div>

<p>The configuration of sectors is done in a <b>pseudo-serial fashion</b>. Each sector starts its configuration <b>asynchronously</b> to each other which results in different areas of the sector entering into user mode before the entire sector has been fully configured.</p>

<p>This creates a condition where the intended intitial state of the design becomes more a transitory state since a portion of the sector is operational before the entire sector configured.</p>

<p>Lets examine the following examples:</p>

<p>We have a design which has following state machine:</p>
<div class="row mt-3">
    <div class="col-sm mt-3 mt-md-0">
        <figure>

  <picture>
    
    <source class="responsive-img-srcset" media="(max-width: 480px)" srcset="/assets/img/1.post_stratix10_reset/3-480.webp" />
    <source class="responsive-img-srcset" media="(max-width: 800px)" srcset="/assets/img/1.post_stratix10_reset/3-800.webp" />
    <source class="responsive-img-srcset" media="(max-width: 1400px)" srcset="/assets/img/1.post_stratix10_reset/3-1400.webp" />
    

    <!-- Fallback to the original file -->
    <img src="/assets/img/1.post_stratix10_reset/3.png" class="img-fluid rounded z-depth-1" width="auto" height="auto" data-zoomable="" onerror="this.onerror=null; $('.responsive-img-srcset').remove();" />

  </picture>

</figure>

    </div>
    <div class="col-sm mt-3 mt-md-0">
        <figure>

  <picture>
    
    <source class="responsive-img-srcset" media="(max-width: 480px)" srcset="/assets/img/1.post_stratix10_reset/4-480.webp" />
    <source class="responsive-img-srcset" media="(max-width: 800px)" srcset="/assets/img/1.post_stratix10_reset/4-800.webp" />
    <source class="responsive-img-srcset" media="(max-width: 1400px)" srcset="/assets/img/1.post_stratix10_reset/4-1400.webp" />
    

    <!-- Fallback to the original file -->
    <img src="/assets/img/1.post_stratix10_reset/4.png" class="img-fluid rounded z-depth-1" width="auto" height="auto" data-zoomable="" onerror="this.onerror=null; $('.responsive-img-srcset').remove();" />

  </picture>

</figure>

    </div>
</div>

<p>On this state machine, design depends on registers entering an initial state. Without an adequate reset, the state machine begins operating when part of the device is active, while nearby logic included in the state machine remains frozen.</p>

<p>Register B is in active mode and changes its state after 1 clock cycle, while the other is still in frozen state. When whole fabric enters user mode, the system enters illegal or unknown state.</p>

<p>Hence, the Intel reset release IP will prevent entering illegal state by holding the fpga in reset state until entire fabric enters user mode.</p>

<div class="row mt-3">
    <div class="col-sm mt-3 mt-md-0">
        <figure>

  <picture>
    
    <source class="responsive-img-srcset" media="(max-width: 480px)" srcset="/assets/img/1.post_stratix10_reset/7-480.webp" />
    <source class="responsive-img-srcset" media="(max-width: 800px)" srcset="/assets/img/1.post_stratix10_reset/7-800.webp" />
    <source class="responsive-img-srcset" media="(max-width: 1400px)" srcset="/assets/img/1.post_stratix10_reset/7-1400.webp" />
    

    <!-- Fallback to the original file -->
    <img src="/assets/img/1.post_stratix10_reset/7.png" class="img-fluid rounded z-depth-1" width="auto" height="auto" data-zoomable="" onerror="this.onerror=null; $('.responsive-img-srcset').remove();" />

  </picture>

</figure>

    </div>
</div>

<div class="row mt-3">
    <div class="col-sm mt-3 mt-md-0">
        <figure>

  <picture>
    
    <source class="responsive-img-srcset" media="(max-width: 480px)" srcset="/assets/img/1.post_stratix10_reset/5-480.webp" />
    <source class="responsive-img-srcset" media="(max-width: 800px)" srcset="/assets/img/1.post_stratix10_reset/5-800.webp" />
    <source class="responsive-img-srcset" media="(max-width: 1400px)" srcset="/assets/img/1.post_stratix10_reset/5-1400.webp" />
    

    <!-- Fallback to the original file -->
    <img src="/assets/img/1.post_stratix10_reset/5.png" class="img-fluid rounded z-depth-1" width="auto" height="auto" data-zoomable="" onerror="this.onerror=null; $('.responsive-img-srcset').remove();" />

  </picture>

</figure>

    </div>
</div>

<p>The Reset Release Intel¬Æ FPGA IP is available in the Intel¬Æ Quartus¬Æ Prime Software. This IP consists of a single output signal, <code class="language-plaintext highlighter-rouge">nINIT_DONE</code>.</p>

<p>The <code class="language-plaintext highlighter-rouge">nINIT_DONE</code> signal is the core version of the <code class="language-plaintext highlighter-rouge">INIT_DONE</code> pin and has the same function in both FPGA First and HPS First configuration modes.</p>

<p>Intel recommends that you hold your design in reset while the <code class="language-plaintext highlighter-rouge">nINIT_DONE</code> signal is <b>high</b> or while the <code class="language-plaintext highlighter-rouge">INIT_DONE</code> pin is <b>low</b>. When you instantiate the Reset Release IP in your design, the SDM drives the nINIT_DONE signal.</p>

<p>Consequently, the IP does not consume any FPGA fabric resources, but does require routing resources.</p>

<h2 id="2-proposed-architecture-for-safe-reset">2. Proposed architecture for safe reset</h2>

<div class="row mt-3">
    <div class="col-sm mt-3 mt-md-0">
        <figure>

  <picture>
    
    <source class="responsive-img-srcset" media="(max-width: 480px)" srcset="/assets/img/1.post_stratix10_reset/8-480.webp" />
    <source class="responsive-img-srcset" media="(max-width: 800px)" srcset="/assets/img/1.post_stratix10_reset/8-800.webp" />
    <source class="responsive-img-srcset" media="(max-width: 1400px)" srcset="/assets/img/1.post_stratix10_reset/8-1400.webp" />
    

    <!-- Fallback to the original file -->
    <img src="/assets/img/1.post_stratix10_reset/8.png" class="img-fluid rounded z-depth-1" width="auto" height="auto" data-zoomable="" onerror="this.onerror=null; $('.responsive-img-srcset').remove();" />

  </picture>

</figure>

    </div>
</div>

<p>People normally use the <code class="language-plaintext highlighter-rouge">pll_lock</code> signal to hold the system in reset state until PLL circuit output stable frequency. There are posibilities that duration for PLL to lock shorter than time for fabric entering user mode.</p>

<p>Hence, the best approach is to get PLL reset input with an <code class="language-plaintext highlighter-rouge">INIT_DONE</code> from the reset release IP as shown in the figure.</p>

<figure class="highlight"><pre><code class="language-vhdl" data-lang="vhdl"><span class="n">RST_REL</span><span class="p">:</span> <span class="k">component</span> <span class="n">reset_release</span> 
	<span class="k">port</span> <span class="k">map</span> <span class="p">(</span>
		<span class="n">ninit_done</span> <span class="o">=&gt;</span> <span class="n">ninit_done</span><span class="p">;</span> 	<span class="c1">-- reset = HIGH</span>
	<span class="p">);</span>

<span class="n">SYS_PLL</span> <span class="p">:</span> <span class="k">component</span> <span class="n">pll</span>
	<span class="k">port</span> <span class="k">map</span> <span class="p">(</span>
		<span class="n">rst</span>      <span class="o">=&gt;</span> <span class="n">ninit_done</span><span class="p">,</span>     
		<span class="n">refclk</span>   <span class="o">=&gt;</span> <span class="n">refclk</span><span class="p">,</span>   
		<span class="n">locked</span>   <span class="o">=&gt;</span> <span class="n">locked</span><span class="p">,</span>   
		<span class="n">outclk_0</span> <span class="o">=&gt;</span> <span class="n">clk</span>   	
	<span class="p">);</span>

<span class="n">sys_rst</span> 	<span class="o">&lt;=</span> <span class="n">rst_in</span> <span class="ow">OR</span> <span class="p">(</span><span class="ow">NOT</span><span class="p">(</span><span class="n">locked</span><span class="p">));</span></code></pre></figure>

<p><b>Another alternative</b> if you‚Äôre using the PLL lock in your reset sequence is to gate the PLL lock output with the an <code class="language-plaintext highlighter-rouge">NINIT_DONE</code> signal from the Reset Release IP.</p>

<figure class="highlight"><pre><code class="language-vhdl" data-lang="vhdl"><span class="n">RST_REL</span><span class="p">:</span> <span class="k">component</span> <span class="n">reset_release</span> 
	<span class="k">port</span> <span class="k">map</span> <span class="p">(</span>
		<span class="n">ninit_done</span> <span class="o">=&gt;</span> <span class="n">ninit_done</span><span class="p">;</span> 	<span class="c1">-- HIGH: not done fabric reset</span>
	<span class="p">);</span>

<span class="n">SYS_PLL</span> <span class="p">:</span> <span class="k">component</span> <span class="n">pll</span>
	<span class="k">port</span> <span class="k">map</span> <span class="p">(</span>
		<span class="n">rst</span>      <span class="o">=&gt;</span> <span class="n">rst</span><span class="p">,</span>      
		<span class="n">refclk</span>   <span class="o">=&gt;</span> <span class="n">refclk</span><span class="p">,</span>  
		<span class="n">locked</span>   <span class="o">=&gt;</span> <span class="n">locked</span><span class="p">,</span>   
		<span class="n">outclk_0</span> <span class="o">=&gt;</span> <span class="n">clk</span>   		
	<span class="p">);</span>
	
<span class="n">sys_rst</span> 	<span class="o">&lt;=</span> <span class="n">locked</span> <span class="ow">AND</span> <span class="p">(</span><span class="ow">NOT</span><span class="p">(</span><span class="n">ninit_done</span><span class="p">));</span></code></pre></figure>

<div class="row mt-3">
    <div class="col-sm mt-3 mt-md-0">
        <figure>

  <picture>
    
    <source class="responsive-img-srcset" media="(max-width: 480px)" srcset="/assets/img/1.post_stratix10_reset/9-480.webp" />
    <source class="responsive-img-srcset" media="(max-width: 800px)" srcset="/assets/img/1.post_stratix10_reset/9-800.webp" />
    <source class="responsive-img-srcset" media="(max-width: 1400px)" srcset="/assets/img/1.post_stratix10_reset/9-1400.webp" />
    

    <!-- Fallback to the original file -->
    <img src="/assets/img/1.post_stratix10_reset/9.png" class="img-fluid rounded z-depth-1" width="auto" height="auto" data-zoomable="" onerror="this.onerror=null; $('.responsive-img-srcset').remove();" />

  </picture>

</figure>

    </div>
</div>

<p>Note: C√≥ th·ªÉ th·∫•y logic c·ªßa <code class="language-plaintext highlighter-rouge">sys_rst &lt;= locked AND (NOT(ninit_done))</code> kh√¥ng ho√†n to√†n ƒë√∫ng v·ªõi b·∫£ng truth table m√† n√≥ ph·∫£i l√†<code class="language-plaintext highlighter-rouge">sys_rst &lt;= ninit_done OR (NOT(locked))</code>. Tuy nhi√™n, th·ª±c t·∫ø x·∫£y ra 2 ƒëi·ªÅu sau:</p>
<ul>
	<li>·ªû giai ƒëo·∫°n power-up, tr·∫°ng th√°i `locked` c·ªßa PLL lu√¥n ƒë·∫°t ƒë∆∞·ª£c s·ªõm h∆°n so v·ªõi vi·ªác to√†n b·ªô fabric ho√†n th√†nh vi·ªác chuy·ªÉn sang tr·∫°ng th√°i ng∆∞·ªùi d√πng</li>
	<li>Khi ·ªü trong tr·∫°ng th√°i operating, l√∫c n√†y sys_rst ch·ªâ ph·ª• thu·ªôc v√†o `rst_in` ƒë·ªÉ reset user logic =&gt; ch·ªâ ph·ª• thu·ªôc v√†o tr·∫°ng th√°i c·ªßa `locked`</li>
</ul>

<p>T·ª´ ƒë√≥ c√≥ th·ªÉ th·∫•y tr·∫°ng th√°i th·ª© 4 c·ªßa truth table s·∫Ω kh√¥ng x·∫£y ra trong th·ª±c t·∫ø, n√™n c√≥ th·ªÉ s·ª≠ d·ª•ng <code class="language-plaintext highlighter-rouge">sys_rst &lt;= locked AND (NOT(ninit_done))</code> ƒë·ªÉ ƒëi·ªÅu khi·ªÉn <code class="language-plaintext highlighter-rouge">sys_rst</code></p>

<h2 id="3-register-initialization-during-power-on">3. Register initialization during Power-On</h2>

<p>Initialization during power-up is described in VHDL</p>

<figure class="highlight"><pre><code class="language-vhdl" data-lang="vhdl"><span class="k">signal</span> <span class="n">s1</span> 	<span class="p">:</span> <span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">3</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">)</span> <span class="p">:</span><span class="o">=</span> <span class="s1">b"0001"</span><span class="p">;</span></code></pre></figure>

<p>Or in verilog</p>

<figure class="highlight"><pre><code class="language-c--" data-lang="c++"><span class="n">reg</span> <span class="n">q</span> <span class="o">=</span> <span class="mi">1</span><span class="err">'</span><span class="n">b1</span><span class="p">;</span></code></pre></figure>

<p>When design on Stratix 10 or Agilex device, it is <b>recommend not</b> to rely on initial conditions of the registers as in the snippet code above. We should <b> rely on the reset network to maintain desired initial condition</b>.</p>

<p>To ensure having a proper functioning reset, we must disable power-up initialization, so that the simulation can verify the reset network behaviour. Opening assignments menu in the intel quartus prime pro:</p>

<p><code class="language-plaintext highlighter-rouge">Assignment &gt; Device &gt; Device and Pin Options &gt; Configuration &gt; Disable Register Power-up initialization</code></p>

<h2 id="4-reset-release-ip-instantiation">4. Reset release IP instantiation</h2>

<div class="row mt-3">
    <div class="col-sm mt-3 mt-md-0">
        <figure>

  <picture>
    
    <source class="responsive-img-srcset" media="(max-width: 480px)" srcset="/assets/img/1.post_stratix10_reset/6-480.webp" />
    <source class="responsive-img-srcset" media="(max-width: 800px)" srcset="/assets/img/1.post_stratix10_reset/6-800.webp" />
    <source class="responsive-img-srcset" media="(max-width: 1400px)" srcset="/assets/img/1.post_stratix10_reset/6-1400.webp" />
    

    <!-- Fallback to the original file -->
    <img src="/assets/img/1.post_stratix10_reset/6.png" class="img-fluid rounded z-depth-1" width="auto" height="auto" data-zoomable="" onerror="this.onerror=null; $('.responsive-img-srcset').remove();" />

  </picture>

</figure>

    </div>
</div>

<p><code class="language-plaintext highlighter-rouge">ninit_done = '1'</code> Fabric is in reseting state. Must hold all user logic in the reset state.</p>

<p><code class="language-plaintext highlighter-rouge">ninit_done = '0'</code> Fabric finishes its reseting. User logic can transit into operating state.</p>

<figure class="highlight"><pre><code class="language-vhdl" data-lang="vhdl"><span class="k">component</span> <span class="n">reset_release</span> <span class="k">is</span>
		<span class="k">port</span> <span class="p">(</span>
			<span class="n">ninit_done</span> <span class="p">:</span> <span class="k">out</span> <span class="kt">std_logic</span>
		<span class="p">);</span>
<span class="k">end</span> <span class="k">component</span> <span class="n">reset_release</span><span class="p">;</span>

<span class="o">....</span>

<span class="n">RST_REL</span><span class="p">:</span> <span class="k">component</span> <span class="n">reset_release</span> 
	<span class="k">port</span> <span class="k">map</span> <span class="p">(</span>
		<span class="n">ninit_done</span> <span class="o">=&gt;</span> <span class="n">ninit_done</span>
	<span class="p">);</span></code></pre></figure>

<h2 id="5-note-for-partial-reconfiguration">5. Note for Partial Reconfiguration</h2>
<p><a href="https://www.intel.com/content/www/us/en/docs/programmable/683762/21-3/guidance-when-using-partial-reconfiguration.html">References </a></p>

<h2 id="6-youtube-video">6. Youtube video</h2>

<p>You can look at the following video.</p>

<p><a href="https://www.youtube.com/watch?v=qhGfZwX9jKw"><img src="https://img.youtube.com/vi/qhGfZwX9jKw/0.jpg" alt="References" /></a></p>

<hr />
<p><b>Best resource</b></p>

<p><a href="https://www.intel.com/content/www/us/en/docs/programmable/683762/21-3/including-the-reset-release-in-your-design.html"> https://www.intel.com/content/www/us/en/docs/programmable/683762/21-3/including-the-reset-release-in-your-design.html</a></p>
:ET