Analysis & Synthesis report for Coprocessor_Edge_Detection
Sat Aug  4 00:22:13 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated
 13. Parameter Settings for User Entity Instance: Top-level Entity: |Coprocessor_Edge_Detection
 14. Parameter Settings for User Entity Instance: ccpu_ram:ccpu_ram|altsyncram:altsyncram_component
 15. altsyncram Parameter Settings by Entity Instance
 16. Port Connectivity Checks: "ccpu_ram:ccpu_ram"
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages
 19. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Aug  4 00:22:13 2018      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; Coprocessor_Edge_Detection                 ;
; Top-level Entity Name              ; Coprocessor_Edge_Detection                 ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 23                                         ;
;     Total combinational functions  ; 23                                         ;
;     Dedicated logic registers      ; 17                                         ;
; Total registers                    ; 17                                         ;
; Total pins                         ; 105                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                        ;
+----------------------------------------------------------------------------+----------------------------+----------------------------+
; Option                                                                     ; Setting                    ; Default Value              ;
+----------------------------------------------------------------------------+----------------------------+----------------------------+
; Device                                                                     ; EP4CE10F17C8               ;                            ;
; Top-level entity name                                                      ; Coprocessor_Edge_Detection ; Coprocessor_Edge_Detection ;
; Family name                                                                ; Cyclone IV E               ; Cyclone IV GX              ;
; Use smart compilation                                                      ; Off                        ; Off                        ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                         ; On                         ;
; Enable compact report table                                                ; Off                        ; Off                        ;
; Restructure Multiplexers                                                   ; Auto                       ; Auto                       ;
; Create Debugging Nodes for IP Cores                                        ; Off                        ; Off                        ;
; Preserve fewer node names                                                  ; On                         ; On                         ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                        ; Off                        ;
; Verilog Version                                                            ; Verilog_2001               ; Verilog_2001               ;
; VHDL Version                                                               ; VHDL_1993                  ; VHDL_1993                  ;
; State Machine Processing                                                   ; Auto                       ; Auto                       ;
; Safe State Machine                                                         ; Off                        ; Off                        ;
; Extract Verilog State Machines                                             ; On                         ; On                         ;
; Extract VHDL State Machines                                                ; On                         ; On                         ;
; Ignore Verilog initial constructs                                          ; Off                        ; Off                        ;
; Iteration limit for constant Verilog loops                                 ; 5000                       ; 5000                       ;
; Iteration limit for non-constant Verilog loops                             ; 250                        ; 250                        ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                         ; On                         ;
; Infer RAMs from Raw Logic                                                  ; On                         ; On                         ;
; Parallel Synthesis                                                         ; On                         ; On                         ;
; DSP Block Balancing                                                        ; Auto                       ; Auto                       ;
; NOT Gate Push-Back                                                         ; On                         ; On                         ;
; Power-Up Don't Care                                                        ; On                         ; On                         ;
; Remove Redundant Logic Cells                                               ; Off                        ; Off                        ;
; Remove Duplicate Registers                                                 ; On                         ; On                         ;
; Ignore CARRY Buffers                                                       ; Off                        ; Off                        ;
; Ignore CASCADE Buffers                                                     ; Off                        ; Off                        ;
; Ignore GLOBAL Buffers                                                      ; Off                        ; Off                        ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                        ; Off                        ;
; Ignore LCELL Buffers                                                       ; Off                        ; Off                        ;
; Ignore SOFT Buffers                                                        ; On                         ; On                         ;
; Limit AHDL Integers to 32 Bits                                             ; Off                        ; Off                        ;
; Optimization Technique                                                     ; Balanced                   ; Balanced                   ;
; Carry Chain Length                                                         ; 70                         ; 70                         ;
; Auto Carry Chains                                                          ; On                         ; On                         ;
; Auto Open-Drain Pins                                                       ; On                         ; On                         ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                        ; Off                        ;
; Auto ROM Replacement                                                       ; On                         ; On                         ;
; Auto RAM Replacement                                                       ; On                         ; On                         ;
; Auto DSP Block Replacement                                                 ; On                         ; On                         ;
; Auto Shift Register Replacement                                            ; Auto                       ; Auto                       ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                       ; Auto                       ;
; Auto Clock Enable Replacement                                              ; On                         ; On                         ;
; Strict RAM Replacement                                                     ; Off                        ; Off                        ;
; Allow Synchronous Control Signals                                          ; On                         ; On                         ;
; Force Use of Synchronous Clear Signals                                     ; Off                        ; Off                        ;
; Auto RAM Block Balancing                                                   ; On                         ; On                         ;
; Auto RAM to Logic Cell Conversion                                          ; Off                        ; Off                        ;
; Auto Resource Sharing                                                      ; Off                        ; Off                        ;
; Allow Any RAM Size For Recognition                                         ; Off                        ; Off                        ;
; Allow Any ROM Size For Recognition                                         ; Off                        ; Off                        ;
; Allow Any Shift Register Size For Recognition                              ; Off                        ; Off                        ;
; Use LogicLock Constraints during Resource Balancing                        ; On                         ; On                         ;
; Ignore translate_off and synthesis_off directives                          ; Off                        ; Off                        ;
; Timing-Driven Synthesis                                                    ; On                         ; On                         ;
; Report Parameter Settings                                                  ; On                         ; On                         ;
; Report Source Assignments                                                  ; On                         ; On                         ;
; Report Connectivity Checks                                                 ; On                         ; On                         ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                        ; Off                        ;
; Synchronization Register Chain Length                                      ; 2                          ; 2                          ;
; PowerPlay Power Optimization                                               ; Normal compilation         ; Normal compilation         ;
; HDL message level                                                          ; Level2                     ; Level2                     ;
; Suppress Register Optimization Related Messages                            ; Off                        ; Off                        ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                       ; 5000                       ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                       ; 5000                       ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                        ; 100                        ;
; Clock MUX Protection                                                       ; On                         ; On                         ;
; Auto Gated Clock Conversion                                                ; Off                        ; Off                        ;
; Block Design Naming                                                        ; Auto                       ; Auto                       ;
; SDC constraint protection                                                  ; Off                        ; Off                        ;
; Synthesis Effort                                                           ; Auto                       ; Auto                       ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                         ; On                         ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                        ; Off                        ;
; Analysis & Synthesis Message Level                                         ; Medium                     ; Medium                     ;
; Disable Register Merging Across Hierarchies                                ; Auto                       ; Auto                       ;
; Resource Aware Inference For Block RAM                                     ; On                         ; On                         ;
; Synthesis Seed                                                             ; 1                          ; 1                          ;
+----------------------------------------------------------------------------+----------------------------+----------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                    ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+
; Coprocessor_Edge_Detection.v     ; yes             ; User Verilog HDL File        ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/Coprocessor_Edge_Detection/Coprocessor_Edge_Detection.v ;         ;
; ccpu_ram.v                       ; yes             ; User Wizard-Generated File   ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/Coprocessor_Edge_Detection/ccpu_ram.v                   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                                  ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                           ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                                     ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                                  ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                                  ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                   ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                                      ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altram.inc                                                      ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                                    ;         ;
; db/altsyncram_0mn1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/Coprocessor_Edge_Detection/db/altsyncram_0mn1.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 23       ;
;                                             ;          ;
; Total combinational functions               ; 23       ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 6        ;
;     -- 3 input functions                    ; 4        ;
;     -- <=2 input functions                  ; 13       ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 12       ;
;     -- arithmetic mode                      ; 11       ;
;                                             ;          ;
; Total registers                             ; 17       ;
;     -- Dedicated logic registers            ; 17       ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 105      ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Maximum fan-out node                        ; state[1] ;
; Maximum fan-out                             ; 19       ;
; Total fan-out                               ; 252      ;
; Average fan-out                             ; 1.01     ;
+---------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                  ;
+-----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------+--------------+
; Compilation Hierarchy Node  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name         ; Library Name ;
+-----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------+--------------+
; |Coprocessor_Edge_Detection ; 23 (23)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 105  ; 0            ; |Coprocessor_Edge_Detection ; work         ;
+-----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                               ; IP Include File                                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/Coprocessor_Edge_Detection/ccpu_ram.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; clk_done~reg0                         ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 17    ;
; Number of registers using Synchronous Clear  ; 3     ;
; Number of registers using Synchronous Load   ; 12    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 13    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Coprocessor_Edge_Detection|count_line[2]         ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |Coprocessor_Edge_Detection|address_pixel_base[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Coprocessor_Edge_Detection ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; idle           ; 000   ; Unsigned Binary                                                   ;
; start          ; 001   ; Unsigned Binary                                                   ;
; getRow         ; 011   ; Unsigned Binary                                                   ;
; calculate      ; 010   ; Unsigned Binary                                                   ;
; finish         ; 110   ; Unsigned Binary                                                   ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ccpu_ram:ccpu_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                     ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                     ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 8                    ; Signed Integer                     ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                     ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                            ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_0mn1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 1                                                 ;
; Entity Instance                           ; ccpu_ram:ccpu_ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                         ;
;     -- WIDTH_A                            ; 8                                                 ;
;     -- NUMWORDS_A                         ; 4096                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 8                                                 ;
;     -- NUMWORDS_B                         ; 4096                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ccpu_ram:ccpu_ram"                                                                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q         ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (32 bits) it drives.  The 24 most-significant bit(s) in the port expression will be connected to GND. ;
; q[7..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; data      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                            ;
; wraddress ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                            ;
; wren      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sat Aug  4 00:22:10 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Coprocessor_Edge_Detection -c Coprocessor_Edge_Detection
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10229): Verilog HDL Expression warning at Coprocessor_Edge_Detection.v(72): truncated literal to match 6 bits
Warning (10229): Verilog HDL Expression warning at Coprocessor_Edge_Detection.v(84): truncated literal to match 5 bits
Info (12021): Found 1 design units, including 1 entities, in source file Coprocessor_Edge_Detection.v
    Info (12023): Found entity 1: Coprocessor_Edge_Detection
Info (12021): Found 1 design units, including 1 entities, in source file ccpu_ram.v
    Info (12023): Found entity 1: ccpu_ram
Info (12127): Elaborating entity "Coprocessor_Edge_Detection" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Coprocessor_Edge_Detection.v(26): object "address_pixel_base_out" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Coprocessor_Edge_Detection.v(27): object "address_pixel" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Coprocessor_Edge_Detection.v(28): object "row_1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Coprocessor_Edge_Detection.v(32): object "byte_r" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Coprocessor_Edge_Detection.v(33): object "byte_g" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Coprocessor_Edge_Detection.v(34): object "byte_b" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Coprocessor_Edge_Detection.v(43): object "count_position_line" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Coprocessor_Edge_Detection.v(44): object "address" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at Coprocessor_Edge_Detection.v(47): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at Coprocessor_Edge_Detection.v(56): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at Coprocessor_Edge_Detection.v(58): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at Coprocessor_Edge_Detection.v(64): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at Coprocessor_Edge_Detection.v(69): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Coprocessor_Edge_Detection.v(74): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at Coprocessor_Edge_Detection.v(77): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at Coprocessor_Edge_Detection.v(79): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at Coprocessor_Edge_Detection.v(88): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at Coprocessor_Edge_Detection.v(91): truncated value with size 3 to match size of target (2)
Warning (10199): Verilog HDL Case Statement warning at Coprocessor_Edge_Detection.v(93): case item expression never matches the case expression
Warning (10034): Output port "pixel" at Coprocessor_Edge_Detection.v(8) has no driver
Warning (10034): Output port "address_pixel_out" at Coprocessor_Edge_Detection.v(9) has no driver
Info (12128): Elaborating entity "ccpu_ram" for hierarchy "ccpu_ram:ccpu_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ccpu_ram:ccpu_ram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ccpu_ram:ccpu_ram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ccpu_ram:ccpu_ram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0mn1.tdf
    Info (12023): Found entity 1: altsyncram_0mn1
Info (12128): Elaborating entity "altsyncram_0mn1" for hierarchy "ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|q_b[2]"
        Warning (14320): Synthesized away node "ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|q_b[3]"
        Warning (14320): Synthesized away node "ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|q_b[7]"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "clk_done" is stuck at GND
    Warning (13410): Pin "pixel[0]" is stuck at GND
    Warning (13410): Pin "pixel[1]" is stuck at GND
    Warning (13410): Pin "pixel[2]" is stuck at GND
    Warning (13410): Pin "pixel[3]" is stuck at GND
    Warning (13410): Pin "pixel[4]" is stuck at GND
    Warning (13410): Pin "pixel[5]" is stuck at GND
    Warning (13410): Pin "pixel[6]" is stuck at GND
    Warning (13410): Pin "pixel[7]" is stuck at GND
    Warning (13410): Pin "pixel[8]" is stuck at GND
    Warning (13410): Pin "pixel[9]" is stuck at GND
    Warning (13410): Pin "pixel[10]" is stuck at GND
    Warning (13410): Pin "pixel[11]" is stuck at GND
    Warning (13410): Pin "pixel[12]" is stuck at GND
    Warning (13410): Pin "pixel[13]" is stuck at GND
    Warning (13410): Pin "pixel[14]" is stuck at GND
    Warning (13410): Pin "pixel[15]" is stuck at GND
    Warning (13410): Pin "pixel[16]" is stuck at GND
    Warning (13410): Pin "pixel[17]" is stuck at GND
    Warning (13410): Pin "pixel[18]" is stuck at GND
    Warning (13410): Pin "pixel[19]" is stuck at GND
    Warning (13410): Pin "pixel[20]" is stuck at GND
    Warning (13410): Pin "pixel[21]" is stuck at GND
    Warning (13410): Pin "pixel[22]" is stuck at GND
    Warning (13410): Pin "pixel[23]" is stuck at GND
    Warning (13410): Pin "pixel[24]" is stuck at GND
    Warning (13410): Pin "pixel[25]" is stuck at GND
    Warning (13410): Pin "pixel[26]" is stuck at GND
    Warning (13410): Pin "pixel[27]" is stuck at GND
    Warning (13410): Pin "pixel[28]" is stuck at GND
    Warning (13410): Pin "pixel[29]" is stuck at GND
    Warning (13410): Pin "pixel[30]" is stuck at GND
    Warning (13410): Pin "pixel[31]" is stuck at GND
    Warning (13410): Pin "pixel[32]" is stuck at GND
    Warning (13410): Pin "pixel[33]" is stuck at GND
    Warning (13410): Pin "pixel[34]" is stuck at GND
    Warning (13410): Pin "pixel[35]" is stuck at GND
    Warning (13410): Pin "pixel[36]" is stuck at GND
    Warning (13410): Pin "pixel[37]" is stuck at GND
    Warning (13410): Pin "pixel[38]" is stuck at GND
    Warning (13410): Pin "pixel[39]" is stuck at GND
    Warning (13410): Pin "pixel[40]" is stuck at GND
    Warning (13410): Pin "pixel[41]" is stuck at GND
    Warning (13410): Pin "pixel[42]" is stuck at GND
    Warning (13410): Pin "pixel[43]" is stuck at GND
    Warning (13410): Pin "pixel[44]" is stuck at GND
    Warning (13410): Pin "pixel[45]" is stuck at GND
    Warning (13410): Pin "pixel[46]" is stuck at GND
    Warning (13410): Pin "pixel[47]" is stuck at GND
    Warning (13410): Pin "pixel[48]" is stuck at GND
    Warning (13410): Pin "pixel[49]" is stuck at GND
    Warning (13410): Pin "pixel[50]" is stuck at GND
    Warning (13410): Pin "pixel[51]" is stuck at GND
    Warning (13410): Pin "pixel[52]" is stuck at GND
    Warning (13410): Pin "pixel[53]" is stuck at GND
    Warning (13410): Pin "pixel[54]" is stuck at GND
    Warning (13410): Pin "pixel[55]" is stuck at GND
    Warning (13410): Pin "pixel[56]" is stuck at GND
    Warning (13410): Pin "pixel[57]" is stuck at GND
    Warning (13410): Pin "pixel[58]" is stuck at GND
    Warning (13410): Pin "pixel[59]" is stuck at GND
    Warning (13410): Pin "pixel[60]" is stuck at GND
    Warning (13410): Pin "pixel[61]" is stuck at GND
    Warning (13410): Pin "pixel[62]" is stuck at GND
    Warning (13410): Pin "pixel[63]" is stuck at GND
    Warning (13410): Pin "address_pixel_out[0]" is stuck at GND
    Warning (13410): Pin "address_pixel_out[1]" is stuck at GND
    Warning (13410): Pin "address_pixel_out[2]" is stuck at GND
    Warning (13410): Pin "address_pixel_out[3]" is stuck at GND
    Warning (13410): Pin "address_pixel_out[4]" is stuck at GND
    Warning (13410): Pin "address_pixel_out[5]" is stuck at GND
    Warning (13410): Pin "address_pixel_out[6]" is stuck at GND
    Warning (13410): Pin "address_pixel_out[7]" is stuck at GND
    Warning (13410): Pin "address_pixel_out[8]" is stuck at GND
    Warning (13410): Pin "address_pixel_out[9]" is stuck at GND
    Warning (13410): Pin "address_pixel_out[10]" is stuck at GND
    Warning (13410): Pin "address_pixel_out[11]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/Coprocessor_Edge_Detection/output_files/Coprocessor_Edge_Detection.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "address_out"
Info (21057): Implemented 128 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 89 output pins
    Info (21061): Implemented 23 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 115 warnings
    Info: Peak virtual memory: 699 megabytes
    Info: Processing ended: Sat Aug  4 00:22:13 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/Coprocessor_Edge_Detection/output_files/Coprocessor_Edge_Detection.map.smsg.


