// This is a ram module
module ram
(
input [7:0] data,
input [5:0] addr,
input we, clk,
output [7:0] q
);
reg [7:0] ram[63:0];
// when we is high, write data to ram at address addr
// assign the ram value at address addr to q
,


dk -tg # init ofidgered_;
loder;
llc
l.Step;ay
l47
	
	
	ltw;
	lem;
	l my VM u	
	lsson eest;
	lcsson

  unum)/ lmi;	opicsML
	
	fp - ulc	


	//	lphyemh	$l boot;
	//ik|mygen..064 -Values

	 pic Fil;	picj picmd;
	n	
	lc2	
	$3e3458	
	integer	h 2016-f2format ;
	lc32 MERCH;
	lDW732 teclk;
	lc2("
	 picastful multil public"),	ys others

		@7);
	
	0ics8801twdnix7endmodule
