{
  "Top": "batch_align2D",
  "RtlTop": "batch_align2D",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvb1156",
    "Speed": "-2-i"
  },
  "HlsSolution": {"Config": [
      "config_compile -no_signed_zeros=0",
      "config_compile -unsafe_math_optimizations=0",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_phys_opt=place",
      "config_export -vivado_report_level=0",
      "config_interface -clock_enable=0",
      "config_interface -expose_global=0",
      "config_interface -m_axi_addr64=1",
      "config_interface -m_axi_offset=slave",
      "config_interface -register_io=off",
      "config_interface -trim_dangling_port=0"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "3474",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "batch_align2D",
    "Version": "1.0",
    "DisplayName": "Batch_align2d",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/align2d.c"],
    "Vhdl": [
      "impl\/vhdl\/batch_align2D_ctrl_s_axi.vhd",
      "impl\/vhdl\/batch_align2D_debug_m_axi.vhd",
      "impl\/vhdl\/batch_align2D_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/batch_align2D_fdiv_32ns_32ns_32_8_1.vhd",
      "impl\/vhdl\/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1.vhd",
      "impl\/vhdl\/batch_align2D_mux_366_32_1_1.vhd",
      "impl\/vhdl\/batch_align2D_mux_4009_8_1_1.vhd",
      "impl\/vhdl\/batch_align2D_param_s_axi.vhd",
      "impl\/vhdl\/batch_align2D_patches_m_axi.vhd",
      "impl\/vhdl\/batch_align2D_pos_r_m_axi.vhd",
      "impl\/vhdl\/batch_align2D_pyr_data.vhd",
      "impl\/vhdl\/batch_align2D_pyr_m_axi.vhd",
      "impl\/vhdl\/batch_align2D_sitofp_32s_32_3_1.vhd",
      "impl\/vhdl\/batch_align2D.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/batch_align2D_ctrl_s_axi.v",
      "impl\/verilog\/batch_align2D_debug_m_axi.v",
      "impl\/verilog\/batch_align2D_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/batch_align2D_fdiv_32ns_32ns_32_8_1.v",
      "impl\/verilog\/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1.v",
      "impl\/verilog\/batch_align2D_mux_366_32_1_1.v",
      "impl\/verilog\/batch_align2D_mux_4009_8_1_1.v",
      "impl\/verilog\/batch_align2D_param_s_axi.v",
      "impl\/verilog\/batch_align2D_patches_m_axi.v",
      "impl\/verilog\/batch_align2D_pos_r_m_axi.v",
      "impl\/verilog\/batch_align2D_pyr_data.v",
      "impl\/verilog\/batch_align2D_pyr_data_ram.dat",
      "impl\/verilog\/batch_align2D_pyr_m_axi.v",
      "impl\/verilog\/batch_align2D_sitofp_32s_32_3_1.v",
      "impl\/verilog\/batch_align2D.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/batch_align2D_v1_0\/data\/batch_align2D.mdd",
      "impl\/misc\/drivers\/batch_align2D_v1_0\/data\/batch_align2D.tcl",
      "impl\/misc\/drivers\/batch_align2D_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/batch_align2D_v1_0\/src\/xbatch_align2d.c",
      "impl\/misc\/drivers\/batch_align2D_v1_0\/src\/xbatch_align2d.h",
      "impl\/misc\/drivers\/batch_align2D_v1_0\/src\/xbatch_align2d_hw.h",
      "impl\/misc\/drivers\/batch_align2D_v1_0\/src\/xbatch_align2d_linux.c",
      "impl\/misc\/drivers\/batch_align2D_v1_0\/src\/xbatch_align2d_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/batch_align2D_ap_fadd_2_full_dsp_32_ip.tcl",
      "impl\/misc\/batch_align2D_ap_faddfsub_2_full_dsp_32_ip.tcl",
      "impl\/misc\/batch_align2D_ap_fdiv_6_no_dsp_32_ip.tcl",
      "impl\/misc\/batch_align2D_ap_fmul_0_max_dsp_32_ip.tcl",
      "impl\/misc\/batch_align2D_ap_sitofp_1_no_dsp_32_ip.tcl"
    ],
    "DesignXml": "\/home\/dmalvezzi\/batch_align2d\/hls\/batch_align2d_hls\/solution1\/.autopilot\/db\/batch_align2D.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "batch_align2D_ap_fadd_2_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name batch_align2D_ap_fadd_2_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "batch_align2D_ap_faddfsub_2_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name batch_align2D_ap_faddfsub_2_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "batch_align2D_ap_fdiv_6_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name batch_align2D_ap_fdiv_6_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "batch_align2D_ap_fmul_0_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name batch_align2D_ap_fmul_0_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "batch_align2D_ap_sitofp_1_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name batch_align2D_ap_sitofp_1_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_ctrl s_axi_param m_axi_pyr m_axi_patches m_axi_pos_r m_axi_debug",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "m_axi_debug": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_debug",
      "data_width": "32",
      "param_prefix": "C_M_AXI_DEBUG",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "offset_slave_name": "s_axi_ctrl",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "64",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "64",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "m_axi_patches": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_patches",
      "data_width": "32",
      "param_prefix": "C_M_AXI_PATCHES",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "offset_slave_name": "s_axi_ctrl",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "64",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "64",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "m_axi_pos_r": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_pos_r",
      "data_width": "32",
      "param_prefix": "C_M_AXI_POS_R",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "offset_slave_name": "s_axi_ctrl",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "64",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "64",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "m_axi_pyr": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_pyr",
      "data_width": "32",
      "param_prefix": "C_M_AXI_PYR",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "offset_slave_name": "s_axi_ctrl",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "64",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "64",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "s_axi_ctrl": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_ctrl",
      "param_prefix": "C_S_AXI_CTRL",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "pyr_data_ptr_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of pyr_data_ptr",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "pyr_data_ptr",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of pyr_data_ptr"
            }]
        },
        {
          "offset": "0x14",
          "name": "pyr_data_ptr_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of pyr_data_ptr",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "pyr_data_ptr",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of pyr_data_ptr"
            }]
        },
        {
          "offset": "0x1c",
          "name": "ref_patch_with_border_ptr_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of ref_patch_with_border_ptr",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ref_patch_with_border_ptr",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of ref_patch_with_border_ptr"
            }]
        },
        {
          "offset": "0x20",
          "name": "ref_patch_with_border_ptr_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of ref_patch_with_border_ptr",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ref_patch_with_border_ptr",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of ref_patch_with_border_ptr"
            }]
        },
        {
          "offset": "0x28",
          "name": "cur_px_estimate_ptr_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of cur_px_estimate_ptr",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "cur_px_estimate_ptr",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of cur_px_estimate_ptr"
            }]
        },
        {
          "offset": "0x2c",
          "name": "cur_px_estimate_ptr_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of cur_px_estimate_ptr",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "cur_px_estimate_ptr",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of cur_px_estimate_ptr"
            }]
        },
        {
          "offset": "0x34",
          "name": "inv_out_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of inv_out",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inv_out",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of inv_out"
            }]
        },
        {
          "offset": "0x38",
          "name": "inv_out_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of inv_out",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inv_out",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of inv_out"
            }]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "s_axi_param": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_param",
      "param_prefix": "C_S_AXI_PARAM",
      "addr_bits": "7",
      "registers": [
        {
          "offset": "0x10",
          "name": "img_w",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of img_w",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "img_w",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 15 to 0 Data signal of img_w"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "img_h",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of img_h",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "img_h",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 15 to 0 Data signal of img_h"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "levels_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of levels",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "levels",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of levels"
            }]
        },
        {
          "offset": "0x24",
          "name": "levels_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of levels",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "levels",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of levels"
            }]
        },
        {
          "offset": "0x28",
          "name": "levels_3",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of levels",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "levels",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 95 to 64 Data signal of levels"
            }]
        },
        {
          "offset": "0x2c",
          "name": "levels_4",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of levels",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "levels",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 127 to 96 Data signal of levels"
            }]
        },
        {
          "offset": "0x34",
          "name": "converged_1",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of converged",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "converged",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of converged"
            }]
        },
        {
          "offset": "0x38",
          "name": "converged_2",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of converged",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "converged",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of converged"
            }]
        },
        {
          "offset": "0x3c",
          "name": "converged_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of converged",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "converged_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal converged_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x40",
          "name": "n_iter",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of n_iter",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "n_iter",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of n_iter"
            }]
        },
        {
          "offset": "0x48",
          "name": "transfer_pyr",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of transfer_pyr",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "transfer_pyr",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 0 to 0 Data signal of transfer_pyr"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "7",
        "AWADDR": "7",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_ctrl_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_ctrl_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_ctrl_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_ctrl_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_ctrl_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_ctrl_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_ctrl_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_param_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_param_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_param_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_param_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_param_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_param_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_param_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_param_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_param_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_param_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_param_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_param_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_param_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_param_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_param_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_param_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_param_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_pyr_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_pyr_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_pyr_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_pyr_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_pyr_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_pyr_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_pyr_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_pyr_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_pyr_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_pyr_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_pyr_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_pyr_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_pyr_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_pyr_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_pyr_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_pyr_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_pyr_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_pyr_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_pyr_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_pyr_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_pyr_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_pyr_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_pyr_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_pyr_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_pyr_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_pyr_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_pyr_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_pyr_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_pyr_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_pyr_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_pyr_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_pyr_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_pyr_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_pyr_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_pyr_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_pyr_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_pyr_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_pyr_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_pyr_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_pyr_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_pyr_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_pyr_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_pyr_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_pyr_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_pyr_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_patches_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_patches_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_patches_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_patches_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_patches_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_patches_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_patches_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_patches_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_patches_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_patches_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_patches_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_patches_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_patches_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_patches_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_patches_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_patches_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_patches_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_patches_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_patches_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_patches_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_patches_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_patches_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_patches_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_patches_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_patches_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_patches_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_patches_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_patches_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_patches_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_patches_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_patches_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_patches_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_patches_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_patches_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_patches_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_patches_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_patches_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_patches_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_patches_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_patches_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_patches_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_patches_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_patches_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_patches_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_patches_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_pos_r_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_pos_r_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_pos_r_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_pos_r_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_pos_r_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_pos_r_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_pos_r_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_pos_r_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_pos_r_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_pos_r_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_pos_r_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_pos_r_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_pos_r_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_pos_r_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_pos_r_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_pos_r_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_pos_r_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_pos_r_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_pos_r_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_pos_r_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_pos_r_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_pos_r_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_pos_r_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_pos_r_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_pos_r_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_pos_r_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_pos_r_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_pos_r_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_pos_r_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_pos_r_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_pos_r_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_pos_r_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_pos_r_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_pos_r_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_pos_r_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_pos_r_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_pos_r_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_pos_r_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_pos_r_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_pos_r_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_pos_r_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_pos_r_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_pos_r_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_pos_r_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_pos_r_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_debug_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_debug_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_debug_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_debug_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_debug_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_debug_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_debug_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_debug_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_debug_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_debug_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_debug_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_debug_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_debug_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_debug_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_debug_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_debug_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_debug_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_debug_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_debug_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_debug_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_debug_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_debug_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_debug_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_debug_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_debug_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_debug_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_debug_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_debug_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_debug_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_debug_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_debug_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_debug_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_debug_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_debug_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_debug_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_debug_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_debug_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_debug_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_debug_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_debug_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_debug_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_debug_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_debug_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_debug_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_debug_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "pyr_data_ptr": {
      "interfaceRef": "s_axi_ctrl",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "ctrl",
      "aximmInterfaceRef": "m_axi_pyr",
      "dataWidth": "64"
    },
    "ref_patch_with_border_ptr": {
      "interfaceRef": "s_axi_ctrl",
      "dir": "in",
      "offset": "28",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "ctrl",
      "aximmInterfaceRef": "m_axi_patches",
      "dataWidth": "64"
    },
    "cur_px_estimate_ptr": {
      "interfaceRef": "s_axi_ctrl",
      "dir": "in",
      "offset": "40",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "ctrl",
      "aximmInterfaceRef": "m_axi_pos_r",
      "dataWidth": "64"
    },
    "inv_out": {
      "interfaceRef": "s_axi_ctrl",
      "dir": "in",
      "offset": "52",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "ctrl",
      "aximmInterfaceRef": "m_axi_debug",
      "dataWidth": "64"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_ctrl",
      "dir": "in",
      "offset": "0"
    },
    "img_w": {
      "interfaceRef": "s_axi_param",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "param"
    },
    "img_h": {
      "interfaceRef": "s_axi_param",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "param"
    },
    "levels": {
      "interfaceRef": "s_axi_param",
      "dir": "in",
      "offset": "32",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "param"
    },
    "converged": {
      "interfaceRef": "s_axi_param",
      "dir": "out",
      "offset": "52",
      "statusOffset": "60",
      "handshakeRef": "ap_vld",
      "Object": "param",
      "firstOutLatency": "25"
    },
    "n_iter": {
      "interfaceRef": "s_axi_param",
      "dir": "in",
      "offset": "64",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "param"
    },
    "transfer_pyr": {
      "interfaceRef": "s_axi_param",
      "dir": "in",
      "offset": "72",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "param"
    },
    "pyr": {
      "interfaceRef": "m_axi_pyr",
      "dir": "inout"
    },
    "patches": {
      "interfaceRef": "m_axi_patches",
      "dir": "inout"
    },
    "pos_r": {
      "interfaceRef": "m_axi_pos_r",
      "dir": "inout"
    },
    "debug": {
      "interfaceRef": "m_axi_debug",
      "dir": "inout"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "batch_align2D"},
    "Metrics": {"batch_align2D": {
        "Latency": {
          "LatencyBest": "3474",
          "LatencyAvg": "240359",
          "LatencyWorst": "477243",
          "PipelineIIMin": "3475",
          "PipelineIIMax": "477244",
          "PipelineII": "3475 ~ 477244",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.062"
        },
        "Loops": [
          {
            "Name": "memcpy..pyr_data_ptr",
            "TripCount": "473760",
            "Latency": "473761",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "memcpy..ref_patch_with_border_ptr",
            "TripCount": "400",
            "Latency": "400",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "memcpy.batch_align2D.cur_px_estimate.gep2.cur_px_estimate_ptr",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "batch_loop",
            "TripCount": "4",
            "Latency": "2992",
            "PipelineII": "",
            "PipelineDepth": "748",
            "Loops": [{
                "Name": "compute_hessian",
                "TripCount": "64",
                "Latency": "640",
                "PipelineII": "",
                "PipelineDepth": "10"
              }]
          },
          {
            "Name": "memcpy.inv_out.",
            "TripCount": "36",
            "Latency": "36",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "memcpy.cur_px_estimate_ptr.batch_align2D.cur_px_estimate.gep",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "240",
          "DSP48E": "18",
          "FF": "10810",
          "LUT": "19296",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "batch_align2D",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-10-16 15:18:41 CEST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
