## common data

Miss Rate=Number of Misses​/Total Cache Accesses

MPKI=Number of Misses​/(Number of Instructions Executed/1,000)

IPC=Total Instructions Executed​/Total Clock Cycles

## hmmer

### lip_10:

> ran for fully

- simInsts 100100003 # Number of instructions simulated (Count)
- system.switch_cpus_1.ipc 1.036991 # IPC: instructions per cycle (core level) ((Count/Cycle))
- system.l2.overallHits::total 518423 # number of overall hits (Count)
- system.l2.overallMisses::total 152991 # number of overall misses (Count)
- system.l2.overallMissRate::total 0.227864 # miss rate for overall accesses (Ratio)

### LRU

## milc

### lip_10

-

### LRU

-

## astar

### lip_10

> ran for 7 lakh instr.

- simInsts 1500002 # Number of instructions simulated (Count)
- system.switch_cpus_1.ipc 1.008525 # IPC: instructions per cycle (core level) ((Count/Cycle))
- system.l2.overallHits::total 3110 # number of overall hits (Count)
- system.l2.overallMisses::total 2553 # number of overall misses (Count)
- system.l2.overallMissRate::total 0.450821 # miss rate for overall accesses (Ratio)

### LRU

-

## specrand

### lip_10

-

### LRU

-

## bzip

### lip_10

- simInsts 100100002 # Number of instructions simulated (Count)
- system.switch_cpus_1.ipc 0.611890 # IPC: instructions per cycle (core level) ((Count/Cycle))
- system.l2.overallHits::total 370870 # number of overall hits (Count)
- system.l2.overallMisses::total 385106 # number of overall misses (Count)
- system.l2.overallMissRate::total 0.509416 # miss rate for overall accesses (Ratio)

### LRU

-

## lbm

### lip_10

### LRU
