Timing Analyzer report for nes
Sun Jan 20 10:48:57 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Recovery: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Removal: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Metastability Summary
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 0C Model Setup: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Hold: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[1]'
 30. Slow 1200mV 0C Model Recovery: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Removal: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Metastability Summary
 33. Fast 1200mV 0C Model Setup Summary
 34. Fast 1200mV 0C Model Hold Summary
 35. Fast 1200mV 0C Model Recovery Summary
 36. Fast 1200mV 0C Model Removal Summary
 37. Fast 1200mV 0C Model Minimum Pulse Width Summary
 38. Fast 1200mV 0C Model Setup: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[1]'
 39. Fast 1200mV 0C Model Setup: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'
 40. Fast 1200mV 0C Model Hold: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[1]'
 41. Fast 1200mV 0C Model Hold: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Recovery: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Removal: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'
 44. Fast 1200mV 0C Model Metastability Summary
 45. Multicorner Timing Analysis Summary
 46. Board Trace Model Assignments
 47. Input Transition Times
 48. Signal Integrity Metrics (Slow 1200mv 0c Model)
 49. Signal Integrity Metrics (Slow 1200mv 85c Model)
 50. Signal Integrity Metrics (Fast 1200mv 0c Model)
 51. Setup Transfers
 52. Hold Transfers
 53. Recovery Transfers
 54. Removal Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths Summary
 58. Clock Status Summary
 59. Unconstrained Input Ports
 60. Unconstrained Output Ports
 61. Unconstrained Input Ports
 62. Unconstrained Output Ports
 63. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; nes                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.53        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  22.0%      ;
;     Processor 3            ;  17.4%      ;
;     Processor 4            ;  13.4%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; mc2.sdc       ; OK     ; Sun Jan 20 10:48:52 2019 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------------+-------------------------------------------------------------+
; Clock Name                                              ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                    ; Targets                                                     ;
+---------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------------+-------------------------------------------------------------+
; clk1_50                                                 ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                           ; { clock_50_i }                                              ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 46.666 ; 21.43 MHz ; 0.000 ; 23.333 ; 50.00      ; 7         ; 3           ;       ;        ;           ;            ; false    ; clk1_50 ; clock_21mhz|altpll_component|auto_generated|pll1|inclk[0] ; { clock_21mhz|altpll_component|auto_generated|pll1|clk[0] } ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 11.666 ; 85.72 MHz ; 0.000 ; 5.833  ; 50.00      ; 7         ; 12          ;       ;        ;           ;            ; false    ; clk1_50 ; clock_21mhz|altpll_component|auto_generated|pll1|inclk[0] ; { clock_21mhz|altpll_component|auto_generated|pll1|clk[1] } ;
+---------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                           ;
+-----------+-----------------+---------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                              ; Note ;
+-----------+-----------------+---------------------------------------------------------+------+
; 28.16 MHz ; 28.16 MHz       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 61.3 MHz  ; 61.3 MHz        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ;      ;
+-----------+-----------------+---------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                              ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; -4.648 ; -71.353       ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 2.485  ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                              ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.405 ; 0.000         ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.406 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                          ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 6.252 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                           ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 4.054 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 5.507  ; 0.000         ;
; clk1_50                                                 ; 9.864  ; 0.000         ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 22.902 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                            ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -4.648 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.496     ; 15.819     ;
; -4.568 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.491     ; 15.744     ;
; -4.485 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.491     ; 15.661     ;
; -4.476 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.476     ; 15.667     ;
; -4.465 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.493     ; 15.639     ;
; -4.462 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.496     ; 15.633     ;
; -4.462 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.475     ; 15.654     ;
; -4.458 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.477     ; 15.648     ;
; -4.408 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.498     ; 15.577     ;
; -4.389 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.486     ; 15.570     ;
; -4.370 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.492     ; 15.545     ;
; -4.349 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.472     ; 15.544     ;
; -4.342 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.495     ; 15.514     ;
; -4.328 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.491     ; 15.504     ;
; -4.302 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a22~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.500     ; 15.469     ;
; -4.269 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.473     ; 15.463     ;
; -4.261 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.495     ; 15.433     ;
; -4.256 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.495     ; 15.428     ;
; -4.248 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a26~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.487     ; 15.428     ;
; -4.245 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a12~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.488     ; 15.424     ;
; -4.245 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.487     ; 15.425     ;
; -4.217 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.494     ; 15.390     ;
; -4.145 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.032      ; 15.844     ;
; -4.139 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a12~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.487     ; 15.319     ;
; -4.121 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.499     ; 15.289     ;
; -4.114 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.024     ; 15.757     ;
; -4.110 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a0~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.498     ; 15.279     ;
; -4.098 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a22~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.499     ; 15.266     ;
; -4.083 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a26~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.486     ; 15.264     ;
; -4.070 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a0~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.497     ; 15.240     ;
; -4.070 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.010     ; 15.727     ;
; -4.065 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.037      ; 15.769     ;
; -4.057 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.010     ; 15.714     ;
; -4.056 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.476     ; 15.247     ;
; -4.044 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[26] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.479     ; 15.232     ;
; -4.040 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.005     ; 15.702     ;
; -4.034 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.019     ; 15.682     ;
; -3.996 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.009      ; 15.672     ;
; -3.990 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.005     ; 15.652     ;
; -3.982 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.037      ; 15.686     ;
; -3.977 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.005     ; 15.639     ;
; -3.973 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.052      ; 15.692     ;
; -3.964 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[26] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.474     ; 15.157     ;
; -3.962 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.035      ; 15.664     ;
; -3.959 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.032      ; 15.658     ;
; -3.959 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.053      ; 15.679     ;
; -3.955 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.051      ; 15.673     ;
; -3.951 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.019     ; 15.599     ;
; -3.942 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.004     ; 15.605     ;
; -3.931 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.021     ; 15.577     ;
; -3.928 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.024     ; 15.571     ;
; -3.928 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.003     ; 15.592     ;
; -3.924 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.023     ; 15.568     ;
; -3.907 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.005     ; 15.569     ;
; -3.905 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.030      ; 15.602     ;
; -3.898 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.010      ; 15.575     ;
; -3.894 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.005     ; 15.556     ;
; -3.887 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.007     ; 15.547     ;
; -3.886 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.042      ; 15.595     ;
; -3.885 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.010      ; 15.562     ;
; -3.884 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.010     ; 15.541     ;
; -3.884 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.011      ; 15.562     ;
; -3.881 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[26] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.474     ; 15.074     ;
; -3.880 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.009     ; 15.538     ;
; -3.874 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.007     ; 15.534     ;
; -3.874 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.026     ; 15.515     ;
; -3.872 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[26] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.459     ; 15.080     ;
; -3.871 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.010     ; 15.528     ;
; -3.871 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.011      ; 15.549     ;
; -3.867 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.036      ; 15.570     ;
; -3.867 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.009      ; 15.543     ;
; -3.862 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.020     ; 15.509     ;
; -3.861 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[26] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.476     ; 15.052     ;
; -3.858 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[26] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.479     ; 15.046     ;
; -3.858 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[26] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.458     ; 15.067     ;
; -3.855 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.014     ; 15.508     ;
; -3.854 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[26] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.460     ; 15.061     ;
; -3.846 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.056      ; 15.569     ;
; -3.839 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.033      ; 15.539     ;
; -3.839 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.492     ; 15.014     ;
; -3.838 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.023     ; 15.482     ;
; -3.830 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.012     ; 15.485     ;
; -3.828 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.490     ; 15.005     ;
; -3.827 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.015     ; 15.479     ;
; -3.825 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.037      ; 15.529     ;
; -3.818 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.006     ; 15.479     ;
; -3.817 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.012     ; 15.472     ;
; -3.815 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.000      ; 15.482     ;
; -3.811 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.000      ; 15.478     ;
; -3.804 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[26] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.481     ; 14.990     ;
; -3.799 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.022     ; 15.444     ;
; -3.799 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a22~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.028      ; 15.494     ;
; -3.798 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.000      ; 15.465     ;
; -3.794 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.019     ; 15.442     ;
; -3.794 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.009     ; 15.452     ;
; -3.785 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[26] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.469     ; 14.983     ;
; -3.783 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.001     ; 15.449     ;
; -3.782 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[23] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.479     ; 14.970     ;
; -3.779 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.006     ; 15.440     ;
; -3.771 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.014      ; 15.452     ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                      ;
+-------+---------------------------------+----------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                              ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 2.485 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|P[7]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.173     ; 9.011      ;
; 2.485 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|P[1]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.173     ; 9.011      ;
; 2.824 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|A[7]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 8.675      ;
; 2.824 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|A[6]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 8.675      ;
; 2.824 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|A[5]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 8.675      ;
; 2.824 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|A[4]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 8.675      ;
; 2.824 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|A[2]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 8.675      ;
; 2.824 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|A[0]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 8.675      ;
; 2.951 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|IsNMIInterrupt                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 8.548      ;
; 3.111 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|P[6]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.168     ; 8.390      ;
; 3.219 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[6]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.177     ; 8.273      ;
; 3.219 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[0]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.177     ; 8.273      ;
; 3.219 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[1]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.177     ; 8.273      ;
; 3.219 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[4]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.177     ; 8.273      ;
; 3.219 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[2]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.177     ; 8.273      ;
; 3.219 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[3]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.177     ; 8.273      ;
; 3.267 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.178     ; 8.224      ;
; 3.267 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[7] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.178     ; 8.224      ;
; 3.300 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[6] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.172     ; 8.197      ;
; 3.336 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[5] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.180     ; 8.153      ;
; 3.339 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|P[3]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.168     ; 8.162      ;
; 3.346 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[0]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 8.153      ;
; 3.346 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[3]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 8.153      ;
; 3.346 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[7]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 8.153      ;
; 3.346 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[2]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 8.153      ;
; 3.346 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[4]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 8.153      ;
; 3.346 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[6]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 8.153      ;
; 3.346 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[5]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 8.153      ;
; 3.346 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[1]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 8.153      ;
; 3.406 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[15]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.177     ; 8.086      ;
; 3.406 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[6]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.177     ; 8.086      ;
; 3.406 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[17]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.177     ; 8.086      ;
; 3.406 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[9]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.177     ; 8.086      ;
; 3.406 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[0]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.177     ; 8.086      ;
; 3.446 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|A[1]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.172     ; 8.051      ;
; 3.446 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|A[3]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.172     ; 8.051      ;
; 3.449 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[16]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.178     ; 8.042      ;
; 3.479 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|GotInterrupt                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.168     ; 8.022      ;
; 3.479 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq2|SweepShift[1]                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.177     ; 8.013      ;
; 3.479 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq2|SweepShift[2]                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.177     ; 8.013      ;
; 3.479 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq2|SweepShift[0]                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.177     ; 8.013      ;
; 3.479 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq2|SweepEnable                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.177     ; 8.013      ;
; 3.490 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|IsResetInterrupt                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.173     ; 8.006      ;
; 3.506 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq2|SweepNegate                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.177     ; 7.986      ;
; 3.516 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[5]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.173     ; 7.980      ;
; 3.591 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~47                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.182     ; 7.896      ;
; 3.591 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~42                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.182     ; 7.896      ;
; 3.618 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[6]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.881      ;
; 3.618 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[4]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.881      ;
; 3.618 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[0]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.881      ;
; 3.659 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[7]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.172     ; 7.838      ;
; 3.659 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[1]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.172     ; 7.838      ;
; 3.659 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[2]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.172     ; 7.838      ;
; 3.659 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[3]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.172     ; 7.838      ;
; 3.661 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|P[2]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.168     ; 7.840      ;
; 3.664 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[3]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.172     ; 7.833      ;
; 3.664 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[0]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.172     ; 7.833      ;
; 3.664 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[2]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.172     ; 7.833      ;
; 3.664 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[4]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.172     ; 7.833      ;
; 3.664 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[7]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.172     ; 7.833      ;
; 3.664 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[5]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.172     ; 7.833      ;
; 3.664 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[6]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.172     ; 7.833      ;
; 3.664 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[1]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.172     ; 7.833      ;
; 3.665 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[3]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.177     ; 7.827      ;
; 3.665 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[4] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.177     ; 7.827      ;
; 3.665 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[5]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.177     ; 7.827      ;
; 3.665 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[10]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.177     ; 7.827      ;
; 3.665 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[18]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.177     ; 7.827      ;
; 3.673 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[3] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.179     ; 7.817      ;
; 3.673 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[2] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.179     ; 7.817      ;
; 3.673 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.179     ; 7.817      ;
; 3.673 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~43                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.199     ; 7.797      ;
; 3.673 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~46                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.199     ; 7.797      ;
; 3.673 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~45                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.199     ; 7.797      ;
; 3.673 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~44                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.199     ; 7.797      ;
; 3.716 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|IR[1]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.168     ; 7.785      ;
; 3.716 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|IR[0]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.168     ; 7.785      ;
; 3.716 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|IR[2]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.168     ; 7.785      ;
; 3.716 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|IR[6]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.168     ; 7.785      ;
; 3.716 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|IR[5]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.168     ; 7.785      ;
; 3.716 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|IR[7]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.168     ; 7.785      ;
; 3.716 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_bank_0[5]             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.171     ; 7.782      ;
; 3.716 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_bank_0[7]             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.171     ; 7.782      ;
; 3.720 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq2|SweepPeriod[0]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.180     ; 7.769      ;
; 3.720 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq2|SweepPeriod[2]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.180     ; 7.769      ;
; 3.720 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq2|SweepPeriod[1]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.180     ; 7.769      ;
; 3.745 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_bank_4[5]             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.171     ; 7.753      ;
; 3.745 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_bank_4[7]             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.171     ; 7.753      ;
; 3.782 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~127                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.199     ; 7.688      ;
; 3.782 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~130                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.199     ; 7.688      ;
; 3.782 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~129                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.199     ; 7.688      ;
; 3.782 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~128                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.199     ; 7.688      ;
; 3.782 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~131                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.199     ; 7.688      ;
; 3.782 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~126                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.199     ; 7.688      ;
; 3.785 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~37                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.171     ; 7.713      ;
; 3.785 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~39                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.171     ; 7.713      ;
; 3.785 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~41                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.171     ; 7.713      ;
; 3.785 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~36                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.171     ; 7.713      ;
; 3.794 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[11]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.168     ; 7.707      ;
; 3.794 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[14]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.168     ; 7.707      ;
+-------+---------------------------------+----------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                         ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.405 ; Hq2x:hq2x|Curr0[1]                                            ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.138      ;
; 0.413 ; Hq2x:hq2x|Curr0[3]                                            ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.146      ;
; 0.425 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[4]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|altsyncram:oam_rtl_0|altsyncram_deh1:auto_generated|ram_block1a0~porta_address_reg0        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.155      ;
; 0.427 ; Hq2x:hq2x|Curr0[2]                                            ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.160      ;
; 0.430 ; MemoryController:memory|data_to_write[1]                      ; MemoryController:memory|spram:ram|altsyncram:altsyncram_component|altsyncram_hke1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.163      ;
; 0.435 ; Hq2x:hq2x|Curr0[4]                                            ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.171      ;
; 0.438 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[3]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|altsyncram:oam_rtl_0|altsyncram_deh1:auto_generated|ram_block1a0~porta_address_reg0        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.168      ;
; 0.448 ; Hq2x:hq2x|Curr0[12]                                           ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a8~porta_datain_reg0                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.183      ;
; 0.453 ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|irq_enable         ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|irq_enable                                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nes_ce[1]                                                     ; nes_ce[1]                                                                                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; MemoryController:memory|MemAdrReg[18]                         ; MemoryController:memory|MemAdrReg[18]                                                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|NesEvent:nesev|unlocked      ; NES:nes|MultiMapper:multi_mapper|NesEvent:nesev|unlocked                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|Mapper28:map28|mode[0]       ; NES:nes|MultiMapper:multi_mapper|Mapper28:map28|mode[0]                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|Mapper28:map28|mode[1]       ; NES:nes|MultiMapper:multi_mapper|Mapper28:map28|mode[1]                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; joypad_bits[7]                                                ; joypad_bits[7]                                                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|a12_ctr[3]         ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|a12_ctr[3]                                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|a12_ctr[1]         ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|a12_ctr[1]                                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|a12_ctr[2]         ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|a12_ctr[2]                                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[6]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[6]                                                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|PPU:ppu|sprite0_hit_bg                                ; NES:nes|PPU:ppu|sprite0_hit_bg                                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|sprite0_curr             ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|sprite0_curr                                                                               ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|sprite0                  ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|sprite0                                                                                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|PPU:ppu|ClockGen:clock|second_frame                   ; NES:nes|PPU:ppu|ClockGen:clock|second_frame                                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|PPU:ppu|ClockGen:clock|is_in_vblank                   ; NES:nes|PPU:ppu|ClockGen:clock|is_in_vblank                                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|PPU:ppu|nmi_occured                                   ; NES:nes|PPU:ppu|nmi_occured                                                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|PPU:ppu|ClockGen:clock|is_pre_render                  ; NES:nes|PPU:ppu|ClockGen:clock|is_pre_render                                                                                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|spr_overflow             ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|spr_overflow                                                                               ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite0|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite0|pix2[7]                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite1|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite1|pix2[7]                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite2|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite2|pix2[7]                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|Mapper234:map234|inner_prg   ; NES:nes|MultiMapper:multi_mapper|Mapper234:map234|inner_prg                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|SquareChan:Sq1|Envelope[1]                    ; NES:nes|APU:apu|SquareChan:Sq1|Envelope[1]                                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|SquareChan:Sq1|Envelope[3]                    ; NES:nes|APU:apu|SquareChan:Sq1|Envelope[3]                                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|SquareChan:Sq2|SeqPos[1]                      ; NES:nes|APU:apu|SquareChan:Sq2|SeqPos[1]                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|SquareChan:Sq2|SweepDivider[1]                ; NES:nes|APU:apu|SquareChan:Sq2|SweepDivider[1]                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|SquareChan:Sq2|SweepDivider[2]                ; NES:nes|APU:apu|SquareChan:Sq2|SweepDivider[2]                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|DmcChan:Dmc|ShiftReg[7]                       ; NES:nes|APU:apu|DmcChan:Dmc|ShiftReg[7]                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MemoryMultiplex:mem|saved_prg_write                   ; NES:nes|MemoryMultiplex:mem|saved_prg_write                                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|DmaController:dma|dmc_state                           ; NES:nes|DmaController:dma|dmc_state                                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|prg_protect_2      ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|prg_protect_2                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|prg_protect_1      ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|prg_protect_1                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|DmcChan:Dmc|IrqActive                         ; NES:nes|APU:apu|DmcChan:Dmc|IrqActive                                                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|CPU:cpu|P[0]                                          ; NES:nes|CPU:cpu|P[0]                                                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|DmcChan:Dmc|ActivationDelay[1]                ; NES:nes|APU:apu|DmcChan:Dmc|ActivationDelay[1]                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|mirroring      ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|mirroring                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|mapper47_multicart ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|mapper47_multicart                                                                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|mirroring          ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|mirroring                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|MMC2:mmc2|mirroring          ; NES:nes|MultiMapper:multi_mapper|MMC2:mmc2|mirroring                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|irq_cycle_mode ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|irq_cycle_mode                                                                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|CPU:cpu|P[3]                                          ; NES:nes|CPU:cpu|P[3]                                                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|CPU:cpu|P[2]                                          ; NES:nes|CPU:cpu|P[2]                                                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MemoryMultiplex:mem|saved_prg_read                    ; NES:nes|MemoryMultiplex:mem|saved_prg_read                                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|SquareChan:Sq2|LenCtr[0]                      ; NES:nes|APU:apu|SquareChan:Sq2|LenCtr[0]                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|NoiseChan:Noi|LenCtr[0]                       ; NES:nes|APU:apu|NoiseChan:Noi|LenCtr[0]                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|DmaController:dma|spr_state[0]                        ; NES:nes|DmaController:dma|spr_state[0]                                                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|SquareChan:Sq1|LenCtr[0]                      ; NES:nes|APU:apu|SquareChan:Sq1|LenCtr[0]                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|MMC2:mmc2|latch_0            ; NES:nes|MultiMapper:multi_mapper|MMC2:mmc2|latch_0                                                                              ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|MMC2:mmc2|latch_1            ; NES:nes|MultiMapper:multi_mapper|MMC2:mmc2|latch_1                                                                              ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_last           ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_last                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|irq_enable         ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|irq_enable                                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|irq            ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|irq                                                                              ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|irq_reload     ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|irq_reload                                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|irq_reload         ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|irq_reload                                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|irq_enable     ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|irq_enable                                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|CPU:cpu|LastNMI                                       ; NES:nes|CPU:cpu|LastNMI                                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|DmcChan:Dmc|BitsUsed[2]                       ; NES:nes|APU:apu|DmcChan:Dmc|BitsUsed[2]                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|DmcChan:Dmc|BitsUsed[1]                       ; NES:nes|APU:apu|DmcChan:Dmc|BitsUsed[1]                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|DmcChan:Dmc|BitsUsed[0]                       ; NES:nes|APU:apu|DmcChan:Dmc|BitsUsed[0]                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|mapper_irq_delayed                                    ; NES:nes|mapper_irq_delayed                                                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|want_irq       ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|want_irq                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; Hq2x:hq2x|offs[0]                                             ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a8~porta_address_reg0                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.183      ;
; 0.455 ; Hq2x:hq2x|y[0]                                                ; Hq2x:hq2x|y[0]                                                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|last_in_split_area ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|last_in_split_area                                                                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; VgaDriver:vga|vga_v                                           ; VgaDriver:vga|vga_v                                                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; VgaDriver:vga|vga_h                                           ; VgaDriver:vga|vga_h                                                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Hq2x:hq2x|first_pixel                                         ; Hq2x:hq2x|first_pixel                                                                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Hq2x:hq2x|yshort[1]                                           ; Hq2x:hq2x|yshort[1]                                                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Hq2x:hq2x|yshort[0]                                           ; Hq2x:hq2x|yshort[0]                                                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; joypad_bits2[7]                                               ; joypad_bits2[7]                                                                                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[5]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[5]                                                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[4]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[4]                                                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[2]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[2]                                                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[3]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[3]                                                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[1]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[1]                                                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|p[2]                     ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|p[2]                                                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|p[1]                     ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|p[1]                                                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite7|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite7|pix1[7]                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite7|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite7|pix2[7]                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite0|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite0|pix1[7]                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite1|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite1|pix1[7]                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite2|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite2|pix1[7]                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite3|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite3|pix1[7]                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite3|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite3|pix2[7]                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite4|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite4|pix1[7]                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite4|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite4|pix2[7]                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite5|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite5|pix1[7]                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite5|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite5|pix2[7]                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite6|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite6|pix1[7]                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite6|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite6|pix2[7]                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; NES:nes|PPU:ppu|LoopyGen:loopy0|ppu_address_latch             ; NES:nes|PPU:ppu|LoopyGen:loopy0|ppu_address_latch                                                                               ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                                         ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.406 ; CtrlModule:control|host_bootdata[3]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.138      ;
; 0.407 ; CtrlModule:control|host_bootdata[10]                                                                                                         ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a1~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.139      ;
; 0.409 ; CtrlModule:control|host_bootdata[7]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a5~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.141      ;
; 0.411 ; CtrlModule:control|host_bootdata[16]                                                                                                         ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.143      ;
; 0.412 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[5]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~portb_datain_reg0                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.150      ;
; 0.416 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[25]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_datain_reg0                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.151      ;
; 0.417 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[27]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~portb_datain_reg0                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.151      ;
; 0.417 ; CtrlModule:control|host_bootdata[29]                                                                                                         ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a5~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.149      ;
; 0.417 ; CtrlModule:control|host_bootdata[14]                                                                                                         ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.149      ;
; 0.418 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[13]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~portb_datain_reg0                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.156      ;
; 0.420 ; CtrlModule:control|host_bootdata[13]                                                                                                         ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a5~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.152      ;
; 0.423 ; CtrlModule:control|host_bootdata[6]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.155      ;
; 0.424 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[7]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~portb_datain_reg0                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.159      ;
; 0.426 ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[6]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~porta_datain_reg0                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.467      ; 1.147      ;
; 0.427 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[3]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~portb_datain_reg0                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.162      ;
; 0.428 ; CtrlModule:control|host_bootdata[23]                                                                                                         ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a5~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.160      ;
; 0.429 ; CtrlModule:control|host_bootdata[4]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.161      ;
; 0.429 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[20]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~portb_datain_reg0                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.166      ;
; 0.430 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[24]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_datain_reg0                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.165      ;
; 0.430 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|wrptr_g[7]                             ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.157      ;
; 0.431 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[11]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~portb_datain_reg0                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.165      ;
; 0.432 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[18]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_datain_reg0                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.167      ;
; 0.432 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[9]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~portb_datain_reg0                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.167      ;
; 0.432 ; CtrlModule:control|host_bootdata[31]                                                                                                         ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a5~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.164      ;
; 0.433 ; CtrlModule:control|host_bootdata[27]                                                                                                         ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.165      ;
; 0.434 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[23]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_datain_reg0                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.169      ;
; 0.435 ; CtrlModule:control|host_bootdata[21]                                                                                                         ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a5~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.167      ;
; 0.436 ; CtrlModule:control|host_bootdata[30]                                                                                                         ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.168      ;
; 0.436 ; CtrlModule:control|host_bootdata[22]                                                                                                         ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.168      ;
; 0.436 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[14]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~portb_datain_reg0                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.174      ;
; 0.437 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[29]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a26~portb_datain_reg0                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.172      ;
; 0.438 ; CtrlModule:control|host_bootdata[9]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a1~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.170      ;
; 0.438 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[17]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~portb_datain_reg0                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.485      ; 1.177      ;
; 0.439 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[19]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_datain_reg0                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.174      ;
; 0.439 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[15]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~portb_datain_reg0                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.177      ;
; 0.440 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[31]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_datain_reg0                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.175      ;
; 0.440 ; CtrlModule:control|host_bootdata[24]                                                                                                         ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.172      ;
; 0.441 ; CtrlModule:control|host_bootdata[8]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.173      ;
; 0.442 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[22]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a22~portb_datain_reg0                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.485      ; 1.181      ;
; 0.443 ; CtrlModule:control|host_bootdata[2]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a1~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.175      ;
; 0.443 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[16]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~portb_datain_reg0                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.485      ; 1.182      ;
; 0.444 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|wrptr_g[0]                             ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a5~porta_address_reg0 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.474      ; 1.172      ;
; 0.444 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[6]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~portb_datain_reg0                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.181      ;
; 0.444 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[21]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~portb_datain_reg0                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.182      ;
; 0.447 ; CtrlModule:control|host_bootdata[11]                                                                                                         ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.179      ;
; 0.447 ; CtrlModule:control|host_bootdata[12]                                                                                                         ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.179      ;
; 0.450 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[8]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~portb_datain_reg0                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.188      ;
; 0.454 ; CtrlModule:control|zpu_core_flex:zpu|shift_reg[0]                                                                                            ; CtrlModule:control|zpu_core_flex:zpu|shift_reg[0]                                                                                                               ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; CtrlModule:control|OnScreenDisplay:myosd|vwindowactive                                                                                       ; CtrlModule:control|OnScreenDisplay:myosd|vwindowactive                                                                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|dipswitches[0]                                                                                                            ; CtrlModule:control|dipswitches[0]                                                                                                                               ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|spi_interface:spi|mosi                                                                                                    ; CtrlModule:control|spi_interface:spi|mosi                                                                                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|OnScreenDisplay:myosd|pixelcounter[3]                                                                                     ; CtrlModule:control|OnScreenDisplay:myosd|pixelcounter[3]                                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|OnScreenDisplay:myosd|pixelcounter[2]                                                                                     ; CtrlModule:control|OnScreenDisplay:myosd|pixelcounter[2]                                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|OnScreenDisplay:myosd|pixelcounter[1]                                                                                     ; CtrlModule:control|OnScreenDisplay:myosd|pixelcounter[1]                                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|mem_read[15]                                                                                                              ; CtrlModule:control|mem_read[15]                                                                                                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|kbdrecvreg                                                                                                                ; CtrlModule:control|kbdrecvreg                                                                                                                                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|mem_read[10]                                                                                                              ; CtrlModule:control|mem_read[10]                                                                                                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|mem_read[7]                                                                                                               ; CtrlModule:control|mem_read[7]                                                                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|spi_active                                                                                                                ; CtrlModule:control|spi_active                                                                                                                                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|int_enabled                                                                                                               ; CtrlModule:control|int_enabled                                                                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|mem_read[2]                                                                                                               ; CtrlModule:control|mem_read[2]                                                                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|interrupt_controller:intcontroller|pending[1]                                                                             ; CtrlModule:control|interrupt_controller:intcontroller|pending[1]                                                                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|interrupt_controller:intcontroller|pending[0]                                                                             ; CtrlModule:control|interrupt_controller:intcontroller|pending[0]                                                                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|spi_interface:spi|shiftcnt[3]                                                                                             ; CtrlModule:control|spi_interface:spi|shiftcnt[3]                                                                                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|spi_interface:spi|shiftcnt[1]                                                                                             ; CtrlModule:control|spi_interface:spi|shiftcnt[1]                                                                                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|spi_interface:spi|shiftcnt[2]                                                                                             ; CtrlModule:control|spi_interface:spi|shiftcnt[2]                                                                                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|spi_interface:spi|sck                                                                                                     ; CtrlModule:control|spi_interface:spi|sck                                                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|zpu_core_flex:zpu|inInterrupt                                                                                             ; CtrlModule:control|zpu_core_flex:zpu|inInterrupt                                                                                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|interrupt_controller:intcontroller|pending[3]                                                                             ; CtrlModule:control|interrupt_controller:intcontroller|pending[3]                                                                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|interrupt_controller:intcontroller|int                                                                                    ; CtrlModule:control|interrupt_controller:intcontroller|int                                                                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[0]                                                                                         ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[0]                                                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateRecvBit                                                                               ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateRecvBit                                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[2]                                                                                         ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[2]                                                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[3]                                                                                         ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[3]                                                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[1]                                                                                         ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[1]                                                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateWaitClockHigh                                                                         ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateWaitClockHigh                                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateWaitAck                                                                               ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateWaitAck                                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateWaitHighRecv                                                                          ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateWaitHighRecv                                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateWaitClockLow                                                                          ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateWaitClockLow                                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|io_ps2_com:mykeyboard|clkFilterCnt[3]                                                                                     ; CtrlModule:control|io_ps2_com:mykeyboard|clkFilterCnt[3]                                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|io_ps2_com:mykeyboard|clkFilterCnt[1]                                                                                     ; CtrlModule:control|io_ps2_com:mykeyboard|clkFilterCnt[1]                                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|io_ps2_com:mykeyboard|clkFilterCnt[2]                                                                                     ; CtrlModule:control|io_ps2_com:mykeyboard|clkFilterCnt[2]                                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|zpu_core_flex:zpu|state.State_WriteIODone                                                                                 ; CtrlModule:control|zpu_core_flex:zpu|state.State_WriteIODone                                                                                                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|zpu_core_flex:zpu|state.State_Shift                                                                                       ; CtrlModule:control|zpu_core_flex:zpu|state.State_Shift                                                                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|zpu_core_flex:zpu|state.State_Store                                                                                       ; CtrlModule:control|zpu_core_flex:zpu|state.State_Store                                                                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|zpu_core_flex:zpu|state.State_WriteIO                                                                                     ; CtrlModule:control|zpu_core_flex:zpu|state.State_WriteIO                                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|zpu_core_flex:zpu|state.State_ReadIO                                                                                      ; CtrlModule:control|zpu_core_flex:zpu|state.State_ReadIO                                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; skip_fifo                                                                                                                                    ; skip_fifo                                                                                                                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; read_fifo                                                                                                                                    ; read_fifo                                                                                                                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; write_fifo                                                                                                                                   ; write_fifo                                                                                                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bootdata_ack                                                                                                                                 ; bootdata_ack                                                                                                                                                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|host_bootdata_req                                                                                                         ; CtrlModule:control|host_bootdata_req                                                                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; CtrlModule:control|OnScreenDisplay:myosd|hwindowactive                                                                                       ; CtrlModule:control|OnScreenDisplay:myosd|hwindowactive                                                                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; OSD_Overlay:osd|scanline                                                                                                                     ; OSD_Overlay:osd|scanline                                                                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                       ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 6.252 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.172     ; 5.245      ;
; 6.252 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.172     ; 5.245      ;
; 6.252 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[2] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.172     ; 5.245      ;
; 6.252 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[3] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.172     ; 5.245      ;
; 6.252 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[4] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.172     ; 5.245      ;
; 6.252 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[5] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.172     ; 5.245      ;
; 6.252 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[6] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.172     ; 5.245      ;
; 6.252 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[7] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.172     ; 5.245      ;
; 6.252 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[8] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.172     ; 5.245      ;
; 6.252 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[9] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.172     ; 5.245      ;
; 6.578 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|DACout        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.168     ; 4.923      ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                       ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 4.054 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|DACout        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.221      ; 4.509      ;
; 4.318 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.217      ; 4.769      ;
; 4.318 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.217      ; 4.769      ;
; 4.318 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[2] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.217      ; 4.769      ;
; 4.318 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[3] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.217      ; 4.769      ;
; 4.318 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[4] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.217      ; 4.769      ;
; 4.318 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[5] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.217      ; 4.769      ;
; 4.318 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[6] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.217      ; 4.769      ;
; 4.318 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[7] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.217      ; 4.769      ;
; 4.318 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[8] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.217      ; 4.769      ;
; 4.318 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[9] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.217      ; 4.769      ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 11
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.411 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                            ;
+-----------+-----------------+---------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                              ; Note ;
+-----------+-----------------+---------------------------------------------------------+------+
; 29.83 MHz ; 29.83 MHz       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 66.48 MHz ; 66.48 MHz       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ;      ;
+-----------+-----------------+---------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                               ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; -3.375 ; -39.384       ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 2.957  ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                               ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.390 ; 0.000         ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.390 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                           ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 6.538 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                            ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 3.646 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 5.474  ; 0.000         ;
; clk1_50                                                 ; 9.866  ; 0.000         ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 22.934 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                            ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -3.375 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.436     ; 14.607     ;
; -3.323 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.433     ; 14.558     ;
; -3.240 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.423     ; 14.485     ;
; -3.232 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.435     ; 14.465     ;
; -3.226 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.420     ; 14.474     ;
; -3.226 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.423     ; 14.471     ;
; -3.213 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.432     ; 14.449     ;
; -3.188 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.437     ; 14.419     ;
; -3.160 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.439     ; 14.389     ;
; -3.146 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.433     ; 14.381     ;
; -3.108 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.433     ; 14.343     ;
; -3.107 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.418     ; 14.357     ;
; -3.105 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.437     ; 14.336     ;
; -3.077 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.433     ; 14.312     ;
; -3.043 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a22~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.440     ; 14.271     ;
; -3.029 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.433     ; 14.264     ;
; -3.027 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.436     ; 14.259     ;
; -3.023 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.418     ; 14.273     ;
; -3.023 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.435     ; 14.256     ;
; -2.988 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.435     ; 14.221     ;
; -2.987 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a26~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.431     ; 14.224     ;
; -2.983 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a12~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.431     ; 14.220     ;
; -2.903 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.439     ; 14.132     ;
; -2.902 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a12~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.431     ; 14.139     ;
; -2.894 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a0~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.437     ; 14.125     ;
; -2.864 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a22~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.440     ; 14.092     ;
; -2.859 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a26~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.431     ; 14.096     ;
; -2.859 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.013      ; 14.540     ;
; -2.856 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.063      ; 14.587     ;
; -2.846 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.420     ; 14.094     ;
; -2.839 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.022      ; 14.529     ;
; -2.837 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a0~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.437     ; 14.068     ;
; -2.807 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.016      ; 14.491     ;
; -2.804 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.066      ; 14.538     ;
; -2.787 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.025      ; 14.480     ;
; -2.771 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[26] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.423     ; 14.016     ;
; -2.725 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.022      ; 14.415     ;
; -2.724 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.026      ; 14.418     ;
; -2.721 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.076      ; 14.465     ;
; -2.719 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[26] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.420     ; 13.967     ;
; -2.717 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.026      ; 14.411     ;
; -2.716 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.014      ; 14.398     ;
; -2.713 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.064      ; 14.445     ;
; -2.710 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.029      ; 14.407     ;
; -2.707 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.079      ; 14.454     ;
; -2.707 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.076      ; 14.451     ;
; -2.704 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.035      ; 14.407     ;
; -2.697 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.035      ; 14.400     ;
; -2.697 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.017      ; 14.382     ;
; -2.696 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.023      ; 14.387     ;
; -2.694 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.067      ; 14.429     ;
; -2.690 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.038      ; 14.396     ;
; -2.677 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.026      ; 14.371     ;
; -2.673 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.025      ; 14.366     ;
; -2.672 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.012      ; 14.352     ;
; -2.669 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.062      ; 14.399     ;
; -2.652 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.021      ; 14.341     ;
; -2.644 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.010      ; 14.322     ;
; -2.641 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.433     ; 13.876     ;
; -2.641 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.060      ; 14.369     ;
; -2.636 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[26] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.410     ; 13.894     ;
; -2.630 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.016      ; 14.314     ;
; -2.628 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[26] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.422     ; 13.874     ;
; -2.627 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.066      ; 14.361     ;
; -2.624 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.019      ; 14.311     ;
; -2.622 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[26] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.407     ; 13.883     ;
; -2.622 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[26] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.410     ; 13.880     ;
; -2.617 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.432     ; 13.853     ;
; -2.610 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.025      ; 14.303     ;
; -2.609 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[26] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.419     ; 13.858     ;
; -2.596 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.012      ; 14.276     ;
; -2.592 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.016      ; 14.276     ;
; -2.591 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.031      ; 14.290     ;
; -2.590 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.035      ; 14.293     ;
; -2.589 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.066      ; 14.323     ;
; -2.588 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.081      ; 14.337     ;
; -2.586 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.062      ; 14.316     ;
; -2.584 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[26] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.424     ; 13.828     ;
; -2.582 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.023      ; 14.273     ;
; -2.576 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.021      ; 14.265     ;
; -2.576 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.038      ; 14.282     ;
; -2.576 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.035      ; 14.279     ;
; -2.572 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.025      ; 14.265     ;
; -2.571 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.040      ; 14.279     ;
; -2.563 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.026      ; 14.257     ;
; -2.561 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.016      ; 14.245     ;
; -2.558 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.066      ; 14.292     ;
; -2.556 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[26] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.426     ; 13.798     ;
; -2.552 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[23] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.423     ; 13.797     ;
; -2.549 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.435     ; 13.782     ;
; -2.542 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[26] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.420     ; 13.790     ;
; -2.541 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.025      ; 14.234     ;
; -2.538 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.021      ; 14.227     ;
; -2.527 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a22~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.009      ; 14.204     ;
; -2.524 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a22~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.059      ; 14.251     ;
; -2.520 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.016      ; 14.204     ;
; -2.518 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.013      ; 14.199     ;
; -2.510 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.066      ; 14.244     ;
; -2.510 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.019      ; 14.197     ;
; -2.509 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[22] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.437     ; 13.740     ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                       ;
+-------+---------------------------------+----------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                              ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 2.957 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|P[7]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.155     ; 8.558      ;
; 2.957 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|P[1]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.155     ; 8.558      ;
; 3.277 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|A[7]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.151     ; 8.242      ;
; 3.277 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|A[6]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.151     ; 8.242      ;
; 3.277 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|A[5]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.151     ; 8.242      ;
; 3.277 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|A[4]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.151     ; 8.242      ;
; 3.277 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|A[2]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.151     ; 8.242      ;
; 3.277 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|A[0]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.151     ; 8.242      ;
; 3.410 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|IsNMIInterrupt                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.152     ; 8.108      ;
; 3.559 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|P[6]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.150     ; 7.961      ;
; 3.674 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[6]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.159     ; 7.837      ;
; 3.674 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[0]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.159     ; 7.837      ;
; 3.674 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[1]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.159     ; 7.837      ;
; 3.674 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[4]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.159     ; 7.837      ;
; 3.674 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[2]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.159     ; 7.837      ;
; 3.674 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[3]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.159     ; 7.837      ;
; 3.716 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.155     ; 7.799      ;
; 3.716 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[7] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.155     ; 7.799      ;
; 3.738 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[6] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.154     ; 7.778      ;
; 3.783 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|P[3]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.150     ; 7.737      ;
; 3.788 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[5] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.159     ; 7.723      ;
; 3.789 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[0]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.151     ; 7.730      ;
; 3.789 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[3]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.151     ; 7.730      ;
; 3.789 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[7]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.151     ; 7.730      ;
; 3.789 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[2]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.151     ; 7.730      ;
; 3.789 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[4]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.151     ; 7.730      ;
; 3.789 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[6]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.151     ; 7.730      ;
; 3.789 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[5]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.151     ; 7.730      ;
; 3.789 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[1]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.151     ; 7.730      ;
; 3.842 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[15]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.154     ; 7.674      ;
; 3.842 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[6]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.154     ; 7.674      ;
; 3.842 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[17]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.154     ; 7.674      ;
; 3.842 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[9]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.154     ; 7.674      ;
; 3.842 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[0]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.154     ; 7.674      ;
; 3.885 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[16]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.155     ; 7.630      ;
; 3.886 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|A[1]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.154     ; 7.630      ;
; 3.886 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|A[3]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.154     ; 7.630      ;
; 3.921 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|GotInterrupt                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.150     ; 7.599      ;
; 3.932 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|IsResetInterrupt                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.155     ; 7.583      ;
; 3.949 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~47                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.164     ; 7.557      ;
; 3.949 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~42                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.164     ; 7.557      ;
; 3.951 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq2|SweepShift[1]                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.159     ; 7.560      ;
; 3.951 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq2|SweepShift[2]                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.159     ; 7.560      ;
; 3.951 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq2|SweepShift[0]                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.159     ; 7.560      ;
; 3.951 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq2|SweepEnable                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.159     ; 7.560      ;
; 3.957 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[5]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.155     ; 7.558      ;
; 3.982 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq2|SweepNegate                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.159     ; 7.529      ;
; 4.033 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~43                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.178     ; 7.459      ;
; 4.033 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~46                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.178     ; 7.459      ;
; 4.033 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~45                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.178     ; 7.459      ;
; 4.033 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~44                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.178     ; 7.459      ;
; 4.064 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[6]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.151     ; 7.455      ;
; 4.064 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[4]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.151     ; 7.455      ;
; 4.064 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[0]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.151     ; 7.455      ;
; 4.069 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_bank_0[5]             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.152     ; 7.449      ;
; 4.069 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_bank_0[7]             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.152     ; 7.449      ;
; 4.086 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[7]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.154     ; 7.430      ;
; 4.086 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[1]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.154     ; 7.430      ;
; 4.086 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[2]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.154     ; 7.430      ;
; 4.086 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[3]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.154     ; 7.430      ;
; 4.091 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[3]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.154     ; 7.425      ;
; 4.091 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[0]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.154     ; 7.425      ;
; 4.091 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[2]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.154     ; 7.425      ;
; 4.091 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[4]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.154     ; 7.425      ;
; 4.091 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[7]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.154     ; 7.425      ;
; 4.091 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[5]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.154     ; 7.425      ;
; 4.091 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[6]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.154     ; 7.425      ;
; 4.091 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[1]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.154     ; 7.425      ;
; 4.096 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|P[2]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.150     ; 7.424      ;
; 4.105 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[3]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.154     ; 7.411      ;
; 4.105 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[4] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.154     ; 7.411      ;
; 4.105 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[5]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.154     ; 7.411      ;
; 4.105 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[10]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.154     ; 7.411      ;
; 4.105 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[18]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.154     ; 7.411      ;
; 4.108 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_bank_4[5]             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.152     ; 7.410      ;
; 4.108 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_bank_4[7]             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.152     ; 7.410      ;
; 4.110 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[3] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.156     ; 7.404      ;
; 4.110 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[2] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.156     ; 7.404      ;
; 4.110 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.156     ; 7.404      ;
; 4.140 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_bank_1[7]             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.162     ; 7.368      ;
; 4.140 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_bank_1[0]             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.162     ; 7.368      ;
; 4.140 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_bank_1[1]             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.162     ; 7.368      ;
; 4.140 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_bank_1[2]             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.162     ; 7.368      ;
; 4.140 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_bank_1[3]             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.162     ; 7.368      ;
; 4.140 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_bank_1[4]             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.162     ; 7.368      ;
; 4.140 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_bank_1[5]             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.162     ; 7.368      ;
; 4.140 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_bank_1[6]             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.162     ; 7.368      ;
; 4.146 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~37                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.152     ; 7.372      ;
; 4.146 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~39                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.152     ; 7.372      ;
; 4.146 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~41                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.152     ; 7.372      ;
; 4.146 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~36                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.152     ; 7.372      ;
; 4.147 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|IR[1]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.150     ; 7.373      ;
; 4.147 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|IR[0]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.150     ; 7.373      ;
; 4.147 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|IR[2]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.150     ; 7.373      ;
; 4.147 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|IR[6]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.150     ; 7.373      ;
; 4.147 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|IR[5]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.150     ; 7.373      ;
; 4.147 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|IR[7]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.150     ; 7.373      ;
; 4.148 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~127                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.178     ; 7.344      ;
; 4.148 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~130                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.178     ; 7.344      ;
; 4.148 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~129                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.178     ; 7.344      ;
+-------+---------------------------------+----------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                         ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.390 ; Hq2x:hq2x|Curr0[1]                                            ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.042      ;
; 0.398 ; Hq2x:hq2x|Curr0[3]                                            ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.050      ;
; 0.402 ; MemoryController:memory|MemAdrReg[18]                         ; MemoryController:memory|MemAdrReg[18]                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|MultiMapper:multi_mapper|NesEvent:nesev|unlocked      ; NES:nes|MultiMapper:multi_mapper|NesEvent:nesev|unlocked                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|MultiMapper:multi_mapper|Mapper28:map28|mode[0]       ; NES:nes|MultiMapper:multi_mapper|Mapper28:map28|mode[0]                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|MultiMapper:multi_mapper|Mapper28:map28|mode[1]       ; NES:nes|MultiMapper:multi_mapper|Mapper28:map28|mode[1]                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; joypad_bits2[7]                                               ; joypad_bits2[7]                                                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; joypad_bits[7]                                                ; joypad_bits[7]                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|PPU:ppu|sprite0_hit_bg                                ; NES:nes|PPU:ppu|sprite0_hit_bg                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|p[2]                     ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|p[2]                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|p[1]                     ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|p[1]                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|PPU:ppu|ClockGen:clock|second_frame                   ; NES:nes|PPU:ppu|ClockGen:clock|second_frame                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|PPU:ppu|ClockGen:clock|is_in_vblank                   ; NES:nes|PPU:ppu|ClockGen:clock|is_in_vblank                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|PPU:ppu|nmi_occured                                   ; NES:nes|PPU:ppu|nmi_occured                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|PPU:ppu|ClockGen:clock|is_pre_render                  ; NES:nes|PPU:ppu|ClockGen:clock|is_pre_render                                                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|spr_overflow             ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|spr_overflow                                               ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|MultiMapper:multi_mapper|Mapper234:map234|inner_prg   ; NES:nes|MultiMapper:multi_mapper|Mapper234:map234|inner_prg                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|APU:apu|SquareChan:Sq1|SweepDivider[1]                ; NES:nes|APU:apu|SquareChan:Sq1|SweepDivider[1]                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|APU:apu|DmcChan:Dmc|HasShiftReg                       ; NES:nes|APU:apu|DmcChan:Dmc|HasShiftReg                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|APU:apu|DmcChan:Dmc|ShiftReg[7]                       ; NES:nes|APU:apu|DmcChan:Dmc|ShiftReg[7]                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|APU:apu|DmcChan:Dmc|Dac[0]                            ; NES:nes|APU:apu|DmcChan:Dmc|Dac[0]                                                              ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|MemoryMultiplex:mem|saved_prg_write                   ; NES:nes|MemoryMultiplex:mem|saved_prg_write                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|DmaController:dma|dmc_state                           ; NES:nes|DmaController:dma|dmc_state                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|prg_protect_2      ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|prg_protect_2                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|prg_protect_1      ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|prg_protect_1                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|irq_enable         ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|irq_enable                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|CPU:cpu|P[0]                                          ; NES:nes|CPU:cpu|P[0]                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|CPU:cpu|P[3]                                          ; NES:nes|CPU:cpu|P[3]                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|MemoryMultiplex:mem|saved_prg_read                    ; NES:nes|MemoryMultiplex:mem|saved_prg_read                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|APU:apu|NoiseChan:Noi|LenCtr[0]                       ; NES:nes|APU:apu|NoiseChan:Noi|LenCtr[0]                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|DmaController:dma|spr_state[0]                        ; NES:nes|DmaController:dma|spr_state[0]                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|MultiMapper:multi_mapper|MMC2:mmc2|latch_0            ; NES:nes|MultiMapper:multi_mapper|MMC2:mmc2|latch_0                                              ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|MultiMapper:multi_mapper|MMC2:mmc2|latch_1            ; NES:nes|MultiMapper:multi_mapper|MMC2:mmc2|latch_1                                              ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_last           ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_last                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|APU:apu|DmcChan:Dmc|HasSampleBuffer                   ; NES:nes|APU:apu|DmcChan:Dmc|HasSampleBuffer                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|CPU:cpu|LastNMI                                       ; NES:nes|CPU:cpu|LastNMI                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|APU:apu|DmcChan:Dmc|BitsUsed[2]                       ; NES:nes|APU:apu|DmcChan:Dmc|BitsUsed[2]                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|APU:apu|DmcChan:Dmc|BitsUsed[1]                       ; NES:nes|APU:apu|DmcChan:Dmc|BitsUsed[1]                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|APU:apu|DmcChan:Dmc|BitsUsed[0]                       ; NES:nes|APU:apu|DmcChan:Dmc|BitsUsed[0]                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|APU:apu|DmcChan:Dmc|Cycles[0]                         ; NES:nes|APU:apu|DmcChan:Dmc|Cycles[0]                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|mapper_irq_delayed                                    ; NES:nes|mapper_irq_delayed                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; nes_ce[1]                                                     ; nes_ce[1]                                                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; Hq2x:hq2x|y[0]                                                ; Hq2x:hq2x|y[0]                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|last_in_split_area ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|last_in_split_area                                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; VgaDriver:vga|vga_v                                           ; VgaDriver:vga|vga_v                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; VgaDriver:vga|vga_h                                           ; VgaDriver:vga|vga_h                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Hq2x:hq2x|first_pixel                                         ; Hq2x:hq2x|first_pixel                                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Hq2x:hq2x|yshort[1]                                           ; Hq2x:hq2x|yshort[1]                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Hq2x:hq2x|yshort[0]                                           ; Hq2x:hq2x|yshort[0]                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|a12_ctr[3]         ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|a12_ctr[3]                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|a12_ctr[1]         ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|a12_ctr[1]                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|a12_ctr[2]         ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|a12_ctr[2]                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[6]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[6]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[5]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[5]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[4]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[4]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[2]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[2]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[3]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[3]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[1]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[1]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|sprite0_curr             ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|sprite0_curr                                               ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|sprite0                  ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|sprite0                                                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite7|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite7|pix1[7]                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite7|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite7|pix2[7]                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite0|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite0|pix1[7]                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite0|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite0|pix2[7]                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite1|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite1|pix1[7]                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite1|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite1|pix2[7]                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite2|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite2|pix1[7]                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite2|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite2|pix2[7]                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite3|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite3|pix1[7]                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite3|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite3|pix2[7]                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite4|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite4|pix1[7]                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite4|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite4|pix2[7]                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite5|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite5|pix1[7]                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite5|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite5|pix2[7]                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite6|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite6|pix1[7]                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite6|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite6|pix2[7]                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|LoopyGen:loopy0|ppu_address_latch             ; NES:nes|PPU:ppu|LoopyGen:loopy0|ppu_address_latch                                               ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|APU:apu|SquareChan:Sq1|SeqPos[1]                      ; NES:nes|APU:apu|SquareChan:Sq1|SeqPos[1]                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|APU:apu|SquareChan:Sq1|Envelope[1]                    ; NES:nes|APU:apu|SquareChan:Sq1|Envelope[1]                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|APU:apu|SquareChan:Sq1|Envelope[3]                    ; NES:nes|APU:apu|SquareChan:Sq1|Envelope[3]                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|APU:apu|SquareChan:Sq1|EnvDoReset                     ; NES:nes|APU:apu|SquareChan:Sq1|EnvDoReset                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|APU:apu|SquareChan:Sq2|SeqPos[1]                      ; NES:nes|APU:apu|SquareChan:Sq2|SeqPos[1]                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|APU:apu|SquareChan:Sq2|SweepDivider[1]                ; NES:nes|APU:apu|SquareChan:Sq2|SweepDivider[1]                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|APU:apu|SquareChan:Sq2|SweepDivider[2]                ; NES:nes|APU:apu|SquareChan:Sq2|SweepDivider[2]                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|APU:apu|SquareChan:Sq2|Envelope[1]                    ; NES:nes|APU:apu|SquareChan:Sq2|Envelope[1]                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|APU:apu|SquareChan:Sq2|Envelope[3]                    ; NES:nes|APU:apu|SquareChan:Sq2|Envelope[3]                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|APU:apu|SquareChan:Sq2|EnvDoReset                     ; NES:nes|APU:apu|SquareChan:Sq2|EnvDoReset                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|APU:apu|NoiseChan:Noi|Envelope[3]                     ; NES:nes|APU:apu|NoiseChan:Noi|Envelope[3]                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|APU:apu|NoiseChan:Noi|Envelope[1]                     ; NES:nes|APU:apu|NoiseChan:Noi|Envelope[1]                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|APU:apu|NoiseChan:Noi|EnvDoReset                      ; NES:nes|APU:apu|NoiseChan:Noi|EnvDoReset                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|APU:apu|NoiseChan:Noi|Shift[0]                        ; NES:nes|APU:apu|NoiseChan:Noi|Shift[0]                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|APU:apu|TriangleChan:Tri|LinHalt                      ; NES:nes|APU:apu|TriangleChan:Tri|LinHalt                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|APU:apu|DmcChan:Dmc|IrqActive                         ; NES:nes|APU:apu|DmcChan:Dmc|IrqActive                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|APU:apu|DmcChan:Dmc|ActivationDelay[1]                ; NES:nes|APU:apu|DmcChan:Dmc|ActivationDelay[1]                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|mirroring      ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|mirroring                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|mapper47_multicart ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|mapper47_multicart                                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|mirroring          ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|mirroring                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|MultiMapper:multi_mapper|MMC2:mmc2|mirroring          ; NES:nes|MultiMapper:multi_mapper|MMC2:mmc2|mirroring                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|irq_cycle_mode ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|irq_cycle_mode                                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|CPU:cpu|P[2]                                          ; NES:nes|CPU:cpu|P[2]                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                         ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.390 ; CtrlModule:control|host_bootdata[3]                                                                                                           ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.042      ;
; 0.391 ; CtrlModule:control|host_bootdata[10]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a1~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.043      ;
; 0.392 ; CtrlModule:control|host_bootdata[7]                                                                                                           ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a5~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.045      ;
; 0.395 ; CtrlModule:control|host_bootdata[16]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.047      ;
; 0.395 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[5]                                                                                             ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~portb_datain_reg0                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.053      ;
; 0.398 ; CtrlModule:control|host_bootdata[29]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a5~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.050      ;
; 0.398 ; CtrlModule:control|host_bootdata[14]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.050      ;
; 0.399 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[25]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_datain_reg0                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.054      ;
; 0.400 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[27]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~portb_datain_reg0                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.054      ;
; 0.401 ; CtrlModule:control|host_bootdata[13]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a5~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.053      ;
; 0.402 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[13]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~portb_datain_reg0                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.061      ;
; 0.403 ; CtrlModule:control|OnScreenDisplay:myosd|vwindowactive                                                                                        ; CtrlModule:control|OnScreenDisplay:myosd|vwindowactive                                                                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; OSD_Overlay:osd|scanline                                                                                                                      ; OSD_Overlay:osd|scanline                                                                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|spi_interface:spi|mosi                                                                                                     ; CtrlModule:control|spi_interface:spi|mosi                                                                                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|mem_read[15]                                                                                                               ; CtrlModule:control|mem_read[15]                                                                                                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|kbdrecvreg                                                                                                                 ; CtrlModule:control|kbdrecvreg                                                                                                                                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|mem_read[10]                                                                                                               ; CtrlModule:control|mem_read[10]                                                                                                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|mem_read[7]                                                                                                                ; CtrlModule:control|mem_read[7]                                                                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|spi_active                                                                                                                 ; CtrlModule:control|spi_active                                                                                                                                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|int_enabled                                                                                                                ; CtrlModule:control|int_enabled                                                                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|mem_read[2]                                                                                                                ; CtrlModule:control|mem_read[2]                                                                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|interrupt_controller:intcontroller|pending[1]                                                                              ; CtrlModule:control|interrupt_controller:intcontroller|pending[1]                                                                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|interrupt_controller:intcontroller|pending[0]                                                                              ; CtrlModule:control|interrupt_controller:intcontroller|pending[0]                                                                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|spi_interface:spi|shiftcnt[3]                                                                                              ; CtrlModule:control|spi_interface:spi|shiftcnt[3]                                                                                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|spi_interface:spi|shiftcnt[1]                                                                                              ; CtrlModule:control|spi_interface:spi|shiftcnt[1]                                                                                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|spi_interface:spi|shiftcnt[2]                                                                                              ; CtrlModule:control|spi_interface:spi|shiftcnt[2]                                                                                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|spi_interface:spi|sck                                                                                                      ; CtrlModule:control|spi_interface:spi|sck                                                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|zpu_core_flex:zpu|inInterrupt                                                                                              ; CtrlModule:control|zpu_core_flex:zpu|inInterrupt                                                                                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|interrupt_controller:intcontroller|pending[3]                                                                              ; CtrlModule:control|interrupt_controller:intcontroller|pending[3]                                                                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|interrupt_controller:intcontroller|int                                                                                     ; CtrlModule:control|interrupt_controller:intcontroller|int                                                                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|host_bootdata[6]                                                                                                           ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.055      ;
; 0.403 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7  ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6  ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8  ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9  ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[0]                                                                                          ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[0]                                                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateRecvBit                                                                                ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateRecvBit                                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[2]                                                                                          ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[2]                                                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[3]                                                                                          ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[3]                                                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[1]                                                                                          ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[1]                                                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateWaitClockHigh                                                                          ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateWaitClockHigh                                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateWaitAck                                                                                ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateWaitAck                                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateWaitHighRecv                                                                           ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateWaitHighRecv                                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateWaitClockLow                                                                           ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateWaitClockLow                                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|io_ps2_com:mykeyboard|clkFilterCnt[3]                                                                                      ; CtrlModule:control|io_ps2_com:mykeyboard|clkFilterCnt[3]                                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|io_ps2_com:mykeyboard|clkFilterCnt[1]                                                                                      ; CtrlModule:control|io_ps2_com:mykeyboard|clkFilterCnt[1]                                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|io_ps2_com:mykeyboard|clkFilterCnt[2]                                                                                      ; CtrlModule:control|io_ps2_com:mykeyboard|clkFilterCnt[2]                                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|zpu_core_flex:zpu|state.State_Shift                                                                                        ; CtrlModule:control|zpu_core_flex:zpu|state.State_Shift                                                                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|zpu_core_flex:zpu|shift_reg[0]                                                                                             ; CtrlModule:control|zpu_core_flex:zpu|shift_reg[0]                                                                                                               ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; skip_fifo                                                                                                                                     ; skip_fifo                                                                                                                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; read_fifo                                                                                                                                     ; read_fifo                                                                                                                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; write_fifo                                                                                                                                    ; write_fifo                                                                                                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bootdata_ack                                                                                                                                  ; bootdata_ack                                                                                                                                                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|host_bootdata_req                                                                                                          ; CtrlModule:control|host_bootdata_req                                                                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; CtrlModule:control|OnScreenDisplay:myosd|hwindowactive                                                                                        ; CtrlModule:control|OnScreenDisplay:myosd|hwindowactive                                                                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CtrlModule:control|dipswitches[0]                                                                                                             ; CtrlModule:control|dipswitches[0]                                                                                                                               ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CtrlModule:control|OnScreenDisplay:myosd|pixelcounter[3]                                                                                      ; CtrlModule:control|OnScreenDisplay:myosd|pixelcounter[3]                                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CtrlModule:control|OnScreenDisplay:myosd|pixelcounter[2]                                                                                      ; CtrlModule:control|OnScreenDisplay:myosd|pixelcounter[2]                                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CtrlModule:control|OnScreenDisplay:myosd|pixelcounter[1]                                                                                      ; CtrlModule:control|OnScreenDisplay:myosd|pixelcounter[1]                                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0  ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1  ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2  ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3  ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4  ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5  ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CtrlModule:control|zpu_core_flex:zpu|state.State_WriteIODone                                                                                  ; CtrlModule:control|zpu_core_flex:zpu|state.State_WriteIODone                                                                                                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CtrlModule:control|zpu_core_flex:zpu|state.State_Store                                                                                        ; CtrlModule:control|zpu_core_flex:zpu|state.State_Store                                                                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CtrlModule:control|zpu_core_flex:zpu|state.State_WriteIO                                                                                      ; CtrlModule:control|zpu_core_flex:zpu|state.State_WriteIO                                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CtrlModule:control|zpu_core_flex:zpu|state.State_ReadIO                                                                                       ; CtrlModule:control|zpu_core_flex:zpu|state.State_ReadIO                                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[7]                                                                                             ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~portb_datain_reg0                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.059      ;
; 0.408 ; CtrlModule:control|host_bootdata[4]                                                                                                           ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.060      ;
; 0.408 ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[6]                                                                                             ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~porta_datain_reg0                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.413      ; 1.051      ;
; 0.409 ; CtrlModule:control|host_bootdata[23]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a5~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.061      ;
; 0.409 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|wrptr_g[7]                              ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 1.057      ;
; 0.409 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[3]                                                                                             ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~portb_datain_reg0                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.064      ;
; 0.409 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[20]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~portb_datain_reg0                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.427      ; 1.066      ;
; 0.410 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[24]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_datain_reg0                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.065      ;
; 0.411 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[11]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~portb_datain_reg0                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.065      ;
; 0.412 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[9]                                                                                             ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~portb_datain_reg0                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.067      ;
; 0.413 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[18]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_datain_reg0                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.067      ;
; 0.413 ; CtrlModule:control|host_bootdata[27]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.065      ;
; 0.413 ; CtrlModule:control|host_bootdata[31]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a5~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.065      ;
; 0.414 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[23]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_datain_reg0                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.069      ;
; 0.414 ; CtrlModule:control|host_bootdata[21]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a5~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.066      ;
; 0.415 ; CtrlModule:control|host_bootdata[22]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.067      ;
; 0.415 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[14]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~portb_datain_reg0                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.074      ;
; 0.416 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[29]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a26~portb_datain_reg0                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.071      ;
; 0.417 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[31]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_datain_reg0                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.072      ;
; 0.417 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[15]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~portb_datain_reg0                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.076      ;
; 0.418 ; CtrlModule:control|spi_interface:spi|shiftcnt[0]                                                                                              ; CtrlModule:control|spi_interface:spi|shiftcnt[0]                                                                                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; CtrlModule:control|host_bootdata[30]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.070      ;
; 0.418 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|wrptr_g[0]                              ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a5~porta_address_reg0 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.419      ; 1.067      ;
; 0.418 ; CtrlModule:control|io_ps2_com:mykeyboard|clkFilterCnt[0]                                                                                      ; CtrlModule:control|io_ps2_com:mykeyboard|clkFilterCnt[0]                                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; CtrlModule:control|io_ps2_com:mykeyboard|ena                                                                                                  ; CtrlModule:control|io_ps2_com:mykeyboard|ena                                                                                                                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; boot_state                                                                                                                                    ; boot_state                                                                                                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.684      ;
; 0.419 ; CtrlModule:control|OnScreenDisplay:myosd|pixelcounter[0]                                                                                      ; CtrlModule:control|OnScreenDisplay:myosd|pixelcounter[0]                                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.684      ;
; 0.419 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[19]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_datain_reg0                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.073      ;
; 0.419 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[17]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~portb_datain_reg0                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.078      ;
; 0.420 ; CtrlModule:control|host_bootdata[9]                                                                                                           ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a1~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.072      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                       ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 6.538 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.154     ; 4.978      ;
; 6.538 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.154     ; 4.978      ;
; 6.538 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[2] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.154     ; 4.978      ;
; 6.538 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[3] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.154     ; 4.978      ;
; 6.538 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[4] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.154     ; 4.978      ;
; 6.538 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[5] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.154     ; 4.978      ;
; 6.538 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[6] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.154     ; 4.978      ;
; 6.538 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[7] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.154     ; 4.978      ;
; 6.538 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[8] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.154     ; 4.978      ;
; 6.538 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[9] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.154     ; 4.978      ;
; 6.848 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|DACout        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.150     ; 4.672      ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                       ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 3.646 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|DACout        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.192      ; 4.055      ;
; 3.886 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.189      ; 4.292      ;
; 3.886 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.189      ; 4.292      ;
; 3.886 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[2] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.189      ; 4.292      ;
; 3.886 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[3] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.189      ; 4.292      ;
; 3.886 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[4] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.189      ; 4.292      ;
; 3.886 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[5] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.189      ; 4.292      ;
; 3.886 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[6] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.189      ; 4.292      ;
; 3.886 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[7] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.189      ; 4.292      ;
; 3.886 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[8] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.189      ; 4.292      ;
; 3.886 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[9] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.189      ; 4.292      ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 11
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.899 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                              ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 4.718 ; 0.000         ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 7.570 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                               ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.136 ; 0.000         ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.137 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                           ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 9.103 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                            ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 1.748 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 5.579  ; 0.000         ;
; clk1_50                                                 ; 9.413  ; 0.000         ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 23.080 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                            ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 4.718 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.239     ; 6.696      ;
; 4.741 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.234     ; 6.678      ;
; 4.824 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.235     ; 6.594      ;
; 4.826 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.237     ; 6.590      ;
; 4.828 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.234     ; 6.591      ;
; 4.833 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.223     ; 6.597      ;
; 4.838 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.236     ; 6.579      ;
; 4.845 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.221     ; 6.587      ;
; 4.848 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.239     ; 6.566      ;
; 4.863 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.225     ; 6.565      ;
; 4.881 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.237     ; 6.535      ;
; 4.889 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.233     ; 6.531      ;
; 4.904 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.237     ; 6.512      ;
; 4.908 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.233     ; 6.512      ;
; 4.911 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.237     ; 6.505      ;
; 4.918 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.030     ; 6.705      ;
; 4.922 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.219     ; 6.512      ;
; 4.924 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.235     ; 6.494      ;
; 4.926 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.231     ; 6.496      ;
; 4.936 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.041     ; 6.676      ;
; 4.941 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.025     ; 6.687      ;
; 4.945 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.046     ; 6.662      ;
; 4.954 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.041     ; 6.658      ;
; 4.959 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.036     ; 6.658      ;
; 4.968 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.041     ; 6.644      ;
; 4.975 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[26] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.231     ; 6.447      ;
; 4.977 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.036     ; 6.640      ;
; 4.981 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a12~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.228     ; 6.444      ;
; 4.982 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a22~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.240     ; 6.431      ;
; 4.992 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a26~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.235     ; 6.426      ;
; 4.998 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[26] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.226     ; 6.429      ;
; 5.003 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a26~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.233     ; 6.417      ;
; 5.003 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.221     ; 6.429      ;
; 5.005 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a22~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.238     ; 6.410      ;
; 5.005 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.239     ; 6.409      ;
; 5.013 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a12~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.230     ; 6.410      ;
; 5.024 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.026     ; 6.603      ;
; 5.025 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a0~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.237     ; 6.391      ;
; 5.026 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.028     ; 6.599      ;
; 5.028 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.025     ; 6.600      ;
; 5.033 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.014     ; 6.606      ;
; 5.038 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.027     ; 6.588      ;
; 5.042 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.037     ; 6.574      ;
; 5.044 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.039     ; 6.570      ;
; 5.045 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.012     ; 6.596      ;
; 5.046 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.036     ; 6.571      ;
; 5.048 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.030     ; 6.575      ;
; 5.051 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.042     ; 6.560      ;
; 5.051 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.025     ; 6.577      ;
; 5.053 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.044     ; 6.556      ;
; 5.055 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.041     ; 6.557      ;
; 5.056 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.038     ; 6.559      ;
; 5.059 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a0~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.235     ; 6.359      ;
; 5.060 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.037     ; 6.556      ;
; 5.060 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.030     ; 6.563      ;
; 5.062 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.039     ; 6.552      ;
; 5.063 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.023     ; 6.567      ;
; 5.063 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.223     ; 6.367      ;
; 5.063 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.016     ; 6.574      ;
; 5.064 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.036     ; 6.553      ;
; 5.065 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.043     ; 6.545      ;
; 5.066 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.041     ; 6.546      ;
; 5.069 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.025     ; 6.559      ;
; 5.072 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.028     ; 6.553      ;
; 5.074 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.038     ; 6.541      ;
; 5.075 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.046     ; 6.532      ;
; 5.076 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.232     ; 6.345      ;
; 5.081 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[26] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.227     ; 6.345      ;
; 5.081 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.023     ; 6.549      ;
; 5.081 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.027     ; 6.545      ;
; 5.081 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.028     ; 6.544      ;
; 5.083 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[26] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.229     ; 6.341      ;
; 5.084 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.041     ; 6.528      ;
; 5.085 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[26] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.226     ; 6.342      ;
; 5.089 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.024     ; 6.540      ;
; 5.090 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[26] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.215     ; 6.348      ;
; 5.090 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.032     ; 6.531      ;
; 5.095 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[26] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.228     ; 6.330      ;
; 5.099 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.027     ; 6.527      ;
; 5.099 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.039     ; 6.515      ;
; 5.102 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[26] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.213     ; 6.338      ;
; 5.103 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[23] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.231     ; 6.319      ;
; 5.104 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.028     ; 6.521      ;
; 5.105 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[26] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.231     ; 6.317      ;
; 5.107 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.035     ; 6.511      ;
; 5.108 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.024     ; 6.521      ;
; 5.108 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.044     ; 6.501      ;
; 5.111 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.028     ; 6.514      ;
; 5.116 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.040     ; 6.497      ;
; 5.117 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.039     ; 6.497      ;
; 5.120 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[26] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.217     ; 6.316      ;
; 5.120 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[22] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.240     ; 6.293      ;
; 5.122 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.039     ; 6.492      ;
; 5.122 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.010     ; 6.521      ;
; 5.124 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.026     ; 6.503      ;
; 5.125 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.035     ; 6.493      ;
; 5.126 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[23] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.226     ; 6.301      ;
; 5.126 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.022     ; 6.505      ;
; 5.126 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.035     ; 6.492      ;
; 5.129 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.039     ; 6.485      ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                       ;
+-------+---------------------------------+----------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                              ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 7.570 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|P[7]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.080     ; 4.005      ;
; 7.570 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|P[1]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.080     ; 4.005      ;
; 7.726 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|IsNMIInterrupt                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.077     ; 3.852      ;
; 7.741 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|A[7]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.077     ; 3.837      ;
; 7.741 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|A[6]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.077     ; 3.837      ;
; 7.741 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|A[5]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.077     ; 3.837      ;
; 7.741 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|A[4]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.077     ; 3.837      ;
; 7.741 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|A[2]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.077     ; 3.837      ;
; 7.741 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|A[0]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.077     ; 3.837      ;
; 7.816 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|P[6]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.075     ; 3.764      ;
; 7.859 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[6]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.084     ; 3.712      ;
; 7.859 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[0]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.084     ; 3.712      ;
; 7.859 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[1]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.084     ; 3.712      ;
; 7.859 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[4]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.084     ; 3.712      ;
; 7.859 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[2]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.084     ; 3.712      ;
; 7.859 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[3]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.084     ; 3.712      ;
; 7.893 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[6] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.079     ; 3.683      ;
; 7.899 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.078     ; 3.678      ;
; 7.899 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[7] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.078     ; 3.678      ;
; 7.916 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[5] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.082     ; 3.657      ;
; 7.926 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|P[3]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.075     ; 3.654      ;
; 7.963 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[15]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.077     ; 3.615      ;
; 7.963 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[6]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.077     ; 3.615      ;
; 7.963 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[17]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.077     ; 3.615      ;
; 7.963 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[9]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.077     ; 3.615      ;
; 7.963 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[0]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.077     ; 3.615      ;
; 7.964 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[0]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.077     ; 3.614      ;
; 7.964 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[3]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.077     ; 3.614      ;
; 7.964 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[7]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.077     ; 3.614      ;
; 7.964 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[2]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.077     ; 3.614      ;
; 7.964 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[4]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.077     ; 3.614      ;
; 7.964 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[6]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.077     ; 3.614      ;
; 7.964 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[5]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.077     ; 3.614      ;
; 7.964 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[1]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.077     ; 3.614      ;
; 7.981 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[16]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.079     ; 3.595      ;
; 8.001 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~47                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.084     ; 3.570      ;
; 8.001 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~42                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.084     ; 3.570      ;
; 8.003 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|IsResetInterrupt                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.080     ; 3.572      ;
; 8.009 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|GotInterrupt                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.075     ; 3.571      ;
; 8.014 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[5]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.080     ; 3.561      ;
; 8.016 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|A[1]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.079     ; 3.560      ;
; 8.016 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|A[3]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.079     ; 3.560      ;
; 8.049 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~43                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.094     ; 3.512      ;
; 8.049 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~46                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.094     ; 3.512      ;
; 8.049 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~45                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.094     ; 3.512      ;
; 8.049 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~44                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.094     ; 3.512      ;
; 8.055 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[3]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.080     ; 3.520      ;
; 8.055 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[0]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.080     ; 3.520      ;
; 8.055 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[2]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.080     ; 3.520      ;
; 8.055 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[4]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.080     ; 3.520      ;
; 8.055 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[7]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.080     ; 3.520      ;
; 8.055 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[5]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.080     ; 3.520      ;
; 8.055 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[6]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.080     ; 3.520      ;
; 8.055 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[1]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.080     ; 3.520      ;
; 8.055 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq2|SweepShift[1]                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.082     ; 3.518      ;
; 8.055 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq2|SweepShift[2]                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.082     ; 3.518      ;
; 8.055 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq2|SweepShift[0]                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.082     ; 3.518      ;
; 8.055 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq2|SweepEnable                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.082     ; 3.518      ;
; 8.069 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[3]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.078     ; 3.508      ;
; 8.069 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[4] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.078     ; 3.508      ;
; 8.069 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[5]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.078     ; 3.508      ;
; 8.069 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[10]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.078     ; 3.508      ;
; 8.069 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[18]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.078     ; 3.508      ;
; 8.072 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[6]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.077     ; 3.506      ;
; 8.072 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[4]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.077     ; 3.506      ;
; 8.072 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[0]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.077     ; 3.506      ;
; 8.075 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_bank_0[5]             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.078     ; 3.502      ;
; 8.075 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_bank_0[7]             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.078     ; 3.502      ;
; 8.076 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|P[2]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.076     ; 3.503      ;
; 8.077 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq2|SweepNegate                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.083     ; 3.495      ;
; 8.092 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[3] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.079     ; 3.484      ;
; 8.092 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[2] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.079     ; 3.484      ;
; 8.092 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.079     ; 3.484      ;
; 8.096 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|IR[1]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.075     ; 3.484      ;
; 8.096 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|IR[0]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.075     ; 3.484      ;
; 8.096 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|IR[2]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.075     ; 3.484      ;
; 8.096 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|IR[6]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.075     ; 3.484      ;
; 8.096 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|IR[5]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.075     ; 3.484      ;
; 8.096 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|IR[7]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.075     ; 3.484      ;
; 8.098 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_bank_4[5]             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.078     ; 3.479      ;
; 8.098 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_bank_4[7]             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.078     ; 3.479      ;
; 8.102 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[7]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.079     ; 3.474      ;
; 8.102 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[1]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.079     ; 3.474      ;
; 8.102 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[2]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.079     ; 3.474      ;
; 8.102 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[3]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.079     ; 3.474      ;
; 8.102 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~37                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.078     ; 3.475      ;
; 8.102 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~39                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.078     ; 3.475      ;
; 8.102 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~41                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.078     ; 3.475      ;
; 8.102 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~36                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.078     ; 3.475      ;
; 8.109 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~117                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.091     ; 3.455      ;
; 8.109 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~119                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.091     ; 3.455      ;
; 8.116 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_bank_1[7]             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.082     ; 3.457      ;
; 8.116 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_bank_1[0]             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.082     ; 3.457      ;
; 8.116 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_bank_1[1]             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.082     ; 3.457      ;
; 8.116 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_bank_1[2]             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.082     ; 3.457      ;
; 8.116 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_bank_1[3]             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.082     ; 3.457      ;
; 8.116 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_bank_1[4]             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.082     ; 3.457      ;
; 8.116 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_bank_1[5]             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.082     ; 3.457      ;
; 8.116 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_bank_1[6]             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.082     ; 3.457      ;
; 8.119 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~127                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.094     ; 3.442      ;
+-------+---------------------------------+----------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                                           ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.136 ; CtrlModule:control|host_bootdata[10]                                                                                                         ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a1~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.462      ;
; 0.137 ; CtrlModule:control|host_bootdata[3]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.462      ;
; 0.138 ; CtrlModule:control|host_bootdata[7]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a5~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.463      ;
; 0.138 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[5]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~portb_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.468      ;
; 0.139 ; CtrlModule:control|host_bootdata[16]                                                                                                         ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.464      ;
; 0.141 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[13]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.471      ;
; 0.142 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[27]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.469      ;
; 0.142 ; CtrlModule:control|host_bootdata[14]                                                                                                         ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a4~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.467      ;
; 0.143 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[25]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.469      ;
; 0.143 ; CtrlModule:control|host_bootdata[29]                                                                                                         ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a5~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.467      ;
; 0.144 ; CtrlModule:control|host_bootdata[13]                                                                                                         ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a5~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.468      ;
; 0.146 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[11]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.473      ;
; 0.146 ; CtrlModule:control|host_bootdata[27]                                                                                                         ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.471      ;
; 0.146 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[14]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.476      ;
; 0.146 ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[6]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~porta_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 0.466      ;
; 0.146 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[20]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~portb_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.476      ;
; 0.147 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[9]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~portb_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.474      ;
; 0.147 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[24]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.473      ;
; 0.147 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|wrptr_g[7]                             ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.472      ;
; 0.148 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[23]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.475      ;
; 0.148 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[18]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.475      ;
; 0.148 ; CtrlModule:control|host_bootdata[4]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a4~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.473      ;
; 0.148 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[15]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.478      ;
; 0.149 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[19]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.476      ;
; 0.149 ; CtrlModule:control|host_bootdata[9]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a1~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.475      ;
; 0.149 ; CtrlModule:control|host_bootdata[2]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a1~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.475      ;
; 0.149 ; CtrlModule:control|host_bootdata[24]                                                                                                         ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.474      ;
; 0.149 ; CtrlModule:control|host_bootdata[22]                                                                                                         ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a4~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.474      ;
; 0.149 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[17]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.480      ;
; 0.150 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[31]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.477      ;
; 0.150 ; CtrlModule:control|host_bootdata[31]                                                                                                         ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a5~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.474      ;
; 0.150 ; CtrlModule:control|host_bootdata[6]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a4~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.475      ;
; 0.150 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[6]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~portb_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.480      ;
; 0.150 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[21]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.480      ;
; 0.151 ; CtrlModule:control|host_bootdata[8]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.476      ;
; 0.151 ; CtrlModule:control|host_bootdata[21]                                                                                                         ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a5~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.475      ;
; 0.151 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[16]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.482      ;
; 0.151 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[22]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a22~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.481      ;
; 0.151 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[7]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~portb_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.478      ;
; 0.153 ; CtrlModule:control|host_bootdata[11]                                                                                                         ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.478      ;
; 0.153 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[3]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~portb_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.480      ;
; 0.153 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[8]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~portb_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.483      ;
; 0.154 ; CtrlModule:control|host_bootdata[12]                                                                                                         ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a4~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.479      ;
; 0.155 ; CtrlModule:control|host_bootdata[23]                                                                                                         ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a5~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.479      ;
; 0.155 ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[1]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~porta_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.486      ;
; 0.157 ; CtrlModule:control|host_bootdata[19]                                                                                                         ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.482      ;
; 0.158 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[10]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~portb_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.485      ;
; 0.158 ; CtrlModule:control|host_bootdata[30]                                                                                                         ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a4~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.483      ;
; 0.159 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|wrptr_g[0]                             ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.484      ;
; 0.159 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|wrptr_g[0]                             ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a5~porta_address_reg0   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.485      ;
; 0.159 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[29]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a26~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.486      ;
; 0.160 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|wrptr_g[1]                             ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a5~porta_address_reg0   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.486      ;
; 0.161 ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[0]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a0~porta_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.490      ;
; 0.162 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[30]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a22~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.492      ;
; 0.164 ; CtrlModule:control|host_bootdata[0]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.489      ;
; 0.164 ; CtrlModule:control|host_bootdata[5]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a5~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.489      ;
; 0.164 ; CtrlModule:control|zpu_core_flex:zpu|memAAddr[6]                                                                                             ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~porta_address_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.488      ;
; 0.165 ; CtrlModule:control|OnScreenDisplay:myosd|xpixelpos[0]                                                                                        ; CtrlModule:control|OnScreenDisplay:myosd|CharROM_ROM:charrom|altsyncram:Mux0_rtl_0|altsyncram_5r21:auto_generated|ram_block1a0~porta_address_reg0                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.496      ;
; 0.166 ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[7]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~porta_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.492      ;
; 0.167 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|wrptr_g[0]                             ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a1~porta_address_reg0   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.497      ;
; 0.168 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|wrptr_g[4]                             ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a5~porta_address_reg0   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.494      ;
; 0.168 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|wrptr_g[0]                             ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.496      ;
; 0.168 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[26]                                                                                           ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a26~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.495      ;
; 0.169 ; CtrlModule:control|host_bootdata[15]                                                                                                         ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a5~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.493      ;
; 0.169 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[1]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~portb_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.496      ;
; 0.171 ; CtrlModule:control|zpu_core_flex:zpu|memAAddr[2]                                                                                             ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~porta_address_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.495      ;
; 0.172 ; CtrlModule:control|zpu_core_flex:zpu|memBAddr[10]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~portb_address_reg0                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.497      ;
; 0.174 ; CtrlModule:control|zpu_core_flex:zpu|memAAddr[8]                                                                                             ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~porta_address_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.498      ;
; 0.175 ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[8]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~porta_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.210      ; 0.489      ;
; 0.177 ; CtrlModule:control|OnScreenDisplay:myosd|xpixelpos[2]                                                                                        ; CtrlModule:control|OnScreenDisplay:myosd|CharROM_ROM:charrom|altsyncram:Mux0_rtl_0|altsyncram_5r21:auto_generated|ram_block1a0~porta_address_reg0                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.508      ;
; 0.177 ; CtrlModule:control|zpu_core_flex:zpu|memAAddr[3]                                                                                             ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~porta_address_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.501      ;
; 0.179 ; CtrlModule:control|zpu_core_flex:zpu|out_mem_addr[2]                                                                                         ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|altsyncram:ram_rtl_1|altsyncram_kek1:auto_generated|ram_block1a0~porta_address_reg0 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.502      ;
; 0.182 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|wrptr_g[1]                             ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a1~porta_address_reg0   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.512      ;
; 0.184 ; CtrlModule:control|zpu_core_flex:zpu|memAAddr[13]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a0~porta_address_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.507      ;
; 0.186 ; CtrlModule:control|OnScreenDisplay:myosd|vwindowactive                                                                                       ; CtrlModule:control|OnScreenDisplay:myosd|vwindowactive                                                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CtrlModule:control|dipswitches[0]                                                                                                            ; CtrlModule:control|dipswitches[0]                                                                                                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CtrlModule:control|spi_interface:spi|mosi                                                                                                    ; CtrlModule:control|spi_interface:spi|mosi                                                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CtrlModule:control|OnScreenDisplay:myosd|pixelcounter[3]                                                                                     ; CtrlModule:control|OnScreenDisplay:myosd|pixelcounter[3]                                                                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CtrlModule:control|OnScreenDisplay:myosd|pixelcounter[2]                                                                                     ; CtrlModule:control|OnScreenDisplay:myosd|pixelcounter[2]                                                                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CtrlModule:control|OnScreenDisplay:myosd|pixelcounter[1]                                                                                     ; CtrlModule:control|OnScreenDisplay:myosd|pixelcounter[1]                                                                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CtrlModule:control|mem_read[15]                                                                                                              ; CtrlModule:control|mem_read[15]                                                                                                                                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CtrlModule:control|kbdrecvreg                                                                                                                ; CtrlModule:control|kbdrecvreg                                                                                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CtrlModule:control|mem_read[10]                                                                                                              ; CtrlModule:control|mem_read[10]                                                                                                                                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CtrlModule:control|mem_read[7]                                                                                                               ; CtrlModule:control|mem_read[7]                                                                                                                                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CtrlModule:control|spi_active                                                                                                                ; CtrlModule:control|spi_active                                                                                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CtrlModule:control|mem_read[2]                                                                                                               ; CtrlModule:control|mem_read[2]                                                                                                                                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CtrlModule:control|spi_interface:spi|shiftcnt[3]                                                                                             ; CtrlModule:control|spi_interface:spi|shiftcnt[3]                                                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CtrlModule:control|spi_interface:spi|shiftcnt[1]                                                                                             ; CtrlModule:control|spi_interface:spi|shiftcnt[1]                                                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CtrlModule:control|spi_interface:spi|shiftcnt[2]                                                                                             ; CtrlModule:control|spi_interface:spi|shiftcnt[2]                                                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CtrlModule:control|spi_interface:spi|sck                                                                                                     ; CtrlModule:control|spi_interface:spi|sck                                                                                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[0]                                                                                         ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[0]                                                                                                              ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateRecvBit                                                                               ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateRecvBit                                                                                                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[2]                                                                                         ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[2]                                                                                                              ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[3]                                                                                         ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[3]                                                                                                              ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                         ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.137 ; Hq2x:hq2x|Curr0[1]                                            ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.462      ;
; 0.140 ; Hq2x:hq2x|Curr0[3]                                            ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.465      ;
; 0.140 ; Hq2x:hq2x|Curr0[4]                                            ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.468      ;
; 0.144 ; Hq2x:hq2x|Curr0[2]                                            ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.469      ;
; 0.150 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[4]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|altsyncram:oam_rtl_0|altsyncram_deh1:auto_generated|ram_block1a0~porta_address_reg0        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.475      ;
; 0.152 ; MemoryController:memory|data_to_write[1]                      ; MemoryController:memory|spram:ram|altsyncram:altsyncram_component|altsyncram_hke1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.477      ;
; 0.155 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[3]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|altsyncram:oam_rtl_0|altsyncram_deh1:auto_generated|ram_block1a0~porta_address_reg0        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.480      ;
; 0.157 ; Hq2x:hq2x|Curr0[11]                                           ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a8~porta_datain_reg0                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.484      ;
; 0.157 ; Hq2x:hq2x|Curr0[12]                                           ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a8~porta_datain_reg0                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.484      ;
; 0.158 ; Hq2x:hq2x|offs[0]                                             ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a8~porta_address_reg0                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.483      ;
; 0.162 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[0]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|altsyncram:oam_rtl_0|altsyncram_deh1:auto_generated|ram_block1a0~porta_address_reg0        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.487      ;
; 0.163 ; Hq2x:hq2x|offs[5]                                             ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a8~porta_address_reg0                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.488      ;
; 0.163 ; Hq2x:hq2x|offs[7]                                             ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a8~porta_address_reg0                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.488      ;
; 0.164 ; Hq2x:hq2x|Curr0[9]                                            ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a4~porta_datain_reg0                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.490      ;
; 0.167 ; Hq2x:hq2x|Curr0[7]                                            ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a4~porta_datain_reg0                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.493      ;
; 0.169 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[2]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|altsyncram:oam_rtl_0|altsyncram_deh1:auto_generated|ram_block1a0~porta_address_reg0        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.494      ;
; 0.170 ; Hq2x:hq2x|Curr0[6]                                            ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a4~porta_datain_reg0                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.496      ;
; 0.174 ; Hq2x:hq2x|Curr0[8]                                            ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a4~porta_datain_reg0                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.500      ;
; 0.175 ; Hq2x:hq2x|y[0]                                                ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a0~porta_address_reg0                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.501      ;
; 0.176 ; Hq2x:hq2x|Curr0[13]                                           ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a8~porta_datain_reg0                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.503      ;
; 0.177 ; Hq2x:hq2x|offs[1]                                             ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a4~porta_address_reg0                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.501      ;
; 0.180 ; Hq2x:hq2x|i[1]                                                ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a0~porta_address_reg0                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.506      ;
; 0.180 ; MemoryController:memory|data_to_write[2]                      ; MemoryController:memory|spram:ram|altsyncram:altsyncram_component|altsyncram_hke1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.505      ;
; 0.181 ; Hq2x:hq2x|offs[0]                                             ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a4~porta_address_reg0                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.505      ;
; 0.186 ; MemoryController:memory|MemAdrReg[18]                         ; MemoryController:memory|MemAdrReg[18]                                                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|MultiMapper:multi_mapper|NesEvent:nesev|unlocked      ; NES:nes|MultiMapper:multi_mapper|NesEvent:nesev|unlocked                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|a12_ctr[3]         ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|a12_ctr[3]                                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|a12_ctr[1]         ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|a12_ctr[1]                                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|a12_ctr[2]         ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|a12_ctr[2]                                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|PPU:ppu|ClockGen:clock|second_frame                   ; NES:nes|PPU:ppu|ClockGen:clock|second_frame                                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|PPU:ppu|ClockGen:clock|is_pre_render                  ; NES:nes|PPU:ppu|ClockGen:clock|is_pre_render                                                                                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|spr_overflow             ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|spr_overflow                                                                               ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite0|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite0|pix2[7]                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite1|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite1|pix2[7]                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite2|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite2|pix2[7]                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|MultiMapper:multi_mapper|Mapper234:map234|inner_prg   ; NES:nes|MultiMapper:multi_mapper|Mapper234:map234|inner_prg                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|prg_protect_2      ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|prg_protect_2                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|prg_protect_1      ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|prg_protect_1                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|irq_enable         ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|irq_enable                                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|APU:apu|DmcChan:Dmc|IrqActive                         ; NES:nes|APU:apu|DmcChan:Dmc|IrqActive                                                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|mirroring          ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|mirroring                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|MultiMapper:multi_mapper|MMC2:mmc2|mirroring          ; NES:nes|MultiMapper:multi_mapper|MMC2:mmc2|mirroring                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|CPU:cpu|P[2]                                          ; NES:nes|CPU:cpu|P[2]                                                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_last           ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_last                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|irq_enable         ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|irq_enable                                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|irq_reload         ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|irq_reload                                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nes_ce[1]                                                     ; nes_ce[1]                                                                                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Hq2x:hq2x|y[0]                                                ; Hq2x:hq2x|y[0]                                                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|last_in_split_area ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|last_in_split_area                                                                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VgaDriver:vga|vga_v                                           ; VgaDriver:vga|vga_v                                                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VgaDriver:vga|vga_h                                           ; VgaDriver:vga|vga_h                                                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Hq2x:hq2x|first_pixel                                         ; Hq2x:hq2x|first_pixel                                                                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Hq2x:hq2x|yshort[1]                                           ; Hq2x:hq2x|yshort[1]                                                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Hq2x:hq2x|yshort[0]                                           ; Hq2x:hq2x|yshort[0]                                                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|MultiMapper:multi_mapper|Mapper28:map28|mode[0]       ; NES:nes|MultiMapper:multi_mapper|Mapper28:map28|mode[0]                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|MultiMapper:multi_mapper|Mapper28:map28|mode[1]       ; NES:nes|MultiMapper:multi_mapper|Mapper28:map28|mode[1]                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; joypad_bits2[7]                                               ; joypad_bits2[7]                                                                                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; joypad_bits[7]                                                ; joypad_bits[7]                                                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[6]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[6]                                                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[5]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[5]                                                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[4]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[4]                                                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[2]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[2]                                                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[3]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[3]                                                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[1]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[1]                                                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|sprite0_hit_bg                                ; NES:nes|PPU:ppu|sprite0_hit_bg                                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|p[2]                     ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|p[2]                                                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|p[1]                     ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|p[1]                                                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|sprite0_curr             ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|sprite0_curr                                                                               ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|sprite0                  ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|sprite0                                                                                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|ClockGen:clock|is_in_vblank                   ; NES:nes|PPU:ppu|ClockGen:clock|is_in_vblank                                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|nmi_occured                                   ; NES:nes|PPU:ppu|nmi_occured                                                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite7|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite7|pix1[7]                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite7|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite7|pix2[7]                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite0|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite0|pix1[7]                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite1|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite1|pix1[7]                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite2|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite2|pix1[7]                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite3|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite3|pix1[7]                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite3|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite3|pix2[7]                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite4|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite4|pix1[7]                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite4|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite4|pix2[7]                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite5|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite5|pix1[7]                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite5|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite5|pix2[7]                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite6|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite6|pix1[7]                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite6|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite6|pix2[7]                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|LoopyGen:loopy0|ppu_address_latch             ; NES:nes|PPU:ppu|LoopyGen:loopy0|ppu_address_latch                                                                               ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|APU:apu|SquareChan:Sq1|SeqPos[1]                      ; NES:nes|APU:apu|SquareChan:Sq1|SeqPos[1]                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|APU:apu|SquareChan:Sq1|SweepDivider[1]                ; NES:nes|APU:apu|SquareChan:Sq1|SweepDivider[1]                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|APU:apu|SquareChan:Sq1|Envelope[1]                    ; NES:nes|APU:apu|SquareChan:Sq1|Envelope[1]                                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|APU:apu|SquareChan:Sq1|Envelope[3]                    ; NES:nes|APU:apu|SquareChan:Sq1|Envelope[3]                                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|APU:apu|SquareChan:Sq1|EnvDoReset                     ; NES:nes|APU:apu|SquareChan:Sq1|EnvDoReset                                                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|APU:apu|SquareChan:Sq2|SeqPos[1]                      ; NES:nes|APU:apu|SquareChan:Sq2|SeqPos[1]                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|APU:apu|SquareChan:Sq2|SweepDivider[1]                ; NES:nes|APU:apu|SquareChan:Sq2|SweepDivider[1]                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|APU:apu|SquareChan:Sq2|SweepDivider[2]                ; NES:nes|APU:apu|SquareChan:Sq2|SweepDivider[2]                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|APU:apu|SquareChan:Sq2|Envelope[1]                    ; NES:nes|APU:apu|SquareChan:Sq2|Envelope[1]                                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|APU:apu|SquareChan:Sq2|Envelope[3]                    ; NES:nes|APU:apu|SquareChan:Sq2|Envelope[3]                                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|APU:apu|SquareChan:Sq2|EnvDoReset                     ; NES:nes|APU:apu|SquareChan:Sq2|EnvDoReset                                                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|APU:apu|DmcChan:Dmc|HasShiftReg                       ; NES:nes|APU:apu|DmcChan:Dmc|HasShiftReg                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|APU:apu|DmcChan:Dmc|ShiftReg[7]                       ; NES:nes|APU:apu|DmcChan:Dmc|ShiftReg[7]                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|APU:apu|NoiseChan:Noi|Envelope[3]                     ; NES:nes|APU:apu|NoiseChan:Noi|Envelope[3]                                                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|APU:apu|NoiseChan:Noi|Envelope[1]                     ; NES:nes|APU:apu|NoiseChan:Noi|Envelope[1]                                                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                       ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 9.103 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.079     ; 2.473      ;
; 9.103 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.079     ; 2.473      ;
; 9.103 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[2] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.079     ; 2.473      ;
; 9.103 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[3] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.079     ; 2.473      ;
; 9.103 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[4] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.079     ; 2.473      ;
; 9.103 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[5] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.079     ; 2.473      ;
; 9.103 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[6] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.079     ; 2.473      ;
; 9.103 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[7] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.079     ; 2.473      ;
; 9.103 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[8] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.079     ; 2.473      ;
; 9.103 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[9] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.079     ; 2.473      ;
; 9.251 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|DACout        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.076     ; 2.328      ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                       ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 1.748 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|DACout        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.109      ; 1.963      ;
; 1.890 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.106      ; 2.102      ;
; 1.890 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.106      ; 2.102      ;
; 1.890 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[2] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.106      ; 2.102      ;
; 1.890 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[3] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.106      ; 2.102      ;
; 1.890 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[4] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.106      ; 2.102      ;
; 1.890 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[5] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.106      ; 2.102      ;
; 1.890 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[6] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.106      ; 2.102      ;
; 1.890 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[7] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.106      ; 2.102      ;
; 1.890 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[8] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.106      ; 2.102      ;
; 1.890 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[9] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.106      ; 2.102      ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 11
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 19.417 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+----------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                    ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                         ; -4.648  ; 0.136 ; 6.252    ; 1.748   ; 5.474               ;
;  clk1_50                                                 ; N/A     ; N/A   ; N/A      ; N/A     ; 9.413               ;
;  clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 2.485   ; 0.137 ; 6.252    ; 1.748   ; 22.902              ;
;  clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; -4.648  ; 0.136 ; N/A      ; N/A     ; 5.474               ;
; Design-wide TNS                                          ; -71.353 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk1_50                                                 ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; -71.353 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------------+---------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin               ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sram_addr_o[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[16]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[17]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[18]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_we_n_o       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_oe_n_o       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ad_o[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ad_o[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ad_o[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ad_o[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ad_o[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ad_o[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ad_o[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ad_o[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ad_o[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ad_o[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ad_o[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ad_o[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ad_o[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba_o[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba_o[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm_o[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm_o[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_o       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_o       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke_o       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk_o       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_o        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_o        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_cs_n_o         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_sclk_o         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_mosi_o         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; joyX_p7_o         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_l_o           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_r_o           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r_o[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r_o[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r_o[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r_o[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r_o[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g_o[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g_o[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g_o[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g_o[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g_o[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b_o[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b_o[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b_o[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b_o[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b_o[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_hsync_n_o     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_vsync_n_o     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_da_io[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_da_io[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_da_io[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_da_io[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_da_io[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_da_io[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_da_io[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_da_io[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_da_io[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_da_io[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_da_io[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_da_io[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_da_io[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_da_io[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_da_io[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_da_io[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_mouse_clk_io  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_mouse_data_io ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_data_io[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_data_io[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_data_io[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_data_io[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_data_io[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_data_io[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_data_io[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_data_io[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_clk_io        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_data_io       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; btn_n_i[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; btn_n_i[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_da_io[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_da_io[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_da_io[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_da_io[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_da_io[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_da_io[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_da_io[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_da_io[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_da_io[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_da_io[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_da_io[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_da_io[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_da_io[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_da_io[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_da_io[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_da_io[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2_mouse_clk_io        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2_mouse_data_io       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sram_data_io[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sram_data_io[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sram_data_io[2]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sram_data_io[3]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sram_data_io[4]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sram_data_io[5]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sram_data_io[6]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sram_data_io[7]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2_clk_io              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2_data_io             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clock_50_i              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy1_p6_i               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy2_p6_i               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy1_p9_i               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy2_p9_i               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; btn_n_i[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy1_left_i             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy1_down_i             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy1_up_i               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; btn_n_i[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_miso_i               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy1_right_i            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy2_up_i               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy2_down_i             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy2_left_i             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy2_right_i            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DCLK~           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sram_addr_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sram_addr_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sram_addr_o[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sram_addr_o[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sram_addr_o[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sram_addr_o[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sram_addr_o[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sram_addr_o[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sram_addr_o[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sram_addr_o[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sram_addr_o[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sram_addr_o[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; sram_addr_o[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sram_addr_o[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sram_addr_o[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sram_addr_o[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; sram_addr_o[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sram_addr_o[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sram_addr_o[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sram_we_n_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sram_oe_n_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_ad_o[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.08 V              ; -0.00147 V          ; 0.064 V                              ; 0.242 V                              ; 9.98e-09 s                  ; 6.49e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.08 V             ; -0.00147 V         ; 0.064 V                             ; 0.242 V                             ; 9.98e-09 s                 ; 6.49e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.08 V              ; -0.00147 V          ; 0.064 V                              ; 0.242 V                              ; 9.98e-09 s                  ; 6.49e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.08 V             ; -0.00147 V         ; 0.064 V                             ; 0.242 V                             ; 9.98e-09 s                 ; 6.49e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ba_o[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba_o[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_o        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_o        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sd_cs_n_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sd_sclk_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; sd_mosi_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; joyX_p7_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dac_l_o           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dac_r_o           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_r_o[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_r_o[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; vga_r_o[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_r_o[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r_o[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g_o[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_g_o[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_g_o[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_g_o[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_g_o[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_b_o[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b_o[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_b_o[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_b_o[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_b_o[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_hsync_n_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_vsync_n_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_da_io[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; ps2_mouse_clk_io  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ps2_mouse_data_io ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sram_data_io[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sram_data_io[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sram_data_io[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sram_data_io[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sram_data_io[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sram_data_io[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sram_data_io[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sram_data_io[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ps2_clk_io        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ps2_data_io       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sram_addr_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sram_addr_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sram_addr_o[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sram_addr_o[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sram_addr_o[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sram_addr_o[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sram_addr_o[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sram_addr_o[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sram_addr_o[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sram_addr_o[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sram_addr_o[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sram_addr_o[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; sram_addr_o[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sram_addr_o[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sram_addr_o[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sram_addr_o[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; sram_addr_o[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sram_addr_o[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sram_addr_o[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sram_we_n_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sram_oe_n_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; 1.34e-06 V          ; 0.153 V                              ; 0.125 V                              ; 1.21e-08 s                  ; 8.11e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; 1.34e-06 V         ; 0.153 V                             ; 0.125 V                             ; 1.21e-08 s                 ; 8.11e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; 1.34e-06 V          ; 0.153 V                              ; 0.125 V                              ; 1.21e-08 s                  ; 8.11e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; 1.34e-06 V         ; 0.153 V                             ; 0.125 V                             ; 1.21e-08 s                 ; 8.11e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ba_o[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ba_o[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dqm_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dqm_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ras_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cas_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cke_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_clk_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cs_o        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_we_o        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sd_cs_n_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sd_sclk_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; sd_mosi_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; joyX_p7_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dac_l_o           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dac_r_o           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_r_o[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_r_o[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; vga_r_o[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_r_o[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_r_o[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_g_o[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_g_o[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_g_o[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_g_o[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_g_o[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_b_o[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_b_o[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_b_o[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_b_o[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_b_o[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_hsync_n_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_vsync_n_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_da_io[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; ps2_mouse_clk_io  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ps2_mouse_data_io ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sram_data_io[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sram_data_io[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sram_data_io[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sram_data_io[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sram_data_io[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sram_data_io[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sram_data_io[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sram_data_io[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ps2_clk_io        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ps2_data_io       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sram_addr_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sram_addr_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sram_addr_o[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sram_addr_o[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sram_addr_o[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sram_addr_o[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sram_addr_o[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sram_addr_o[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sram_addr_o[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sram_addr_o[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sram_addr_o[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sram_addr_o[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; sram_addr_o[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sram_addr_o[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sram_addr_o[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sram_addr_o[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; sram_addr_o[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sram_addr_o[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sram_addr_o[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sram_we_n_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sram_oe_n_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_ad_o[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_ad_o[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_ad_o[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_ad_o[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_ad_o[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_ad_o[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_ad_o[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_ad_o[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_ad_o[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.46 V              ; -0.00608 V          ; 0.311 V                              ; 0.314 V                              ; 7.88e-09 s                  ; 5.61e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.31e-07 V                  ; 3.46 V             ; -0.00608 V         ; 0.311 V                             ; 0.314 V                             ; 7.88e-09 s                 ; 5.61e-09 s                 ; Yes                       ; No                        ;
; sdram_ad_o[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_ad_o[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_ad_o[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_ad_o[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.46 V              ; -0.00608 V          ; 0.311 V                              ; 0.314 V                              ; 7.88e-09 s                  ; 5.61e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.31e-07 V                  ; 3.46 V             ; -0.00608 V         ; 0.311 V                             ; 0.314 V                             ; 7.88e-09 s                 ; 5.61e-09 s                 ; Yes                       ; No                        ;
; sdram_ba_o[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_ba_o[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_ras_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_cas_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_cke_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_clk_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_cs_o        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_we_o        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sd_cs_n_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_sclk_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; sd_mosi_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; joyX_p7_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dac_l_o           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dac_r_o           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_r_o[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_r_o[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; vga_r_o[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r_o[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_r_o[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_g_o[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g_o[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_g_o[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_g_o[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_g_o[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b_o[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_b_o[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_b_o[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_b_o[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_b_o[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_hsync_n_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_vsync_n_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_da_io[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_da_io[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_da_io[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_da_io[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_da_io[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_da_io[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_da_io[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_da_io[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_da_io[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_da_io[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_da_io[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_da_io[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_da_io[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_da_io[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_da_io[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_da_io[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; ps2_mouse_clk_io  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ps2_mouse_data_io ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sram_data_io[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sram_data_io[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sram_data_io[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sram_data_io[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sram_data_io[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sram_data_io[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sram_data_io[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sram_data_io[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ps2_clk_io        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ps2_data_io       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                   ;
+---------------------------------------------------------+---------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+--------------+----------+----------+----------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 3904         ; 0        ; 0        ; 0        ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 79           ; 0        ; 0        ; 0        ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 60440        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                    ;
+---------------------------------------------------------+---------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+--------------+----------+----------+----------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 3904         ; 0        ; 0        ; 0        ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 79           ; 0        ; 0        ; 0        ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 60440        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                            ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11       ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                             ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11       ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 25    ; 25   ;
; Unconstrained Input Port Paths  ; 44    ; 44   ;
; Unconstrained Output Ports      ; 47    ; 47   ;
; Unconstrained Output Port Paths ; 180   ; 180  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                          ;
+---------------------------------------------------------+---------------------------------------------------------+-----------+---------------+
; Target                                                  ; Clock                                                   ; Type      ; Status        ;
+---------------------------------------------------------+---------------------------------------------------------+-----------+---------------+
; clk_loader                                              ;                                                         ; Base      ; Unconstrained ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained   ;
; clock_50_i                                              ; clk1_50                                                 ; Base      ; Constrained   ;
; counter_fifo[6]                                         ;                                                         ; Base      ; Unconstrained ;
; counter_fifo[7]                                         ;                                                         ; Base      ; Unconstrained ;
+---------------------------------------------------------+---------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; btn_n_i[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; btn_n_i[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy1_down_i     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy1_left_i     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy1_p6_i       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy1_p9_i       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy1_right_i    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy1_up_i       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy2_down_i     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy2_left_i     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy2_p6_i       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy2_p9_i       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy2_right_i    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy2_up_i       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_clk_io      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_data_io     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_miso_i       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; dac_l_o         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_r_o         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_cs_n_o       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_mosi_o       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_sclk_o       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_we_n_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b_o[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b_o[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b_o[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b_o[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g_o[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g_o[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g_o[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g_o[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_hsync_n_o   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r_o[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r_o[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r_o[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r_o[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_vsync_n_o   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; btn_n_i[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; btn_n_i[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy1_down_i     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy1_left_i     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy1_p6_i       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy1_p9_i       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy1_right_i    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy1_up_i       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy2_down_i     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy2_left_i     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy2_p6_i       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy2_p9_i       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy2_right_i    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy2_up_i       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_clk_io      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_data_io     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_miso_i       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; dac_l_o         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_r_o         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_cs_n_o       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_mosi_o       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_sclk_o       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_we_n_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b_o[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b_o[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b_o[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b_o[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g_o[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g_o[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g_o[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g_o[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_hsync_n_o   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r_o[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r_o[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r_o[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r_o[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_vsync_n_o   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Jan 20 10:48:50 2019
Info: Command: quartus_sta nes -c nes
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_j6j1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_c09:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_b09:dffpipe12|dffe13a* 
Info (332104): Reading SDC File: 'mc2.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {clock_21mhz|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 7 -multiply_by 3 -duty_cycle 50.00 -name {clock_21mhz|altpll_component|auto_generated|pll1|clk[0]} {clock_21mhz|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clock_21mhz|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 7 -multiply_by 12 -duty_cycle 50.00 -name {clock_21mhz|altpll_component|auto_generated|pll1|clk[1]} {clock_21mhz|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: counter_fifo[6] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register GameLoader:loader|done is being clocked by counter_fifo[6]
Warning (332060): Node: counter_fifo[7] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a4~portb_address_reg0 is being clocked by counter_fifo[7]
Warning (332060): Node: clk_loader was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register loader_input[2] is being clocked by clk_loader
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.648
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.648             -71.353 clock_21mhz|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.485               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.405
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.405               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.406               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 6.252
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.252               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 4.054
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.054               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 5.507
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.507               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.864               0.000 clk1_50 
    Info (332119):    22.902               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 11
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.411 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: counter_fifo[6] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register GameLoader:loader|done is being clocked by counter_fifo[6]
Warning (332060): Node: counter_fifo[7] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a4~portb_address_reg0 is being clocked by counter_fifo[7]
Warning (332060): Node: clk_loader was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register loader_input[2] is being clocked by clk_loader
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.375
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.375             -39.384 clock_21mhz|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.957               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.390
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.390               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.390               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 6.538
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.538               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 3.646
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.646               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 5.474
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.474               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.866               0.000 clk1_50 
    Info (332119):    22.934               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 11
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.899 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: counter_fifo[6] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register GameLoader:loader|done is being clocked by counter_fifo[6]
Warning (332060): Node: counter_fifo[7] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a4~portb_address_reg0 is being clocked by counter_fifo[7]
Warning (332060): Node: clk_loader was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register loader_input[2] is being clocked by clk_loader
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.718
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.718               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     7.570               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.136
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.136               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.137               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 9.103
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.103               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.748
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.748               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 5.579
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.579               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.413               0.000 clk1_50 
    Info (332119):    23.080               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 11
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 19.417 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4869 megabytes
    Info: Processing ended: Sun Jan 20 10:48:57 2019
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08


