Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Aug 25 11:24:24 2023
| Host         : DESKTOP-C8MV2TP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hdmi_loop_control_sets_placed.rpt
| Design       : hdmi_loop
| Device       : xc7k325t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   345 |
| Unused register locations in slices containing registers |  1342 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1560 |          550 |
| No           | No                    | Yes                    |             347 |          172 |
| No           | Yes                   | No                     |             599 |          254 |
| Yes          | No                    | No                     |             956 |          397 |
| Yes          | No                    | Yes                    |             755 |          283 |
| Yes          | Yes                   | No                     |             817 |          357 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal               |                                                                                                            Enable Signal                                                                                                            |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][5]_P_1                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][3]_P_0                                                                                                                                                                                                  |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][9]_P_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][0]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][6]_P_0                                                                                                                                                                                                  |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  plot_m1/scale_p/simu_p/x_reg[0][3]_P    |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][3]_C                                                                                                                                                                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_rx_inst/rx_bits[0]_i_1_n_0                                                                                                                                                                                        | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][4]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][2]_C                                                                                                                                                                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_rx_inst/rx_bits[2]_i_1_n_0                                                                                                                                                                                        | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][1]_C                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][7]_P_0                                                                                                                                                                                                  |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][2]_P_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][4]_P_0                                                                                                                                                                                                  |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_rx_inst/rx_bits[5]_i_1_n_0                                                                                                                                                                                        | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][10]_C_0                                                                                                                                                                                                 |                1 |              1 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][11]_C_0                                                                                                                                                                                                 |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][8]_P_0                                                                                                                                                                                                  |                1 |              1 |
|  plot_m1/scale_p/simu_p/y_reg[0][8]_P_0  |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][8]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][3]_C                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][0]_P                                                                                                                                                                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][10]_P_0                                                                                                                                                                                                 |                1 |              1 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][6]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][11]_P_0                                                                                                                                                                                                 |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][8]_P                                                                                                                                                                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                              | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                              | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][2]_C                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][6]_P                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][1]_C                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][9]_P                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][7]_P                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][2]_P                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][11]_P                                                                                                                                                                                                   |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][10]_P                                                                                                                                                                                                   |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][0]_P                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][5]_P                                                                                                                                                                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  plot_m1/scale_p/simu_p/y_reg[0][1]_P    |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][1]_C                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][3]_C                                                                                                                                                                                                    |                1 |              1 |
|  plot_m1/scale_p/simu_p/y_reg[0][3]_P_0  |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][3]_C                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][4]_P                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][3]_P                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/y_reg[0][1]_P                                                                                                                                                                                                    |                1 |              1 |
|  plot_m1/scale_p/simu_p/y_reg[0][9]_P_0  |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][9]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  plot_m1/scale_p/simu_p/y_reg[0][6]_P_0  |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][6]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  plot_m1/scale_p/simu_p/y_reg[0][7]_P_0  |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][7]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  plot_m1/scale_p/simu_p/y_reg[0][2]_P_0  |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][2]_C                                                                                                                                                                                                    |                1 |              1 |
|  plot_m1/scale_p/simu_p/y_reg[0][4]_P_0  |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][4]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  plot_m1/scale_p/simu_p/y_reg[0][5]_P_1  |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][5]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  plot_m1/scale_p/simu_p/y_reg[0][10]_P_0 |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][10]_C_0                                                                                                                                                                                                 |                1 |              1 |
|  plot_m1/scale_p/simu_p/y_reg[0][11]_P_0 |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][11]_C_0                                                                                                                                                                                                 |                1 |              1 |
|  plot_m1/scale_p/simu_p/x_reg[0][8]_P    |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][8]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | plot_m1/scale_p/simu_p/x_reg[0][1]_P                                                                                                                                                                                                    |                1 |              1 |
|  plot_m1/scale_p/simu_p/x_reg[0][6]_P    |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][6]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  plot_m1/scale_p/simu_p/x_reg[0][9]_P    |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][9]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  plot_m1/scale_p/simu_p/x_reg[0][7]_P    |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][7]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  plot_m1/scale_p/simu_p/x_reg[0][1]_P    |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][1]_C                                                                                                                                                                                                    |                1 |              1 |
|  plot_m1/scale_p/simu_p/x_reg[0][2]_P    |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][2]_C                                                                                                                                                                                                    |                1 |              1 |
|  plot_m1/scale_p/simu_p/x_reg[0][11]_P   |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][11]_C_0                                                                                                                                                                                                 |                1 |              1 |
|  plot_m1/scale_p/simu_p/x_reg[0][10]_P   |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][10]_C_0                                                                                                                                                                                                 |                1 |              1 |
|  plot_m1/scale_p/simu_p/x_reg[0][0]_P    |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][0]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  plot_m1/scale_p/simu_p/x_reg[0][5]_P    |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][5]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  plot_m1/scale_p/simu_p/x_reg[0][4]_P    |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][4]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  plot_m1/scale_p/simu_p/y_reg[0][0]_P    |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][0]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_rx_inst/rx_bits[4]_i_1_n_0                                                                                                                                                                                        | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_rx_inst/rx_bits[6]_i_1_n_0                                                                                                                                                                                        | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_rx_inst/rx_bits[1]_i_1_n_0                                                                                                                                                                                        | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_rx_inst/rx_bits[3]_i_1_n_0                                                                                                                                                                                        | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_rx_inst/rx_bits[7]_i_1_n_0                                                                                                                                                                                        | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][7]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][9]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][8]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][6]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][4]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][5]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][10]_C_0                                                                                                                                                                                                 |                1 |              1 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][0]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/y_reg[0][11]_C_0                                                                                                                                                                                                 |                1 |              1 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][7]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][8]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][9]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | plot_m1/scale_p/simu_p/x_reg[0][5]_C_0                                                                                                                                                                                                  |                1 |              1 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[11]_11                                                                                                                                                                                                         | overlay_m1/osd_x_reg[0]_0                                                                                                                                                                                                               |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[3]_3                                                                                                                                                                                                           | overlay_m1/osd_x_reg[0]_0                                                                                                                                                                                                               |                1 |              2 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[9]_9                                                                                                                                                                                                           | overlay_m1/osd_x_reg[0]_0                                                                                                                                                                                                               |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  vout1_clk_OBUF                          | plot_m1/icon_x[2][2]_i_1_n_0                                                                                                                                                                                                        | plot_m1/icon_x[3][2]_i_1_n_0                                                                                                                                                                                                            |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[2]_2                                                                                                                                                                                                           | overlay_m1/osd_x_reg[0]_0                                                                                                                                                                                                               |                1 |              2 |
|  vout1_clk_OBUF                          | plot_m1/icon_x[4][2]_i_1_n_0                                                                                                                                                                                                        | plot_m1/icon_x[3][2]_i_1_n_0                                                                                                                                                                                                            |                1 |              2 |
|  vout1_clk_OBUF                          | plot_m1/icon_x[1][2]_i_1_n_0                                                                                                                                                                                                        | plot_m1/icon_x[3][2]_i_1_n_0                                                                                                                                                                                                            |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[6]_6                                                                                                                                                                                                           | overlay_m1/osd_x_reg[0]_0                                                                                                                                                                                                               |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_x[1][2]_i_1_n_0                                                                                                                                                                                                | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_x_reg[7]_16                                                                                                                                                                                                    | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_x[2][2]_i_1_n_0                                                                                                                                                                                                | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_x[3][2]_i_1_n_0                                                                                                                                                                                                | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_x_reg[6]_17                                                                                                                                                                                                    | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                2 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_x_reg[5]_18                                                                                                                                                                                                    | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                2 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x[17][2]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[14]_14                                                                                                                                                                                                         | overlay_m1/osd_x_reg[0]_0                                                                                                                                                                                                               |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_x_reg[4]_15                                                                                                                                                                                                    | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                2 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x[19][2]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  vout1_clk_OBUF                          | plot_m1/icon_x[3][2]_i_2_n_0                                                                                                                                                                                                        | plot_m1/icon_x[3][2]_i_1_n_0                                                                                                                                                                                                            |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[13]_13                                                                                                                                                                                                         | overlay_m1/osd_x_reg[0]_0                                                                                                                                                                                                               |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[8]_8                                                                                                                                                                                                           | overlay_m1/osd_x_reg[0]_0                                                                                                                                                                                                               |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[7]_7                                                                                                                                                                                                           | overlay_m1/osd_x_reg[0]_0                                                                                                                                                                                                               |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[5]_5                                                                                                                                                                                                           | overlay_m1/osd_x_reg[0]_0                                                                                                                                                                                                               |                2 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[10]_10                                                                                                                                                                                                         | overlay_m1/osd_x_reg[0]_0                                                                                                                                                                                                               |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[4]_4                                                                                                                                                                                                           | overlay_m1/osd_x_reg[0]_0                                                                                                                                                                                                               |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[1]_1                                                                                                                                                                                                           | overlay_m1/osd_x_reg[0]_0                                                                                                                                                                                                               |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x_reg[12]_12                                                                                                                                                                                                         | overlay_m1/osd_x_reg[0]_0                                                                                                                                                                                                               |                1 |              2 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                     |                1 |              2 |
|  sys_pll_m0/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x[18][2]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x[15][2]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  vout1_clk_OBUF                          | overlay_m1/osd_x[16][2]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              3 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |
|  sys_pll_m0/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  sys_pll_m0/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  sys_pll_m0/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  sys_pll_m0/inst/clk_out1                | reset_power_on_m1/fSDA_0                                                                                                                                                                                                            | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                2 |              4 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                         |                1 |              4 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                         |                1 |              4 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                         |                1 |              4 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                         |                1 |              4 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                         |                1 |              4 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                         |                1 |              4 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                         |                1 |              4 |
|  sys_pll_m0/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              4 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                         |                1 |              4 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                         |                1 |              4 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                     | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                      |                1 |              4 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              4 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_tx_inst/E[0]                                                                                                                                                                                                      | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/out1_value_reg                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              4 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/c_state                                                                                                                                                              | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/core_cmd_reg[3]                                                                                                                                                          |                2 |              4 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state                                                                                                                                                              | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd_reg[3]                                                                                                                                                          |                2 |              4 |
|  sys_pll_m0/inst/clk_out1                | reset_power_on_m1/fSDA                                                                                                                                                                                                              | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                2 |              4 |
|  sys_pll_m0/inst/clk_out1                |                                                                                                                                                                                                                                     | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state1                                                                                                                                                                 |                3 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                3 |              5 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |              5 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1__0_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |              5 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | plot_m1/icon_x[3][2]_i_1_n_0                                                                                                                                                                                                            |                3 |              5 |
|  sys_pll_m0/inst/clk_out1                |                                                                                                                                                                                                                                     | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/c_state1                                                                                                                                                                 |                3 |              5 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                2 |              6 |
|  sys_pll_m0/inst/clk_out1                |                                                                                                                                                                                                                                     | EEPROM_8b_m1/sAddr[7]                                                                                                                                                                                                                   |                4 |              6 |
|  sys_pll_m0/inst/clk_out1                |                                                                                                                                                                                                                                     | EEPROM_8b_m0/sAddr[7]                                                                                                                                                                                                                   |                4 |              6 |
|  vout1_clk_OBUF                          | plot_m1/counter_reg[5][0]                                                                                                                                                                                                           | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_tx_inst/instruct_cnt                                                                                                                                                                                              | uart_rs_inst/uart_tx_inst/instruct_cnt_reg_7_sn_1                                                                                                                                                                                       |                2 |              7 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                |                3 |              7 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                           | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                              |                1 |              7 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                        | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                              |                2 |              7 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | plot_m1/d1_region_active0_in[0]                                                                                                                                                                                                         |                2 |              7 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_rx_inst/instruct_reg[0][0][0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              8 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_rx_inst/instruct_reg[3][0][0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              8 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_rx_inst/tx_data_reg[0][0]                                                                                                                                                                                         | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                3 |              8 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_rx_inst/instruct_reg[4][0][0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_rx_inst/instruct_reg[2][0][0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_rx_inst/rx_data_valid01_out                                                                                                                                                                                       | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                3 |              8 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_rx_inst/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              8 |
|  sys_pll_m0/inst/clk_out1                | EEPROM_8b_m0/I2C_SlaveController/dataByte[7]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |              8 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m1/i2c_master_top_m0/byte_controller/dcnt                                                                                                                                                                                | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                2 |              8 |
|  vout1_clk_OBUF                          | uart_rs_inst/alpha_d0_reg[7][0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              8 |
|  sys_pll_m0/inst/clk_out1                | EEPROM_8b_m1/I2C_SlaveController/dataByte[7]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              8 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt                                                                                                                                                                                | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                2 |              8 |
|  vout1_clk_OBUF                          | uart_rs_inst/alpha_reg[7][0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |              8 |
|  vout1_clk_OBUF                          | uart_rs_inst/danger_level_threshold_reg[7][0]                                                                                                                                                                                       | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_tx_inst/tx_data_latch[7]_i_1_n_0                                                                                                                                                                                  | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                2 |              8 |
|  sys_pll_m0/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  vout1_clk_OBUF                          | overlay_m1/color_r_temp                                                                                                                                                                                                             | overlay_m1/color_r_temp[7]_i_1_n_0                                                                                                                                                                                                      |                3 |              8 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | YCbCr2RGB_m1/r_r_sum_reg[20]                                                                                                                                                                                                            |                3 |              8 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | YCbCr2RGB_m1/r_b_sum_reg_n_0_[20]                                                                                                                                                                                                       |                1 |              8 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | YCbCr2RGB_m1/r_g_sum_reg_n_0_[20]                                                                                                                                                                                                       |                2 |              8 |
|  vout1_clk_OBUF                          | plot_m1/temp_x_reg[10][0]                                                                                                                                                                                                           | plot_m1/SR[0]                                                                                                                                                                                                                           |                3 |              8 |
|  vout1_clk_OBUF                          | uart_rs_inst/echo_intensity_threshold_reg[7][0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              8 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |
|  vout1_clk_OBUF                          | plot_m1/icon_ram_addr                                                                                                                                                                                                               | plot_m1/vs_edge                                                                                                                                                                                                                         |                8 |              9 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                          | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                     |                3 |             10 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                          | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                           |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/i2c_master_top_m0/E[0]                                                                                                                                                                                                | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                5 |             10 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m1/i2c_master_top_m0/E[0]                                                                                                                                                                                                | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                6 |             10 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                   |                8 |             10 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             10 |
|  sys_pll_m0/inst/clk_out1                |                                                                                                                                                                                                                                     | reset_power_on_m1/fSDA_0                                                                                                                                                                                                                |                4 |             11 |
|  vout1_clk_OBUF                          | overlay_m1/osd_ram_addr[13]_i_2_n_0                                                                                                                                                                                                 | overlay_m1/osd_ram_addr0                                                                                                                                                                                                                |                7 |             11 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                   |                5 |             11 |
|  sys_pll_m0/inst/clk_out1                |                                                                                                                                                                                                                                     | reset_power_on_m1/fSDA                                                                                                                                                                                                                  |                4 |             11 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                   |                4 |             11 |
|  vout1_clk_OBUF                          | uart_rs_inst/icon_values_reg[3][0]                                                                                                                                                                                                  | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                4 |             11 |
|  sys_pll_m0/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  vout1_clk_OBUF                          | timing_gen_xy_m1/y_cnt[0]_i_1_n_0                                                                                                                                                                                                   | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                3 |             12 |
|  vout1_clk_OBUF                          | plot_m1/icon_addr[2][11]_i_1_n_0                                                                                                                                                                                                    | plot_m1/icon_addr[4][11]_i_1_n_0                                                                                                                                                                                                        |                4 |             12 |
|  vout1_clk_OBUF                          | plot_m1/theta_d0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             12 |
|  vout1_clk_OBUF                          | plot_m1/icon_addr[4][11]_i_2_n_0                                                                                                                                                                                                    | plot_m1/icon_addr[4][11]_i_1_n_0                                                                                                                                                                                                        |                3 |             12 |
|  vout1_clk_OBUF                          | plot_m1/icon_addr[1][11]_i_1_n_0                                                                                                                                                                                                    | plot_m1/icon_addr[4][11]_i_1_n_0                                                                                                                                                                                                        |                4 |             12 |
|  vout1_clk_OBUF                          | plot_m1/icon_addr[3][11]_i_1_n_0                                                                                                                                                                                                    | plot_m1/icon_addr[4][11]_i_1_n_0                                                                                                                                                                                                        |                4 |             12 |
|  vout1_clk_OBUF                          | plot_m1/vs_edge                                                                                                                                                                                                                     | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                3 |             12 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             13 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[7][13]_i_1_n_0                                                                                                                                                                                                 | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |               12 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[6][13]_i_1_n_0                                                                                                                                                                                                 | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |               11 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[4][13]_i_1_n_0                                                                                                                                                                                                 | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |               10 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[3][13]_i_1_n_0                                                                                                                                                                                                 | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |               12 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[2][13]_i_1_n_0                                                                                                                                                                                                 | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |               11 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[1][13]_i_1_n_0                                                                                                                                                                                                 | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |               11 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[17][13]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               12 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[13][13]_i_1_n_0                                                                                                                                                                                                | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |                7 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[14][13]_i_2_n_0                                                                                                                                                                                                | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |                8 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[11][13]_i_1_n_0                                                                                                                                                                                                | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |                9 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_addr[3][13]_i_1_n_0                                                                                                                                                                                            | overlay_m1/mouse_dis_addr[7][13]_i_1_n_0                                                                                                                                                                                                |                6 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_addr[1][13]_i_1_n_0                                                                                                                                                                                            | overlay_m1/mouse_dis_addr[7][13]_i_1_n_0                                                                                                                                                                                                |                5 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[10][13]_i_1_n_0                                                                                                                                                                                                | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |                5 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[12][13]_i_1_n_0                                                                                                                                                                                                | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |               10 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[15][13]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_addr[5][13]_i_1_n_0                                                                                                                                                                                            | overlay_m1/mouse_dis_addr[7][13]_i_1_n_0                                                                                                                                                                                                |                6 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[18][13]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_addr[2][13]_i_1_n_0                                                                                                                                                                                            | overlay_m1/mouse_dis_addr[7][13]_i_1_n_0                                                                                                                                                                                                |                5 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_addr[7][13]_i_2_n_0                                                                                                                                                                                            | overlay_m1/mouse_dis_addr[7][13]_i_1_n_0                                                                                                                                                                                                |                7 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[5][13]_i_1_n_0                                                                                                                                                                                                 | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |               11 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[16][13]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_addr[4][13]_i_1_n_0                                                                                                                                                                                            | overlay_m1/mouse_dis_addr[7][13]_i_1_n_0                                                                                                                                                                                                |                7 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[19][13]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[9][13]_i_1_n_0                                                                                                                                                                                                 | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |                7 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/mouse_dis_addr[6][13]_i_1_n_0                                                                                                                                                                                            | overlay_m1/mouse_dis_addr[7][13]_i_1_n_0                                                                                                                                                                                                |                7 |             14 |
|  vout1_clk_OBUF                          | overlay_m1/char_addr[8][13]_i_1_n_0                                                                                                                                                                                                 | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |                9 |             14 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | overlay_m1/osd_x_reg[0]_0                                                                                                                                                                                                               |                4 |             14 |
|  sys_pll_m0/inst/clk_out1                | EEPROM_8b_m0/I2C_SlaveController/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_2_n_0                                                                                                                                                      | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1_n_0                                                                                                                                                          |                5 |             16 |
|  vout1_clk_OBUF                          | reset_power_on_m0/rst                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             16 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_2__0_n_0                                                                                                                                                   | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1__0_n_0                                                                                                                                                       |                4 |             16 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/ms_cnt                                                                                                                                                                                                                | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                8 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                3 |             16 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             16 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             16 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             16 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             16 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             16 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             16 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             16 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             16 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             16 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             16 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |
|  sys_pll_m0/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[15]                                                                                                                                           |                8 |             16 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             16 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m1/ms_cnt                                                                                                                                                                                                                | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                7 |             16 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  sys_pll_m0/inst/clk_out1                | EEPROM_8b_m1/I2C_SlaveController/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             16 |
|  sys_pll_m0/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  sys_pll_m0/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m1/timer_cnt                                                                                                                                                                                                             | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                5 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             18 |
|  sys_pll_m0/inst/clk_out1                | i2c_config_m0/timer_cnt                                                                                                                                                                                                             | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                5 |             18 |
|  sys_pll_m0/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                6 |             18 |
|  vout1_clk_OBUF                          | uart_rs_inst/icon_color_reg[23]_0[0]                                                                                                                                                                                                | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                9 |             24 |
|  vout1_clk_OBUF                          | uart_rs_inst/mouse_y_reg[0][0]                                                                                                                                                                                                      | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |               11 |             24 |
|  vout1_clk_OBUF                          | uart_rs_inst/mouse_y_d0_reg[11][0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             24 |
|  sys_pll_m0/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           |                                                                                                                                                                                                                                         |                3 |             24 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | plot_m1/scale_p/out3_x_reg0                                                                                                                                                                                                             |               10 |             24 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | plot_m1/scale_p/out2_x_reg0                                                                                                                                                                                                             |                8 |             24 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | plot_m1/scale_p/out1_x_reg0                                                                                                                                                                                                             |               10 |             24 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | plot_m1/scale_p/out4_x_reg0                                                                                                                                                                                                             |               10 |             24 |
|  vout1_clk_OBUF                          | uart_rs_inst/icon_color_d0_reg[23][0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             24 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             25 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               16 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]_i_1_n_0                                                                                                                                                  |                9 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  sys_pll_m0/inst/clk_out2                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                7 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             31 |
|  sys_pll_m0/inst/clk_out1                | reset_power_on_m0/sel                                                                                                                                                                                                               | reset_power_on_m1/clear                                                                                                                                                                                                                 |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |
|  sys_pll_m0/inst/clk_out1                | reset_power_on_m1/rst_reg_i_1__0_n_0                                                                                                                                                                                                | reset_power_on_m1/clear                                                                                                                                                                                                                 |                8 |             32 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             33 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             33 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                       |                                                                                                                                                                                                                                         |               12 |             33 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             33 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               12 |             34 |
|  vout1_clk_OBUF                          | overlay_m1/latitude_value[6]_i_1_n_0                                                                                                                                                                                                | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |               15 |             37 |
|  sys_pll_m0/inst/clk_out1                | uart_rs_inst/uart_tx_inst/value_reg_reg[0]                                                                                                                                                                                          | uart_rs_inst/uart_tx_inst/signal_reg_reg[7]                                                                                                                                                                                             |               10 |             40 |
|  vout1_clk_OBUF                          | overlay_m1/color_g_temp                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               17 |             40 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                     |               17 |             42 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             49 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             49 |
|  sys_pll_m0/inst/clk_out1                |                                                                                                                                                                                                                                     | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |               28 |             55 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               30 |             61 |
|  vout1_clk_OBUF                          | plot_m1/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               18 |             61 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/scale_signal_flag                                                                                                                                                                                                   | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |               30 |             64 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |               38 |             80 |
|  sys_pll_m0/inst/clk_out1                |                                                                                                                                                                                                                                     | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |               41 |             83 |
|  sys_pll_m0/inst/clk_out1                |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               50 |            103 |
|  sys_pll_m0/inst/clk_out2                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |               29 |            103 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     | plot_m1/scale_p/scale_inst/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                   |               45 |            105 |
|  vout1_clk_OBUF                          | plot_m1/scale_p/simu_p/counter_reg[7]_0                                                                                                                                                                                             | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |               94 |            263 |
|  vout1_clk_OBUF                          |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |              183 |            406 |
|  sys_pll_m0/inst/clk_out2                |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |              319 |           1180 |
+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    90 |
| 2      |                    39 |
| 3      |                    10 |
| 4      |                    23 |
| 5      |                     6 |
| 6      |                     6 |
| 7      |                     6 |
| 8      |                    27 |
| 9      |                     1 |
| 10     |                     9 |
| 11     |                     6 |
| 12     |                     9 |
| 13     |                     1 |
| 14     |                    27 |
| 16+    |                    85 |
+--------+-----------------------+


