Classic Timing Analyzer report for sr_latch
Mon Oct 05 19:35:47 2020
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. th
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                         ;
+------------------------------+-------+---------------+-------------+----------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From     ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+----------+----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.732 ns    ; s        ; qb_33    ; --         ; enable   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.132 ns    ; qb$latch ; qb       ; r          ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.833 ns   ; r        ; qb$latch ; --         ; r        ; 0            ;
; Total number of failed paths ;       ;               ;             ;          ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+----------+----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; enable          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; s               ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; r               ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------+
; tsu                                                            ;
+-------+--------------+------------+------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To       ; To Clock ;
+-------+--------------+------------+------+----------+----------+
; N/A   ; None         ; 2.732 ns   ; s    ; qb_33    ; enable   ;
; N/A   ; None         ; 2.709 ns   ; r    ; qb_33    ; enable   ;
; N/A   ; None         ; 2.488 ns   ; s    ; qb_33    ; s        ;
; N/A   ; None         ; 2.465 ns   ; r    ; qb_33    ; s        ;
; N/A   ; None         ; 2.228 ns   ; s    ; qb_33    ; r        ;
; N/A   ; None         ; 2.205 ns   ; r    ; qb_33    ; r        ;
; N/A   ; None         ; 1.762 ns   ; s    ; q$latch  ; enable   ;
; N/A   ; None         ; 1.752 ns   ; r    ; qb$latch ; enable   ;
; N/A   ; None         ; 1.518 ns   ; s    ; q$latch  ; s        ;
; N/A   ; None         ; 1.508 ns   ; r    ; qb$latch ; s        ;
; N/A   ; None         ; 1.258 ns   ; s    ; q$latch  ; r        ;
; N/A   ; None         ; 1.248 ns   ; r    ; qb$latch ; r        ;
+-------+--------------+------------+------+----------+----------+


+----------------------------------------------------------------+
; tco                                                            ;
+-------+--------------+------------+----------+----+------------+
; Slack ; Required tco ; Actual tco ; From     ; To ; From Clock ;
+-------+--------------+------------+----------+----+------------+
; N/A   ; None         ; 7.132 ns   ; qb$latch ; qb ; r          ;
; N/A   ; None         ; 7.085 ns   ; q$latch  ; q  ; r          ;
; N/A   ; None         ; 6.992 ns   ; qb_33    ; qb ; r          ;
; N/A   ; None         ; 6.959 ns   ; qb_33    ; q  ; r          ;
; N/A   ; None         ; 6.872 ns   ; qb$latch ; qb ; s          ;
; N/A   ; None         ; 6.825 ns   ; q$latch  ; q  ; s          ;
; N/A   ; None         ; 6.732 ns   ; qb_33    ; qb ; s          ;
; N/A   ; None         ; 6.699 ns   ; qb_33    ; q  ; s          ;
; N/A   ; None         ; 6.628 ns   ; qb$latch ; qb ; enable     ;
; N/A   ; None         ; 6.581 ns   ; q$latch  ; q  ; enable     ;
; N/A   ; None         ; 6.488 ns   ; qb_33    ; qb ; enable     ;
; N/A   ; None         ; 6.455 ns   ; qb_33    ; q  ; enable     ;
+-------+--------------+------------+----------+----+------------+


+----------------------------------------------------------------------+
; th                                                                   ;
+---------------+-------------+-----------+------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To       ; To Clock ;
+---------------+-------------+-----------+------+----------+----------+
; N/A           ; None        ; -0.833 ns ; r    ; qb$latch ; r        ;
; N/A           ; None        ; -0.843 ns ; s    ; q$latch  ; r        ;
; N/A           ; None        ; -1.093 ns ; r    ; qb$latch ; s        ;
; N/A           ; None        ; -1.103 ns ; s    ; q$latch  ; s        ;
; N/A           ; None        ; -1.337 ns ; r    ; qb$latch ; enable   ;
; N/A           ; None        ; -1.347 ns ; s    ; q$latch  ; enable   ;
; N/A           ; None        ; -1.537 ns ; r    ; qb_33    ; r        ;
; N/A           ; None        ; -1.560 ns ; s    ; qb_33    ; r        ;
; N/A           ; None        ; -1.797 ns ; r    ; qb_33    ; s        ;
; N/A           ; None        ; -1.820 ns ; s    ; qb_33    ; s        ;
; N/A           ; None        ; -2.041 ns ; r    ; qb_33    ; enable   ;
; N/A           ; None        ; -2.064 ns ; s    ; qb_33    ; enable   ;
+---------------+-------------+-----------+------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Mon Oct 05 19:35:47 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sr_latch -c sr_latch --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "q$latch" is a latch
    Warning: Node "qb_33" is a latch
    Warning: Node "qb$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "enable" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "s" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "r" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "qb~32" as buffer
Info: tsu for register "qb_33" (data pin = "s", clock pin = "enable") is 2.732 ns
    Info: + Longest pin to register delay is 5.853 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N4; Fanout = 3; CLK Node = 's'
        Info: 2: + IC(4.026 ns) + CELL(0.366 ns) = 5.246 ns; Loc. = LCCOMB_X39_Y14_N0; Fanout = 1; COMB Node = 'always0~4'
        Info: 3: + IC(0.250 ns) + CELL(0.357 ns) = 5.853 ns; Loc. = LCCOMB_X39_Y14_N24; Fanout = 2; REG Node = 'qb_33'
        Info: Total cell delay = 1.577 ns ( 26.94 % )
        Info: Total interconnect delay = 4.276 ns ( 73.06 % )
    Info: + Micro setup delay of destination is 0.668 ns
    Info: - Shortest clock path from clock "enable" to destination register is 3.789 ns
        Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_L8; Fanout = 1; CLK Node = 'enable'
        Info: 2: + IC(0.872 ns) + CELL(0.053 ns) = 1.705 ns; Loc. = LCCOMB_X39_Y14_N2; Fanout = 1; COMB Node = 'qb~32'
        Info: 3: + IC(0.981 ns) + CELL(0.000 ns) = 2.686 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'qb~32clkctrl'
        Info: 4: + IC(0.949 ns) + CELL(0.154 ns) = 3.789 ns; Loc. = LCCOMB_X39_Y14_N24; Fanout = 2; REG Node = 'qb_33'
        Info: Total cell delay = 0.987 ns ( 26.05 % )
        Info: Total interconnect delay = 2.802 ns ( 73.95 % )
Info: tco from clock "r" to destination pin "qb" through register "qb$latch" is 7.132 ns
    Info: + Longest clock path from clock "r" to source register is 4.298 ns
        Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_N8; Fanout = 3; CLK Node = 'r'
        Info: 2: + IC(1.191 ns) + CELL(0.228 ns) = 2.209 ns; Loc. = LCCOMB_X39_Y14_N2; Fanout = 1; COMB Node = 'qb~32'
        Info: 3: + IC(0.981 ns) + CELL(0.000 ns) = 3.190 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'qb~32clkctrl'
        Info: 4: + IC(0.954 ns) + CELL(0.154 ns) = 4.298 ns; Loc. = LCCOMB_X39_Y14_N30; Fanout = 1; REG Node = 'qb$latch'
        Info: Total cell delay = 1.172 ns ( 27.27 % )
        Info: Total interconnect delay = 3.126 ns ( 72.73 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 2.834 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X39_Y14_N30; Fanout = 1; REG Node = 'qb$latch'
        Info: 2: + IC(0.690 ns) + CELL(2.144 ns) = 2.834 ns; Loc. = PIN_N1; Fanout = 0; PIN Node = 'qb'
        Info: Total cell delay = 2.144 ns ( 75.65 % )
        Info: Total interconnect delay = 0.690 ns ( 24.35 % )
Info: th for register "qb$latch" (data pin = "r", clock pin = "r") is -0.833 ns
    Info: + Longest clock path from clock "r" to destination register is 4.298 ns
        Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_N8; Fanout = 3; CLK Node = 'r'
        Info: 2: + IC(1.191 ns) + CELL(0.228 ns) = 2.209 ns; Loc. = LCCOMB_X39_Y14_N2; Fanout = 1; COMB Node = 'qb~32'
        Info: 3: + IC(0.981 ns) + CELL(0.000 ns) = 3.190 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'qb~32clkctrl'
        Info: 4: + IC(0.954 ns) + CELL(0.154 ns) = 4.298 ns; Loc. = LCCOMB_X39_Y14_N30; Fanout = 1; REG Node = 'qb$latch'
        Info: Total cell delay = 1.172 ns ( 27.27 % )
        Info: Total interconnect delay = 3.126 ns ( 72.73 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 5.131 ns
        Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_N8; Fanout = 3; CLK Node = 'r'
        Info: 2: + IC(4.069 ns) + CELL(0.272 ns) = 5.131 ns; Loc. = LCCOMB_X39_Y14_N30; Fanout = 1; REG Node = 'qb$latch'
        Info: Total cell delay = 1.062 ns ( 20.70 % )
        Info: Total interconnect delay = 4.069 ns ( 79.30 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 222 megabytes
    Info: Processing ended: Mon Oct 05 19:35:48 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


