from ramulator.dram.spec import DRAMStandard, TimingConstraint


class DDR5(DRAMStandard):
    name = "DDR5"
    internal_prefetch_size = 16      
    read_latency = "nCL + nBL"

    # ---- Hierarchy (level name → init state) ----
    levels = {
        "Channel":      "N_A",
        "Rank":         "N_A",
        "BankGroup":    "N_A",
        "Bank":         "Closed",
        "Row":          "Closed",
        "Column":       "N_A",
    }

    # ---- Commands ----
    commands = ["ACT", "PREpb", "PREab", "RD", "WR", "RDA", "WRA", "REFab"]

    # ---- CA bus cycle count per command (JEDEC Table 30) ----
    # 2-cycle commands carry address bits that don't fit in 1 CA cycle.
    # The DRAM only begins internal operation after the 2nd cycle.
    # Multi-cycle adjustment applied automatically in to_config().
    command_cycles = {"ACT": 2, "RD": 2, "RDA": 2, "WR": 2, "WRA": 2}

    # ---- States ----
    states = ["Opened", "Closed", "N_A"]

    # ---- Timing parameters (C++ Timing enum order) ----
    timing_params = [
        "rate", "nBL", "nCL", "nRCD", "nRP", "nRAS", "nRC",
        "nWR", "nRTP", "nCWL", "nPPD",
        "nCCDS", "nCCDL", "nCCDS_WR", "nCCDL_WR",
        "nCCDM", "nCCDM_WR", "nWTRM",   # Sibling bank timings for high speedbins
        "nRTW",
        "nRRDS", "nRRDL", "nWTRS", "nWTRL",
        "nFAW", "nRFC", "nREFI", "nCS", "tCK_ps",
    ]

    # ---- External request types ----
    supported_requests = {
        "Read": "RD",
        "Write": "WR",
    }

    # ---- Timing constraints ----
    timing_constraints = [
        # Channel — data bus occupancy
        TimingConstraint(level="Channel", preceding=["RD", "RDA"], following=["RD", "RDA"], latency="nBL"),
        TimingConstraint(level="Channel", preceding=["WR", "WRA"], following=["WR", "WRA"], latency="nBL"),

        # Rank — CAS read timing (different bank group)
        TimingConstraint(level="Rank", preceding=["RD", "RDA"], following=["RD", "RDA"], latency="nCCDS"),
        # Rank — CAS write timing (different bank group, DDR5 separates read/write)
        TimingConstraint(level="Rank", preceding=["WR", "WRA"], following=["WR", "WRA"], latency="nCCDS_WR"),
        # Rank — read-to-write turnaround
        TimingConstraint(level="Rank", preceding=["RD", "RDA"], following=["WR", "WRA"], latency="nRTW"),
        # Rank — write-to-read turnaround
        TimingConstraint(level="Rank", preceding=["WR", "WRA"], following=["RD", "RDA"], latency="nCWL + nBL + nWTRS"),
        # Rank — sibling (rank switching)
        TimingConstraint(level="Rank", preceding=["RD", "RDA"], following=["RD", "RDA", "WR", "WRA"], latency="nBL + nCS", window=1, sibling=True),
        TimingConstraint(level="Rank", preceding=["WR", "WRA"], following=["RD", "RDA"], latency="nCWL + nBL + nCS - nCL", window=1, sibling=True),
        # Rank — CAS to PREab
        TimingConstraint(level="Rank", preceding=["RD"], following=["PREab"], latency="nRTP"),
        TimingConstraint(level="Rank", preceding=["WR"], following=["PREab"], latency="nCWL + nBL + nWR"),
        # Rank — RAS timing
        TimingConstraint(level="Rank", preceding=["ACT"], following=["ACT"], latency="nRRDS"),
        TimingConstraint(level="Rank", preceding=["ACT"], following=["ACT"], latency="nFAW", window=4),
        TimingConstraint(level="Rank", preceding=["ACT"], following=["PREab"], latency="nRAS"),
        TimingConstraint(level="Rank", preceding=["PREab"], following=["ACT"], latency="nRP"),
        # Rank — precharge-to-precharge delay (DDR5-specific nPPD)
        TimingConstraint(level="Rank", preceding=["PREpb", "PREab"], following=["PREpb", "PREab"], latency="nPPD"),
        # Rank — RAS to REF
        TimingConstraint(level="Rank", preceding=["ACT"], following=["REFab"], latency="nRC"),
        TimingConstraint(level="Rank", preceding=["PREpb", "PREab"], following=["REFab"], latency="nRP"),
        TimingConstraint(level="Rank", preceding=["RDA"], following=["REFab"], latency="nRP + nRTP"),
        TimingConstraint(level="Rank", preceding=["WRA"], following=["REFab"], latency="nCWL + nBL + nWR + nRP"),
        TimingConstraint(level="Rank", preceding=["REFab"], following=["ACT", "PREab"], latency="nRFC"),

        # Bank — same-bank read CAS timing
        TimingConstraint(level="Bank", preceding=["RD", "RDA"], following=["RD", "RDA"], latency="nCCDL"),
        # Bank — same-bank write CAS timing
        TimingConstraint(level="Bank", preceding=["WR", "WRA"], following=["WR", "WRA"], latency="nCCDL_WR"),
        # Bank — same-bank write-to-read
        TimingConstraint(level="Bank", preceding=["WR", "WRA"], following=["RD", "RDA"], latency="nCWL + nBL + nWTRL"),

        # Sibling bank timings for high speedbins
        TimingConstraint(level="Bank", preceding=["RD", "RDA"], following=["RD", "RDA"], latency="nCCDM", sibling=True),
        TimingConstraint(level="Bank", preceding=["WR", "WRA"], following=["WR", "WRA"], latency="nCCDM_WR", sibling=True),
        TimingConstraint(level="Bank", preceding=["WR", "WRA"], following=["RD", "RDA"], latency="nCWL + nBL + nWTRM", sibling=True),

        # BankGroup — same-group RAS timing
        TimingConstraint(level="BankGroup", preceding=["ACT"], following=["ACT"], latency="nRRDL"),

        # Bank — single-bank timing
        TimingConstraint(level="Bank", preceding=["ACT"], following=["ACT"], latency="nRC"),
        TimingConstraint(level="Bank", preceding=["ACT"], following=["RD", "RDA", "WR", "WRA"], latency="nRCD"),
        TimingConstraint(level="Bank", preceding=["ACT"], following=["PREpb"], latency="nRAS"),
        TimingConstraint(level="Bank", preceding=["PREpb"], following=["ACT"], latency="nRP"),
        TimingConstraint(level="Bank", preceding=["RD"], following=["PREpb"], latency="nRTP"),
        TimingConstraint(level="Bank", preceding=["WR"], following=["PREpb"], latency="nCWL + nBL + nWR"),
        TimingConstraint(level="Bank", preceding=["RDA"], following=["ACT"], latency="nRTP + nRP"),
        TimingConstraint(level="Bank", preceding=["WRA"], following=["ACT"], latency="nCWL + nBL + nWR + nRP"),
    ]

    # ---- Secondary timing resolution ----
    @classmethod
    def resolve_secondary_timings(cls, timing_dict, org_dict):
        timing_dict["nRRDS"] = 8
        timing_dict["nRRDL"] = cls._resolve_nRRDL(
            org_dict["dq"], timing_dict["rate"], timing_dict["tCK_ps"]
        )
        timing_dict["nFAW"] = cls._resolve_nFAW(org_dict["dq"], timing_dict["rate"])
        timing_dict["nRFC"] = cls._resolve_nRFC(org_dict["density"], timing_dict["tCK_ps"])
        timing_dict["nREFI"] = cls._resolve_nREFI(timing_dict["tCK_ps"])

        rate = timing_dict["rate"]
        tCK_ps = timing_dict["tCK_ps"]
        dq = org_dict["dq"]

        rmw_write_gap = max(32, cls._min_cycles(20_000, tCK_ps))
        jw_write_gap = max(16, cls._min_cycles(10_000, tCK_ps))
        timing_dict["nCCDL_WR"] = rmw_write_gap if dq == 4 else jw_write_gap

        timing_dict["nCCDM"] = cls._resolve_nCCDM(rate, tCK_ps, timing_dict["nCCDL"])
        timing_dict["nCCDM_WR"] = cls._resolve_nCCDM_WR(rate, tCK_ps, rmw_write_gap)
        timing_dict["nWTRM"] = cls._resolve_nWTRM(rate, tCK_ps, timing_dict["nWTRL"])
        timing_dict["nRTW"] = cls._resolve_nRTW(timing_dict)

    @staticmethod
    def _resolve_nRRDL(dq, rate, tCK_ps):
        if rate <= 6400:
            return max(8, DDR5._min_cycles(5_000, tCK_ps))
        return DDR5._resolve_nCCDM(rate, tCK_ps, -1)

    @staticmethod
    def _resolve_nFAW(dq, rate):
        return 40 if dq == 16 else 32

    @staticmethod
    def _resolve_nRFC(density, tCK_ps):
        if density <= 8192:    tRFC_ps = 195_000
        elif density <= 16384: tRFC_ps = 295_000
        elif density <= 32768: tRFC_ps = 410_000
        else: return -1
        return DDR5._min_cycles(tRFC_ps, tCK_ps)

    @staticmethod
    def _resolve_nREFI(tCK_ps):
        return 3_900_000 // tCK_ps

    @staticmethod
    def _min_cycles(timing_ps, tCK_ps):
        """Apply the JESD79-5C Section 13.2 minimum-timing conversion."""
        return ((timing_ps * 997) // tCK_ps + 1000) // 1000

    # JESD79-5C Tables 333-334: high-speed M timings.
    @classmethod
    def _resolve_nCCDM(cls, rate, tCK_ps, nCCDL):
        if rate <= 6400:
            return nCCDL
        _table = {
            6800: 4705,
            7200: 4444,
            7600: 4210,
            8000: 4000,
            8400: 4000,
            8800: 3863,
        }
        tCCDM_ps = _table.get(rate)
        if tCCDM_ps is None:
            return -1
        return max(8, cls._min_cycles(tCCDM_ps, tCK_ps))

    @classmethod
    def _resolve_nCCDM_WR(cls, rate, tCK_ps, rmw_write_gap):
        if rate <= 6400:
            return rmw_write_gap
        _table = {
            6800: 18823,
            7200: 17777,
            7600: 16842,
            8000: 16000,
            8400: 15238,
            8800: 14545,
        }
        tCCDM_WR_ps = _table.get(rate)
        if tCCDM_WR_ps is None:
            return -1
        return max(32, cls._min_cycles(tCCDM_WR_ps, tCK_ps))

    @classmethod
    def _resolve_nWTRM(cls, rate, tCK_ps, nWTRL):
        if rate <= 6400:
            return nWTRL
        _table = {
            6800: 9411,
            7200: 8888,
            7600: 8421,
            8000: 8000,
            8400: 7619,
            8800: 7272,
        }
        tWTRM_ps = _table.get(rate)
        if tWTRM_ps is None:
            return -1
        return max(16, cls._min_cycles(tWTRM_ps, tCK_ps))

    @staticmethod
    def _resolve_nRTW(timing_dict):
        rate = timing_dict["rate"]
        # Shortest legal WPRE mode, with zero Read DQS offset.
        wpre = 2 if rate <= 4800 else 3 if rate <= 6400 else 4
        rpst_extension = 0 if rate <= 4800 else 1
        return (
            timing_dict["nCL"]
            + timing_dict["nBL"]
            + 2
            + rpst_extension
            + wpre
            - timing_dict["nCWL"]
        )


# ---- DDR5 JEDEC preset data ----

DDR5.org_presets = {
    "DDR5_8Gb_x4":   {"density": 8192,  "dq": 4,  "channel_width": 32, "rank": 1, "bankgroup": 8, "bank": 2, "row": 1<<16, "column": 1<<11},
    "DDR5_8Gb_x8":   {"density": 8192,  "dq": 8,  "channel_width": 32, "rank": 1, "bankgroup": 8, "bank": 2, "row": 1<<16, "column": 1<<10},
    "DDR5_8Gb_x16":  {"density": 8192,  "dq": 16, "channel_width": 32, "rank": 1, "bankgroup": 4, "bank": 2, "row": 1<<16, "column": 1<<10},
    "DDR5_16Gb_x4":  {"density": 16384, "dq": 4,  "channel_width": 32, "rank": 1, "bankgroup": 8, "bank": 4, "row": 1<<16, "column": 1<<11},
    "DDR5_16Gb_x8":  {"density": 16384, "dq": 8,  "channel_width": 32, "rank": 1, "bankgroup": 8, "bank": 4, "row": 1<<16, "column": 1<<10},
    "DDR5_16Gb_x16": {"density": 16384, "dq": 16, "channel_width": 32, "rank": 1, "bankgroup": 4, "bank": 4, "row": 1<<16, "column": 1<<10},
    "DDR5_32Gb_x4":  {"density": 32768, "dq": 4,  "channel_width": 32, "rank": 1, "bankgroup": 8, "bank": 4, "row": 1<<17, "column": 1<<11},
    "DDR5_32Gb_x8":  {"density": 32768, "dq": 8,  "channel_width": 32, "rank": 1, "bankgroup": 8, "bank": 4, "row": 1<<17, "column": 1<<10},
    "DDR5_32Gb_x16": {"density": 32768, "dq": 16, "channel_width": 32, "rank": 1, "bankgroup": 4, "bank": 4, "row": 1<<17, "column": 1<<10},
}

# Primary timing presets; organization- and rate-dependent timings are
# finalized by resolve_secondary_timings().
DDR5.timing_presets = {
    # DDR5-3200 (tCK = 625 ps)
    "DDR5_3200AN": {"rate": 3200, "nBL": 8, "nCL": 24, "nRCD": 24, "nRP": 24, "nRAS": 52, "nRC": 76,  "nWR": 48, "nRTP": 12, "nCWL": 22, "nPPD": 2, "nCCDS": 8,  "nCCDL": 8,  "nCCDS_WR": 8,  "nCCDL_WR": 32, "nWTRS": 4,  "nWTRL": 16, "nCS": 2, "tCK_ps": 625},
    "DDR5_3200B": {"rate": 3200, "nBL": 8, "nCL": 26, "nRCD": 26, "nRP": 26, "nRAS": 52, "nRC": 78, "nWR": 48, "nRTP": 12, "nCWL": 24, "nPPD": 2, "nCCDS": 8, "nCCDL": 8, "nCCDS_WR": 8, "nCCDL_WR": 32, "nWTRS": 4, "nWTRL": 16, "nCS": 2, "tCK_ps": 625},
    "DDR5_3200C":  {"rate": 3200, "nBL": 8, "nCL": 28, "nRCD": 28, "nRP": 28, "nRAS": 52, "nRC": 80,  "nWR": 48, "nRTP": 12, "nCWL": 26, "nPPD": 2, "nCCDS": 8,  "nCCDL": 8,  "nCCDS_WR": 8,  "nCCDL_WR": 32, "nWTRS": 4,  "nWTRL": 16, "nCS": 2, "tCK_ps": 625},
    # DDR5-3600 (tCK = 555 ps)
    "DDR5_3600AN": {"rate": 3600, "nBL": 8, "nCL": 26, "nRCD": 26, "nRP": 26, "nRAS": 58, "nRC": 84, "nWR": 54, "nRTP": 14, "nCWL": 24, "nPPD": 2, "nCCDS": 8, "nCCDL": 9, "nCCDS_WR": 8, "nCCDL_WR": 36, "nWTRS": 5, "nWTRL": 18, "nCS": 2, "tCK_ps": 555},
    "DDR5_3600B": {"rate": 3600, "nBL": 8, "nCL": 30, "nRCD": 30, "nRP": 30, "nRAS": 58, "nRC": 88, "nWR": 54, "nRTP": 14, "nCWL": 28, "nPPD": 2, "nCCDS": 8, "nCCDL": 9, "nCCDS_WR": 8, "nCCDL_WR": 36, "nWTRS": 5, "nWTRL": 18, "nCS": 2, "tCK_ps": 555},
    "DDR5_3600C": {"rate": 3600, "nBL": 8, "nCL": 32, "nRCD": 32, "nRP": 32, "nRAS": 58, "nRC": 90, "nWR": 54, "nRTP": 14, "nCWL": 30, "nPPD": 2, "nCCDS": 8, "nCCDL": 9, "nCCDS_WR": 8, "nCCDL_WR": 36, "nWTRS": 5, "nWTRL": 18, "nCS": 2, "tCK_ps": 555},
    # DDR5-4000 (tCK = 500 ps)
    "DDR5_4000AN": {"rate": 4000, "nBL": 8, "nCL": 28, "nRCD": 28, "nRP": 28, "nRAS": 64, "nRC": 92, "nWR": 60, "nRTP": 15, "nCWL": 26, "nPPD": 2, "nCCDS": 8, "nCCDL": 10, "nCCDS_WR": 8, "nCCDL_WR": 40, "nWTRS": 5, "nWTRL": 20, "nCS": 2, "tCK_ps": 500},
    "DDR5_4000B": {"rate": 4000, "nBL": 8, "nCL": 32, "nRCD": 32, "nRP": 32, "nRAS": 64, "nRC": 96, "nWR": 60, "nRTP": 15, "nCWL": 30, "nPPD": 2, "nCCDS": 8, "nCCDL": 10, "nCCDS_WR": 8, "nCCDL_WR": 40, "nWTRS": 5, "nWTRL": 20, "nCS": 2, "tCK_ps": 500},
    "DDR5_4000C": {"rate": 4000, "nBL": 8, "nCL": 36, "nRCD": 35, "nRP": 35, "nRAS": 64, "nRC": 99, "nWR": 60, "nRTP": 15, "nCWL": 34, "nPPD": 2, "nCCDS": 8, "nCCDL": 10, "nCCDS_WR": 8, "nCCDL_WR": 40, "nWTRS": 5, "nWTRL": 20, "nCS": 2, "tCK_ps": 500},
    # DDR5-4400 (tCK = 454 ps)
    "DDR5_4400AN": {"rate": 4400, "nBL": 8, "nCL": 32, "nRCD": 32, "nRP": 32, "nRAS": 71, "nRC": 103, "nWR": 66, "nRTP": 17, "nCWL": 30, "nPPD": 2, "nCCDS": 8, "nCCDL": 11, "nCCDS_WR": 8, "nCCDL_WR": 44, "nWTRS": 6, "nWTRL": 22, "nCS": 2, "tCK_ps": 454},
    "DDR5_4400B": {"rate": 4400, "nBL": 8, "nCL": 36, "nRCD": 36, "nRP": 36, "nRAS": 71, "nRC": 107, "nWR": 66, "nRTP": 17, "nCWL": 34, "nPPD": 2, "nCCDS": 8, "nCCDL": 11, "nCCDS_WR": 8, "nCCDL_WR": 44, "nWTRS": 6, "nWTRL": 22, "nCS": 2, "tCK_ps": 454},
    "DDR5_4400C": {"rate": 4400, "nBL": 8, "nCL": 40, "nRCD": 39, "nRP": 39, "nRAS": 71, "nRC": 110, "nWR": 66, "nRTP": 17, "nCWL": 38, "nPPD": 2, "nCCDS": 8, "nCCDL": 11, "nCCDS_WR": 8, "nCCDL_WR": 44, "nWTRS": 6, "nWTRL": 22, "nCS": 2, "tCK_ps": 454},
    # DDR5-4800 (tCK = 416 ps)
    "DDR5_4800AN": {"rate": 4800, "nBL": 8, "nCL": 34, "nRCD": 34, "nRP": 34, "nRAS": 77, "nRC": 111, "nWR": 72, "nRTP": 18, "nCWL": 32, "nPPD": 2, "nCCDS": 8,  "nCCDL": 12, "nCCDS_WR": 8,  "nCCDL_WR": 48, "nWTRS": 6,  "nWTRL": 24, "nCS": 2, "tCK_ps": 416},
    "DDR5_4800B": {"rate": 4800, "nBL": 8, "nCL": 40, "nRCD": 39, "nRP": 39, "nRAS": 77, "nRC": 116, "nWR": 72, "nRTP": 18, "nCWL": 38, "nPPD": 2, "nCCDS": 8, "nCCDL": 12, "nCCDS_WR": 8, "nCCDL_WR": 48, "nWTRS": 6, "nWTRL": 24, "nCS": 2, "tCK_ps": 416},
    "DDR5_4800C":  {"rate": 4800, "nBL": 8, "nCL": 42, "nRCD": 42, "nRP": 42, "nRAS": 77, "nRC": 119, "nWR": 72, "nRTP": 18, "nCWL": 40, "nPPD": 2, "nCCDS": 8,  "nCCDL": 12, "nCCDS_WR": 8,  "nCCDL_WR": 48, "nWTRS": 6,  "nWTRL": 24, "nCS": 2, "tCK_ps": 416},
    # DDR5-5200 (tCK = 384 ps)
    "DDR5_5200AN": {"rate": 5200, "nBL": 8, "nCL": 38, "nRCD": 38, "nRP": 38, "nRAS": 84, "nRC": 122, "nWR": 78, "nRTP": 20, "nCWL": 36, "nPPD": 2, "nCCDS": 8, "nCCDL": 13, "nCCDS_WR": 8, "nCCDL_WR": 52, "nWTRS": 7, "nWTRL": 26, "nCS": 2, "tCK_ps": 384},
    "DDR5_5200B": {"rate": 5200, "nBL": 8, "nCL": 42, "nRCD": 42, "nRP": 42, "nRAS": 84, "nRC": 126, "nWR": 78, "nRTP": 20, "nCWL": 40, "nPPD": 2, "nCCDS": 8, "nCCDL": 13, "nCCDS_WR": 8, "nCCDL_WR": 52, "nWTRS": 7, "nWTRL": 26, "nCS": 2, "tCK_ps": 384},
    "DDR5_5200C": {"rate": 5200, "nBL": 8, "nCL": 46, "nRCD": 46, "nRP": 46, "nRAS": 84, "nRC": 130, "nWR": 78, "nRTP": 20, "nCWL": 44, "nPPD": 2, "nCCDS": 8, "nCCDL": 13, "nCCDS_WR": 8, "nCCDL_WR": 52, "nWTRS": 7, "nWTRL": 26, "nCS": 2, "tCK_ps": 384},
    # DDR5-5600 (tCK = 357 ps)
    "DDR5_5600AN": {"rate": 5600, "nBL": 8, "nCL": 40, "nRCD": 40, "nRP": 40, "nRAS": 90, "nRC": 130, "nWR": 84, "nRTP": 21, "nCWL": 38, "nPPD": 2, "nCCDS": 8,  "nCCDL": 14, "nCCDS_WR": 8,  "nCCDL_WR": 56, "nWTRS": 7,  "nWTRL": 28, "nCS": 2, "tCK_ps": 357},
    "DDR5_5600B": {"rate": 5600, "nBL": 8, "nCL": 46, "nRCD": 45, "nRP": 45, "nRAS": 90, "nRC": 135, "nWR": 84, "nRTP": 21, "nCWL": 44, "nPPD": 2, "nCCDS": 8, "nCCDL": 14, "nCCDS_WR": 8, "nCCDL_WR": 56, "nWTRS": 7, "nWTRL": 28, "nCS": 2, "tCK_ps": 357},
    "DDR5_5600C": {"rate": 5600, "nBL": 8, "nCL": 50, "nRCD": 49, "nRP": 49, "nRAS": 90, "nRC": 139, "nWR": 84, "nRTP": 21, "nCWL": 48, "nPPD": 2, "nCCDS": 8, "nCCDL": 14, "nCCDS_WR": 8, "nCCDL_WR": 56, "nWTRS": 7, "nWTRL": 28, "nCS": 2, "tCK_ps": 357},
    # DDR5-6000 (tCK = 333 ps)
    "DDR5_6000AN": {"rate": 6000, "nBL": 8, "nCL": 42, "nRCD": 42, "nRP": 42, "nRAS": 96, "nRC": 138, "nWR": 90, "nRTP": 23, "nCWL": 40, "nPPD": 2, "nCCDS": 8, "nCCDL": 15, "nCCDS_WR": 8, "nCCDL_WR": 60, "nWTRS": 8, "nWTRL": 30, "nCS": 2, "tCK_ps": 333},
    "DDR5_6000B": {"rate": 6000, "nBL": 8, "nCL": 48, "nRCD": 48, "nRP": 48, "nRAS": 96, "nRC": 144, "nWR": 90, "nRTP": 23, "nCWL": 46, "nPPD": 2, "nCCDS": 8, "nCCDL": 15, "nCCDS_WR": 8, "nCCDL_WR": 60, "nWTRS": 8, "nWTRL": 30, "nCS": 2, "tCK_ps": 333},
    "DDR5_6000C": {"rate": 6000, "nBL": 8, "nCL": 54, "nRCD": 53, "nRP": 53, "nRAS": 96, "nRC": 149, "nWR": 90, "nRTP": 23, "nCWL": 52, "nPPD": 2, "nCCDS": 8, "nCCDL": 15, "nCCDS_WR": 8, "nCCDL_WR": 60, "nWTRS": 8, "nWTRL": 30, "nCS": 2, "tCK_ps": 333},
    # DDR5-6400 (tCK = 312 ps)
    "DDR5_6400AN": {"rate": 6400, "nBL": 8, "nCL": 46, "nRCD": 46, "nRP": 46, "nRAS": 103, "nRC": 149, "nWR": 96, "nRTP": 24, "nCWL": 44, "nPPD": 2, "nCCDS": 8,  "nCCDL": 16, "nCCDS_WR": 8,  "nCCDL_WR": 64, "nWTRS": 8,  "nWTRL": 32, "nCS": 2, "tCK_ps": 312},
    "DDR5_6400B": {"rate": 6400, "nBL": 8, "nCL": 52, "nRCD": 52, "nRP": 52, "nRAS": 103, "nRC": 155, "nWR": 96, "nRTP": 24, "nCWL": 50, "nPPD": 2, "nCCDS": 8, "nCCDL": 16, "nCCDS_WR": 8, "nCCDL_WR": 64, "nWTRS": 8, "nWTRL": 32, "nCS": 2, "tCK_ps": 312},
    "DDR5_6400C": {"rate": 6400, "nBL": 8, "nCL": 56, "nRCD": 56, "nRP": 56, "nRAS": 103, "nRC": 159, "nWR": 96, "nRTP": 24, "nCWL": 54, "nPPD": 2, "nCCDS": 8, "nCCDL": 16, "nCCDS_WR": 8, "nCCDL_WR": 64, "nWTRS": 8, "nWTRL": 32, "nCS": 2, "tCK_ps": 312},
    # DDR5-6800 (tCK = 294 ps)
    "DDR5_6800AN": {"rate": 6800, "nBL": 8, "nCL": 48, "nRCD": 48, "nRP": 48, "nRAS": 109, "nRC": 157, "nWR": 102, "nRTP": 26, "nCWL": 46, "nPPD": 2, "nCCDS": 8, "nCCDL": 17, "nCCDS_WR": 8, "nCCDL_WR": 34, "nWTRS": 8, "nWTRL": 34, "nCS": 2, "tCK_ps": 294},
    "DDR5_6800B": {"rate": 6800, "nBL": 8, "nCL": 56, "nRCD": 55, "nRP": 55, "nRAS": 109, "nRC": 164, "nWR": 102, "nRTP": 26, "nCWL": 54, "nPPD": 2, "nCCDS": 8, "nCCDL": 17, "nCCDS_WR": 8, "nCCDL_WR": 34, "nWTRS": 8, "nWTRL": 34, "nCS": 2, "tCK_ps": 294},
    "DDR5_6800C": {"rate": 6800, "nBL": 8, "nCL": 60, "nRCD": 60, "nRP": 60, "nRAS": 109, "nRC": 169, "nWR": 102, "nRTP": 26, "nCWL": 58, "nPPD": 2, "nCCDS": 8, "nCCDL": 17, "nCCDS_WR": 8, "nCCDL_WR": 34, "nWTRS": 8, "nWTRL": 34, "nCS": 2, "tCK_ps": 294},
    # DDR5-7200 (tCK = 277 ps)
    "DDR5_7200AN": {"rate": 7200, "nBL": 8, "nCL": 52, "nRCD": 52, "nRP": 52, "nRAS": 116, "nRC": 168, "nWR": 108, "nRTP": 27, "nCWL": 50, "nPPD": 2, "nCCDS": 8, "nCCDL": 18, "nCCDS_WR": 8, "nCCDL_WR": 36, "nWTRS": 8, "nWTRL": 36, "nCS": 2, "tCK_ps": 277},
    "DDR5_7200B": {"rate": 7200, "nBL": 8, "nCL": 58, "nRCD": 58, "nRP": 58, "nRAS": 116, "nRC": 174, "nWR": 108, "nRTP": 27, "nCWL": 56, "nPPD": 2, "nCCDS": 8, "nCCDL": 18, "nCCDS_WR": 8, "nCCDL_WR": 36, "nWTRS": 8, "nWTRL": 36, "nCS": 2, "tCK_ps": 277},
    "DDR5_7200C": {"rate": 7200, "nBL": 8, "nCL": 64, "nRCD": 63, "nRP": 63, "nRAS": 116, "nRC": 179, "nWR": 108, "nRTP": 27, "nCWL": 62, "nPPD": 2, "nCCDS": 8, "nCCDL": 18, "nCCDS_WR": 8, "nCCDL_WR": 36, "nWTRS": 8, "nWTRL": 36, "nCS": 2, "tCK_ps": 277},
    # DDR5-7600 (tCK = 263 ps)
    "DDR5_7600AN": {"rate": 7600, "nBL": 8, "nCL": 54, "nRCD": 54, "nRP": 54, "nRAS": 122, "nRC": 176, "nWR": 114, "nRTP": 29, "nCWL": 52, "nPPD": 4, "nCCDS": 8, "nCCDL": 19, "nCCDS_WR": 8, "nCCDL_WR": 38, "nWTRS": 8, "nWTRL": 38, "nCS": 2, "tCK_ps": 263},
    "DDR5_7600B": {"rate": 7600, "nBL": 8, "nCL": 62, "nRCD": 61, "nRP": 61, "nRAS": 122, "nRC": 183, "nWR": 114, "nRTP": 29, "nCWL": 60, "nPPD": 4, "nCCDS": 8, "nCCDL": 19, "nCCDS_WR": 8, "nCCDL_WR": 38, "nWTRS": 8, "nWTRL": 38, "nCS": 2, "tCK_ps": 263},
    "DDR5_7600C": {"rate": 7600, "nBL": 8, "nCL": 68, "nRCD": 67, "nRP": 67, "nRAS": 122, "nRC": 189, "nWR": 114, "nRTP": 29, "nCWL": 66, "nPPD": 4, "nCCDS": 8, "nCCDL": 19, "nCCDS_WR": 8, "nCCDL_WR": 38, "nWTRS": 8, "nWTRL": 38, "nCS": 2, "tCK_ps": 263},
    # DDR5-8000 (tCK = 250 ps)
    "DDR5_8000AN": {"rate": 8000, "nBL": 8, "nCL": 56, "nRCD": 56, "nRP": 56, "nRAS": 128, "nRC": 184, "nWR": 120, "nRTP": 30, "nCWL": 54, "nPPD": 4, "nCCDS": 8, "nCCDL": 20, "nCCDS_WR": 8, "nCCDL_WR": 40, "nWTRS": 8, "nWTRL": 40, "nCS": 2, "tCK_ps": 250},
    "DDR5_8000B": {"rate": 8000, "nBL": 8, "nCL": 64, "nRCD": 64, "nRP": 64, "nRAS": 128, "nRC": 192, "nWR": 120, "nRTP": 30, "nCWL": 62, "nPPD": 4, "nCCDS": 8, "nCCDL": 20, "nCCDS_WR": 8, "nCCDL_WR": 40, "nWTRS": 8, "nWTRL": 40, "nCS": 2, "tCK_ps": 250},
    "DDR5_8000C": {"rate": 8000, "nBL": 8, "nCL": 70, "nRCD": 70, "nRP": 70, "nRAS": 128, "nRC": 198, "nWR": 120, "nRTP": 30, "nCWL": 68, "nPPD": 4, "nCCDS": 8, "nCCDL": 20, "nCCDS_WR": 8, "nCCDL_WR": 40, "nWTRS": 8, "nWTRL": 40, "nCS": 2, "tCK_ps": 250},
    # DDR5-8400 (tCK = 238 ps), JESD79-5C Table 294
    "DDR5_8400AN": {"rate": 8400, "nBL": 8, "nCL": 60, "nRCD": 60, "nRP": 60, "nRAS": 135, "nRC": 195, "nWR": 126, "nRTP": 32, "nCWL": 58, "nPPD": 4, "nCCDS": 8, "nCCDL": 21, "nCCDS_WR": 8, "nCCDL_WR": 42, "nWTRS": 8, "nWTRL": 42, "nCS": 2, "tCK_ps": 238},
    "DDR5_8400B":  {"rate": 8400, "nBL": 8, "nCL": 68, "nRCD": 68, "nRP": 68, "nRAS": 135, "nRC": 203, "nWR": 126, "nRTP": 32, "nCWL": 66, "nPPD": 4, "nCCDS": 8, "nCCDL": 21, "nCCDS_WR": 8, "nCCDL_WR": 42, "nWTRS": 8, "nWTRL": 42, "nCS": 2, "tCK_ps": 238},
    "DDR5_8400C":  {"rate": 8400, "nBL": 8, "nCL": 74, "nRCD": 74, "nRP": 74, "nRAS": 135, "nRC": 209, "nWR": 126, "nRTP": 32, "nCWL": 72, "nPPD": 4, "nCCDS": 8, "nCCDL": 21, "nCCDS_WR": 8, "nCCDL_WR": 42, "nWTRS": 8, "nWTRL": 42, "nCS": 2, "tCK_ps": 238},
    # DDR5-8800 (tCK = 227 ps)
    "DDR5_8800AN": {"rate": 8800, "nBL": 8, "nCL": 62, "nRCD": 62, "nRP": 62, "nRAS": 141, "nRC": 203, "nWR": 132, "nRTP": 33, "nCWL": 60, "nPPD": 4, "nCCDS": 8, "nCCDL": 22, "nCCDS_WR": 8, "nCCDL_WR": 44, "nWTRS": 8, "nWTRL": 44, "nCS": 2, "tCK_ps": 227},
    "DDR5_8800B": {"rate": 8800, "nBL": 8, "nCL": 72, "nRCD": 71, "nRP": 71, "nRAS": 141, "nRC": 212, "nWR": 132, "nRTP": 33, "nCWL": 70, "nPPD": 4, "nCCDS": 8, "nCCDL": 22, "nCCDS_WR": 8, "nCCDL_WR": 44, "nWTRS": 8, "nWTRL": 44, "nCS": 2, "tCK_ps": 227},
    "DDR5_8800C": {"rate": 8800, "nBL": 8, "nCL": 78, "nRCD": 77, "nRP": 77, "nRAS": 141, "nRC": 218, "nWR": 132, "nRTP": 33, "nCWL": 76, "nPPD": 4, "nCCDS": 8, "nCCDL": 22, "nCCDS_WR": 8, "nCCDL_WR": 44, "nWTRS": 8, "nWTRL": 44, "nCS": 2, "tCK_ps": 227},
}
