--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml ruta.twx ruta.ncd -o ruta.twr ruta.pcf

Design file:              ruta.ncd
Physical constraint file: ruta.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
D<0>        |    0.818(R)|      FAST  |   -0.171(R)|      SLOW  |clk_BUFGP         |   0.000|
D<1>        |    0.787(R)|      FAST  |   -0.199(R)|      SLOW  |clk_BUFGP         |   0.000|
D<2>        |    1.577(R)|      SLOW  |   -1.023(R)|      FAST  |clk_BUFGP         |   0.000|
D<3>        |    1.058(R)|      FAST  |   -0.443(R)|      SLOW  |clk_BUFGP         |   0.000|
R<0>        |    0.745(R)|      FAST  |   -0.049(R)|      SLOW  |clk_BUFGP         |   0.000|
R<1>        |    0.576(R)|      FAST  |    0.129(R)|      SLOW  |clk_BUFGP         |   0.000|
R<2>        |    0.667(R)|      FAST  |    0.054(R)|      SLOW  |clk_BUFGP         |   0.000|
R<3>        |    0.797(R)|      FAST  |   -0.168(R)|      SLOW  |clk_BUFGP         |   0.000|
clr         |    0.875(R)|      FAST  |   -0.069(R)|      SLOW  |clk_BUFGP         |   0.000|
rd<0>       |    1.231(R)|      SLOW  |    0.451(R)|      SLOW  |clk_BUFGP         |   0.000|
rd<1>       |    1.636(R)|      SLOW  |   -0.093(R)|      SLOW  |clk_BUFGP         |   0.000|
rr<0>       |    1.298(R)|      SLOW  |   -0.005(R)|      SLOW  |clk_BUFGP         |   0.000|
rr<1>       |    1.341(R)|      SLOW  |   -0.104(R)|      SLOW  |clk_BUFGP         |   0.000|
s           |    2.249(R)|      SLOW  |   -0.486(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
banderas<0> |         6.526(R)|      SLOW  |         3.312(R)|      FAST  |clk_BUFGP         |   0.000|
banderas<1> |         6.551(R)|      SLOW  |         3.334(R)|      FAST  |clk_BUFGP         |   0.000|
banderas<2> |         6.551(R)|      SLOW  |         3.334(R)|      FAST  |clk_BUFGP         |   0.000|
suma<0>     |         6.706(R)|      SLOW  |         3.481(R)|      FAST  |clk_BUFGP         |   0.000|
suma<1>     |         6.720(R)|      SLOW  |         3.495(R)|      FAST  |clk_BUFGP         |   0.000|
suma<2>     |         6.762(R)|      SLOW  |         3.464(R)|      FAST  |clk_BUFGP         |   0.000|
suma<3>     |         6.920(R)|      SLOW  |         3.583(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.568|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Mar 25 20:26:42 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 133 MB



