{"sha": "adff928a6d5fba623c579898cb92077abc970443", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YWRmZjkyOGE2ZDVmYmE2MjNjNTc5ODk4Y2I5MjA3N2FiYzk3MDQ0Mw==", "commit": {"author": {"name": "Carl Love", "email": "cel@us.ibm.com", "date": "2018-06-08T15:22:31Z"}, "committer": {"name": "Carl Love", "email": "carll@gcc.gnu.org", "date": "2018-06-08T15:22:31Z"}, "message": "vsx-vector-6-be.p7.c: Rename this file to vsx-vector-6.p7.c.\n\ngcc/testsuite/ChangeLog:\n\n2018-06-08  Carl Love  <cel@us.ibm.com>\n\n\t* gcc.target/powerpc/vsx-vector-6-be.p7.c: Rename this file to\n\tvsx-vector-6.p7.c.\n\t* gcc.target/powerpc/vsx-vector-6-le.p9.c: Rename this file to\n\tvsx-vector-6.p9.c.\n\t* gcc.target/powerpc/vsx-vector-6-be.p8.c: Move instruction counts\n\tfor BE system that are different then for an LE system from this file\n\tinto vsx-vector-6-le.c using be target qualifier.  Remove this file.\n\t* gcc.target/powerpc/vsx-vector-6-le.c: Add le qualifiers as needed for\n\tthe various instruction counts.  Rename file to\tvsx-vector-6.p8.c.\n\nFrom-SVN: r261333", "tree": {"sha": "170af170be32c3c21d3419be58c1cce13bf027ba", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/170af170be32c3c21d3419be58c1cce13bf027ba"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/adff928a6d5fba623c579898cb92077abc970443", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/adff928a6d5fba623c579898cb92077abc970443", "html_url": "https://github.com/Rust-GCC/gccrs/commit/adff928a6d5fba623c579898cb92077abc970443", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/adff928a6d5fba623c579898cb92077abc970443/comments", "author": {"login": "carlelove", "id": 86435705, "node_id": "MDQ6VXNlcjg2NDM1NzA1", "avatar_url": "https://avatars.githubusercontent.com/u/86435705?v=4", "gravatar_id": "", "url": "https://api.github.com/users/carlelove", "html_url": "https://github.com/carlelove", "followers_url": "https://api.github.com/users/carlelove/followers", "following_url": "https://api.github.com/users/carlelove/following{/other_user}", "gists_url": "https://api.github.com/users/carlelove/gists{/gist_id}", "starred_url": "https://api.github.com/users/carlelove/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/carlelove/subscriptions", "organizations_url": "https://api.github.com/users/carlelove/orgs", "repos_url": "https://api.github.com/users/carlelove/repos", "events_url": "https://api.github.com/users/carlelove/events{/privacy}", "received_events_url": "https://api.github.com/users/carlelove/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "e1224fa5bf545458a731f392c102e01a9dd792cb", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e1224fa5bf545458a731f392c102e01a9dd792cb", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e1224fa5bf545458a731f392c102e01a9dd792cb"}], "stats": {"total": 108, "additions": 47, "deletions": 61}, "files": [{"sha": "af9b5d4e6da2b28c908ba9da09ac2ded385880e2", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/adff928a6d5fba623c579898cb92077abc970443/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/adff928a6d5fba623c579898cb92077abc970443/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=adff928a6d5fba623c579898cb92077abc970443", "patch": "@@ -1,3 +1,15 @@\n+2018-06-08  Carl Love  <cel@us.ibm.com>\n+\n+\t* gcc.target/powerpc/vsx-vector-6-be.p7.c: Rename this file to\n+\tvsx-vector-6.p7.c.\n+\t* gcc.target/powerpc/vsx-vector-6-le.p9.c: Rename this file to\n+\tvsx-vector-6.p9.c.\n+\t* gcc.target/powerpc/vsx-vector-6-be.p8.c: Move instruction counts\n+\tfor BE system that are different then for an LE system from this file\n+\tinto vsx-vector-6-le.c using be target qualifier.  Remove this file.\n+\t* gcc.target/powerpc/vsx-vector-6-le.c: Add le qualifiers as needed for\n+\tthe various instruction counts.  Rename file to\tvsx-vector-6.p8.c.\n+\n 2018-06-08  Martin Liska  <mliska@suse.cz>\n \n \t* gcc.dg/ipa/ipa-icf-38.c: Scan optimized tree dump."}, {"sha": "3b81df893d7ff8d1c461fb56b4e6f028cd636f3d", "filename": "gcc/testsuite/gcc.target/powerpc/vsx-vector-6-be.p8.c", "status": "removed", "additions": 0, "deletions": 43, "changes": 43, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e1224fa5bf545458a731f392c102e01a9dd792cb/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fvsx-vector-6-be.p8.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e1224fa5bf545458a731f392c102e01a9dd792cb/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fvsx-vector-6-be.p8.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fvsx-vector-6-be.p8.c?ref=e1224fa5bf545458a731f392c102e01a9dd792cb", "patch": "@@ -1,43 +0,0 @@\n-/* { dg-do compile { target { powerpc64-*-* && lp64 } } } */\n-/* { dg-skip-if \"\" { powerpc*-*-darwin* } } */\n-/* { dg-require-effective-target powerpc_vsx_ok } */\n-/* { dg-options \"-mvsx -O2 -mcpu=power8\" } */\n-/* { dg-skip-if \"do not override -mcpu\" { powerpc*-*-* } { \"-mcpu=*\" } { \"-mcpu=power8\" } } */\n-\n-\n-/* Expected instruction counts for Big Endian */\n-\n-/* { dg-final { scan-assembler-times \"xvabsdp\" 1 } } */\n-/* { dg-final { scan-assembler-times \"xvadddp\" 1 } } */\n-/* { dg-final { scan-assembler-times \"xxlnor\" 7 } } */\n-/* { dg-final { scan-assembler-times \"xvcmpeqdp\" 6 } } */\n-/* { dg-final { scan-assembler-times \"xvcmpeqdp.\" 6 } } */\n-/* { dg-final { scan-assembler-times \"xvcmpgtdp\" 8 } } */\n-/* { dg-final { scan-assembler-times \"xvcmpgtdp.\" 8 } } */\n-/* { dg-final { scan-assembler-times \"xvcmpgedp\" 7 } } */\n-/* { dg-final { scan-assembler-times \"xvcmpgedp.\" 7 } } */\n-/* { dg-final { scan-assembler-times \"xvrdpim\" 1 } } */\n-/* { dg-final { scan-assembler-times \"xvmaddadp\" 1 } } */\n-/* { dg-final { scan-assembler-times \"xvmsubadp\" 1 } } */\n-/* { dg-final { scan-assembler-times \"xvsubdp\" 1 } } */\n-/* { dg-final { scan-assembler-times \"xvmaxdp\" 1 } } */\n-/* { dg-final { scan-assembler-times \"xvmindp\" 1 } } */\n-/* { dg-final { scan-assembler-times \"xvmuldp\" 1 } } */\n-/* { dg-final { scan-assembler-times \"vperm\" 1 } } */\n-/* { dg-final { scan-assembler-times \"xvrdpic\" 1 } } */\n-/* { dg-final { scan-assembler-times \"xvsqrtdp\" 1 } } */\n-/* { dg-final { scan-assembler-times \"xvrdpiz\" 1 } } */\n-/* { dg-final { scan-assembler-times \"xvmsubasp\" 1 } } */\n-/* { dg-final { scan-assembler-times \"xvnmaddasp\" 1 } } */\n-/* { dg-final { scan-assembler-times \"xvnmaddadp\" 1 } } */\n-/* { dg-final { scan-assembler-times \"xvnmsubadp\" 1 } } */\n-/* { dg-final { scan-assembler-times \"vmsumshs\" 1 } } */\n-/* { dg-final { scan-assembler-times \"xxland\" 13 } } */\n-/* { dg-final { scan-assembler-times \"xxlxor\" 2 } } */\n-/* { dg-final { scan-assembler-times \"xxsel\" 2 } } */\n-/* { dg-final { scan-assembler-times \"xvrdpip\" 1 } } */\n-/* { dg-final { scan-assembler-times \"xvdivdp\" 1 } } */\n-/* { dg-final { scan-assembler-times \"xvrdpi\" 5 } } */\n-\n-/* Source code for the test in vsx-vector-6.h */\n-#include \"vsx-vector-6.h\""}, {"sha": "66ec064dbffac57a0c46ce53321b61ec76ac4d3c", "filename": "gcc/testsuite/gcc.target/powerpc/vsx-vector-6.p7.c", "status": "renamed", "additions": 16, "deletions": 9, "changes": 25, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/adff928a6d5fba623c579898cb92077abc970443/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fvsx-vector-6.p7.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/adff928a6d5fba623c579898cb92077abc970443/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fvsx-vector-6.p7.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fvsx-vector-6.p7.c?ref=adff928a6d5fba623c579898cb92077abc970443", "patch": "@@ -1,21 +1,28 @@\n-/* { dg-do compile { target { powerpc64-*-* && lp64 } } } */\n+/* { dg-do compile { target { powerpc*-*-* && lp64 } } } */\n /* { dg-skip-if \"\" { powerpc*-*-darwin* } } */\n /* { dg-require-effective-target powerpc_vsx_ok } */\n /* { dg-options \"-mvsx -O2 -mcpu=power7\" } */\n /* { dg-skip-if \"do not override -mcpu\" { powerpc*-*-* } { \"-mcpu=*\" } { \"-mcpu=power7\" } } */\n \n \n-/* Expected instruction counts for Big Endian */\n+/* Expected instruction counts for Power 7 */\n \n /* { dg-final { scan-assembler-times \"xvabsdp\" 1 } } */\n /* { dg-final { scan-assembler-times \"xvadddp\" 1 } } */\n-/* { dg-final { scan-assembler-times \"xxlnor\" 7 } } */\n-/* { dg-final { scan-assembler-times \"xvcmpeqdp\" 6 } } */\n-/* { dg-final { scan-assembler-times \"xvcmpeqdp.\" 6 } } */\n-/* { dg-final { scan-assembler-times \"xvcmpgtdp\" 8 } } */\n-/* { dg-final { scan-assembler-times \"xvcmpgtdp.\" 8 } } */\n-/* { dg-final { scan-assembler-times \"xvcmpgedp\" 7 } } */\n-/* { dg-final { scan-assembler-times \"xvcmpgedp.\" 7 } } */\n+/* { dg-final { scan-assembler-times \"xxlnor\" 8 { target le } } } */\n+/* { dg-final { scan-assembler-times \"xxlnor\" 8 { target be } } } */\n+/* { dg-final { scan-assembler-times \"xvcmpeqdp\" 5 { target le } } } */\n+/* { dg-final { scan-assembler-times \"xvcmpeqdp\" 6 { target be }} } */\n+/* { dg-final { scan-assembler-times \"xvcmpeqdp.\" 5 { target le } } } */\n+/* { dg-final { scan-assembler-times \"xvcmpeqdp.\" 6 { target be } } } */\n+/* { dg-final { scan-assembler-times \"xvcmpgtdp\" 9 { target le } } } */\n+/* { dg-final { scan-assembler-times \"xvcmpgtdp\" 8 { target be } } } */\n+/* { dg-final { scan-assembler-times \"xvcmpgtdp.\" 9 { target le } } } */\n+/* { dg-final { scan-assembler-times \"xvcmpgtdp.\" 8 { target be } } } */\n+/* { dg-final { scan-assembler-times \"xvcmpgedp\" 6 { target le } } } */\n+/* { dg-final { scan-assembler-times \"xvcmpgedp\" 7 { target be } } } */\n+/* { dg-final { scan-assembler-times \"xvcmpgedp.\" 6 { target le } } } */\n+/* { dg-final { scan-assembler-times \"xvcmpgedp.\" 7 { target be } } } */\n /* { dg-final { scan-assembler-times \"xvrdpim\" 1 } } */\n /* { dg-final { scan-assembler-times \"xvmaddadp\" 1 } } */\n /* { dg-final { scan-assembler-times \"xvmsubadp\" 1 } } */", "previous_filename": "gcc/testsuite/gcc.target/powerpc/vsx-vector-6-be.p7.c"}, {"sha": "82fd45e1b63b9a4deab3aaa59e6a61567662751e", "filename": "gcc/testsuite/gcc.target/powerpc/vsx-vector-6.p8.c", "status": "renamed", "additions": 15, "deletions": 7, "changes": 22, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/adff928a6d5fba623c579898cb92077abc970443/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fvsx-vector-6.p8.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/adff928a6d5fba623c579898cb92077abc970443/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fvsx-vector-6.p8.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fvsx-vector-6.p8.c?ref=adff928a6d5fba623c579898cb92077abc970443", "patch": "@@ -1,23 +1,31 @@\n-/* { dg-do compile { target { powerpc64le-*-* && lp64 } } } */\n+/* { dg-do compile { target { powerpc*-*-* && lp64 } } } */\n /* { dg-skip-if \"\" { powerpc*-*-darwin* } } */\n /* { dg-require-effective-target powerpc_vsx_ok } */\n /* { dg-options \"-mvsx -O2 -mcpu=power8\" } */\n /* { dg-skip-if \"do not override -mcpu\" { powerpc*-*-* } { \"-mcpu=*\" } { \"-mcpu=power8\" } } */\n \n-/* Expected instruction counts for Little Endian targeting Power8. */\n+\n+/* Expected instruction counts for Power 8.  */\n \n /* { dg-final { scan-assembler-times \"xvabsdp\" 1 } } */\n /* { dg-final { scan-assembler-times \"xvadddp\" 1 } } */\n-/* { dg-final { scan-assembler-times \"xxlnor\" 8 } } */\n+/* { dg-final { scan-assembler-times \"xxlnor\" 8 { target le } } } */\n+/* { dg-final { scan-assembler-times \"xxlnor\" 7 { target be } } } */\n+\n /* We generate xxlor instructions for many reasons other than or'ing vector\n    operands or calling __builtin_vec_or(), which  means we cannot rely on\n    their usage counts being stable.  Therefore, we just ensure at least one\n    xxlor instruction was generated.  */\n /* { dg-final { scan-assembler \"xxlor\" } } */\n-/* { dg-final { scan-assembler-times \"xvcmpeqdp\" 4 } } */\n-/* { dg-final { scan-assembler-times \"xvcmpeqdp.\" 4 } } */\n-/* { dg-final { scan-assembler-times \"xvcmpgtdp\" 7 } } */\n-/* { dg-final { scan-assembler-times \"xvcmpgtdp.\" 7 } } */\n+\n+/* { dg-final { scan-assembler-times \"xvcmpeqdp\" 4 { target le } } } */\n+/* { dg-final { scan-assembler-times \"xvcmpeqdp\" 6 { target be } } } */\n+/* { dg-final { scan-assembler-times \"xvcmpeqdp.\" 4 { target le } } } */\n+/* { dg-final { scan-assembler-times \"xvcmpeqdp.\" 6 { target be } } } */\n+/* { dg-final { scan-assembler-times \"xvcmpgtdp\" 7 { target le } } } */\n+/* { dg-final { scan-assembler-times \"xvcmpgtdp\" 8 { target be } } } */\n+/* { dg-final { scan-assembler-times \"xvcmpgtdp.\" 7 { target le } } } */\n+/* { dg-final { scan-assembler-times \"xvcmpgtdp.\" 8 { target be } } } */\n /* { dg-final { scan-assembler-times \"xvcmpgedp\" 7 } } */\n /* { dg-final { scan-assembler-times \"xvcmpgedp.\" 7 } } */\n /* { dg-final { scan-assembler-times \"xvrdpim\" 1 } } */", "previous_filename": "gcc/testsuite/gcc.target/powerpc/vsx-vector-6-le.c"}, {"sha": "0fcd153137b91d5c7dbc4c121b2c0b56304c006b", "filename": "gcc/testsuite/gcc.target/powerpc/vsx-vector-6.p9.c", "status": "renamed", "additions": 4, "deletions": 2, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/adff928a6d5fba623c579898cb92077abc970443/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fvsx-vector-6.p9.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/adff928a6d5fba623c579898cb92077abc970443/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fvsx-vector-6.p9.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fvsx-vector-6.p9.c?ref=adff928a6d5fba623c579898cb92077abc970443", "patch": "@@ -1,19 +1,21 @@\n-/* { dg-do compile { target { powerpc64le-*-* && lp64 } } } */\n+/* { dg-do compile { target { powerpc*-*-* && lp64 } } } */\n /* { dg-skip-if \"\" { powerpc*-*-darwin* } } */\n /* { dg-require-effective-target powerpc_p9vector_ok } */\n /* { dg-options \"-mvsx -O2 -mcpu=power9\" } */\n /* { dg-skip-if \"do not override -mcpu\" { powerpc*-*-* } { \"-mcpu=*\" } { \"-mcpu=power9\" } } */\n \n-/* Expected instruction counts for Little Endian targeting Power9. */\n+/* Expected instruction counts for Power9. */\n \n /* { dg-final { scan-assembler-times \"xvabsdp\" 1 } } */\n /* { dg-final { scan-assembler-times \"xvadddp\" 1 } } */\n /* { dg-final { scan-assembler-times \"xxlnor\" 7 } } */\n+\n /* We generate xxlor instructions for many reasons other than or'ing vector\n    operands or calling __builtin_vec_or(), which  means we cannot rely on\n    their usage counts being stable.  Therefore, we just ensure at least one\n    xxlor instruction was generated.  */\n /* { dg-final { scan-assembler \"xxlor\" } } */\n+\n /* { dg-final { scan-assembler-times \"xvcmpeqdp\" 5 } } */\n /* { dg-final { scan-assembler-times \"xvcmpgtdp\" 8 } } */\n /* { dg-final { scan-assembler-times \"xvcmpgedp\" 8 } } */", "previous_filename": "gcc/testsuite/gcc.target/powerpc/vsx-vector-6-le.p9.c"}]}