Flow report for hyperram_system
Wed Feb  7 18:01:11 2024
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------------+
; Flow Summary                                                                              ;
+------------------------------------+------------------------------------------------------+
; Flow Status                        ; EDA Netlist Writer Failed - Wed Feb  7 18:01:11 2024 ;
; Quartus Prime Version              ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition       ;
; Revision Name                      ; hyperram_system                                      ;
; Top-level Entity Name              ; top_level                                            ;
; Family                             ; Cyclone 10 LP                                        ;
; Device                             ; 10CL025YE144C8G                                      ;
; Timing Models                      ; Final                                                ;
; Total logic elements               ; 3,748 / 24,624 ( 15 % )                              ;
;     Total combinational functions  ; 3,243 / 24,624 ( 13 % )                              ;
;     Dedicated logic registers      ; 2,351 / 24,624 ( 10 % )                              ;
; Total registers                    ; 2351                                                 ;
; Total pins                         ; 62 / 77 ( 81 % )                                     ;
; Total virtual pins                 ; 0                                                    ;
; Total memory bits                  ; 95,235 / 608,256 ( 16 % )                            ;
; Embedded Multiplier 9-bit elements ; 6 / 132 ( 5 % )                                      ;
; Total PLLs                         ; 3 / 4 ( 75 % )                                       ;
+------------------------------------+------------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 02/07/2024 17:59:25 ;
; Main task         ; Compilation         ;
; Revision Name     ; hyperram_system     ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                          ;
+-------------------------------------+--------------------------------------------------------------------------------------------+-----------------+----------------------------------+-----------------------------------+
; Assignment Name                     ; Value                                                                                      ; Default Value   ; Entity Name                      ; Section Id                        ;
+-------------------------------------+--------------------------------------------------------------------------------------------+-----------------+----------------------------------+-----------------------------------+
; COMPILER_SIGNATURE_ID               ; 106024607881685.170732516453784                                                            ; --              ; --                               ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                                                                        ; --              ; --                               ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                                                                        ; --              ; --                               ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                                                                        ; --              ; --                               ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                                                                        ; --              ; --                               ; eda_board_design_symbol           ;
; EDA_NETLIST_WRITER_OUTPUT_DIR       ; netlist                                                                                    ; --              ; --                               ; eda_simulation                    ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                                                                                       ; --              ; --                               ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                 ; ModelSim (VHDL)                                                                            ; <None>          ; --                               ; --                                ;
; EDA_TIME_SCALE                      ; 1 ps                                                                                       ; --              ; --                               ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                                                         ; --              ; --                               ; --                                ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                                                          ; --              ; --                               ; --                                ;
; MISC_FILE                           ; pll/pll.ppf                                                                                ; --              ; --                               ; --                                ;
; MISC_FILE                           ; avs_hram_converter_TEST_advanced/synthesis/../avs_hram_converter_TEST_advanced.cmp         ; --              ; --                               ; --                                ;
; MISC_FILE                           ; avs_hram_converter_TEST_advanced/synthesis/../../avs_hram_converter_TEST_advanced.qsys     ; --              ; --                               ; --                                ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                                                                                       ; --              ; --                               ; --                                ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing                                                                          ; --              ; --                               ; --                                ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing                                                                          ; --              ; --                               ; --                                ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                                                                                 ; --              ; --                               ; --                                ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                                                                                 ; --              ; --                               ; --                                ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family)                                                     ; --              ; top_level                        ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family)                                                     ; --              ; top_level                        ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family)                                                     ; --              ; top_level                        ; Top                               ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                                                                        ; --              ; --                               ; --                                ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                      ; --              ; --                               ; --                                ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                                                               ; --              ; --                               ; --                                ;
; SEARCH_PATH                         ; SBT_workspace/avs_hram_converter_TEST_advanced/mem_init/                                   ; --              ; --                               ; --                                ;
; SLD_FILE                            ; avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.regmap         ; --              ; --                               ; --                                ;
; SLD_FILE                            ; avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.debuginfo      ; --              ; --                               ; --                                ;
; SLD_INFO                            ; QSYS_NAME avs_hram_converter_TEST_advanced HAS_SOPCINFO 1 GENERATION_ID 1707306234         ; --              ; avs_hram_converter_TEST_advanced ; --                                ;
; SOPCINFO_FILE                       ; avs_hram_converter_TEST_advanced/synthesis/../../avs_hram_converter_TEST_advanced.sopcinfo ; --              ; --                               ; --                                ;
; SYNTHESIS_ONLY_QIP                  ; On                                                                                         ; --              ; --                               ; --                                ;
; TOP_LEVEL_ENTITY                    ; top_level                                                                                  ; hyperram_system ; --                               ; --                                ;
+-------------------------------------+--------------------------------------------------------------------------------------------+-----------------+----------------------------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:52     ; 1.0                     ; 602 MB              ; 00:01:23                           ;
; Fitter               ; 00:00:31     ; 1.2                     ; 774 MB              ; 00:00:44                           ;
; Assembler            ; 00:00:03     ; 1.0                     ; 391 MB              ; 00:00:03                           ;
; Timing Analyzer      ; 00:00:05     ; 1.2                     ; 509 MB              ; 00:00:05                           ;
; EDA Netlist Writer   ; 00:00:03     ; 1.0                     ; 626 MB              ; 00:00:03                           ;
; Total                ; 00:01:34     ; --                      ; --                  ; 00:02:18                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+----------------------+------------------+----------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name        ; OS Version ; Processor type ;
+----------------------+------------------+----------------+------------+----------------+
; Analysis & Synthesis ; shaq97           ; Ubuntu 20.04.6 ; 20         ; x86_64         ;
; Fitter               ; shaq97           ; Ubuntu 20.04.6 ; 20         ; x86_64         ;
; Assembler            ; shaq97           ; Ubuntu 20.04.6 ; 20         ; x86_64         ;
; Timing Analyzer      ; shaq97           ; Ubuntu 20.04.6 ; 20         ; x86_64         ;
; EDA Netlist Writer   ; shaq97           ; Ubuntu 20.04.6 ; 20         ; x86_64         ;
+----------------------+------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off hyperram_system -c hyperram_system
quartus_fit --read_settings_files=off --write_settings_files=off hyperram_system -c hyperram_system
quartus_asm --read_settings_files=off --write_settings_files=off hyperram_system -c hyperram_system
quartus_sta hyperram_system -c hyperram_system
quartus_eda --read_settings_files=off --write_settings_files=off hyperram_system -c hyperram_system



