# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "C:/Xilinx/2025.1/Vivado/data/rsb/busdef" \
"../../../../project_1.srcs/sources_1/new/PE_D.V" \
"../../../../project_1.srcs/sources_1/new/PE_H.v" \
"../../../../project_1.srcs/sources_1/new/counter_axon_addr_inputdata.v" \
"../../../../project_1.srcs/sources_1/new/counter_axon_addr_weight.v" \
"../../../../project_1.srcs/sources_1/new/counter_input.v" \
"../../../../project_1.srcs/sources_1/new/counter_output.v" \
"../../../../project_1.srcs/sources_1/new/counter_top_lvl.v" \
"../../../../project_1.srcs/sources_1/new/dmux_out.v" \
"../../../../project_1.srcs/sources_1/new/filter_microsequencer.v" \
"../../../../project_1.srcs/sources_1/new/input_microsequencer.v" \
"../../../../project_1.srcs/sources_1/new/matrix_mult_control.v" \
"../../../../project_1.srcs/sources_1/new/mux_between_channels.v" \
"../../../../project_1.srcs/sources_1/new/onedconv.v" \
"../../../../project_1.srcs/sources_1/new/onedconv_ctrl.v" \
"../../../../project_1.srcs/sources_1/new/output_microsequencer.v" \
"../../../../project_1.srcs/sources_1/new/reg_en_rst.v" \
"../../../../project_1.srcs/sources_1/new/shift_reg_input.v" \
"../../../../project_1.srcs/sources_1/new/simple_dual_two_clocks.v" \
"../../../../project_1.srcs/sources_1/new/systolic_out_adder.v" \
"../../../../project_1.srcs/sources_1/new/top_lvl.v" \
"../../../../project_1.srcs/sources_1/new/top_lvl_complete.v" \
"../../../../project_1.srcs/sim_1/new/onedconv_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
