// Seed: 1344322741
module module_0 ();
  logic id_1;
  ;
  assign id_1 = 1;
  assign module_2.id_12 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd24,
    parameter id_3 = 32'd14
) (
    id_1,
    _id_2,
    _id_3
);
  input wire _id_3;
  inout wire _id_2;
  input wire id_1;
  module_0 modCall_1 ();
  wire [id_3 : id_2] id_4;
  logic id_5 = 1;
endmodule
module module_2 #(
    parameter id_4 = 32'd68
) (
    input tri0 id_0,
    input supply0 id_1,
    input tri0 id_2[id_4 : id_4],
    output tri0 id_3,
    output wor _id_4,
    input wand id_5,
    output tri id_6,
    input supply1 id_7,
    input tri0 id_8,
    input wor id_9,
    input tri1 id_10,
    output supply0 id_11,
    input tri0 id_12
);
  logic id_14 = -1'b0;
  wand  id_15;
  module_0 modCall_1 ();
  assign id_15 = 1;
endmodule
