// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ViT_act_layernorm_accumulate (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        m_axi_inout2_AWVALID,
        m_axi_inout2_AWREADY,
        m_axi_inout2_AWADDR,
        m_axi_inout2_AWID,
        m_axi_inout2_AWLEN,
        m_axi_inout2_AWSIZE,
        m_axi_inout2_AWBURST,
        m_axi_inout2_AWLOCK,
        m_axi_inout2_AWCACHE,
        m_axi_inout2_AWPROT,
        m_axi_inout2_AWQOS,
        m_axi_inout2_AWREGION,
        m_axi_inout2_AWUSER,
        m_axi_inout2_WVALID,
        m_axi_inout2_WREADY,
        m_axi_inout2_WDATA,
        m_axi_inout2_WSTRB,
        m_axi_inout2_WLAST,
        m_axi_inout2_WID,
        m_axi_inout2_WUSER,
        m_axi_inout2_ARVALID,
        m_axi_inout2_ARREADY,
        m_axi_inout2_ARADDR,
        m_axi_inout2_ARID,
        m_axi_inout2_ARLEN,
        m_axi_inout2_ARSIZE,
        m_axi_inout2_ARBURST,
        m_axi_inout2_ARLOCK,
        m_axi_inout2_ARCACHE,
        m_axi_inout2_ARPROT,
        m_axi_inout2_ARQOS,
        m_axi_inout2_ARREGION,
        m_axi_inout2_ARUSER,
        m_axi_inout2_RVALID,
        m_axi_inout2_RREADY,
        m_axi_inout2_RDATA,
        m_axi_inout2_RLAST,
        m_axi_inout2_RID,
        m_axi_inout2_RFIFONUM,
        m_axi_inout2_RUSER,
        m_axi_inout2_RRESP,
        m_axi_inout2_BVALID,
        m_axi_inout2_BREADY,
        m_axi_inout2_BRESP,
        m_axi_inout2_BID,
        m_axi_inout2_BUSER,
        patch,
        x,
        x_patch_data_M_elems_V1_address0,
        x_patch_data_M_elems_V1_ce0,
        x_patch_data_M_elems_V1_we0,
        x_patch_data_M_elems_V1_d0,
        x_patch_data_M_elems_V_12_address0,
        x_patch_data_M_elems_V_12_ce0,
        x_patch_data_M_elems_V_12_we0,
        x_patch_data_M_elems_V_12_d0,
        x_patch_data_M_elems_V_23_address0,
        x_patch_data_M_elems_V_23_ce0,
        x_patch_data_M_elems_V_23_we0,
        x_patch_data_M_elems_V_23_d0,
        x_patch_data_M_elems_V_34_address0,
        x_patch_data_M_elems_V_34_ce0,
        x_patch_data_M_elems_V_34_we0,
        x_patch_data_M_elems_V_34_d0,
        x_patch_data_M_elems_V_45_address0,
        x_patch_data_M_elems_V_45_ce0,
        x_patch_data_M_elems_V_45_we0,
        x_patch_data_M_elems_V_45_d0,
        x_patch_data_M_elems_V_56_address0,
        x_patch_data_M_elems_V_56_ce0,
        x_patch_data_M_elems_V_56_we0,
        x_patch_data_M_elems_V_56_d0,
        x_patch_data_M_elems_V_67_address0,
        x_patch_data_M_elems_V_67_ce0,
        x_patch_data_M_elems_V_67_we0,
        x_patch_data_M_elems_V_67_d0,
        x_patch_data_M_elems_V_78_address0,
        x_patch_data_M_elems_V_78_ce0,
        x_patch_data_M_elems_V_78_we0,
        x_patch_data_M_elems_V_78_d0,
        ap_return_0,
        ap_return_1
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   m_axi_inout2_AWVALID;
input   m_axi_inout2_AWREADY;
output  [63:0] m_axi_inout2_AWADDR;
output  [0:0] m_axi_inout2_AWID;
output  [31:0] m_axi_inout2_AWLEN;
output  [2:0] m_axi_inout2_AWSIZE;
output  [1:0] m_axi_inout2_AWBURST;
output  [1:0] m_axi_inout2_AWLOCK;
output  [3:0] m_axi_inout2_AWCACHE;
output  [2:0] m_axi_inout2_AWPROT;
output  [3:0] m_axi_inout2_AWQOS;
output  [3:0] m_axi_inout2_AWREGION;
output  [0:0] m_axi_inout2_AWUSER;
output   m_axi_inout2_WVALID;
input   m_axi_inout2_WREADY;
output  [255:0] m_axi_inout2_WDATA;
output  [31:0] m_axi_inout2_WSTRB;
output   m_axi_inout2_WLAST;
output  [0:0] m_axi_inout2_WID;
output  [0:0] m_axi_inout2_WUSER;
output   m_axi_inout2_ARVALID;
input   m_axi_inout2_ARREADY;
output  [63:0] m_axi_inout2_ARADDR;
output  [0:0] m_axi_inout2_ARID;
output  [31:0] m_axi_inout2_ARLEN;
output  [2:0] m_axi_inout2_ARSIZE;
output  [1:0] m_axi_inout2_ARBURST;
output  [1:0] m_axi_inout2_ARLOCK;
output  [3:0] m_axi_inout2_ARCACHE;
output  [2:0] m_axi_inout2_ARPROT;
output  [3:0] m_axi_inout2_ARQOS;
output  [3:0] m_axi_inout2_ARREGION;
output  [0:0] m_axi_inout2_ARUSER;
input   m_axi_inout2_RVALID;
output   m_axi_inout2_RREADY;
input  [255:0] m_axi_inout2_RDATA;
input   m_axi_inout2_RLAST;
input  [0:0] m_axi_inout2_RID;
input  [8:0] m_axi_inout2_RFIFONUM;
input  [0:0] m_axi_inout2_RUSER;
input  [1:0] m_axi_inout2_RRESP;
input   m_axi_inout2_BVALID;
output   m_axi_inout2_BREADY;
input  [1:0] m_axi_inout2_BRESP;
input  [0:0] m_axi_inout2_BID;
input  [0:0] m_axi_inout2_BUSER;
input  [7:0] patch;
input  [63:0] x;
output  [4:0] x_patch_data_M_elems_V1_address0;
output   x_patch_data_M_elems_V1_ce0;
output   x_patch_data_M_elems_V1_we0;
output  [31:0] x_patch_data_M_elems_V1_d0;
output  [4:0] x_patch_data_M_elems_V_12_address0;
output   x_patch_data_M_elems_V_12_ce0;
output   x_patch_data_M_elems_V_12_we0;
output  [31:0] x_patch_data_M_elems_V_12_d0;
output  [4:0] x_patch_data_M_elems_V_23_address0;
output   x_patch_data_M_elems_V_23_ce0;
output   x_patch_data_M_elems_V_23_we0;
output  [31:0] x_patch_data_M_elems_V_23_d0;
output  [4:0] x_patch_data_M_elems_V_34_address0;
output   x_patch_data_M_elems_V_34_ce0;
output   x_patch_data_M_elems_V_34_we0;
output  [31:0] x_patch_data_M_elems_V_34_d0;
output  [4:0] x_patch_data_M_elems_V_45_address0;
output   x_patch_data_M_elems_V_45_ce0;
output   x_patch_data_M_elems_V_45_we0;
output  [31:0] x_patch_data_M_elems_V_45_d0;
output  [4:0] x_patch_data_M_elems_V_56_address0;
output   x_patch_data_M_elems_V_56_ce0;
output   x_patch_data_M_elems_V_56_we0;
output  [31:0] x_patch_data_M_elems_V_56_d0;
output  [4:0] x_patch_data_M_elems_V_67_address0;
output   x_patch_data_M_elems_V_67_ce0;
output   x_patch_data_M_elems_V_67_we0;
output  [31:0] x_patch_data_M_elems_V_67_d0;
output  [4:0] x_patch_data_M_elems_V_78_address0;
output   x_patch_data_M_elems_V_78_ce0;
output   x_patch_data_M_elems_V_78_we0;
output  [31:0] x_patch_data_M_elems_V_78_d0;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_inout2_ARVALID;
reg m_axi_inout2_RREADY;
reg x_patch_data_M_elems_V1_ce0;
reg x_patch_data_M_elems_V1_we0;
reg x_patch_data_M_elems_V_12_ce0;
reg x_patch_data_M_elems_V_12_we0;
reg x_patch_data_M_elems_V_23_ce0;
reg x_patch_data_M_elems_V_23_we0;
reg x_patch_data_M_elems_V_34_ce0;
reg x_patch_data_M_elems_V_34_we0;
reg x_patch_data_M_elems_V_45_ce0;
reg x_patch_data_M_elems_V_45_we0;
reg x_patch_data_M_elems_V_56_ce0;
reg x_patch_data_M_elems_V_56_we0;
reg x_patch_data_M_elems_V_67_ce0;
reg x_patch_data_M_elems_V_67_we0;
reg x_patch_data_M_elems_V_78_ce0;
reg x_patch_data_M_elems_V_78_we0;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln70_fu_401_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
reg   [0:0] do_init_reg_260;
reg    ap_block_state3_io;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
reg    ap_block_state10_pp0_stage0_iter8;
reg    ap_enable_reg_pp0_iter8;
wire    ap_block_state11_pp0_stage0_iter9;
wire    ap_block_state12_pp0_stage0_iter10;
wire    ap_block_state13_pp0_stage0_iter11;
reg    ap_block_pp0_stage0_11001;
reg    inout2_blk_n_R;
wire    ap_block_pp0_stage0;
reg    inout2_blk_n_AR;
reg   [0:0] do_init_reg_260_pp0_iter1_reg;
reg   [4:0] dim_block48_reg_276;
reg   [4:0] dim_block48_reg_276_pp0_iter1_reg;
reg   [4:0] dim_block48_reg_276_pp0_iter2_reg;
reg   [4:0] dim_block48_reg_276_pp0_iter3_reg;
reg   [4:0] dim_block48_reg_276_pp0_iter4_reg;
reg   [4:0] dim_block48_reg_276_pp0_iter5_reg;
reg   [4:0] dim_block48_reg_276_pp0_iter6_reg;
reg   [4:0] dim_block48_reg_276_pp0_iter7_reg;
reg   [4:0] dim_block48_reg_276_pp0_iter8_reg;
reg   [4:0] dim_block48_reg_276_pp0_iter9_reg;
reg   [4:0] dim_block48_reg_276_pp0_iter10_reg;
reg   [63:0] inout2_addr_rewind_idx_reg_291;
reg   [63:0] inout2_addr_phi_idx_reg_305;
reg   [31:0] mean_V_write_assign51_reg_317;
reg   [31:0] mean_sq_V_write_assign49_reg_331;
reg   [58:0] trunc_ln_reg_1061;
reg   [0:0] ap_phi_mux_do_init_phi_fu_264_p6;
wire   [4:0] dim_block_fu_395_p2;
reg   [4:0] dim_block_reg_1066;
reg   [0:0] icmp_ln70_reg_1071;
reg   [0:0] icmp_ln70_reg_1071_pp0_iter1_reg;
reg   [0:0] icmp_ln70_reg_1071_pp0_iter2_reg;
reg   [0:0] icmp_ln70_reg_1071_pp0_iter3_reg;
reg   [0:0] icmp_ln70_reg_1071_pp0_iter4_reg;
reg   [0:0] icmp_ln70_reg_1071_pp0_iter5_reg;
reg   [0:0] icmp_ln70_reg_1071_pp0_iter6_reg;
reg   [0:0] icmp_ln70_reg_1071_pp0_iter7_reg;
reg   [0:0] icmp_ln70_reg_1071_pp0_iter8_reg;
reg   [0:0] icmp_ln70_reg_1071_pp0_iter9_reg;
reg   [0:0] icmp_ln70_reg_1071_pp0_iter10_reg;
wire  signed [63:0] sext_ln70_fu_407_p1;
wire  signed [31:0] x_dim_V_fu_424_p1;
reg  signed [31:0] x_dim_V_reg_1085;
reg  signed [31:0] x_dim_V_reg_1085_pp0_iter9_reg;
reg  signed [31:0] x_dim_V_reg_1085_pp0_iter10_reg;
reg  signed [31:0] x_dim_V_61_reg_1092;
reg  signed [31:0] x_dim_V_61_reg_1092_pp0_iter9_reg;
reg  signed [31:0] x_dim_V_61_reg_1092_pp0_iter10_reg;
reg  signed [31:0] x_dim_V_62_reg_1099;
reg  signed [31:0] x_dim_V_62_reg_1099_pp0_iter9_reg;
reg  signed [31:0] x_dim_V_62_reg_1099_pp0_iter10_reg;
reg  signed [31:0] x_dim_V_56_reg_1106;
reg  signed [31:0] x_dim_V_56_reg_1106_pp0_iter9_reg;
reg  signed [31:0] x_dim_V_56_reg_1106_pp0_iter10_reg;
reg  signed [31:0] x_dim_V_57_reg_1113;
reg  signed [31:0] x_dim_V_57_reg_1113_pp0_iter9_reg;
reg  signed [31:0] x_dim_V_57_reg_1113_pp0_iter10_reg;
reg  signed [31:0] x_dim_V_58_reg_1120;
reg  signed [31:0] x_dim_V_58_reg_1120_pp0_iter9_reg;
reg  signed [31:0] x_dim_V_58_reg_1120_pp0_iter10_reg;
reg  signed [31:0] x_dim_V_59_reg_1127;
reg  signed [31:0] x_dim_V_59_reg_1127_pp0_iter9_reg;
reg  signed [31:0] x_dim_V_59_reg_1127_pp0_iter10_reg;
reg  signed [31:0] x_dim_V_60_reg_1134;
reg  signed [31:0] x_dim_V_60_reg_1134_pp0_iter9_reg;
reg  signed [31:0] x_dim_V_60_reg_1134_pp0_iter10_reg;
reg   [31:0] tmp_reg_1141;
wire   [53:0] r_V_524_fu_574_p2;
reg   [53:0] r_V_524_reg_1146;
wire   [53:0] r_V_527_fu_610_p2;
reg   [53:0] r_V_527_reg_1151;
wire  signed [25:0] x_dim_mean_term_3_fu_625_p4;
reg  signed [25:0] x_dim_mean_term_3_reg_1156;
reg  signed [25:0] x_dim_mean_term_4_reg_1161;
reg  signed [25:0] x_dim_mean_term_5_reg_1167;
wire   [27:0] add_ln813_39_fu_697_p2;
reg   [27:0] add_ln813_39_reg_1173;
reg   [31:0] tmp_478_reg_1178;
wire  signed [25:0] x_dim_mean_term_6_fu_871_p4;
reg  signed [25:0] x_dim_mean_term_6_reg_1183;
wire  signed [25:0] x_dim_mean_term_7_fu_894_p4;
reg  signed [25:0] x_dim_mean_term_7_reg_1188;
wire   [28:0] add_ln813_43_fu_941_p2;
reg   [28:0] add_ln813_43_reg_1193;
wire   [31:0] add_ln813_44_fu_1033_p2;
reg    ap_enable_reg_pp0_iter11;
wire   [31:0] add_ln813_45_fu_1039_p2;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg   [4:0] ap_phi_mux_dim_block48_phi_fu_280_p6;
reg   [63:0] ap_phi_mux_inout2_addr_rewind_idx_phi_fu_295_p6;
wire   [63:0] ap_phi_reg_pp0_iter0_inout2_addr_phi_idx_reg_305;
reg   [63:0] ap_phi_reg_pp0_iter1_inout2_addr_phi_idx_reg_305;
reg   [63:0] ap_phi_reg_pp0_iter2_inout2_addr_phi_idx_reg_305;
wire   [63:0] zext_ln70_fu_947_p1;
wire   [17:0] shl_ln_fu_345_p3;
wire   [15:0] shl_ln138_1_fu_357_p3;
wire   [18:0] zext_ln138_fu_353_p1;
wire   [18:0] zext_ln138_2_fu_365_p1;
wire   [18:0] sub_ln138_fu_369_p2;
wire  signed [63:0] sext_ln138_fu_375_p1;
wire   [63:0] add_ln138_fu_379_p2;
wire   [15:0] r_V_520_fu_504_p1;
wire   [47:0] r_V_520_fu_504_p2;
wire  signed [25:0] x_dim_mean_term_fu_510_p4;
wire   [53:0] r_V_521_fu_528_p2;
wire   [15:0] r_V_523_fu_550_p1;
wire   [47:0] r_V_523_fu_550_p2;
wire  signed [25:0] x_dim_mean_term_1_fu_556_p4;
wire   [15:0] r_V_526_fu_586_p1;
wire   [47:0] r_V_526_fu_586_p2;
wire  signed [25:0] x_dim_mean_term_2_fu_592_p4;
wire   [15:0] r_V_529_fu_619_p1;
wire   [47:0] r_V_529_fu_619_p2;
wire   [15:0] r_V_532_fu_642_p1;
wire   [47:0] r_V_532_fu_642_p2;
wire   [15:0] r_V_535_fu_661_p1;
wire   [47:0] r_V_535_fu_661_p2;
wire  signed [26:0] sext_ln80_fu_520_p1;
wire  signed [26:0] sext_ln80_1_fu_566_p1;
wire   [26:0] add_ln813_fu_677_p2;
wire  signed [26:0] sext_ln80_2_fu_602_p1;
wire  signed [26:0] sext_ln80_3_fu_635_p1;
wire   [26:0] add_ln813_38_fu_687_p2;
wire  signed [27:0] sext_ln813_35_fu_693_p1;
wire  signed [27:0] sext_ln813_fu_683_p1;
wire   [53:0] lhs_V_fu_703_p3;
wire   [53:0] ret_V_fu_710_p2;
wire   [31:0] tmp_s_fu_715_p4;
wire   [53:0] lhs_V_1_fu_725_p3;
wire   [53:0] ret_V_240_fu_733_p2;
wire   [31:0] tmp_475_fu_738_p4;
wire   [53:0] lhs_V_2_fu_748_p3;
wire   [53:0] r_V_530_fu_762_p2;
wire   [53:0] ret_V_241_fu_768_p2;
wire   [31:0] tmp_476_fu_774_p4;
wire   [53:0] lhs_V_3_fu_784_p3;
wire   [53:0] r_V_533_fu_801_p2;
wire   [53:0] ret_V_242_fu_807_p2;
wire   [31:0] tmp_477_fu_813_p4;
wire   [53:0] lhs_V_4_fu_823_p3;
wire   [53:0] r_V_536_fu_840_p2;
wire   [53:0] ret_V_243_fu_846_p2;
wire   [15:0] r_V_538_fu_865_p1;
wire   [47:0] r_V_538_fu_865_p2;
wire   [15:0] r_V_541_fu_888_p1;
wire   [47:0] r_V_541_fu_888_p2;
wire  signed [26:0] sext_ln80_4_fu_795_p1;
wire  signed [26:0] sext_ln80_5_fu_834_p1;
wire   [26:0] add_ln813_40_fu_911_p2;
wire  signed [26:0] sext_ln80_6_fu_881_p1;
wire  signed [26:0] sext_ln80_7_fu_904_p1;
wire   [26:0] add_ln813_41_fu_921_p2;
wire  signed [27:0] sext_ln813_38_fu_927_p1;
wire  signed [27:0] sext_ln813_37_fu_917_p1;
wire   [27:0] add_ln813_42_fu_931_p2;
wire  signed [28:0] sext_ln813_39_fu_937_p1;
wire  signed [28:0] sext_ln813_36_fu_908_p1;
wire   [53:0] lhs_V_5_fu_959_p3;
wire   [53:0] r_V_539_fu_972_p2;
wire   [53:0] ret_V_244_fu_978_p2;
wire   [31:0] tmp_479_fu_984_p4;
wire   [53:0] lhs_V_6_fu_994_p3;
wire   [53:0] r_V_542_fu_1008_p2;
wire   [53:0] ret_V_245_fu_1014_p2;
wire  signed [31:0] sext_ln813_40_fu_1030_p1;
wire   [31:0] trunc_ln1_fu_1020_p4;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_idle_pp0_0to10;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_195;
reg    ap_condition_371;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
end

ViT_act_mul_32s_16ns_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 48 ))
mul_32s_16ns_48_1_1_U378(
    .din0(x_dim_V_reg_1085),
    .din1(r_V_520_fu_504_p1),
    .dout(r_V_520_fu_504_p2)
);

ViT_act_mul_32s_26s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 54 ))
mul_32s_26s_54_1_1_U379(
    .din0(x_dim_V_reg_1085),
    .din1(x_dim_mean_term_fu_510_p4),
    .dout(r_V_521_fu_528_p2)
);

ViT_act_mul_32s_16ns_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 48 ))
mul_32s_16ns_48_1_1_U380(
    .din0(x_dim_V_56_reg_1106),
    .din1(r_V_523_fu_550_p1),
    .dout(r_V_523_fu_550_p2)
);

ViT_act_mul_32s_26s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 54 ))
mul_32s_26s_54_1_1_U381(
    .din0(x_dim_V_56_reg_1106),
    .din1(x_dim_mean_term_1_fu_556_p4),
    .dout(r_V_524_fu_574_p2)
);

ViT_act_mul_32s_16ns_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 48 ))
mul_32s_16ns_48_1_1_U382(
    .din0(x_dim_V_57_reg_1113),
    .din1(r_V_526_fu_586_p1),
    .dout(r_V_526_fu_586_p2)
);

ViT_act_mul_32s_26s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 54 ))
mul_32s_26s_54_1_1_U383(
    .din0(x_dim_V_57_reg_1113),
    .din1(x_dim_mean_term_2_fu_592_p4),
    .dout(r_V_527_fu_610_p2)
);

ViT_act_mul_32s_16ns_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 48 ))
mul_32s_16ns_48_1_1_U384(
    .din0(x_dim_V_58_reg_1120),
    .din1(r_V_529_fu_619_p1),
    .dout(r_V_529_fu_619_p2)
);

ViT_act_mul_32s_16ns_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 48 ))
mul_32s_16ns_48_1_1_U385(
    .din0(x_dim_V_59_reg_1127),
    .din1(r_V_532_fu_642_p1),
    .dout(r_V_532_fu_642_p2)
);

ViT_act_mul_32s_16ns_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 48 ))
mul_32s_16ns_48_1_1_U386(
    .din0(x_dim_V_60_reg_1134),
    .din1(r_V_535_fu_661_p1),
    .dout(r_V_535_fu_661_p2)
);

ViT_act_mul_32s_26s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 54 ))
mul_32s_26s_54_1_1_U387(
    .din0(x_dim_V_58_reg_1120_pp0_iter9_reg),
    .din1(x_dim_mean_term_3_reg_1156),
    .dout(r_V_530_fu_762_p2)
);

ViT_act_mul_32s_26s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 54 ))
mul_32s_26s_54_1_1_U388(
    .din0(x_dim_V_59_reg_1127_pp0_iter9_reg),
    .din1(x_dim_mean_term_4_reg_1161),
    .dout(r_V_533_fu_801_p2)
);

ViT_act_mul_32s_26s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 54 ))
mul_32s_26s_54_1_1_U389(
    .din0(x_dim_V_60_reg_1134_pp0_iter9_reg),
    .din1(x_dim_mean_term_5_reg_1167),
    .dout(r_V_536_fu_840_p2)
);

ViT_act_mul_32s_16ns_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 48 ))
mul_32s_16ns_48_1_1_U390(
    .din0(x_dim_V_61_reg_1092_pp0_iter9_reg),
    .din1(r_V_538_fu_865_p1),
    .dout(r_V_538_fu_865_p2)
);

ViT_act_mul_32s_16ns_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 48 ))
mul_32s_16ns_48_1_1_U391(
    .din0(x_dim_V_62_reg_1099_pp0_iter9_reg),
    .din1(r_V_541_fu_888_p1),
    .dout(r_V_541_fu_888_p2)
);

ViT_act_mul_32s_26s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 54 ))
mul_32s_26s_54_1_1_U392(
    .din0(x_dim_V_61_reg_1092_pp0_iter10_reg),
    .din1(x_dim_mean_term_6_reg_1183),
    .dout(r_V_539_fu_972_p2)
);

ViT_act_mul_32s_26s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 54 ))
mul_32s_26s_54_1_1_U393(
    .din0(x_dim_V_62_reg_1099_pp0_iter10_reg),
    .din1(x_dim_mean_term_7_reg_1188),
    .dout(r_V_542_fu_1008_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln70_reg_1071_pp0_iter10_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter11 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if (((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln70_reg_1071_pp0_iter10_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_0_preg <= add_ln813_44_fu_1033_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if (((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln70_reg_1071_pp0_iter10_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_1_preg <= add_ln813_45_fu_1039_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_371)) begin
        if ((do_init_reg_260 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_inout2_addr_phi_idx_reg_305 <= sext_ln70_fu_407_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_inout2_addr_phi_idx_reg_305 <= ap_phi_reg_pp0_iter1_inout2_addr_phi_idx_reg_305;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln70_reg_1071 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dim_block48_reg_276 <= dim_block_reg_1066;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln70_reg_1071 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        dim_block48_reg_276 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln70_reg_1071 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        do_init_reg_260 <= 1'd0;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln70_reg_1071 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_260 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((do_init_reg_260_pp0_iter1_reg == 1'd0)) begin
            inout2_addr_phi_idx_reg_305 <= ap_phi_mux_inout2_addr_rewind_idx_phi_fu_295_p6;
        end else if ((1'b1 == 1'b1)) begin
            inout2_addr_phi_idx_reg_305 <= ap_phi_reg_pp0_iter2_inout2_addr_phi_idx_reg_305;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln70_reg_1071_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inout2_addr_rewind_idx_reg_291 <= inout2_addr_phi_idx_reg_305;
    end else if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln70_reg_1071_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        inout2_addr_rewind_idx_reg_291 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln70_reg_1071_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mean_V_write_assign51_reg_317 <= add_ln813_44_fu_1033_p2;
    end else if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln70_reg_1071_pp0_iter10_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        mean_V_write_assign51_reg_317 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln70_reg_1071_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mean_sq_V_write_assign49_reg_331 <= add_ln813_45_fu_1039_p2;
    end else if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln70_reg_1071_pp0_iter10_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        mean_sq_V_write_assign49_reg_331 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln813_39_reg_1173 <= add_ln813_39_fu_697_p2;
        add_ln813_43_reg_1193 <= add_ln813_43_fu_941_p2;
        dim_block48_reg_276_pp0_iter10_reg <= dim_block48_reg_276_pp0_iter9_reg;
        dim_block48_reg_276_pp0_iter2_reg <= dim_block48_reg_276_pp0_iter1_reg;
        dim_block48_reg_276_pp0_iter3_reg <= dim_block48_reg_276_pp0_iter2_reg;
        dim_block48_reg_276_pp0_iter4_reg <= dim_block48_reg_276_pp0_iter3_reg;
        dim_block48_reg_276_pp0_iter5_reg <= dim_block48_reg_276_pp0_iter4_reg;
        dim_block48_reg_276_pp0_iter6_reg <= dim_block48_reg_276_pp0_iter5_reg;
        dim_block48_reg_276_pp0_iter7_reg <= dim_block48_reg_276_pp0_iter6_reg;
        dim_block48_reg_276_pp0_iter8_reg <= dim_block48_reg_276_pp0_iter7_reg;
        dim_block48_reg_276_pp0_iter9_reg <= dim_block48_reg_276_pp0_iter8_reg;
        icmp_ln70_reg_1071_pp0_iter10_reg <= icmp_ln70_reg_1071_pp0_iter9_reg;
        icmp_ln70_reg_1071_pp0_iter2_reg <= icmp_ln70_reg_1071_pp0_iter1_reg;
        icmp_ln70_reg_1071_pp0_iter3_reg <= icmp_ln70_reg_1071_pp0_iter2_reg;
        icmp_ln70_reg_1071_pp0_iter4_reg <= icmp_ln70_reg_1071_pp0_iter3_reg;
        icmp_ln70_reg_1071_pp0_iter5_reg <= icmp_ln70_reg_1071_pp0_iter4_reg;
        icmp_ln70_reg_1071_pp0_iter6_reg <= icmp_ln70_reg_1071_pp0_iter5_reg;
        icmp_ln70_reg_1071_pp0_iter7_reg <= icmp_ln70_reg_1071_pp0_iter6_reg;
        icmp_ln70_reg_1071_pp0_iter8_reg <= icmp_ln70_reg_1071_pp0_iter7_reg;
        icmp_ln70_reg_1071_pp0_iter9_reg <= icmp_ln70_reg_1071_pp0_iter8_reg;
        r_V_524_reg_1146 <= r_V_524_fu_574_p2;
        r_V_527_reg_1151 <= r_V_527_fu_610_p2;
        tmp_478_reg_1178 <= {{ret_V_243_fu_846_p2[53:22]}};
        tmp_reg_1141 <= {{r_V_521_fu_528_p2[53:22]}};
        x_dim_V_56_reg_1106 <= {{m_axi_inout2_RDATA[63:32]}};
        x_dim_V_56_reg_1106_pp0_iter10_reg <= x_dim_V_56_reg_1106_pp0_iter9_reg;
        x_dim_V_56_reg_1106_pp0_iter9_reg <= x_dim_V_56_reg_1106;
        x_dim_V_57_reg_1113 <= {{m_axi_inout2_RDATA[95:64]}};
        x_dim_V_57_reg_1113_pp0_iter10_reg <= x_dim_V_57_reg_1113_pp0_iter9_reg;
        x_dim_V_57_reg_1113_pp0_iter9_reg <= x_dim_V_57_reg_1113;
        x_dim_V_58_reg_1120 <= {{m_axi_inout2_RDATA[127:96]}};
        x_dim_V_58_reg_1120_pp0_iter10_reg <= x_dim_V_58_reg_1120_pp0_iter9_reg;
        x_dim_V_58_reg_1120_pp0_iter9_reg <= x_dim_V_58_reg_1120;
        x_dim_V_59_reg_1127 <= {{m_axi_inout2_RDATA[159:128]}};
        x_dim_V_59_reg_1127_pp0_iter10_reg <= x_dim_V_59_reg_1127_pp0_iter9_reg;
        x_dim_V_59_reg_1127_pp0_iter9_reg <= x_dim_V_59_reg_1127;
        x_dim_V_60_reg_1134 <= {{m_axi_inout2_RDATA[191:160]}};
        x_dim_V_60_reg_1134_pp0_iter10_reg <= x_dim_V_60_reg_1134_pp0_iter9_reg;
        x_dim_V_60_reg_1134_pp0_iter9_reg <= x_dim_V_60_reg_1134;
        x_dim_V_61_reg_1092 <= {{m_axi_inout2_RDATA[223:192]}};
        x_dim_V_61_reg_1092_pp0_iter10_reg <= x_dim_V_61_reg_1092_pp0_iter9_reg;
        x_dim_V_61_reg_1092_pp0_iter9_reg <= x_dim_V_61_reg_1092;
        x_dim_V_62_reg_1099 <= {{m_axi_inout2_RDATA[255:224]}};
        x_dim_V_62_reg_1099_pp0_iter10_reg <= x_dim_V_62_reg_1099_pp0_iter9_reg;
        x_dim_V_62_reg_1099_pp0_iter9_reg <= x_dim_V_62_reg_1099;
        x_dim_V_reg_1085 <= x_dim_V_fu_424_p1;
        x_dim_V_reg_1085_pp0_iter10_reg <= x_dim_V_reg_1085_pp0_iter9_reg;
        x_dim_V_reg_1085_pp0_iter9_reg <= x_dim_V_reg_1085;
        x_dim_mean_term_3_reg_1156 <= {{r_V_529_fu_619_p2[47:22]}};
        x_dim_mean_term_4_reg_1161 <= {{r_V_532_fu_642_p2[47:22]}};
        x_dim_mean_term_5_reg_1167 <= {{r_V_535_fu_661_p2[47:22]}};
        x_dim_mean_term_6_reg_1183 <= {{r_V_538_fu_865_p2[47:22]}};
        x_dim_mean_term_7_reg_1188 <= {{r_V_541_fu_888_p2[47:22]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_inout2_addr_phi_idx_reg_305 <= ap_phi_reg_pp0_iter0_inout2_addr_phi_idx_reg_305;
        dim_block_reg_1066 <= dim_block_fu_395_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dim_block48_reg_276_pp0_iter1_reg <= dim_block48_reg_276;
        do_init_reg_260_pp0_iter1_reg <= do_init_reg_260;
        icmp_ln70_reg_1071 <= icmp_ln70_fu_401_p2;
        icmp_ln70_reg_1071_pp0_iter1_reg <= icmp_ln70_reg_1071;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_do_init_phi_fu_264_p6 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln_reg_1061 <= {{add_ln138_fu_379_p2[63:5]}};
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln70_reg_1071_pp0_iter10_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0))) begin
        ap_idle_pp0_0to10 = 1'b1;
    end else begin
        ap_idle_pp0_0to10 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_195)) begin
        if ((icmp_ln70_reg_1071 == 1'd1)) begin
            ap_phi_mux_dim_block48_phi_fu_280_p6 = 5'd0;
        end else if ((icmp_ln70_reg_1071 == 1'd0)) begin
            ap_phi_mux_dim_block48_phi_fu_280_p6 = dim_block_reg_1066;
        end else begin
            ap_phi_mux_dim_block48_phi_fu_280_p6 = dim_block48_reg_276;
        end
    end else begin
        ap_phi_mux_dim_block48_phi_fu_280_p6 = dim_block48_reg_276;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_195)) begin
        if ((icmp_ln70_reg_1071 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_264_p6 = 1'd1;
        end else if ((icmp_ln70_reg_1071 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_264_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_264_p6 = do_init_reg_260;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_264_p6 = do_init_reg_260;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((icmp_ln70_reg_1071_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_inout2_addr_rewind_idx_phi_fu_295_p6 = 64'd0;
        end else if ((icmp_ln70_reg_1071_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_inout2_addr_rewind_idx_phi_fu_295_p6 = inout2_addr_phi_idx_reg_305;
        end else begin
            ap_phi_mux_inout2_addr_rewind_idx_phi_fu_295_p6 = inout2_addr_rewind_idx_reg_291;
        end
    end else begin
        ap_phi_mux_inout2_addr_rewind_idx_phi_fu_295_p6 = inout2_addr_rewind_idx_reg_291;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln70_fu_401_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to10 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln70_reg_1071_pp0_iter10_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_0 = add_ln813_44_fu_1033_p2;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln70_reg_1071_pp0_iter10_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_1 = add_ln813_45_fu_1039_p2;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (do_init_reg_260 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        inout2_blk_n_AR = m_axi_inout2_ARREADY;
    end else begin
        inout2_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        inout2_blk_n_R = m_axi_inout2_RVALID;
    end else begin
        inout2_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (do_init_reg_260 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_inout2_ARVALID = 1'b1;
    end else begin
        m_axi_inout2_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        m_axi_inout2_RREADY = 1'b1;
    end else begin
        m_axi_inout2_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_patch_data_M_elems_V1_ce0 = 1'b1;
    end else begin
        x_patch_data_M_elems_V1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_patch_data_M_elems_V1_we0 = 1'b1;
    end else begin
        x_patch_data_M_elems_V1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_patch_data_M_elems_V_12_ce0 = 1'b1;
    end else begin
        x_patch_data_M_elems_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_patch_data_M_elems_V_12_we0 = 1'b1;
    end else begin
        x_patch_data_M_elems_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_patch_data_M_elems_V_23_ce0 = 1'b1;
    end else begin
        x_patch_data_M_elems_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_patch_data_M_elems_V_23_we0 = 1'b1;
    end else begin
        x_patch_data_M_elems_V_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_patch_data_M_elems_V_34_ce0 = 1'b1;
    end else begin
        x_patch_data_M_elems_V_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_patch_data_M_elems_V_34_we0 = 1'b1;
    end else begin
        x_patch_data_M_elems_V_34_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_patch_data_M_elems_V_45_ce0 = 1'b1;
    end else begin
        x_patch_data_M_elems_V_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_patch_data_M_elems_V_45_we0 = 1'b1;
    end else begin
        x_patch_data_M_elems_V_45_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_patch_data_M_elems_V_56_ce0 = 1'b1;
    end else begin
        x_patch_data_M_elems_V_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_patch_data_M_elems_V_56_we0 = 1'b1;
    end else begin
        x_patch_data_M_elems_V_56_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_patch_data_M_elems_V_67_ce0 = 1'b1;
    end else begin
        x_patch_data_M_elems_V_67_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_patch_data_M_elems_V_67_we0 = 1'b1;
    end else begin
        x_patch_data_M_elems_V_67_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_patch_data_M_elems_V_78_ce0 = 1'b1;
    end else begin
        x_patch_data_M_elems_V_78_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_patch_data_M_elems_V_78_we0 = 1'b1;
    end else begin
        x_patch_data_M_elems_V_78_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_reset_idle_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln138_fu_379_p2 = ($signed(sext_ln138_fu_375_p1) + $signed(x));

assign add_ln813_38_fu_687_p2 = ($signed(sext_ln80_2_fu_602_p1) + $signed(sext_ln80_3_fu_635_p1));

assign add_ln813_39_fu_697_p2 = ($signed(sext_ln813_35_fu_693_p1) + $signed(sext_ln813_fu_683_p1));

assign add_ln813_40_fu_911_p2 = ($signed(sext_ln80_4_fu_795_p1) + $signed(sext_ln80_5_fu_834_p1));

assign add_ln813_41_fu_921_p2 = ($signed(sext_ln80_6_fu_881_p1) + $signed(sext_ln80_7_fu_904_p1));

assign add_ln813_42_fu_931_p2 = ($signed(sext_ln813_38_fu_927_p1) + $signed(sext_ln813_37_fu_917_p1));

assign add_ln813_43_fu_941_p2 = ($signed(sext_ln813_39_fu_937_p1) + $signed(sext_ln813_36_fu_908_p1));

assign add_ln813_44_fu_1033_p2 = ($signed(mean_V_write_assign51_reg_317) + $signed(sext_ln813_40_fu_1030_p1));

assign add_ln813_45_fu_1039_p2 = (trunc_ln1_fu_1020_p4 + mean_sq_V_write_assign49_reg_331);

assign add_ln813_fu_677_p2 = ($signed(sext_ln80_fu_520_p1) + $signed(sext_ln80_1_fu_566_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state3_io)) | ((m_axi_inout2_RVALID == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state3_io)) | ((m_axi_inout2_RVALID == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter8 = (m_axi_inout2_RVALID == 1'b0);
end

assign ap_block_state11_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_io = ((do_init_reg_260 == 1'd1) & (m_axi_inout2_ARREADY == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_195 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_371 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_inout2_addr_phi_idx_reg_305 = 'bx;

assign dim_block_fu_395_p2 = (ap_phi_mux_dim_block48_phi_fu_280_p6 + 5'd1);

assign icmp_ln70_fu_401_p2 = ((ap_phi_mux_dim_block48_phi_fu_280_p6 == 5'd23) ? 1'b1 : 1'b0);

assign lhs_V_1_fu_725_p3 = {{tmp_s_fu_715_p4}, {22'd0}};

assign lhs_V_2_fu_748_p3 = {{tmp_475_fu_738_p4}, {22'd0}};

assign lhs_V_3_fu_784_p3 = {{tmp_476_fu_774_p4}, {22'd0}};

assign lhs_V_4_fu_823_p3 = {{tmp_477_fu_813_p4}, {22'd0}};

assign lhs_V_5_fu_959_p3 = {{tmp_478_reg_1178}, {22'd0}};

assign lhs_V_6_fu_994_p3 = {{tmp_479_fu_984_p4}, {22'd0}};

assign lhs_V_fu_703_p3 = {{tmp_reg_1141}, {22'd0}};

assign m_axi_inout2_ARADDR = sext_ln70_fu_407_p1;

assign m_axi_inout2_ARBURST = 2'd0;

assign m_axi_inout2_ARCACHE = 4'd0;

assign m_axi_inout2_ARID = 1'd0;

assign m_axi_inout2_ARLEN = 32'd24;

assign m_axi_inout2_ARLOCK = 2'd0;

assign m_axi_inout2_ARPROT = 3'd0;

assign m_axi_inout2_ARQOS = 4'd0;

assign m_axi_inout2_ARREGION = 4'd0;

assign m_axi_inout2_ARSIZE = 3'd0;

assign m_axi_inout2_ARUSER = 1'd0;

assign m_axi_inout2_AWADDR = 64'd0;

assign m_axi_inout2_AWBURST = 2'd0;

assign m_axi_inout2_AWCACHE = 4'd0;

assign m_axi_inout2_AWID = 1'd0;

assign m_axi_inout2_AWLEN = 32'd0;

assign m_axi_inout2_AWLOCK = 2'd0;

assign m_axi_inout2_AWPROT = 3'd0;

assign m_axi_inout2_AWQOS = 4'd0;

assign m_axi_inout2_AWREGION = 4'd0;

assign m_axi_inout2_AWSIZE = 3'd0;

assign m_axi_inout2_AWUSER = 1'd0;

assign m_axi_inout2_AWVALID = 1'b0;

assign m_axi_inout2_BREADY = 1'b0;

assign m_axi_inout2_WDATA = 256'd0;

assign m_axi_inout2_WID = 1'd0;

assign m_axi_inout2_WLAST = 1'b0;

assign m_axi_inout2_WSTRB = 32'd0;

assign m_axi_inout2_WUSER = 1'd0;

assign m_axi_inout2_WVALID = 1'b0;

assign r_V_520_fu_504_p1 = 48'd21845;

assign r_V_523_fu_550_p1 = 48'd21845;

assign r_V_526_fu_586_p1 = 48'd21845;

assign r_V_529_fu_619_p1 = 48'd21845;

assign r_V_532_fu_642_p1 = 48'd21845;

assign r_V_535_fu_661_p1 = 48'd21845;

assign r_V_538_fu_865_p1 = 48'd21845;

assign r_V_541_fu_888_p1 = 48'd21845;

assign ret_V_240_fu_733_p2 = (lhs_V_1_fu_725_p3 + r_V_527_reg_1151);

assign ret_V_241_fu_768_p2 = (lhs_V_2_fu_748_p3 + r_V_530_fu_762_p2);

assign ret_V_242_fu_807_p2 = (lhs_V_3_fu_784_p3 + r_V_533_fu_801_p2);

assign ret_V_243_fu_846_p2 = (lhs_V_4_fu_823_p3 + r_V_536_fu_840_p2);

assign ret_V_244_fu_978_p2 = (lhs_V_5_fu_959_p3 + r_V_539_fu_972_p2);

assign ret_V_245_fu_1014_p2 = (lhs_V_6_fu_994_p3 + r_V_542_fu_1008_p2);

assign ret_V_fu_710_p2 = (lhs_V_fu_703_p3 + r_V_524_reg_1146);

assign sext_ln138_fu_375_p1 = $signed(sub_ln138_fu_369_p2);

assign sext_ln70_fu_407_p1 = $signed(trunc_ln_reg_1061);

assign sext_ln80_1_fu_566_p1 = x_dim_mean_term_1_fu_556_p4;

assign sext_ln80_2_fu_602_p1 = x_dim_mean_term_2_fu_592_p4;

assign sext_ln80_3_fu_635_p1 = x_dim_mean_term_3_fu_625_p4;

assign sext_ln80_4_fu_795_p1 = x_dim_mean_term_4_reg_1161;

assign sext_ln80_5_fu_834_p1 = x_dim_mean_term_5_reg_1167;

assign sext_ln80_6_fu_881_p1 = x_dim_mean_term_6_fu_871_p4;

assign sext_ln80_7_fu_904_p1 = x_dim_mean_term_7_fu_894_p4;

assign sext_ln80_fu_520_p1 = x_dim_mean_term_fu_510_p4;

assign sext_ln813_35_fu_693_p1 = $signed(add_ln813_38_fu_687_p2);

assign sext_ln813_36_fu_908_p1 = $signed(add_ln813_39_reg_1173);

assign sext_ln813_37_fu_917_p1 = $signed(add_ln813_40_fu_911_p2);

assign sext_ln813_38_fu_927_p1 = $signed(add_ln813_41_fu_921_p2);

assign sext_ln813_39_fu_937_p1 = $signed(add_ln813_42_fu_931_p2);

assign sext_ln813_40_fu_1030_p1 = $signed(add_ln813_43_reg_1193);

assign sext_ln813_fu_683_p1 = $signed(add_ln813_fu_677_p2);

assign shl_ln138_1_fu_357_p3 = {{patch}, {8'd0}};

assign shl_ln_fu_345_p3 = {{patch}, {10'd0}};

assign sub_ln138_fu_369_p2 = (zext_ln138_fu_353_p1 - zext_ln138_2_fu_365_p1);

assign tmp_475_fu_738_p4 = {{ret_V_240_fu_733_p2[53:22]}};

assign tmp_476_fu_774_p4 = {{ret_V_241_fu_768_p2[53:22]}};

assign tmp_477_fu_813_p4 = {{ret_V_242_fu_807_p2[53:22]}};

assign tmp_479_fu_984_p4 = {{ret_V_244_fu_978_p2[53:22]}};

assign tmp_s_fu_715_p4 = {{ret_V_fu_710_p2[53:22]}};

assign trunc_ln1_fu_1020_p4 = {{ret_V_245_fu_1014_p2[53:22]}};

assign x_dim_V_fu_424_p1 = m_axi_inout2_RDATA[31:0];

assign x_dim_mean_term_1_fu_556_p4 = {{r_V_523_fu_550_p2[47:22]}};

assign x_dim_mean_term_2_fu_592_p4 = {{r_V_526_fu_586_p2[47:22]}};

assign x_dim_mean_term_3_fu_625_p4 = {{r_V_529_fu_619_p2[47:22]}};

assign x_dim_mean_term_6_fu_871_p4 = {{r_V_538_fu_865_p2[47:22]}};

assign x_dim_mean_term_7_fu_894_p4 = {{r_V_541_fu_888_p2[47:22]}};

assign x_dim_mean_term_fu_510_p4 = {{r_V_520_fu_504_p2[47:22]}};

assign x_patch_data_M_elems_V1_address0 = zext_ln70_fu_947_p1;

assign x_patch_data_M_elems_V1_d0 = x_dim_V_reg_1085_pp0_iter10_reg;

assign x_patch_data_M_elems_V_12_address0 = zext_ln70_fu_947_p1;

assign x_patch_data_M_elems_V_12_d0 = x_dim_V_56_reg_1106_pp0_iter10_reg;

assign x_patch_data_M_elems_V_23_address0 = zext_ln70_fu_947_p1;

assign x_patch_data_M_elems_V_23_d0 = x_dim_V_57_reg_1113_pp0_iter10_reg;

assign x_patch_data_M_elems_V_34_address0 = zext_ln70_fu_947_p1;

assign x_patch_data_M_elems_V_34_d0 = x_dim_V_58_reg_1120_pp0_iter10_reg;

assign x_patch_data_M_elems_V_45_address0 = zext_ln70_fu_947_p1;

assign x_patch_data_M_elems_V_45_d0 = x_dim_V_59_reg_1127_pp0_iter10_reg;

assign x_patch_data_M_elems_V_56_address0 = zext_ln70_fu_947_p1;

assign x_patch_data_M_elems_V_56_d0 = x_dim_V_60_reg_1134_pp0_iter10_reg;

assign x_patch_data_M_elems_V_67_address0 = zext_ln70_fu_947_p1;

assign x_patch_data_M_elems_V_67_d0 = x_dim_V_61_reg_1092_pp0_iter10_reg;

assign x_patch_data_M_elems_V_78_address0 = zext_ln70_fu_947_p1;

assign x_patch_data_M_elems_V_78_d0 = x_dim_V_62_reg_1099_pp0_iter10_reg;

assign zext_ln138_2_fu_365_p1 = shl_ln138_1_fu_357_p3;

assign zext_ln138_fu_353_p1 = shl_ln_fu_345_p3;

assign zext_ln70_fu_947_p1 = dim_block48_reg_276_pp0_iter10_reg;

endmodule //ViT_act_layernorm_accumulate
