Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat Aug 10 01:53:52 2024
| Host         : kanai-CFSR3-1 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -max_paths 1 -file /home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_54_16_timing.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 src0_reg[37]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.740ns  (logic 5.978ns (50.916%)  route 5.762ns (49.084%))
  Logic Levels:           16  (CARRY4=9 FDRE=1 LUT2=2 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE                         0.000     0.000 r  src0_reg[37]/C
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[37]/Q
                         net (fo=5, routed)           0.949     1.290    compressor2_1_54_16/compressor_inst/gpc6/src0[1]
    SLICE_X6Y50          LUT5 (Prop_lut5_I3_O)        0.097     1.387 r  compressor2_1_54_16/compressor_inst/gpc6/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.387    compressor2_1_54_16/compressor_inst/gpc6/lut5_prop1_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.819 r  compressor2_1_54_16/compressor_inst/gpc6/carry4_inst0/O[2]
                         net (fo=4, routed)           0.972     2.791    compressor2_1_54_16/compressor_inst/gpc102/src0[2]
    SLICE_X3Y54          LUT5 (Prop_lut5_I1_O)        0.217     3.008 r  compressor2_1_54_16/compressor_inst/gpc102/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.008    compressor2_1_54_16/compressor_inst/gpc102/lut5_prop1_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.440 r  compressor2_1_54_16/compressor_inst/gpc102/carry4_inst0/O[2]
                         net (fo=4, routed)           0.982     4.422    compressor2_1_54_16/compressor_inst/gpc152/stage2_4[1]
    SLICE_X3Y59          LUT4 (Prop_lut4_I2_O)        0.230     4.652 r  compressor2_1_54_16/compressor_inst/gpc152/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.652    compressor2_1_54_16/compressor_inst/gpc152/lut4_prop0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     5.059 r  compressor2_1_54_16/compressor_inst/gpc152/carry4_inst0/O[2]
                         net (fo=2, routed)           0.724     5.783    compressor2_1_54_16/compressor_inst/gpc177/lut2_prop3_0[1]
    SLICE_X4Y59          LUT2 (Prop_lut2_I0_O)        0.230     6.013 r  compressor2_1_54_16/compressor_inst/gpc177/lut2_prop3/O
                         net (fo=1, routed)           0.000     6.013    compressor2_1_54_16/compressor_inst/gpc177/lut2_prop3_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.312 r  compressor2_1_54_16/compressor_inst/gpc177/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.835     7.147    compressor2_1_54_16/rowadder2_1inst/src0[7]
    SLICE_X5Y61          LUT2 (Prop_lut2_I0_O)        0.097     7.244 r  compressor2_1_54_16/rowadder2_1inst/lut_7_prop/O
                         net (fo=1, routed)           0.000     7.244    compressor2_1_54_16/rowadder2_1inst/prop[7]
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.543 r  compressor2_1_54_16/rowadder2_1inst/carry4_7_4/CO[3]
                         net (fo=1, routed)           0.000     7.543    compressor2_1_54_16/rowadder2_1inst/carryout[7]
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.632 r  compressor2_1_54_16/rowadder2_1inst/carry4_11_8/CO[3]
                         net (fo=1, routed)           0.000     7.632    compressor2_1_54_16/rowadder2_1inst/carryout[11]
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.721 r  compressor2_1_54_16/rowadder2_1inst/carry4_15_12/CO[3]
                         net (fo=1, routed)           0.000     7.721    compressor2_1_54_16/rowadder2_1inst/carryout[15]
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.810 r  compressor2_1_54_16/rowadder2_1inst/carry4_19_16/CO[3]
                         net (fo=1, routed)           0.000     7.810    compressor2_1_54_16/rowadder2_1inst/carryout[19]
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.040 r  compressor2_1_54_16/rowadder2_1inst/carry4_23_20/O[1]
                         net (fo=1, routed)           1.301     9.340    dst21_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         2.400    11.740 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.740    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------




