// Seed: 222941425
module module_0 ();
  uwire id_1;
  assign id_1 = id_1;
  parameter id_2 = "";
  parameter id_3 = -1;
  logic ["" : -1 'd0] id_4;
  assign id_1 = -1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  parameter id_3 = 1;
  id_4 :
  assert property (@(posedge id_1 > 1) -1 == 1'b0)
  else $signed(15);
  ;
  logic id_5;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd4
) (
    input supply0 _id_0,
    output tri id_1
);
  wire [id_0 : id_0] id_3;
  module_0 modCall_1 ();
endmodule
