==49552== Cachegrind, a cache and branch-prediction profiler
==49552== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==49552== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==49552== Command: ./stitch .
==49552== 
--49552-- warning: L3 cache found, using its data for the LL simulation.
--49552-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--49552-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==49552== brk segment overflow in thread #1: can't grow to 0x4a37000
==49552== (see section Limitations in user manual)
==49552== NOTE: further instances of this message will not be shown
==49552== 
==49552== I   refs:      253,517,705,710
==49552== I1  misses:              1,697
==49552== LLi misses:              1,693
==49552== I1  miss rate:            0.00%
==49552== LLi miss rate:            0.00%
==49552== 
==49552== D   refs:       68,980,624,510  (45,322,620,961 rd   + 23,658,003,549 wr)
==49552== D1  misses:      2,312,962,341  ( 1,259,405,935 rd   +  1,053,556,406 wr)
==49552== LLd misses:          7,681,231  (     4,570,229 rd   +      3,111,002 wr)
==49552== D1  miss rate:             3.4% (           2.8%     +            4.5%  )
==49552== LLd miss rate:             0.0% (           0.0%     +            0.0%  )
==49552== 
==49552== LL refs:         2,312,964,038  ( 1,259,407,632 rd   +  1,053,556,406 wr)
==49552== LL misses:           7,682,924  (     4,571,922 rd   +      3,111,002 wr)
==49552== LL miss rate:              0.0% (           0.0%     +            0.0%  )
