// Seed: 837275713
module module_0 (
    input wire id_0,
    input wire id_1,
    input uwire id_2,
    input wand id_3,
    input supply1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input tri0 id_7,
    output wand id_8,
    output wor id_9,
    output uwire id_10,
    input wor id_11,
    input wire id_12,
    input supply0 id_13,
    input uwire id_14,
    input uwire id_15,
    input supply1 id_16,
    input wor id_17,
    input tri1 id_18,
    output wand id_19
);
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd64
) (
    input uwire id_0,
    output wand id_1,
    input supply0 id_2,
    input tri0 _id_3
);
  logic [id_3 : id_3] id_5;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_1
  );
endmodule
