--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
D:/Program/MYPRJ~1/HG_Sync/FPGA/SIFT/source/iseconfig/filter.filter -intstyle
ise -v 100 -s 3 -n 3 -fastpaths -xml VmodCAM_Ref.twx VmodCAM_Ref.ncd -o
VmodCAM_Ref.twr VmodCAM_Ref.pcf -ucf hijacker.ucf -ucf atlys_vmodcam.ucf -ucf
timing.ucf -ucf atlys.ucf

Design file:              VmodCAM_Ref.ncd
Physical constraint file: VmodCAM_Ref.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 100 items per endpoint, 3 endpoints per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sck = PERIOD TIMEGRP "sck" 30 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.059ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sck = PERIOD TIMEGRP "sck" 30 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 32.274ns (period - min period limit)
  Period: 33.333ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: hijacker1/SPI_S1/presck/CLK0
  Logical resource: hijacker1/SPI_S1/presck/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 338 paths analyzed, 140 endpoints analyzed, 7 failing endpoints
 7 timing errors detected. (7 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.833ns.
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstQ_96 (SLICE_X30Y67.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_1 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      7.317ns (Levels of Logic = 1)
  Clock Path Skew:      -3.481ns (1.549 - 5.030)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_1 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X26Y0.Q4      Tickq                 0.992   ][5186_1889
                                                       Inst_SysCon/RstDbncQ_1
    SLICE_X50Y30.C6      net (fanout=2)        2.664   Inst_SysCon/RstDbncQ_1
    SLICE_X50Y30.C       Tilo                  0.205   lut1731_7
                                                       lut1732_8
    SLICE_X30Y67.CE      net (fanout=2)        3.125   ][8659_9
    SLICE_X30Y67.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      7.317ns (1.528ns logic, 5.789ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstQ_99 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      7.385ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.100 - 0.106)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstQ_99 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y67.AQ      Tcko                  0.391   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    SLICE_X50Y30.C3      net (fanout=3)        3.333   Inst_SysCon/RstQ<99>
    SLICE_X50Y30.C       Tilo                  0.205   lut1731_7
                                                       lut1732_8
    SLICE_X30Y67.CE      net (fanout=2)        3.125   ][8659_9
    SLICE_X30Y67.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      7.385ns (0.927ns logic, 6.458ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_6 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.709ns (Levels of Logic = 2)
  Clock Path Skew:      -0.965ns (1.549 - 2.514)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_6 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y30.AQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_6
    SLICE_X50Y30.D1      net (fanout=2)        1.005   Inst_SysCon/RstDbncQ_6
    SLICE_X50Y30.D       Tilo                  0.205   lut1731_7
                                                       lut1731_7
    SLICE_X50Y30.C4      net (fanout=1)        0.447   lut1731_7
    SLICE_X50Y30.C       Tilo                  0.205   lut1731_7
                                                       lut1732_8
    SLICE_X30Y67.CE      net (fanout=2)        3.125   ][8659_9
    SLICE_X30Y67.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      5.709ns (1.132ns logic, 4.577ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_5 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.383ns (Levels of Logic = 2)
  Clock Path Skew:      -1.126ns (1.549 - 2.675)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_5 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y29.DQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_5
    SLICE_X50Y30.D3      net (fanout=2)        0.679   Inst_SysCon/RstDbncQ_5
    SLICE_X50Y30.D       Tilo                  0.205   lut1731_7
                                                       lut1731_7
    SLICE_X50Y30.C4      net (fanout=1)        0.447   lut1731_7
    SLICE_X50Y30.C       Tilo                  0.205   lut1731_7
                                                       lut1732_8
    SLICE_X30Y67.CE      net (fanout=2)        3.125   ][8659_9
    SLICE_X30Y67.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      5.383ns (1.132ns logic, 4.251ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_2 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.334ns (Levels of Logic = 2)
  Clock Path Skew:      -1.126ns (1.549 - 2.675)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_2 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y29.AQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_2
    SLICE_X50Y30.D4      net (fanout=2)        0.630   Inst_SysCon/RstDbncQ_2
    SLICE_X50Y30.D       Tilo                  0.205   lut1731_7
                                                       lut1731_7
    SLICE_X50Y30.C4      net (fanout=1)        0.447   lut1731_7
    SLICE_X50Y30.C       Tilo                  0.205   lut1731_7
                                                       lut1732_8
    SLICE_X30Y67.CE      net (fanout=2)        3.125   ][8659_9
    SLICE_X30Y67.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      5.334ns (1.132ns logic, 4.202ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_3 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.159ns (Levels of Logic = 2)
  Clock Path Skew:      -1.126ns (1.549 - 2.675)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_3 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y29.BQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_3
    SLICE_X50Y30.D6      net (fanout=2)        0.455   Inst_SysCon/RstDbncQ_3
    SLICE_X50Y30.D       Tilo                  0.205   lut1731_7
                                                       lut1731_7
    SLICE_X50Y30.C4      net (fanout=1)        0.447   lut1731_7
    SLICE_X50Y30.C       Tilo                  0.205   lut1731_7
                                                       lut1732_8
    SLICE_X30Y67.CE      net (fanout=2)        3.125   ][8659_9
    SLICE_X30Y67.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      5.159ns (1.132ns logic, 4.027ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_9 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.317ns (Levels of Logic = 2)
  Clock Path Skew:      -0.965ns (1.549 - 2.514)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_9 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y30.DQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_9
    SLICE_X50Y30.D2      net (fanout=1)        0.613   Inst_SysCon/RstDbncQ_9
    SLICE_X50Y30.D       Tilo                  0.205   lut1731_7
                                                       lut1731_7
    SLICE_X50Y30.C4      net (fanout=1)        0.447   lut1731_7
    SLICE_X50Y30.C       Tilo                  0.205   lut1731_7
                                                       lut1732_8
    SLICE_X30Y67.CE      net (fanout=2)        3.125   ][8659_9
    SLICE_X30Y67.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      5.317ns (1.132ns logic, 4.185ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_7 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.283ns (Levels of Logic = 1)
  Clock Path Skew:      -0.965ns (1.549 - 2.514)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_7 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y30.BQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_7
    SLICE_X50Y30.C2      net (fanout=2)        1.231   Inst_SysCon/RstDbncQ_7
    SLICE_X50Y30.C       Tilo                  0.205   lut1731_7
                                                       lut1732_8
    SLICE_X30Y67.CE      net (fanout=2)        3.125   ][8659_9
    SLICE_X30Y67.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      5.283ns (0.927ns logic, 4.356ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_8 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.915ns (Levels of Logic = 2)
  Clock Path Skew:      -0.965ns (1.549 - 2.514)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_8 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y30.CQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_8
    SLICE_X50Y30.D5      net (fanout=2)        0.211   Inst_SysCon/RstDbncQ_8
    SLICE_X50Y30.D       Tilo                  0.205   lut1731_7
                                                       lut1731_7
    SLICE_X50Y30.C4      net (fanout=1)        0.447   lut1731_7
    SLICE_X50Y30.C       Tilo                  0.205   lut1731_7
                                                       lut1732_8
    SLICE_X30Y67.CE      net (fanout=2)        3.125   ][8659_9
    SLICE_X30Y67.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      4.915ns (1.132ns logic, 3.783ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_4 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.407ns (Levels of Logic = 1)
  Clock Path Skew:      -1.126ns (1.549 - 2.675)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_4 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y29.CQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_4
    SLICE_X50Y30.C5      net (fanout=2)        0.355   Inst_SysCon/RstDbncQ_4
    SLICE_X50Y30.C       Tilo                  0.205   lut1731_7
                                                       lut1732_8
    SLICE_X30Y67.CE      net (fanout=2)        3.125   ][8659_9
    SLICE_X30Y67.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      4.407ns (0.927ns logic, 3.480ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstQ_99 (SLICE_X31Y67.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_1 (FF)
  Destination:          Inst_SysCon/RstQ_99 (FF)
  Requirement:          10.001ns
  Data Path Delay:      7.281ns (Levels of Logic = 1)
  Clock Path Skew:      -3.481ns (1.549 - 5.030)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_1 to Inst_SysCon/RstQ_99
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X26Y0.Q4      Tickq                 0.992   ][5186_1889
                                                       Inst_SysCon/RstDbncQ_1
    SLICE_X50Y30.C6      net (fanout=2)        2.664   Inst_SysCon/RstDbncQ_1
    SLICE_X50Y30.C       Tilo                  0.205   lut1731_7
                                                       lut1732_8
    SLICE_X31Y67.CE      net (fanout=2)        3.125   ][8659_9
    SLICE_X31Y67.CLK     Tceck                 0.295   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    -------------------------------------------------  ---------------------------
    Total                                      7.281ns (1.492ns logic, 5.789ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstQ_99 (FF)
  Destination:          Inst_SysCon/RstQ_99 (FF)
  Requirement:          10.001ns
  Data Path Delay:      7.349ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstQ_99 to Inst_SysCon/RstQ_99
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y67.AQ      Tcko                  0.391   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    SLICE_X50Y30.C3      net (fanout=3)        3.333   Inst_SysCon/RstQ<99>
    SLICE_X50Y30.C       Tilo                  0.205   lut1731_7
                                                       lut1732_8
    SLICE_X31Y67.CE      net (fanout=2)        3.125   ][8659_9
    SLICE_X31Y67.CLK     Tceck                 0.295   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    -------------------------------------------------  ---------------------------
    Total                                      7.349ns (0.891ns logic, 6.458ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_6 (FF)
  Destination:          Inst_SysCon/RstQ_99 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.673ns (Levels of Logic = 2)
  Clock Path Skew:      -0.965ns (1.549 - 2.514)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_6 to Inst_SysCon/RstQ_99
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y30.AQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_6
    SLICE_X50Y30.D1      net (fanout=2)        1.005   Inst_SysCon/RstDbncQ_6
    SLICE_X50Y30.D       Tilo                  0.205   lut1731_7
                                                       lut1731_7
    SLICE_X50Y30.C4      net (fanout=1)        0.447   lut1731_7
    SLICE_X50Y30.C       Tilo                  0.205   lut1731_7
                                                       lut1732_8
    SLICE_X31Y67.CE      net (fanout=2)        3.125   ][8659_9
    SLICE_X31Y67.CLK     Tceck                 0.295   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    -------------------------------------------------  ---------------------------
    Total                                      5.673ns (1.096ns logic, 4.577ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_5 (FF)
  Destination:          Inst_SysCon/RstQ_99 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.347ns (Levels of Logic = 2)
  Clock Path Skew:      -1.126ns (1.549 - 2.675)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_5 to Inst_SysCon/RstQ_99
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y29.DQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_5
    SLICE_X50Y30.D3      net (fanout=2)        0.679   Inst_SysCon/RstDbncQ_5
    SLICE_X50Y30.D       Tilo                  0.205   lut1731_7
                                                       lut1731_7
    SLICE_X50Y30.C4      net (fanout=1)        0.447   lut1731_7
    SLICE_X50Y30.C       Tilo                  0.205   lut1731_7
                                                       lut1732_8
    SLICE_X31Y67.CE      net (fanout=2)        3.125   ][8659_9
    SLICE_X31Y67.CLK     Tceck                 0.295   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    -------------------------------------------------  ---------------------------
    Total                                      5.347ns (1.096ns logic, 4.251ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_2 (FF)
  Destination:          Inst_SysCon/RstQ_99 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.298ns (Levels of Logic = 2)
  Clock Path Skew:      -1.126ns (1.549 - 2.675)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_2 to Inst_SysCon/RstQ_99
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y29.AQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_2
    SLICE_X50Y30.D4      net (fanout=2)        0.630   Inst_SysCon/RstDbncQ_2
    SLICE_X50Y30.D       Tilo                  0.205   lut1731_7
                                                       lut1731_7
    SLICE_X50Y30.C4      net (fanout=1)        0.447   lut1731_7
    SLICE_X50Y30.C       Tilo                  0.205   lut1731_7
                                                       lut1732_8
    SLICE_X31Y67.CE      net (fanout=2)        3.125   ][8659_9
    SLICE_X31Y67.CLK     Tceck                 0.295   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    -------------------------------------------------  ---------------------------
    Total                                      5.298ns (1.096ns logic, 4.202ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_3 (FF)
  Destination:          Inst_SysCon/RstQ_99 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.123ns (Levels of Logic = 2)
  Clock Path Skew:      -1.126ns (1.549 - 2.675)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_3 to Inst_SysCon/RstQ_99
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y29.BQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_3
    SLICE_X50Y30.D6      net (fanout=2)        0.455   Inst_SysCon/RstDbncQ_3
    SLICE_X50Y30.D       Tilo                  0.205   lut1731_7
                                                       lut1731_7
    SLICE_X50Y30.C4      net (fanout=1)        0.447   lut1731_7
    SLICE_X50Y30.C       Tilo                  0.205   lut1731_7
                                                       lut1732_8
    SLICE_X31Y67.CE      net (fanout=2)        3.125   ][8659_9
    SLICE_X31Y67.CLK     Tceck                 0.295   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    -------------------------------------------------  ---------------------------
    Total                                      5.123ns (1.096ns logic, 4.027ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_9 (FF)
  Destination:          Inst_SysCon/RstQ_99 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.281ns (Levels of Logic = 2)
  Clock Path Skew:      -0.965ns (1.549 - 2.514)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_9 to Inst_SysCon/RstQ_99
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y30.DQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_9
    SLICE_X50Y30.D2      net (fanout=1)        0.613   Inst_SysCon/RstDbncQ_9
    SLICE_X50Y30.D       Tilo                  0.205   lut1731_7
                                                       lut1731_7
    SLICE_X50Y30.C4      net (fanout=1)        0.447   lut1731_7
    SLICE_X50Y30.C       Tilo                  0.205   lut1731_7
                                                       lut1732_8
    SLICE_X31Y67.CE      net (fanout=2)        3.125   ][8659_9
    SLICE_X31Y67.CLK     Tceck                 0.295   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    -------------------------------------------------  ---------------------------
    Total                                      5.281ns (1.096ns logic, 4.185ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_7 (FF)
  Destination:          Inst_SysCon/RstQ_99 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.247ns (Levels of Logic = 1)
  Clock Path Skew:      -0.965ns (1.549 - 2.514)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_7 to Inst_SysCon/RstQ_99
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y30.BQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_7
    SLICE_X50Y30.C2      net (fanout=2)        1.231   Inst_SysCon/RstDbncQ_7
    SLICE_X50Y30.C       Tilo                  0.205   lut1731_7
                                                       lut1732_8
    SLICE_X31Y67.CE      net (fanout=2)        3.125   ][8659_9
    SLICE_X31Y67.CLK     Tceck                 0.295   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    -------------------------------------------------  ---------------------------
    Total                                      5.247ns (0.891ns logic, 4.356ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_8 (FF)
  Destination:          Inst_SysCon/RstQ_99 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.879ns (Levels of Logic = 2)
  Clock Path Skew:      -0.965ns (1.549 - 2.514)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_8 to Inst_SysCon/RstQ_99
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y30.CQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_8
    SLICE_X50Y30.D5      net (fanout=2)        0.211   Inst_SysCon/RstDbncQ_8
    SLICE_X50Y30.D       Tilo                  0.205   lut1731_7
                                                       lut1731_7
    SLICE_X50Y30.C4      net (fanout=1)        0.447   lut1731_7
    SLICE_X50Y30.C       Tilo                  0.205   lut1731_7
                                                       lut1732_8
    SLICE_X31Y67.CE      net (fanout=2)        3.125   ][8659_9
    SLICE_X31Y67.CLK     Tceck                 0.295   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    -------------------------------------------------  ---------------------------
    Total                                      4.879ns (1.096ns logic, 3.783ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_4 (FF)
  Destination:          Inst_SysCon/RstQ_99 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.371ns (Levels of Logic = 1)
  Clock Path Skew:      -1.126ns (1.549 - 2.675)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_4 to Inst_SysCon/RstQ_99
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y29.CQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_4
    SLICE_X50Y30.C5      net (fanout=2)        0.355   Inst_SysCon/RstDbncQ_4
    SLICE_X50Y30.C       Tilo                  0.205   lut1731_7
                                                       lut1732_8
    SLICE_X31Y67.CE      net (fanout=2)        3.125   ][8659_9
    SLICE_X31Y67.CLK     Tceck                 0.295   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    -------------------------------------------------  ---------------------------
    Total                                      4.371ns (0.891ns logic, 3.480ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstQ_98 (SLICE_X30Y67.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_1 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      7.277ns (Levels of Logic = 1)
  Clock Path Skew:      -3.481ns (1.549 - 5.030)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_1 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X26Y0.Q4      Tickq                 0.992   ][5186_1889
                                                       Inst_SysCon/RstDbncQ_1
    SLICE_X50Y30.C6      net (fanout=2)        2.664   Inst_SysCon/RstDbncQ_1
    SLICE_X50Y30.C       Tilo                  0.205   lut1731_7
                                                       lut1732_8
    SLICE_X30Y67.CE      net (fanout=2)        3.125   ][8659_9
    SLICE_X30Y67.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      7.277ns (1.488ns logic, 5.789ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstQ_99 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      7.345ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.100 - 0.106)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstQ_99 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y67.AQ      Tcko                  0.391   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    SLICE_X50Y30.C3      net (fanout=3)        3.333   Inst_SysCon/RstQ<99>
    SLICE_X50Y30.C       Tilo                  0.205   lut1731_7
                                                       lut1732_8
    SLICE_X30Y67.CE      net (fanout=2)        3.125   ][8659_9
    SLICE_X30Y67.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      7.345ns (0.887ns logic, 6.458ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_6 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.669ns (Levels of Logic = 2)
  Clock Path Skew:      -0.965ns (1.549 - 2.514)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_6 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y30.AQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_6
    SLICE_X50Y30.D1      net (fanout=2)        1.005   Inst_SysCon/RstDbncQ_6
    SLICE_X50Y30.D       Tilo                  0.205   lut1731_7
                                                       lut1731_7
    SLICE_X50Y30.C4      net (fanout=1)        0.447   lut1731_7
    SLICE_X50Y30.C       Tilo                  0.205   lut1731_7
                                                       lut1732_8
    SLICE_X30Y67.CE      net (fanout=2)        3.125   ][8659_9
    SLICE_X30Y67.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      5.669ns (1.092ns logic, 4.577ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_5 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.343ns (Levels of Logic = 2)
  Clock Path Skew:      -1.126ns (1.549 - 2.675)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_5 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y29.DQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_5
    SLICE_X50Y30.D3      net (fanout=2)        0.679   Inst_SysCon/RstDbncQ_5
    SLICE_X50Y30.D       Tilo                  0.205   lut1731_7
                                                       lut1731_7
    SLICE_X50Y30.C4      net (fanout=1)        0.447   lut1731_7
    SLICE_X50Y30.C       Tilo                  0.205   lut1731_7
                                                       lut1732_8
    SLICE_X30Y67.CE      net (fanout=2)        3.125   ][8659_9
    SLICE_X30Y67.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      5.343ns (1.092ns logic, 4.251ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_2 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.294ns (Levels of Logic = 2)
  Clock Path Skew:      -1.126ns (1.549 - 2.675)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_2 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y29.AQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_2
    SLICE_X50Y30.D4      net (fanout=2)        0.630   Inst_SysCon/RstDbncQ_2
    SLICE_X50Y30.D       Tilo                  0.205   lut1731_7
                                                       lut1731_7
    SLICE_X50Y30.C4      net (fanout=1)        0.447   lut1731_7
    SLICE_X50Y30.C       Tilo                  0.205   lut1731_7
                                                       lut1732_8
    SLICE_X30Y67.CE      net (fanout=2)        3.125   ][8659_9
    SLICE_X30Y67.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      5.294ns (1.092ns logic, 4.202ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_3 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.119ns (Levels of Logic = 2)
  Clock Path Skew:      -1.126ns (1.549 - 2.675)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_3 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y29.BQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_3
    SLICE_X50Y30.D6      net (fanout=2)        0.455   Inst_SysCon/RstDbncQ_3
    SLICE_X50Y30.D       Tilo                  0.205   lut1731_7
                                                       lut1731_7
    SLICE_X50Y30.C4      net (fanout=1)        0.447   lut1731_7
    SLICE_X50Y30.C       Tilo                  0.205   lut1731_7
                                                       lut1732_8
    SLICE_X30Y67.CE      net (fanout=2)        3.125   ][8659_9
    SLICE_X30Y67.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      5.119ns (1.092ns logic, 4.027ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_9 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.277ns (Levels of Logic = 2)
  Clock Path Skew:      -0.965ns (1.549 - 2.514)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_9 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y30.DQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_9
    SLICE_X50Y30.D2      net (fanout=1)        0.613   Inst_SysCon/RstDbncQ_9
    SLICE_X50Y30.D       Tilo                  0.205   lut1731_7
                                                       lut1731_7
    SLICE_X50Y30.C4      net (fanout=1)        0.447   lut1731_7
    SLICE_X50Y30.C       Tilo                  0.205   lut1731_7
                                                       lut1732_8
    SLICE_X30Y67.CE      net (fanout=2)        3.125   ][8659_9
    SLICE_X30Y67.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      5.277ns (1.092ns logic, 4.185ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_7 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.243ns (Levels of Logic = 1)
  Clock Path Skew:      -0.965ns (1.549 - 2.514)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_7 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y30.BQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_7
    SLICE_X50Y30.C2      net (fanout=2)        1.231   Inst_SysCon/RstDbncQ_7
    SLICE_X50Y30.C       Tilo                  0.205   lut1731_7
                                                       lut1732_8
    SLICE_X30Y67.CE      net (fanout=2)        3.125   ][8659_9
    SLICE_X30Y67.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      5.243ns (0.887ns logic, 4.356ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_8 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.875ns (Levels of Logic = 2)
  Clock Path Skew:      -0.965ns (1.549 - 2.514)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_8 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y30.CQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_8
    SLICE_X50Y30.D5      net (fanout=2)        0.211   Inst_SysCon/RstDbncQ_8
    SLICE_X50Y30.D       Tilo                  0.205   lut1731_7
                                                       lut1731_7
    SLICE_X50Y30.C4      net (fanout=1)        0.447   lut1731_7
    SLICE_X50Y30.C       Tilo                  0.205   lut1731_7
                                                       lut1732_8
    SLICE_X30Y67.CE      net (fanout=2)        3.125   ][8659_9
    SLICE_X30Y67.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      4.875ns (1.092ns logic, 3.783ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_4 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.367ns (Levels of Logic = 1)
  Clock Path Skew:      -1.126ns (1.549 - 2.675)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_4 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y29.CQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_4
    SLICE_X50Y30.C5      net (fanout=2)        0.355   Inst_SysCon/RstDbncQ_4
    SLICE_X50Y30.C       Tilo                  0.205   lut1731_7
                                                       lut1732_8
    SLICE_X30Y67.CE      net (fanout=2)        3.125   ][8659_9
    SLICE_X30Y67.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      4.367ns (0.887ns logic, 3.480ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/state_FSM_FFd2 (SLICE_X30Y93.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.320ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/bitCount_0 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.681ns (Levels of Logic = 1)
  Clock Path Skew:      0.361ns (0.792 - 0.431)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/bitCount_0 to Inst_SysCon/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y94.AQ      Tcko                  0.198   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_0
    SLICE_X30Y93.C6      net (fanout=7)        0.286   Inst_SysCon/bitCount<0>
    SLICE_X30Y93.CLK     Tah         (-Th)    -0.197   Inst_SysCon/state_FSM_FFd3
                                                       lut4054_1163
                                                       Inst_SysCon/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.681ns (0.395ns logic, 0.286ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/state_FSM_FFd6 (SLICE_X31Y93.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.348ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/bitCount_2 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.709ns (Levels of Logic = 1)
  Clock Path Skew:      0.361ns (0.792 - 0.431)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/bitCount_2 to Inst_SysCon/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y94.BQ      Tcko                  0.198   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    SLICE_X31Y93.A6      net (fanout=7)        0.296   Inst_SysCon/bitCount<2>
    SLICE_X31Y93.CLK     Tah         (-Th)    -0.215   Inst_SysCon/state_FSM_FFd7
                                                       lut4073_1176
                                                       Inst_SysCon/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      0.709ns (0.413ns logic, 0.296ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/state_FSM_FFd2 (SLICE_X30Y93.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/bitCount_1 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.751ns (Levels of Logic = 1)
  Clock Path Skew:      0.361ns (0.792 - 0.431)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/bitCount_1 to Inst_SysCon/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y94.BMUX    Tshcko                0.244   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_1
    SLICE_X30Y93.C5      net (fanout=7)        0.310   Inst_SysCon/bitCount<1>
    SLICE_X30Y93.CLK     Tah         (-Th)    -0.197   Inst_SysCon/state_FSM_FFd3
                                                       lut4054_1163
                                                       Inst_SysCon/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.751ns (0.441ns logic, 0.310ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: Inst_SysCon/ddr2clk_2x
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: Inst_SysCon/ddr2clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.011ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_PSCLK)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.001ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.001ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 6.667ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.001ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.667ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 7.331ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 7.331ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 8.149ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.942ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: ][5186_1889/CLK0
  Logical resource: Inst_SysCon/RstDbncQ_1/CLK0
  Location pin: ILOGIC_X26Y0.CLK0
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/Mshreg_RstQ_96_2/CLK
  Location pin: SLICE_X30Y67.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/Mshreg_RstQ_96_1/CLK
  Location pin: SLICE_X30Y67.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/Mshreg_RstQ_96_0/CLK
  Location pin: SLICE_X30Y67.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/Start_Up_Rst/CLK
  Logical resource: Inst_SysCon/Mshreg_Start_Up_Rst/CLK
  Location pin: SLICE_X30Y68.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: ][5154_1852/SR
  Logical resource: Inst_SysCon/prevRes_0/SR
  Location pin: SLICE_X28Y93.SR
  Clock network: ][8621_5
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: ][5154_1852/CLK
  Logical resource: Inst_SysCon/prevRes_0/CK
  Location pin: SLICE_X28Y93.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<1>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_1/CK
  Location pin: SLICE_X32Y94.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.595ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_SysCon/RstD_4/SR
  Logical resource: Inst_SysCon/RstD_1/SR
  Location pin: SLICE_X34Y69.SR
  Clock network: ][IN_virtPIBox_2043_3578
--------------------------------------------------------------------------------
Slack: 9.595ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_SysCon/RstD_4/SR
  Logical resource: Inst_SysCon/RstD_0/SR
  Location pin: SLICE_X34Y69.SR
  Clock network: ][IN_virtPIBox_2043_3578
--------------------------------------------------------------------------------
Slack: 9.595ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_SysCon/RstD_4/SR
  Logical resource: Inst_SysCon/RstD_3/SR
  Location pin: SLICE_X34Y69.SR
  Clock network: ][IN_virtPIBox_2043_3578
--------------------------------------------------------------------------------
Slack: 9.595ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_SysCon/RstD_4/SR
  Logical resource: Inst_SysCon/RstD_2/SR
  Location pin: SLICE_X34Y69.SR
  Clock network: ][IN_virtPIBox_2043_3578
--------------------------------------------------------------------------------
Slack: 9.595ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_SysCon/RstD_4/SR
  Logical resource: Inst_SysCon/RstD_4/SR
  Location pin: SLICE_X34Y69.SR
  Clock network: ][IN_virtPIBox_2043_3578
--------------------------------------------------------------------------------
Slack: 9.595ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_SysCon/RstD_7/SR
  Logical resource: Inst_SysCon/RstD_5/SR
  Location pin: SLICE_X34Y70.SR
  Clock network: ][IN_virtPIBox_2043_3578
--------------------------------------------------------------------------------
Slack: 9.595ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_SysCon/RstD_7/SR
  Logical resource: Inst_SysCon/RstD_6/SR
  Location pin: SLICE_X34Y70.SR
  Clock network: ][IN_virtPIBox_2043_3578
--------------------------------------------------------------------------------
Slack: 9.595ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_SysCon/RstD_7/SR
  Logical resource: Inst_SysCon/RstD_7/SR
  Location pin: SLICE_X34Y70.SR
  Clock network: ][IN_virtPIBox_2043_3578
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/prevRes<2>/CLK
  Logical resource: Inst_SysCon/prevRes_2/CK
  Location pin: SLICE_X26Y93.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/RstQ_96/CK
  Location pin: SLICE_X30Y67.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/RstQ_97/CK
  Location pin: SLICE_X30Y67.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/RstQ_98/CK
  Location pin: SLICE_X30Y67.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/Start_Up_Rst/CLK
  Logical resource: Inst_SysCon/Start_Up_Rst/CK
  Location pin: SLICE_X30Y68.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd3/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd1/CK
  Location pin: SLICE_X30Y93.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd3/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd4/CK
  Location pin: SLICE_X30Y93.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd3/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd2/CK
  Location pin: SLICE_X30Y93.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd3/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd3/CK
  Location pin: SLICE_X30Y93.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_4/CLK
  Logical resource: Inst_SysCon/RstD_1/CK
  Location pin: SLICE_X34Y69.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_4/CLK
  Logical resource: Inst_SysCon/RstD_0/CK
  Location pin: SLICE_X34Y69.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_4/CLK
  Logical resource: Inst_SysCon/RstD_3/CK
  Location pin: SLICE_X34Y69.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_4/CLK
  Logical resource: Inst_SysCon/RstD_2/CK
  Location pin: SLICE_X34Y69.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_4/CLK
  Logical resource: Inst_SysCon/RstD_4/CK
  Location pin: SLICE_X34Y69.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_7/CLK
  Logical resource: Inst_SysCon/RstD_5/CK
  Location pin: SLICE_X34Y70.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_7/CLK
  Logical resource: Inst_SysCon/RstD_6/CK
  Location pin: SLICE_X34Y70.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_7/CLK
  Logical resource: Inst_SysCon/RstD_7/CK
  Location pin: SLICE_X34Y70.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/bitCount<2>/SR
  Logical resource: Inst_SysCon/bitCount_3/SR
  Location pin: SLICE_X35Y94.SR
  Clock network: ][4443_1185
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/bitCount<2>/SR
  Logical resource: Inst_SysCon/bitCount_1/SR
  Location pin: SLICE_X35Y94.SR
  Clock network: ][4443_1185
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<99>/CLK
  Logical resource: Inst_SysCon/RstQ_99/CK
  Location pin: SLICE_X31Y67.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4-In/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd5/CK
  Location pin: SLICE_X31Y92.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd7/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd6/CK
  Location pin: SLICE_X31Y93.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd7/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd7/CK
  Location pin: SLICE_X31Y93.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<4>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_0/CK
  Location pin: SLICE_X33Y94.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<4>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_2/CK
  Location pin: SLICE_X33Y94.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<4>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_3/CK
  Location pin: SLICE_X33Y94.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<4>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_4/CK
  Location pin: SLICE_X33Y94.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<2>/CLK
  Logical resource: Inst_SysCon/bitCount_3/CK
  Location pin: SLICE_X35Y94.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<2>/CLK
  Logical resource: Inst_SysCon/bitCount_0/CK
  Location pin: SLICE_X35Y94.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<2>/CLK
  Logical resource: Inst_SysCon/bitCount_1/CK
  Location pin: SLICE_X35Y94.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<2>/CLK
  Logical resource: Inst_SysCon/bitCount_2/CK
  Location pin: SLICE_X35Y94.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_2/CK
  Location pin: SLICE_X51Y29.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_3/CK
  Location pin: SLICE_X51Y29.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_4/CK
  Location pin: SLICE_X51Y29.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_5/CK
  Location pin: SLICE_X51Y29.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_6/CK
  Location pin: SLICE_X51Y30.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_7/CK
  Location pin: SLICE_X51Y30.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_8/CK
  Location pin: SLICE_X51Y30.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_9/CK
  Location pin: SLICE_X51Y30.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 22.627ns (max period limit - period)
  Period: 30.003ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y2.CLKFBOUT
  Clock network: Inst_SysCon/mcb_intfb
--------------------------------------------------------------------------------
Slack: 28.151ns (period - min period limit)
  Period: 30.003ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y2.CLKFBOUT
  Clock network: Inst_SysCon/mcb_intfb
--------------------------------------------------------------------------------
Slack: 39.001ns (period - min period limit)
  Period: 41.671ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 39.001ns (period - min period limit)
  Period: 41.671ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Location pin: DCM_X0Y1.CLKFX180
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 42.629ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 158.329ns (max period limit - period)
  Period: 41.671ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 158.329ns (max period limit - period)
  Period: 41.671ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Location pin: DCM_X0Y1.CLKFX180
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 319.000ns (max period limit - period)
  Period: 1.000ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: Inst_SysCon/ddr2clk_2x
--------------------------------------------------------------------------------
Slack: 319.000ns (max period limit - period)
  Period: 1.000ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: Inst_SysCon/ddr2clk_2x_180
--------------------------------------------------------------------------------
Slack: 989.999ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 1000.000ns (1.000MHz) (Tdcmper_PSCLK)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 1989.999ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 2000.000ns (0.500MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 1989.999ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 2000.000ns (0.500MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3408 paths analyzed, 663 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.023ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA22), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/D_O_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.978ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.504 - 0.514)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/D_O_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y0.DQ       Tcko                  0.408   Inst_camctlA/D_O<6>
                                                       Inst_camctlA/D_O_6
    SLICE_X1Y80.C2       net (fanout=2)        7.746   Inst_camctlA/D_O<6>
    SLICE_X1Y80.C        Tilo                  0.259   Inst_FBCtl/p1_wr_data_7
                                                       lut1918_116
    MCB_X0Y1.P1WRDATA22  net (fanout=1)        2.054   ][8788_117
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.978ns (1.178ns logic, 9.800ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA23), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/D_O_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.824ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.504 - 0.514)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/D_O_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y0.DMUX     Tshcko                0.455   Inst_camctlA/D_O<6>
                                                       Inst_camctlA/D_O_7
    SLICE_X1Y80.D6       net (fanout=2)        7.018   Inst_camctlA/D_O<7>
    SLICE_X1Y80.D        Tilo                  0.259   Inst_FBCtl/p1_wr_data_7
                                                       lut1916_114
    MCB_X0Y1.P1WRDATA23  net (fanout=1)        2.581   ][8787_115
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.824ns (1.225ns logic, 9.599ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA21), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/D_O_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.575ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.504 - 0.514)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/D_O_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y0.CMUX     Tshcko                0.455   Inst_camctlA/D_O<6>
                                                       Inst_camctlA/D_O_5
    SLICE_X1Y80.B6       net (fanout=2)        6.849   Inst_camctlA/D_O<5>
    SLICE_X1Y80.B        Tilo                  0.259   Inst_FBCtl/p1_wr_data_7
                                                       lut1920_118
    MCB_X0Y1.P1WRDATA21  net (fanout=1)        2.501   ][8789_119
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.575ns (1.225ns logic, 9.350ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstA1/RstQ_4 (SLICE_X19Y62.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRstA1/RstQ_3 (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstA1/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRstA1/RstQ_3 to Inst_FBCtl/Inst_LocalRstA1/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y62.CQ      Tcko                  0.198   Inst_FBCtl/Inst_LocalRstA1/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA1/RstQ_3
    SLICE_X19Y62.DX      net (fanout=1)        0.136   Inst_FBCtl/Inst_LocalRstA1/RstQ_3
    SLICE_X19Y62.CLK     Tckdi       (-Th)    -0.059   Inst_FBCtl/Inst_LocalRstA1/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA1/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pa_int_rst (SLICE_X7Y62.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/pa_int_rst (FF)
  Destination:          Inst_FBCtl/pa_int_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/pa_int_rst to Inst_FBCtl/pa_int_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y62.AQ       Tcko                  0.198   Inst_FBCtl/pa_int_rst
                                                       Inst_FBCtl/pa_int_rst
    SLICE_X7Y62.A6       net (fanout=9)        0.035   Inst_FBCtl/pa_int_rst
    SLICE_X7Y62.CLK      Tah         (-Th)    -0.215   Inst_FBCtl/pa_int_rst
                                                       lut8298_2632
                                                       Inst_FBCtl/pa_int_rst
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.413ns logic, 0.035ns route)
                                                       (92.2% logic, 7.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/state0Rd_FSM_FFd2 (SLICE_X4Y68.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/state0Rd_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/state0Rd_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/state0Rd_FSM_FFd1 to Inst_FBCtl/state0Rd_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y68.BMUX     Tshcko                0.238   Inst_FBCtl/state0Rd_FSM_FFd2
                                                       Inst_FBCtl/state0Rd_FSM_FFd1
    SLICE_X4Y68.C6       net (fanout=2)        0.026   Inst_FBCtl/state0Rd_FSM_FFd1
    SLICE_X4Y68.CLK      Tah         (-Th)    -0.190   Inst_FBCtl/state0Rd_FSM_FFd2
                                                       lut8707_2710
                                                       Inst_FBCtl/state0Rd_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.428ns logic, 0.026ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlA/BUFG_inst/I0
  Logical resource: Inst_camctlA/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: int_CAMA_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_POCMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK
  Location pin: MCB_X0Y1.P0CMDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P1CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Location pin: MCB_X0Y1.P1CMDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_PORDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0RDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0RDCLK
  Location pin: MCB_X0Y1.P0RDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P1WRCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Location pin: MCB_X0Y1.P1WRCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_0/CK
  Location pin: SLICE_X4Y75.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_1/CK
  Location pin: SLICE_X4Y75.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_2/CK
  Location pin: SLICE_X4Y75.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_3/CK
  Location pin: SLICE_X4Y75.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_4/CK
  Location pin: SLICE_X4Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_5/CK
  Location pin: SLICE_X4Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_6/CK
  Location pin: SLICE_X4Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_7/CK
  Location pin: SLICE_X4Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_8/CK
  Location pin: SLICE_X4Y77.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_9/CK
  Location pin: SLICE_X4Y77.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_10/CK
  Location pin: SLICE_X4Y77.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_11/CK
  Location pin: SLICE_X4Y77.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr1_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_12/CK
  Location pin: SLICE_X4Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr1_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_13/CK
  Location pin: SLICE_X4Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_3/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_0/CK
  Location pin: SLICE_X0Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_3/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_1/CK
  Location pin: SLICE_X0Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_3/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_2/CK
  Location pin: SLICE_X0Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_3/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_3/CK
  Location pin: SLICE_X0Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: lut1795_60/CLK
  Logical resource: Inst_FBCtl/stateWrA_FSM_FFd1/CK
  Location pin: SLICE_X4Y62.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: lut1795_60/SR
  Logical resource: Inst_FBCtl/stateWrA_FSM_FFd1/SR
  Location pin: SLICE_X4Y62.SR
  Clock network: ][7130_3036
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/state0Rd_FSM_FFd2/CLK
  Logical resource: Inst_FBCtl/state0Rd_FSM_FFd1/CK
  Location pin: SLICE_X4Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/state0Rd_FSM_FFd2/SR
  Logical resource: Inst_FBCtl/state0Rd_FSM_FFd1/SR
  Location pin: SLICE_X4Y68.SR
  Clock network: Inst_FBCtl/Inst_LocalRst0/RstQ_4
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/state0Rd_FSM_FFd2/CLK
  Logical resource: Inst_FBCtl/state0Rd_FSM_FFd2/CK
  Location pin: SLICE_X4Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/DV_O/CLK
  Logical resource: Inst_camctlA/DV_O/CK
  Location pin: SLICE_X16Y60.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_camctlA/DV_O/SR
  Logical resource: Inst_camctlA/DV_O/SR
  Location pin: SLICE_X16Y60.SR
  Clock network: Inst_camctlB/intRst
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<6>/CLK
  Logical resource: Inst_camctlA/D_O_1/CK
  Location pin: SLICE_X46Y0.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<6>/CLK
  Logical resource: Inst_camctlA/D_O_0/CK
  Location pin: SLICE_X46Y0.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<6>/CLK
  Logical resource: Inst_camctlA/D_O_3/CK
  Location pin: SLICE_X46Y0.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<6>/CLK
  Logical resource: Inst_camctlA/D_O_2/CK
  Location pin: SLICE_X46Y0.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<6>/CLK
  Logical resource: Inst_camctlA/D_O_5/CK
  Location pin: SLICE_X46Y0.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<6>/CLK
  Logical resource: Inst_camctlA/D_O_4/CK
  Location pin: SLICE_X46Y0.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<6>/CLK
  Logical resource: Inst_camctlA/D_O_7/CK
  Location pin: SLICE_X46Y0.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<6>/CLK
  Logical resource: Inst_camctlA/D_O_6/CK
  Location pin: SLICE_X46Y0.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_0/CK
  Location pin: SLICE_X2Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_1/CK
  Location pin: SLICE_X2Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_2/CK
  Location pin: SLICE_X2Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_3/CK
  Location pin: SLICE_X2Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_4/CK
  Location pin: SLICE_X2Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_5/CK
  Location pin: SLICE_X2Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_6/CK
  Location pin: SLICE_X2Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_7/CK
  Location pin: SLICE_X2Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_8/CK
  Location pin: SLICE_X2Y82.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_9/CK
  Location pin: SLICE_X2Y82.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_10/CK
  Location pin: SLICE_X2Y82.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_11/CK
  Location pin: SLICE_X2Y82.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_12/CK
  Location pin: SLICE_X2Y83.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_13/CK
  Location pin: SLICE_X2Y83.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_14/CK
  Location pin: SLICE_X2Y83.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_15/CK
  Location pin: SLICE_X2Y83.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_16/CK
  Location pin: SLICE_X2Y84.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_17/CK
  Location pin: SLICE_X2Y84.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_18/CK
  Location pin: SLICE_X2Y84.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_19/CK
  Location pin: SLICE_X2Y84.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pa_wr_addr_xor<22>_rt/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_20/CK
  Location pin: SLICE_X2Y85.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pa_wr_addr_xor<22>_rt/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_21/CK
  Location pin: SLICE_X2Y85.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pa_wr_addr_xor<22>_rt/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_22/CK
  Location pin: SLICE_X2Y85.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_0/CK
  Location pin: SLICE_X18Y64.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_1/CK
  Location pin: SLICE_X18Y64.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_2/CK
  Location pin: SLICE_X18Y64.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_3/CK
  Location pin: SLICE_X18Y64.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_4/CK
  Location pin: SLICE_X18Y65.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_5/CK
  Location pin: SLICE_X18Y65.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_6/CK
  Location pin: SLICE_X18Y65.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_7/CK
  Location pin: SLICE_X18Y65.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_8/CK
  Location pin: SLICE_X18Y66.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_9/CK
  Location pin: SLICE_X18Y66.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_10/CK
  Location pin: SLICE_X18Y66.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_11/CK
  Location pin: SLICE_X18Y66.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_12/CK
  Location pin: SLICE_X18Y67.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_13/CK
  Location pin: SLICE_X18Y67.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_14/CK
  Location pin: SLICE_X18Y67.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_15/CK
  Location pin: SLICE_X18Y67.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_16/CK
  Location pin: SLICE_X18Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_17/CK
  Location pin: SLICE_X18Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_18/CK
  Location pin: SLICE_X18Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_19/CK
  Location pin: SLICE_X18Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_20/CK
  Location pin: SLICE_X18Y69.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_21/CK
  Location pin: SLICE_X18Y69.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_22/CK
  Location pin: SLICE_X18Y69.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_23/CK
  Location pin: SLICE_X18Y69.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_24/CK
  Location pin: SLICE_X18Y70.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_25/CK
  Location pin: SLICE_X18Y70.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_26/CK
  Location pin: SLICE_X18Y70.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_27/CK
  Location pin: SLICE_X18Y70.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<30>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_28/CK
  Location pin: SLICE_X18Y71.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<30>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_29/CK
  Location pin: SLICE_X18Y71.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<30>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_30/CK
  Location pin: SLICE_X18Y71.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_15/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_12/CK
  Location pin: SLICE_X1Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_15/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_13/CK
  Location pin: SLICE_X1Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_15/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_14/CK
  Location pin: SLICE_X1Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_15/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_15/CK
  Location pin: SLICE_X1Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_11/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_8/CK
  Location pin: SLICE_X1Y77.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_11/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_9/CK
  Location pin: SLICE_X1Y77.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_11/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_10/CK
  Location pin: SLICE_X1Y77.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_11/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_11/CK
  Location pin: SLICE_X1Y77.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9606 paths analyzed, 1168 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.414ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA27), 51 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.358ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.507 - 0.528)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y10.AMUX     Tshcko                0.461   hijacker1/SaData_0<7>
                                                       hijacker1/SaData_0_2
    SLICE_X8Y22.C5       net (fanout=3)        1.161   hijacker1/SaData_0<2>
    SLICE_X8Y22.C        Tilo                  0.205   lut2146_140
                                                       lut2146_140
    SLICE_X8Y22.B6       net (fanout=1)        0.219   lut2146_140
    SLICE_X8Y22.B        Tilo                  0.205   lut2146_140
                                                       lut2147_141
    SLICE_X0Y80.A3       net (fanout=10)       4.948   lut2147_141
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.358ns (1.587ns logic, 8.771ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.308ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.507 - 0.528)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y10.BQ       Tcko                  0.391   hijacker1/SaData_0<7>
                                                       hijacker1/SaData_0_3
    SLICE_X8Y22.C4       net (fanout=3)        1.181   hijacker1/SaData_0<3>
    SLICE_X8Y22.C        Tilo                  0.205   lut2146_140
                                                       lut2146_140
    SLICE_X8Y22.B6       net (fanout=1)        0.219   lut2146_140
    SLICE_X8Y22.B        Tilo                  0.205   lut2146_140
                                                       lut2147_141
    SLICE_X0Y80.A3       net (fanout=10)       4.948   lut2147_141
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.308ns (1.517ns logic, 8.791ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/D_O_11 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.237ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.507 - 0.539)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/D_O_11 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y0.BMUX     Tshcko                0.461   Inst_camctlB/D_O<14>
                                                       Inst_camctlB/D_O_11
    SLICE_X0Y80.A6       net (fanout=3)        6.617   Inst_camctlB/D_O<11>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.237ns (1.177ns logic, 9.060ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.160ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.507 - 0.528)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y10.BMUX     Tshcko                0.461   hijacker1/SaData_0<7>
                                                       hijacker1/SaData_0_4
    SLICE_X8Y22.C6       net (fanout=3)        0.963   hijacker1/SaData_0<4>
    SLICE_X8Y22.C        Tilo                  0.205   lut2146_140
                                                       lut2146_140
    SLICE_X8Y22.B6       net (fanout=1)        0.219   lut2146_140
    SLICE_X8Y22.B        Tilo                  0.205   lut2146_140
                                                       lut2147_141
    SLICE_X0Y80.A3       net (fanout=10)       4.948   lut2147_141
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.160ns (1.587ns logic, 8.573ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.136ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.507 - 0.528)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y10.AQ       Tcko                  0.391   hijacker1/SaData_0<7>
                                                       hijacker1/SaData_0_1
    SLICE_X8Y22.B1       net (fanout=3)        1.433   hijacker1/SaData_0<1>
    SLICE_X8Y22.B        Tilo                  0.205   lut2146_140
                                                       lut2147_141
    SLICE_X0Y80.A3       net (fanout=10)       4.948   lut2147_141
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.136ns (1.312ns logic, 8.824ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.093ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.507 - 0.528)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y10.DQ       Tcko                  0.391   hijacker1/SaData_0<7>
                                                       hijacker1/SaData_0_7
    SLICE_X8Y22.B3       net (fanout=3)        1.390   hijacker1/SaData_0<7>
    SLICE_X8Y22.B        Tilo                  0.205   lut2146_140
                                                       lut2147_141
    SLICE_X0Y80.A3       net (fanout=10)       4.948   lut2147_141
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.093ns (1.312ns logic, 8.781ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.063ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.507 - 0.528)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y10.CMUX     Tshcko                0.461   hijacker1/SaData_0<7>
                                                       hijacker1/SaData_0_6
    SLICE_X8Y22.B2       net (fanout=3)        1.290   hijacker1/SaData_0<6>
    SLICE_X8Y22.B        Tilo                  0.205   lut2146_140
                                                       lut2147_141
    SLICE_X0Y80.A3       net (fanout=10)       4.948   lut2147_141
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.063ns (1.382ns logic, 8.681ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      9.836ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.507 - 0.526)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y9.AMUX      Tshcko                0.455   hijacker1/SaData_0<13>
                                                       hijacker1/SaData_0_0
    SLICE_X8Y22.B5       net (fanout=3)        1.069   hijacker1/SaData_0<0>
    SLICE_X8Y22.B        Tilo                  0.205   lut2146_140
                                                       lut2147_141
    SLICE_X0Y80.A3       net (fanout=10)       4.948   lut2147_141
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      9.836ns (1.376ns logic, 8.460ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      9.817ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.507 - 0.528)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y10.CQ       Tcko                  0.391   hijacker1/SaData_0<7>
                                                       hijacker1/SaData_0_5
    SLICE_X8Y22.B4       net (fanout=3)        1.114   hijacker1/SaData_0<5>
    SLICE_X8Y22.B        Tilo                  0.205   lut2146_140
                                                       lut2147_141
    SLICE_X0Y80.A3       net (fanout=10)       4.948   lut2147_141
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      9.817ns (1.312ns logic, 8.505ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      9.070ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.244 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.AQ       Tcko                  0.447   hijacker1/pixY<3>
                                                       hijacker1/Pc1/Y_0
    SLICE_X6Y45.A4       net (fanout=3)        0.836   hijacker1/pixY<0>
    SLICE_X6Y45.COUT     Topcya                0.386   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      9.070ns (1.761ns logic, 7.309ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      9.063ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.244 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.AQ       Tcko                  0.447   hijacker1/pixY<3>
                                                       hijacker1/Pc1/Y_0
    SLICE_X6Y45.A4       net (fanout=3)        0.836   hijacker1/pixY<0>
    SLICE_X6Y45.COUT     Topcya                0.379   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<0>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      9.063ns (1.754ns logic, 7.309ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.996ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.244 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.DQ       Tcko                  0.447   hijacker1/pixY<3>
                                                       hijacker1/Pc1/Y_3
    SLICE_X6Y45.B3       net (fanout=21)       0.768   hijacker1/pixY<3>
    SLICE_X6Y45.COUT     Topcyb                0.380   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<1>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.996ns (1.755ns logic, 7.241ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.991ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.CQ       Tcko                  0.408   hijacker1/pixX<7>
                                                       hijacker1/Pc1/X_6
    SLICE_X6Y45.D1       net (fanout=4)        0.908   hijacker1/pixX<6>
    SLICE_X6Y45.COUT     Topcyd                0.274   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi3
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.991ns (1.610ns logic, 7.381ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.978ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.CQ       Tcko                  0.408   hijacker1/pixX<7>
                                                       hijacker1/Pc1/X_6
    SLICE_X6Y45.D1       net (fanout=4)        0.908   hijacker1/pixX<6>
    SLICE_X6Y45.COUT     Topcyd                0.261   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.978ns (1.597ns logic, 7.381ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.966ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.DQ       Tcko                  0.408   hijacker1/pixX<7>
                                                       hijacker1/Pc1/X_7
    SLICE_X6Y45.D2       net (fanout=4)        0.883   hijacker1/pixX<7>
    SLICE_X6Y45.COUT     Topcyd                0.274   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi3
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.966ns (1.610ns logic, 7.356ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.953ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.DQ       Tcko                  0.408   hijacker1/pixX<7>
                                                       hijacker1/Pc1/X_7
    SLICE_X6Y45.D2       net (fanout=4)        0.883   hijacker1/pixX<7>
    SLICE_X6Y45.COUT     Topcyd                0.261   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.953ns (1.597ns logic, 7.356ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.928ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.244 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.DQ       Tcko                  0.447   hijacker1/pixY<3>
                                                       hijacker1/Pc1/Y_3
    SLICE_X6Y45.B3       net (fanout=21)       0.768   hijacker1/pixY<3>
    SLICE_X6Y45.COUT     Topcyb                0.312   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi1
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.928ns (1.687ns logic, 7.241ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.944ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.AQ       Tcko                  0.408   hijacker1/pixX<7>
                                                       hijacker1/Pc1/X_4
    SLICE_X6Y45.C2       net (fanout=4)        0.855   hijacker1/pixX<4>
    SLICE_X6Y45.COUT     Topcyc                0.280   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.944ns (1.616ns logic, 7.328ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.943ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.507 - 0.503)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.408   hijacker1/pixX<3>
                                                       hijacker1/Pc1/X_1
    SLICE_X6Y45.A1       net (fanout=8)        0.748   hijacker1/pixX<1>
    SLICE_X6Y45.COUT     Topcya                0.386   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.943ns (1.722ns logic, 7.221ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.941ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.AQ       Tcko                  0.408   hijacker1/pixX<7>
                                                       hijacker1/Pc1/X_4
    SLICE_X6Y45.C2       net (fanout=4)        0.855   hijacker1/pixX<4>
    SLICE_X6Y45.COUT     Topcyc                0.277   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<2>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.941ns (1.613ns logic, 7.328ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.938ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.507 - 0.503)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.DQ       Tcko                  0.408   hijacker1/pixX<3>
                                                       hijacker1/Pc1/X_3
    SLICE_X6Y45.B1       net (fanout=10)       0.749   hijacker1/pixX<3>
    SLICE_X6Y45.COUT     Topcyb                0.380   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<1>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.938ns (1.716ns logic, 7.222ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.936ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.507 - 0.503)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.408   hijacker1/pixX<3>
                                                       hijacker1/Pc1/X_1
    SLICE_X6Y45.A1       net (fanout=8)        0.748   hijacker1/pixX<1>
    SLICE_X6Y45.COUT     Topcya                0.379   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<0>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.936ns (1.715ns logic, 7.221ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.896ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.244 - 0.254)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.AQ       Tcko                  0.447   hijacker1/pixY<9>
                                                       hijacker1/Pc1/Y_8
    SLICE_X6Y46.A1       net (fanout=2)        0.874   hijacker1/pixY<8>
    SLICE_X6Y46.AMUX     Topaa                 0.389   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi4
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.896ns (1.552ns logic, 7.344ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.891ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.244 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.CQ       Tcko                  0.447   hijacker1/pixY<3>
                                                       hijacker1/Pc1/Y_2
    SLICE_X6Y45.B4       net (fanout=3)        0.663   hijacker1/pixY<2>
    SLICE_X6Y45.COUT     Topcyb                0.380   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<1>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.891ns (1.755ns logic, 7.136ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.899ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.507 - 0.503)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.AQ       Tcko                  0.408   hijacker1/pixX<3>
                                                       hijacker1/Pc1/X_0
    SLICE_X6Y45.A2       net (fanout=8)        0.704   hijacker1/pixX<0>
    SLICE_X6Y45.COUT     Topcya                0.386   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.899ns (1.722ns logic, 7.177ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.884ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.244 - 0.254)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.AQ       Tcko                  0.447   hijacker1/pixY<9>
                                                       hijacker1/Pc1/Y_8
    SLICE_X6Y46.A1       net (fanout=2)        0.874   hijacker1/pixY<8>
    SLICE_X6Y46.AMUX     Topaa                 0.377   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<4>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.884ns (1.540ns logic, 7.344ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.892ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.507 - 0.503)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.AQ       Tcko                  0.408   hijacker1/pixX<3>
                                                       hijacker1/Pc1/X_0
    SLICE_X6Y45.A2       net (fanout=8)        0.704   hijacker1/pixX<0>
    SLICE_X6Y45.COUT     Topcya                0.379   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<0>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.892ns (1.715ns logic, 7.177ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.870ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.507 - 0.503)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.DQ       Tcko                  0.408   hijacker1/pixX<3>
                                                       hijacker1/Pc1/X_3
    SLICE_X6Y45.B1       net (fanout=10)       0.749   hijacker1/pixX<3>
    SLICE_X6Y45.COUT     Topcyb                0.312   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi1
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.870ns (1.648ns logic, 7.222ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.850ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.244 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.BQ       Tcko                  0.447   hijacker1/pixY<3>
                                                       hijacker1/Pc1/Y_1
    SLICE_X6Y45.A5       net (fanout=3)        0.616   hijacker1/pixY<1>
    SLICE_X6Y45.COUT     Topcya                0.386   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.850ns (1.761ns logic, 7.089ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.843ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.244 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.BQ       Tcko                  0.447   hijacker1/pixY<3>
                                                       hijacker1/Pc1/Y_1
    SLICE_X6Y45.A5       net (fanout=3)        0.616   hijacker1/pixY<1>
    SLICE_X6Y45.COUT     Topcya                0.379   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<0>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.843ns (1.754ns logic, 7.089ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.843ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.DQ       Tcko                  0.447   hijacker1/pixY<7>
                                                       hijacker1/Pc1/Y_7
    SLICE_X6Y45.D3       net (fanout=3)        0.721   hijacker1/pixY<7>
    SLICE_X6Y45.COUT     Topcyd                0.274   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi3
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.843ns (1.649ns logic, 7.194ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.830ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.DQ       Tcko                  0.447   hijacker1/pixY<7>
                                                       hijacker1/Pc1/Y_7
    SLICE_X6Y45.D3       net (fanout=3)        0.721   hijacker1/pixY<7>
    SLICE_X6Y45.COUT     Topcyd                0.261   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.830ns (1.636ns logic, 7.194ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.841ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.408   hijacker1/pixX<7>
                                                       hijacker1/Pc1/X_5
    SLICE_X6Y45.C3       net (fanout=9)        0.752   hijacker1/pixX<5>
    SLICE_X6Y45.COUT     Topcyc                0.280   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.841ns (1.616ns logic, 7.225ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.823ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.244 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.CQ       Tcko                  0.447   hijacker1/pixY<3>
                                                       hijacker1/Pc1/Y_2
    SLICE_X6Y45.B4       net (fanout=3)        0.663   hijacker1/pixY<2>
    SLICE_X6Y45.COUT     Topcyb                0.312   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi1
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.823ns (1.687ns logic, 7.136ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.838ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.408   hijacker1/pixX<7>
                                                       hijacker1/Pc1/X_5
    SLICE_X6Y45.C3       net (fanout=9)        0.752   hijacker1/pixX<5>
    SLICE_X6Y45.COUT     Topcyc                0.277   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<2>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.838ns (1.613ns logic, 7.225ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.836ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.507 - 0.505)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.BQ       Tcko                  0.408   hijacker1/pixX<9>
                                                       hijacker1/Pc1/X_9
    SLICE_X6Y46.A2       net (fanout=3)        0.853   hijacker1/pixX<9>
    SLICE_X6Y46.AMUX     Topaa                 0.389   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi4
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.836ns (1.513ns logic, 7.323ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.826ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.507 - 0.503)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.CQ       Tcko                  0.408   hijacker1/pixX<3>
                                                       hijacker1/Pc1/X_2
    SLICE_X6Y45.B5       net (fanout=8)        0.637   hijacker1/pixX<2>
    SLICE_X6Y45.COUT     Topcyb                0.380   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<1>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.826ns (1.716ns logic, 7.110ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.824ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.507 - 0.505)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.BQ       Tcko                  0.408   hijacker1/pixX<9>
                                                       hijacker1/Pc1/X_9
    SLICE_X6Y46.A2       net (fanout=3)        0.853   hijacker1/pixX<9>
    SLICE_X6Y46.AMUX     Topaa                 0.377   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<4>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.824ns (1.501ns logic, 7.323ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.804ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.AQ       Tcko                  0.447   hijacker1/pixY<7>
                                                       hijacker1/Pc1/Y_4
    SLICE_X6Y45.C4       net (fanout=3)        0.676   hijacker1/pixY<4>
    SLICE_X6Y45.COUT     Topcyc                0.280   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.804ns (1.655ns logic, 7.149ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.801ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.AQ       Tcko                  0.447   hijacker1/pixY<7>
                                                       hijacker1/Pc1/Y_4
    SLICE_X6Y45.C4       net (fanout=3)        0.676   hijacker1/pixY<4>
    SLICE_X6Y45.COUT     Topcyc                0.277   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<2>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.801ns (1.652ns logic, 7.149ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.758ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.507 - 0.503)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.CQ       Tcko                  0.408   hijacker1/pixX<3>
                                                       hijacker1/Pc1/X_2
    SLICE_X6Y45.B5       net (fanout=8)        0.637   hijacker1/pixX<2>
    SLICE_X6Y45.COUT     Topcyb                0.312   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi1
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.758ns (1.648ns logic, 7.110ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.728ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.CQ       Tcko                  0.447   hijacker1/pixY<7>
                                                       hijacker1/Pc1/Y_6
    SLICE_X6Y45.D5       net (fanout=3)        0.606   hijacker1/pixY<6>
    SLICE_X6Y45.COUT     Topcyd                0.274   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi3
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.728ns (1.649ns logic, 7.079ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.724ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.BQ       Tcko                  0.447   hijacker1/pixY<7>
                                                       hijacker1/Pc1/Y_5
    SLICE_X6Y45.C5       net (fanout=3)        0.596   hijacker1/pixY<5>
    SLICE_X6Y45.COUT     Topcyc                0.280   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.724ns (1.655ns logic, 7.069ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.721ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.BQ       Tcko                  0.447   hijacker1/pixY<7>
                                                       hijacker1/Pc1/Y_5
    SLICE_X6Y45.C5       net (fanout=3)        0.596   hijacker1/pixY<5>
    SLICE_X6Y45.COUT     Topcyc                0.277   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<2>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.721ns (1.652ns logic, 7.069ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.715ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.CQ       Tcko                  0.447   hijacker1/pixY<7>
                                                       hijacker1/Pc1/Y_6
    SLICE_X6Y45.D5       net (fanout=3)        0.606   hijacker1/pixY<6>
    SLICE_X6Y45.COUT     Topcyd                0.261   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.715ns (1.636ns logic, 7.079ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.711ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.507 - 0.505)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.408   hijacker1/pixX<9>
                                                       hijacker1/Pc1/X_8
    SLICE_X6Y46.A3       net (fanout=3)        0.728   hijacker1/pixX<8>
    SLICE_X6Y46.AMUX     Topaa                 0.389   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi4
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.711ns (1.513ns logic, 7.198ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.699ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.507 - 0.505)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.408   hijacker1/pixX<9>
                                                       hijacker1/Pc1/X_8
    SLICE_X6Y46.A3       net (fanout=3)        0.728   hijacker1/pixX<8>
    SLICE_X6Y46.AMUX     Topaa                 0.377   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<4>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.699ns (1.501ns logic, 7.198ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.644ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.244 - 0.254)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.BQ       Tcko                  0.447   hijacker1/pixY<9>
                                                       hijacker1/Pc1/Y_9
    SLICE_X6Y46.A5       net (fanout=2)        0.622   hijacker1/pixY<9>
    SLICE_X6Y46.AMUX     Topaa                 0.389   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi4
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.644ns (1.552ns logic, 7.092ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.632ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.244 - 0.254)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.BQ       Tcko                  0.447   hijacker1/pixY<9>
                                                       hijacker1/Pc1/Y_9
    SLICE_X6Y46.A5       net (fanout=2)        0.622   hijacker1/pixY<9>
    SLICE_X6Y46.AMUX     Topaa                 0.377   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<4>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A1       net (fanout=10)       4.027   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.632ns (1.540ns logic, 7.092ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      7.197ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.507 - 0.503)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.DQ       Tcko                  0.408   hijacker1/pixX<3>
                                                       hijacker1/Pc1/X_3
    SLICE_X0Y80.A4       net (fanout=10)       3.630   hijacker1/pixX<3>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.197ns (1.124ns logic, 6.073ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      7.125ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.244 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.DQ       Tcko                  0.447   hijacker1/pixY<3>
                                                       hijacker1/Pc1/Y_3
    SLICE_X0Y80.A2       net (fanout=21)       3.519   hijacker1/pixY<3>
    SLICE_X0Y80.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut2160_150
    MCB_X0Y1.P2WRDATA27  net (fanout=1)        2.443   lut2160_150
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.125ns (1.163ns logic, 5.962ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA17), 51 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.182ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.507 - 0.528)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y10.AMUX     Tshcko                0.461   hijacker1/SaData_0<7>
                                                       hijacker1/SaData_0_2
    SLICE_X8Y22.C5       net (fanout=3)        1.161   hijacker1/SaData_0<2>
    SLICE_X8Y22.C        Tilo                  0.205   lut2146_140
                                                       lut2146_140
    SLICE_X8Y22.B6       net (fanout=1)        0.219   lut2146_140
    SLICE_X8Y22.B        Tilo                  0.205   lut2146_140
                                                       lut2147_141
    SLICE_X1Y52.C4       net (fanout=10)       2.781   lut2147_141
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.182ns (1.892ns logic, 8.290ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.132ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.507 - 0.528)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y10.BQ       Tcko                  0.391   hijacker1/SaData_0<7>
                                                       hijacker1/SaData_0_3
    SLICE_X8Y22.C4       net (fanout=3)        1.181   hijacker1/SaData_0<3>
    SLICE_X8Y22.C        Tilo                  0.205   lut2146_140
                                                       lut2146_140
    SLICE_X8Y22.B6       net (fanout=1)        0.219   lut2146_140
    SLICE_X8Y22.B        Tilo                  0.205   lut2146_140
                                                       lut2147_141
    SLICE_X1Y52.C4       net (fanout=10)       2.781   lut2147_141
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.132ns (1.822ns logic, 8.310ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      9.984ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.507 - 0.528)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y10.BMUX     Tshcko                0.461   hijacker1/SaData_0<7>
                                                       hijacker1/SaData_0_4
    SLICE_X8Y22.C6       net (fanout=3)        0.963   hijacker1/SaData_0<4>
    SLICE_X8Y22.C        Tilo                  0.205   lut2146_140
                                                       lut2146_140
    SLICE_X8Y22.B6       net (fanout=1)        0.219   lut2146_140
    SLICE_X8Y22.B        Tilo                  0.205   lut2146_140
                                                       lut2147_141
    SLICE_X1Y52.C4       net (fanout=10)       2.781   lut2147_141
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      9.984ns (1.892ns logic, 8.092ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      9.960ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.507 - 0.528)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y10.AQ       Tcko                  0.391   hijacker1/SaData_0<7>
                                                       hijacker1/SaData_0_1
    SLICE_X8Y22.B1       net (fanout=3)        1.433   hijacker1/SaData_0<1>
    SLICE_X8Y22.B        Tilo                  0.205   lut2146_140
                                                       lut2147_141
    SLICE_X1Y52.C4       net (fanout=10)       2.781   lut2147_141
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      9.960ns (1.617ns logic, 8.343ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      9.917ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.507 - 0.528)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y10.DQ       Tcko                  0.391   hijacker1/SaData_0<7>
                                                       hijacker1/SaData_0_7
    SLICE_X8Y22.B3       net (fanout=3)        1.390   hijacker1/SaData_0<7>
    SLICE_X8Y22.B        Tilo                  0.205   lut2146_140
                                                       lut2147_141
    SLICE_X1Y52.C4       net (fanout=10)       2.781   lut2147_141
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      9.917ns (1.617ns logic, 8.300ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      9.887ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.507 - 0.528)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y10.CMUX     Tshcko                0.461   hijacker1/SaData_0<7>
                                                       hijacker1/SaData_0_6
    SLICE_X8Y22.B2       net (fanout=3)        1.290   hijacker1/SaData_0<6>
    SLICE_X8Y22.B        Tilo                  0.205   lut2146_140
                                                       lut2147_141
    SLICE_X1Y52.C4       net (fanout=10)       2.781   lut2147_141
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      9.887ns (1.687ns logic, 8.200ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      9.660ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.507 - 0.526)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y9.AMUX      Tshcko                0.455   hijacker1/SaData_0<13>
                                                       hijacker1/SaData_0_0
    SLICE_X8Y22.B5       net (fanout=3)        1.069   hijacker1/SaData_0<0>
    SLICE_X8Y22.B        Tilo                  0.205   lut2146_140
                                                       lut2147_141
    SLICE_X1Y52.C4       net (fanout=10)       2.781   lut2147_141
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      9.660ns (1.681ns logic, 7.979ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      9.641ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.507 - 0.528)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y10.CQ       Tcko                  0.391   hijacker1/SaData_0<7>
                                                       hijacker1/SaData_0_5
    SLICE_X8Y22.B4       net (fanout=3)        1.114   hijacker1/SaData_0<5>
    SLICE_X8Y22.B        Tilo                  0.205   lut2146_140
                                                       lut2147_141
    SLICE_X1Y52.C4       net (fanout=10)       2.781   lut2147_141
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      9.641ns (1.617ns logic, 8.024ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/D_O_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.646ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.507 - 0.539)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/D_O_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y0.AMUX     Tshcko                0.455   Inst_camctlB/D_O<6>
                                                       Inst_camctlB/D_O_1
    SLICE_X0Y68.B1       net (fanout=2)        5.603   Inst_camctlB/D_O<1>
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.646ns (1.217ns logic, 7.429ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.218ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.244 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.AQ       Tcko                  0.447   hijacker1/pixY<3>
                                                       hijacker1/Pc1/Y_0
    SLICE_X6Y45.A4       net (fanout=3)        0.836   hijacker1/pixY<0>
    SLICE_X6Y45.COUT     Topcya                0.386   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.218ns (2.066ns logic, 6.152ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.211ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.244 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.AQ       Tcko                  0.447   hijacker1/pixY<3>
                                                       hijacker1/Pc1/Y_0
    SLICE_X6Y45.A4       net (fanout=3)        0.836   hijacker1/pixY<0>
    SLICE_X6Y45.COUT     Topcya                0.379   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<0>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.211ns (2.059ns logic, 6.152ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.144ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.244 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.DQ       Tcko                  0.447   hijacker1/pixY<3>
                                                       hijacker1/Pc1/Y_3
    SLICE_X6Y45.B3       net (fanout=21)       0.768   hijacker1/pixY<3>
    SLICE_X6Y45.COUT     Topcyb                0.380   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<1>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.144ns (2.060ns logic, 6.084ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.139ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.CQ       Tcko                  0.408   hijacker1/pixX<7>
                                                       hijacker1/Pc1/X_6
    SLICE_X6Y45.D1       net (fanout=4)        0.908   hijacker1/pixX<6>
    SLICE_X6Y45.COUT     Topcyd                0.274   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi3
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.139ns (1.915ns logic, 6.224ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.126ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.CQ       Tcko                  0.408   hijacker1/pixX<7>
                                                       hijacker1/Pc1/X_6
    SLICE_X6Y45.D1       net (fanout=4)        0.908   hijacker1/pixX<6>
    SLICE_X6Y45.COUT     Topcyd                0.261   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.126ns (1.902ns logic, 6.224ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.114ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.DQ       Tcko                  0.408   hijacker1/pixX<7>
                                                       hijacker1/Pc1/X_7
    SLICE_X6Y45.D2       net (fanout=4)        0.883   hijacker1/pixX<7>
    SLICE_X6Y45.COUT     Topcyd                0.274   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi3
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.114ns (1.915ns logic, 6.199ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.101ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.DQ       Tcko                  0.408   hijacker1/pixX<7>
                                                       hijacker1/Pc1/X_7
    SLICE_X6Y45.D2       net (fanout=4)        0.883   hijacker1/pixX<7>
    SLICE_X6Y45.COUT     Topcyd                0.261   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.101ns (1.902ns logic, 6.199ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.076ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.244 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.DQ       Tcko                  0.447   hijacker1/pixY<3>
                                                       hijacker1/Pc1/Y_3
    SLICE_X6Y45.B3       net (fanout=21)       0.768   hijacker1/pixY<3>
    SLICE_X6Y45.COUT     Topcyb                0.312   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi1
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.076ns (1.992ns logic, 6.084ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.092ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.AQ       Tcko                  0.408   hijacker1/pixX<7>
                                                       hijacker1/Pc1/X_4
    SLICE_X6Y45.C2       net (fanout=4)        0.855   hijacker1/pixX<4>
    SLICE_X6Y45.COUT     Topcyc                0.280   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.092ns (1.921ns logic, 6.171ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.091ns (Levels of Logic = 4)
  Clock Path Skew:      0.004ns (0.507 - 0.503)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.408   hijacker1/pixX<3>
                                                       hijacker1/Pc1/X_1
    SLICE_X6Y45.A1       net (fanout=8)        0.748   hijacker1/pixX<1>
    SLICE_X6Y45.COUT     Topcya                0.386   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.091ns (2.027ns logic, 6.064ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.089ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.AQ       Tcko                  0.408   hijacker1/pixX<7>
                                                       hijacker1/Pc1/X_4
    SLICE_X6Y45.C2       net (fanout=4)        0.855   hijacker1/pixX<4>
    SLICE_X6Y45.COUT     Topcyc                0.277   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<2>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.089ns (1.918ns logic, 6.171ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.086ns (Levels of Logic = 4)
  Clock Path Skew:      0.004ns (0.507 - 0.503)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.DQ       Tcko                  0.408   hijacker1/pixX<3>
                                                       hijacker1/Pc1/X_3
    SLICE_X6Y45.B1       net (fanout=10)       0.749   hijacker1/pixX<3>
    SLICE_X6Y45.COUT     Topcyb                0.380   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<1>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.086ns (2.021ns logic, 6.065ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.084ns (Levels of Logic = 4)
  Clock Path Skew:      0.004ns (0.507 - 0.503)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.408   hijacker1/pixX<3>
                                                       hijacker1/Pc1/X_1
    SLICE_X6Y45.A1       net (fanout=8)        0.748   hijacker1/pixX<1>
    SLICE_X6Y45.COUT     Topcya                0.379   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<0>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.084ns (2.020ns logic, 6.064ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.044ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.244 - 0.254)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.AQ       Tcko                  0.447   hijacker1/pixY<9>
                                                       hijacker1/Pc1/Y_8
    SLICE_X6Y46.A1       net (fanout=2)        0.874   hijacker1/pixY<8>
    SLICE_X6Y46.AMUX     Topaa                 0.389   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi4
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.044ns (1.857ns logic, 6.187ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.039ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.244 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.CQ       Tcko                  0.447   hijacker1/pixY<3>
                                                       hijacker1/Pc1/Y_2
    SLICE_X6Y45.B4       net (fanout=3)        0.663   hijacker1/pixY<2>
    SLICE_X6Y45.COUT     Topcyb                0.380   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<1>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.039ns (2.060ns logic, 5.979ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.047ns (Levels of Logic = 4)
  Clock Path Skew:      0.004ns (0.507 - 0.503)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.AQ       Tcko                  0.408   hijacker1/pixX<3>
                                                       hijacker1/Pc1/X_0
    SLICE_X6Y45.A2       net (fanout=8)        0.704   hijacker1/pixX<0>
    SLICE_X6Y45.COUT     Topcya                0.386   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.047ns (2.027ns logic, 6.020ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.032ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.244 - 0.254)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.AQ       Tcko                  0.447   hijacker1/pixY<9>
                                                       hijacker1/Pc1/Y_8
    SLICE_X6Y46.A1       net (fanout=2)        0.874   hijacker1/pixY<8>
    SLICE_X6Y46.AMUX     Topaa                 0.377   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<4>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.032ns (1.845ns logic, 6.187ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.040ns (Levels of Logic = 4)
  Clock Path Skew:      0.004ns (0.507 - 0.503)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.AQ       Tcko                  0.408   hijacker1/pixX<3>
                                                       hijacker1/Pc1/X_0
    SLICE_X6Y45.A2       net (fanout=8)        0.704   hijacker1/pixX<0>
    SLICE_X6Y45.COUT     Topcya                0.379   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<0>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.040ns (2.020ns logic, 6.020ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      8.018ns (Levels of Logic = 4)
  Clock Path Skew:      0.004ns (0.507 - 0.503)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.DQ       Tcko                  0.408   hijacker1/pixX<3>
                                                       hijacker1/Pc1/X_3
    SLICE_X6Y45.B1       net (fanout=10)       0.749   hijacker1/pixX<3>
    SLICE_X6Y45.COUT     Topcyb                0.312   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi1
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.018ns (1.953ns logic, 6.065ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      7.998ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.244 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.BQ       Tcko                  0.447   hijacker1/pixY<3>
                                                       hijacker1/Pc1/Y_1
    SLICE_X6Y45.A5       net (fanout=3)        0.616   hijacker1/pixY<1>
    SLICE_X6Y45.COUT     Topcya                0.386   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.998ns (2.066ns logic, 5.932ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      7.991ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.244 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.BQ       Tcko                  0.447   hijacker1/pixY<3>
                                                       hijacker1/Pc1/Y_1
    SLICE_X6Y45.A5       net (fanout=3)        0.616   hijacker1/pixY<1>
    SLICE_X6Y45.COUT     Topcya                0.379   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<0>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.991ns (2.059ns logic, 5.932ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      7.991ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.DQ       Tcko                  0.447   hijacker1/pixY<7>
                                                       hijacker1/Pc1/Y_7
    SLICE_X6Y45.D3       net (fanout=3)        0.721   hijacker1/pixY<7>
    SLICE_X6Y45.COUT     Topcyd                0.274   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi3
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.991ns (1.954ns logic, 6.037ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      7.978ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.DQ       Tcko                  0.447   hijacker1/pixY<7>
                                                       hijacker1/Pc1/Y_7
    SLICE_X6Y45.D3       net (fanout=3)        0.721   hijacker1/pixY<7>
    SLICE_X6Y45.COUT     Topcyd                0.261   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.978ns (1.941ns logic, 6.037ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      7.989ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.408   hijacker1/pixX<7>
                                                       hijacker1/Pc1/X_5
    SLICE_X6Y45.C3       net (fanout=9)        0.752   hijacker1/pixX<5>
    SLICE_X6Y45.COUT     Topcyc                0.280   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.989ns (1.921ns logic, 6.068ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      7.971ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.244 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.CQ       Tcko                  0.447   hijacker1/pixY<3>
                                                       hijacker1/Pc1/Y_2
    SLICE_X6Y45.B4       net (fanout=3)        0.663   hijacker1/pixY<2>
    SLICE_X6Y45.COUT     Topcyb                0.312   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi1
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.971ns (1.992ns logic, 5.979ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      7.986ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.408   hijacker1/pixX<7>
                                                       hijacker1/Pc1/X_5
    SLICE_X6Y45.C3       net (fanout=9)        0.752   hijacker1/pixX<5>
    SLICE_X6Y45.COUT     Topcyc                0.277   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<2>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.986ns (1.918ns logic, 6.068ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      7.984ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.507 - 0.505)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.BQ       Tcko                  0.408   hijacker1/pixX<9>
                                                       hijacker1/Pc1/X_9
    SLICE_X6Y46.A2       net (fanout=3)        0.853   hijacker1/pixX<9>
    SLICE_X6Y46.AMUX     Topaa                 0.389   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi4
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.984ns (1.818ns logic, 6.166ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      7.974ns (Levels of Logic = 4)
  Clock Path Skew:      0.004ns (0.507 - 0.503)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.CQ       Tcko                  0.408   hijacker1/pixX<3>
                                                       hijacker1/Pc1/X_2
    SLICE_X6Y45.B5       net (fanout=8)        0.637   hijacker1/pixX<2>
    SLICE_X6Y45.COUT     Topcyb                0.380   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<1>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.974ns (2.021ns logic, 5.953ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      7.972ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.507 - 0.505)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.BQ       Tcko                  0.408   hijacker1/pixX<9>
                                                       hijacker1/Pc1/X_9
    SLICE_X6Y46.A2       net (fanout=3)        0.853   hijacker1/pixX<9>
    SLICE_X6Y46.AMUX     Topaa                 0.377   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<4>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.972ns (1.806ns logic, 6.166ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      7.952ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.AQ       Tcko                  0.447   hijacker1/pixY<7>
                                                       hijacker1/Pc1/Y_4
    SLICE_X6Y45.C4       net (fanout=3)        0.676   hijacker1/pixY<4>
    SLICE_X6Y45.COUT     Topcyc                0.280   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.952ns (1.960ns logic, 5.992ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      7.949ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.AQ       Tcko                  0.447   hijacker1/pixY<7>
                                                       hijacker1/Pc1/Y_4
    SLICE_X6Y45.C4       net (fanout=3)        0.676   hijacker1/pixY<4>
    SLICE_X6Y45.COUT     Topcyc                0.277   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<2>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.949ns (1.957ns logic, 5.992ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      7.906ns (Levels of Logic = 4)
  Clock Path Skew:      0.004ns (0.507 - 0.503)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.CQ       Tcko                  0.408   hijacker1/pixX<3>
                                                       hijacker1/Pc1/X_2
    SLICE_X6Y45.B5       net (fanout=8)        0.637   hijacker1/pixX<2>
    SLICE_X6Y45.COUT     Topcyb                0.312   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi1
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.906ns (1.953ns logic, 5.953ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      7.876ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.CQ       Tcko                  0.447   hijacker1/pixY<7>
                                                       hijacker1/Pc1/Y_6
    SLICE_X6Y45.D5       net (fanout=3)        0.606   hijacker1/pixY<6>
    SLICE_X6Y45.COUT     Topcyd                0.274   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi3
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.876ns (1.954ns logic, 5.922ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      7.872ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.BQ       Tcko                  0.447   hijacker1/pixY<7>
                                                       hijacker1/Pc1/Y_5
    SLICE_X6Y45.C5       net (fanout=3)        0.596   hijacker1/pixY<5>
    SLICE_X6Y45.COUT     Topcyc                0.280   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.872ns (1.960ns logic, 5.912ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      7.869ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.BQ       Tcko                  0.447   hijacker1/pixY<7>
                                                       hijacker1/Pc1/Y_5
    SLICE_X6Y45.C5       net (fanout=3)        0.596   hijacker1/pixY<5>
    SLICE_X6Y45.COUT     Topcyc                0.277   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<2>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.869ns (1.957ns logic, 5.912ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      7.863ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.CQ       Tcko                  0.447   hijacker1/pixY<7>
                                                       hijacker1/Pc1/Y_6
    SLICE_X6Y45.D5       net (fanout=3)        0.606   hijacker1/pixY<6>
    SLICE_X6Y45.COUT     Topcyd                0.261   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X6Y46.AMUX     Tcina                 0.212   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.863ns (1.941ns logic, 5.922ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      7.859ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.507 - 0.505)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.408   hijacker1/pixX<9>
                                                       hijacker1/Pc1/X_8
    SLICE_X6Y46.A3       net (fanout=3)        0.728   hijacker1/pixX<8>
    SLICE_X6Y46.AMUX     Topaa                 0.389   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi4
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.859ns (1.818ns logic, 6.041ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      7.847ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.507 - 0.505)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.408   hijacker1/pixX<9>
                                                       hijacker1/Pc1/X_8
    SLICE_X6Y46.A3       net (fanout=3)        0.728   hijacker1/pixX<8>
    SLICE_X6Y46.AMUX     Topaa                 0.377   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<4>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.847ns (1.806ns logic, 6.041ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      7.792ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.244 - 0.254)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.BQ       Tcko                  0.447   hijacker1/pixY<9>
                                                       hijacker1/Pc1/Y_9
    SLICE_X6Y46.A5       net (fanout=2)        0.622   hijacker1/pixY<9>
    SLICE_X6Y46.AMUX     Topaa                 0.389   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi4
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.792ns (1.857ns logic, 5.935ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      7.780ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.244 - 0.254)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.BQ       Tcko                  0.447   hijacker1/pixY<9>
                                                       hijacker1/Pc1/Y_9
    SLICE_X6Y46.A5       net (fanout=2)        0.622   hijacker1/pixY<9>
    SLICE_X6Y46.AMUX     Topaa                 0.377   Inst_FBCtl/Inst_LocalRstB1/RstQ_2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<4>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C5       net (fanout=10)       1.184   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.780ns (1.845ns logic, 5.935ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      7.201ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.AQ       Tcko                  0.408   hijacker1/pixX<7>
                                                       hijacker1/Pc1/X_4
    SLICE_X1Y52.C3       net (fanout=4)        1.643   hijacker1/pixX<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.201ns (1.429ns logic, 5.772ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      6.469ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.AQ       Tcko                  0.447   hijacker1/pixY<7>
                                                       hijacker1/Pc1/Y_4
    SLICE_X1Y52.C6       net (fanout=3)        0.872   hijacker1/pixY<4>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut2157_148
    SLICE_X0Y68.B4       net (fanout=3)        2.303   lut2157_148
    SLICE_X0Y68.BMUX     Tilo                  0.251   Inst_FBCtl/p1_wr_data_3
                                                       lut2183_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.826   ][8870_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.469ns (1.468ns logic, 5.001ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/p2_wr_data_11 (SLICE_X0Y80.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_21 (FF)
  Destination:          Inst_FBCtl/p2_wr_data_11 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.110ns (Levels of Logic = 4)
  Clock Path Skew:      -0.047ns (0.573 - 0.620)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_21 to Inst_FBCtl/p2_wr_data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y7.CQ        Tcko                  0.391   hijacker1/SaData_0<21>
                                                       hijacker1/SaData_0_21
    SLICE_X9Y46.A2       net (fanout=3)        3.165   hijacker1/SaData_0<21>
    SLICE_X9Y46.A        Tilo                  0.259   lut1739_15
                                                       lut1815_64
    SLICE_X7Y42.C2       net (fanout=1)        0.882   lut1815_64
    SLICE_X7Y42.C        Tilo                  0.259   ][1643_359
                                                       lut1816_65
    SLICE_X7Y42.D5       net (fanout=2)        0.213   lut1816_65
    SLICE_X7Y42.D        Tilo                  0.259   ][1643_359
                                                       lut1817_66
    SLICE_X1Y55.B2       net (fanout=7)        1.768   ][1643_359
    SLICE_X1Y55.BMUX     Tilo                  0.313   lut1818_67
                                                       lut10816_3101
    SLICE_X0Y80.CE       net (fanout=5)        2.266   lut10816_3101
    SLICE_X0Y80.CLK      Tceck                 0.335   Inst_FBCtl/p2_wr_data_11
                                                       Inst_FBCtl/p2_wr_data_11
    -------------------------------------------------  ---------------------------
    Total                                     10.110ns (1.816ns logic, 8.294ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_23 (FF)
  Destination:          Inst_FBCtl/p2_wr_data_11 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.946ns (Levels of Logic = 4)
  Clock Path Skew:      -0.047ns (0.573 - 0.620)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_23 to Inst_FBCtl/p2_wr_data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y8.AQ        Tcko                  0.391   hijacker1/SaData_0<26>
                                                       hijacker1/SaData_0_23
    SLICE_X9Y46.A1       net (fanout=3)        3.001   hijacker1/SaData_0<23>
    SLICE_X9Y46.A        Tilo                  0.259   lut1739_15
                                                       lut1815_64
    SLICE_X7Y42.C2       net (fanout=1)        0.882   lut1815_64
    SLICE_X7Y42.C        Tilo                  0.259   ][1643_359
                                                       lut1816_65
    SLICE_X7Y42.D5       net (fanout=2)        0.213   lut1816_65
    SLICE_X7Y42.D        Tilo                  0.259   ][1643_359
                                                       lut1817_66
    SLICE_X1Y55.B2       net (fanout=7)        1.768   ][1643_359
    SLICE_X1Y55.BMUX     Tilo                  0.313   lut1818_67
                                                       lut10816_3101
    SLICE_X0Y80.CE       net (fanout=5)        2.266   lut10816_3101
    SLICE_X0Y80.CLK      Tceck                 0.335   Inst_FBCtl/p2_wr_data_11
                                                       Inst_FBCtl/p2_wr_data_11
    -------------------------------------------------  ---------------------------
    Total                                      9.946ns (1.816ns logic, 8.130ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_22 (FF)
  Destination:          Inst_FBCtl/p2_wr_data_11 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.713ns (Levels of Logic = 4)
  Clock Path Skew:      -0.047ns (0.573 - 0.620)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_22 to Inst_FBCtl/p2_wr_data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y8.AMUX      Tshcko                0.461   hijacker1/SaData_0<26>
                                                       hijacker1/SaData_0_22
    SLICE_X9Y46.A4       net (fanout=3)        2.698   hijacker1/SaData_0<22>
    SLICE_X9Y46.A        Tilo                  0.259   lut1739_15
                                                       lut1815_64
    SLICE_X7Y42.C2       net (fanout=1)        0.882   lut1815_64
    SLICE_X7Y42.C        Tilo                  0.259   ][1643_359
                                                       lut1816_65
    SLICE_X7Y42.D5       net (fanout=2)        0.213   lut1816_65
    SLICE_X7Y42.D        Tilo                  0.259   ][1643_359
                                                       lut1817_66
    SLICE_X1Y55.B2       net (fanout=7)        1.768   ][1643_359
    SLICE_X1Y55.BMUX     Tilo                  0.313   lut1818_67
                                                       lut10816_3101
    SLICE_X0Y80.CE       net (fanout=5)        2.266   lut10816_3101
    SLICE_X0Y80.CLK      Tceck                 0.335   Inst_FBCtl/p2_wr_data_11
                                                       Inst_FBCtl/p2_wr_data_11
    -------------------------------------------------  ---------------------------
    Total                                      9.713ns (1.886ns logic, 7.827ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_20 (FF)
  Destination:          Inst_FBCtl/p2_wr_data_11 (FF)
  Requirement:          12.500ns
  Data Path Delay:      8.535ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.573 - 0.620)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_20 to Inst_FBCtl/p2_wr_data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y7.CMUX      Tshcko                0.461   hijacker1/SaData_0<21>
                                                       hijacker1/SaData_0_20
    SLICE_X7Y42.C1       net (fanout=3)        2.661   hijacker1/SaData_0<20>
    SLICE_X7Y42.C        Tilo                  0.259   ][1643_359
                                                       lut1816_65
    SLICE_X7Y42.D5       net (fanout=2)        0.213   lut1816_65
    SLICE_X7Y42.D        Tilo                  0.259   ][1643_359
                                                       lut1817_66
    SLICE_X1Y55.B2       net (fanout=7)        1.768   ][1643_359
    SLICE_X1Y55.BMUX     Tilo                  0.313   lut1818_67
                                                       lut10816_3101
    SLICE_X0Y80.CE       net (fanout=5)        2.266   lut10816_3101
    SLICE_X0Y80.CLK      Tceck                 0.335   Inst_FBCtl/p2_wr_data_11
                                                       Inst_FBCtl/p2_wr_data_11
    -------------------------------------------------  ---------------------------
    Total                                      8.535ns (1.627ns logic, 6.908ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_16 (FF)
  Destination:          Inst_FBCtl/p2_wr_data_11 (FF)
  Requirement:          12.500ns
  Data Path Delay:      8.413ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.573 - 0.620)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_16 to Inst_FBCtl/p2_wr_data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y8.CMUX      Tshcko                0.461   hijacker1/SaData_0<26>
                                                       hijacker1/SaData_0_16
    SLICE_X7Y42.C3       net (fanout=3)        2.539   hijacker1/SaData_0<16>
    SLICE_X7Y42.C        Tilo                  0.259   ][1643_359
                                                       lut1816_65
    SLICE_X7Y42.D5       net (fanout=2)        0.213   lut1816_65
    SLICE_X7Y42.D        Tilo                  0.259   ][1643_359
                                                       lut1817_66
    SLICE_X1Y55.B2       net (fanout=7)        1.768   ][1643_359
    SLICE_X1Y55.BMUX     Tilo                  0.313   lut1818_67
                                                       lut10816_3101
    SLICE_X0Y80.CE       net (fanout=5)        2.266   lut10816_3101
    SLICE_X0Y80.CLK      Tceck                 0.335   Inst_FBCtl/p2_wr_data_11
                                                       Inst_FBCtl/p2_wr_data_11
    -------------------------------------------------  ---------------------------
    Total                                      8.413ns (1.627ns logic, 6.786ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_18 (FF)
  Destination:          Inst_FBCtl/p2_wr_data_11 (FF)
  Requirement:          12.500ns
  Data Path Delay:      8.315ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.573 - 0.620)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_18 to Inst_FBCtl/p2_wr_data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y7.BQ        Tcko                  0.391   hijacker1/SaData_0<21>
                                                       hijacker1/SaData_0_18
    SLICE_X7Y42.C4       net (fanout=3)        2.511   hijacker1/SaData_0<18>
    SLICE_X7Y42.C        Tilo                  0.259   ][1643_359
                                                       lut1816_65
    SLICE_X7Y42.D5       net (fanout=2)        0.213   lut1816_65
    SLICE_X7Y42.D        Tilo                  0.259   ][1643_359
                                                       lut1817_66
    SLICE_X1Y55.B2       net (fanout=7)        1.768   ][1643_359
    SLICE_X1Y55.BMUX     Tilo                  0.313   lut1818_67
                                                       lut10816_3101
    SLICE_X0Y80.CE       net (fanout=5)        2.266   lut10816_3101
    SLICE_X0Y80.CLK      Tceck                 0.335   Inst_FBCtl/p2_wr_data_11
                                                       Inst_FBCtl/p2_wr_data_11
    -------------------------------------------------  ---------------------------
    Total                                      8.315ns (1.557ns logic, 6.758ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_17 (FF)
  Destination:          Inst_FBCtl/p2_wr_data_11 (FF)
  Requirement:          12.500ns
  Data Path Delay:      8.215ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.573 - 0.620)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_17 to Inst_FBCtl/p2_wr_data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y7.BMUX      Tshcko                0.461   hijacker1/SaData_0<21>
                                                       hijacker1/SaData_0_17
    SLICE_X7Y42.C6       net (fanout=3)        2.341   hijacker1/SaData_0<17>
    SLICE_X7Y42.C        Tilo                  0.259   ][1643_359
                                                       lut1816_65
    SLICE_X7Y42.D5       net (fanout=2)        0.213   lut1816_65
    SLICE_X7Y42.D        Tilo                  0.259   ][1643_359
                                                       lut1817_66
    SLICE_X1Y55.B2       net (fanout=7)        1.768   ][1643_359
    SLICE_X1Y55.BMUX     Tilo                  0.313   lut1818_67
                                                       lut10816_3101
    SLICE_X0Y80.CE       net (fanout=5)        2.266   lut10816_3101
    SLICE_X0Y80.CLK      Tceck                 0.335   Inst_FBCtl/p2_wr_data_11
                                                       Inst_FBCtl/p2_wr_data_11
    -------------------------------------------------  ---------------------------
    Total                                      8.215ns (1.627ns logic, 6.588ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_19 (FF)
  Destination:          Inst_FBCtl/p2_wr_data_11 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.556ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.573 - 0.604)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_19 to Inst_FBCtl/p2_wr_data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y17.AMUX     Tshcko                0.461   hijacker1/SaData_0<34>
                                                       hijacker1/SaData_0_19
    SLICE_X7Y42.C5       net (fanout=3)        1.682   hijacker1/SaData_0<19>
    SLICE_X7Y42.C        Tilo                  0.259   ][1643_359
                                                       lut1816_65
    SLICE_X7Y42.D5       net (fanout=2)        0.213   lut1816_65
    SLICE_X7Y42.D        Tilo                  0.259   ][1643_359
                                                       lut1817_66
    SLICE_X1Y55.B2       net (fanout=7)        1.768   ][1643_359
    SLICE_X1Y55.BMUX     Tilo                  0.313   lut1818_67
                                                       lut10816_3101
    SLICE_X0Y80.CE       net (fanout=5)        2.266   lut10816_3101
    SLICE_X0Y80.CLK      Tceck                 0.335   Inst_FBCtl/p2_wr_data_11
                                                       Inst_FBCtl/p2_wr_data_11
    -------------------------------------------------  ---------------------------
    Total                                      7.556ns (1.627ns logic, 5.929ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/enD (FF)
  Destination:          Inst_FBCtl/p2_wr_data_11 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.585ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.573 - 0.597)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/enD to Inst_FBCtl/p2_wr_data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.BQ      Tcko                  0.391   hijacker1/enD
                                                       hijacker1/enD
    SLICE_X7Y42.D3       net (fanout=1)        1.253   hijacker1/enD
    SLICE_X7Y42.D        Tilo                  0.259   ][1643_359
                                                       lut1817_66
    SLICE_X1Y55.B2       net (fanout=7)        1.768   ][1643_359
    SLICE_X1Y55.BMUX     Tilo                  0.313   lut1818_67
                                                       lut10816_3101
    SLICE_X0Y80.CE       net (fanout=5)        2.266   lut10816_3101
    SLICE_X0Y80.CLK      Tceck                 0.335   Inst_FBCtl/p2_wr_data_11
                                                       Inst_FBCtl/p2_wr_data_11
    -------------------------------------------------  ---------------------------
    Total                                      6.585ns (1.298ns logic, 5.287ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/DV_O (FF)
  Destination:          Inst_FBCtl/p2_wr_data_11 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.086ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.573 - 0.592)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/DV_O to Inst_FBCtl/p2_wr_data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.AQ       Tcko                  0.391   Inst_camctlB/DV_O
                                                       Inst_camctlB/DV_O
    SLICE_X7Y42.D2       net (fanout=1)        0.754   Inst_camctlB/DV_O
    SLICE_X7Y42.D        Tilo                  0.259   ][1643_359
                                                       lut1817_66
    SLICE_X1Y55.B2       net (fanout=7)        1.768   ][1643_359
    SLICE_X1Y55.BMUX     Tilo                  0.313   lut1818_67
                                                       lut10816_3101
    SLICE_X0Y80.CE       net (fanout=5)        2.266   lut10816_3101
    SLICE_X0Y80.CLK      Tceck                 0.335   Inst_FBCtl/p2_wr_data_11
                                                       Inst_FBCtl/p2_wr_data_11
    -------------------------------------------------  ---------------------------
    Total                                      6.086ns (1.298ns logic, 4.788ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pb_wr_data_sel (FF)
  Destination:          Inst_FBCtl/p2_wr_data_11 (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.847ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (0.573 - 0.619)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pb_wr_data_sel to Inst_FBCtl/p2_wr_data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y54.AQ       Tcko                  0.391   Inst_FBCtl/pb_wr_data_sel
                                                       Inst_FBCtl/pb_wr_data_sel
    SLICE_X1Y55.B3       net (fanout=3)        0.542   Inst_FBCtl/pb_wr_data_sel
    SLICE_X1Y55.BMUX     Tilo                  0.313   lut1818_67
                                                       lut10816_3101
    SLICE_X0Y80.CE       net (fanout=5)        2.266   lut10816_3101
    SLICE_X0Y80.CLK      Tceck                 0.335   Inst_FBCtl/p2_wr_data_11
                                                       Inst_FBCtl/p2_wr_data_11
    -------------------------------------------------  ---------------------------
    Total                                      3.847ns (1.039ns logic, 2.808ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/spiDataCount_7 (SLICE_X24Y5.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hijacker1/SPI_S1/spiDataCount_6 (FF)
  Destination:          hijacker1/SPI_S1/spiDataCount_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/SPI_S1/spiDataCount_6 to hijacker1/SPI_S1/spiDataCount_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y5.CQ       Tcko                  0.200   hijacker1/SPI_S1/spiDataCount<7>
                                                       hijacker1/SPI_S1/spiDataCount_6
    SLICE_X24Y5.DX       net (fanout=1)        0.131   hijacker1/SPI_S1/spiDataCount<6>
    SLICE_X24Y5.CLK      Tckdi       (-Th)    -0.048   hijacker1/SPI_S1/spiDataCount<7>
                                                       hijacker1/SPI_S1/spiDataCount_7
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p2_wr_data_13 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.078 - 0.074)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p2_wr_data_13 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.BQ       Tcko                  0.200   Inst_FBCtl/p2_wr_data_14
                                                       Inst_FBCtl/p2_wr_data_13
    MCB_X0Y1.P2WRDATA13  net (fanout=1)        0.150   Inst_FBCtl/p2_wr_data_13
    MCB_X0Y1.P2CLK       Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.245ns logic, 0.150ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstB2/RstQ_4 (SLICE_X11Y56.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRstB2/RstQ_3 (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstB2/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRstB2/RstQ_3 to Inst_FBCtl/Inst_LocalRstB2/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y56.CQ      Tcko                  0.198   Inst_FBCtl/Inst_LocalRstB2/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstB2/RstQ_3
    SLICE_X11Y56.DX      net (fanout=1)        0.136   Inst_FBCtl/Inst_LocalRstB2/RstQ_3
    SLICE_X11Y56.CLK     Tckdi       (-Th)    -0.059   Inst_FBCtl/Inst_LocalRstB2/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstB2/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlB/BUFG_inst/I0
  Logical resource: Inst_camctlB/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: int_CAMB_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P2CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Location pin: MCB_X0Y1.P2CMDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.441ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: css_IBUF/CLK0
  Logical resource: hijacker1/misoGate/CLK0
  Location pin: ILOGIC_X13Y2.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.441ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: hijacker1/SPI_S1/presck/CLK0
  Logical resource: hijacker1/SPI_S1/presck/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.441ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: mosi_IBUF/CLK0
  Logical resource: hijacker1/SPI_S1/RSReg_0/CLK0
  Location pin: ILOGIC_X2Y1.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P2CLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CLK
  Location pin: MCB_X0Y1.P2CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pb_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pb_wr_cnt_0/CK
  Location pin: SLICE_X0Y56.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pb_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pb_wr_cnt_1/CK
  Location pin: SLICE_X0Y56.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pb_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pb_wr_cnt_2/CK
  Location pin: SLICE_X0Y56.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pb_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pb_wr_cnt_3/CK
  Location pin: SLICE_X0Y56.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pb_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pb_wr_cnt_4/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pb_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pb_wr_cnt_5/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pb_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pb_wr_cnt_6/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pb_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pb_wr_cnt_7/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pb_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pb_wr_cnt_8/CK
  Location pin: SLICE_X0Y58.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pb_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pb_wr_cnt_9/CK
  Location pin: SLICE_X0Y58.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pb_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pb_wr_cnt_10/CK
  Location pin: SLICE_X0Y58.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pb_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pb_wr_cnt_11/CK
  Location pin: SLICE_X0Y58.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pb_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pb_wr_cnt_12/CK
  Location pin: SLICE_X0Y59.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pb_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pb_wr_cnt_13/CK
  Location pin: SLICE_X0Y59.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pb_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pb_wr_cnt_14/CK
  Location pin: SLICE_X0Y59.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pb_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pb_wr_cnt_15/CK
  Location pin: SLICE_X0Y59.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pb_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pb_wr_cnt_16/CK
  Location pin: SLICE_X0Y60.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pb_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pb_wr_cnt_17/CK
  Location pin: SLICE_X0Y60.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pb_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pb_wr_cnt_18/CK
  Location pin: SLICE_X0Y60.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pb_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pb_wr_cnt_19/CK
  Location pin: SLICE_X0Y60.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pb_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pb_wr_cnt_20/CK
  Location pin: SLICE_X0Y61.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pb_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pb_wr_cnt_21/CK
  Location pin: SLICE_X0Y61.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pb_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pb_wr_cnt_22/CK
  Location pin: SLICE_X0Y61.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pb_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pb_wr_cnt_23/CK
  Location pin: SLICE_X0Y61.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pb_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pb_wr_cnt_24/CK
  Location pin: SLICE_X0Y62.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pb_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pb_wr_cnt_25/CK
  Location pin: SLICE_X0Y62.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pb_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pb_wr_cnt_26/CK
  Location pin: SLICE_X0Y62.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pb_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pb_wr_cnt_27/CK
  Location pin: SLICE_X0Y62.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pb_wr_cnt<30>/CLK
  Logical resource: Inst_FBCtl/pb_wr_cnt_28/CK
  Location pin: SLICE_X0Y63.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pb_wr_cnt<30>/CLK
  Logical resource: Inst_FBCtl/pb_wr_cnt_29/CK
  Location pin: SLICE_X0Y63.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pb_wr_cnt<30>/CLK
  Logical resource: Inst_FBCtl/pb_wr_cnt_30/CK
  Location pin: SLICE_X0Y63.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/pixX<3>/CLK
  Logical resource: hijacker1/Pc1/X_0/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: hijacker1/pixX<3>/SR
  Logical resource: hijacker1/Pc1/X_0/SR
  Location pin: SLICE_X8Y45.SR
  Clock network: ][IN_virtPIBox_2052_3590
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/pixX<3>/CLK
  Logical resource: hijacker1/Pc1/X_1/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: hijacker1/pixX<3>/SR
  Logical resource: hijacker1/Pc1/X_1/SR
  Location pin: SLICE_X8Y45.SR
  Clock network: ][IN_virtPIBox_2052_3590
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/pixX<3>/CLK
  Logical resource: hijacker1/Pc1/X_2/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: hijacker1/pixX<3>/SR
  Logical resource: hijacker1/Pc1/X_2/SR
  Location pin: SLICE_X8Y45.SR
  Clock network: ][IN_virtPIBox_2052_3590
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/pixX<3>/CLK
  Logical resource: hijacker1/Pc1/X_3/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: hijacker1/pixX<3>/SR
  Logical resource: hijacker1/Pc1/X_3/SR
  Location pin: SLICE_X8Y45.SR
  Clock network: ][IN_virtPIBox_2052_3590
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/pixX<7>/CLK
  Logical resource: hijacker1/Pc1/X_4/CK
  Location pin: SLICE_X8Y46.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: hijacker1/pixX<7>/SR
  Logical resource: hijacker1/Pc1/X_4/SR
  Location pin: SLICE_X8Y46.SR
  Clock network: ][IN_virtPIBox_2052_3590
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/pixX<7>/CLK
  Logical resource: hijacker1/Pc1/X_5/CK
  Location pin: SLICE_X8Y46.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: hijacker1/pixX<7>/SR
  Logical resource: hijacker1/Pc1/X_5/SR
  Location pin: SLICE_X8Y46.SR
  Clock network: ][IN_virtPIBox_2052_3590
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/pixX<7>/CLK
  Logical resource: hijacker1/Pc1/X_6/CK
  Location pin: SLICE_X8Y46.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: hijacker1/pixX<7>/SR
  Logical resource: hijacker1/Pc1/X_6/SR
  Location pin: SLICE_X8Y46.SR
  Clock network: ][IN_virtPIBox_2052_3590
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/pixX<7>/CLK
  Logical resource: hijacker1/Pc1/X_7/CK
  Location pin: SLICE_X8Y46.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: hijacker1/pixX<7>/SR
  Logical resource: hijacker1/Pc1/X_7/SR
  Location pin: SLICE_X8Y46.SR
  Clock network: ][IN_virtPIBox_2052_3590
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/pixX<9>/CLK
  Logical resource: hijacker1/Pc1/X_8/CK
  Location pin: SLICE_X8Y47.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: hijacker1/pixX<9>/SR
  Logical resource: hijacker1/Pc1/X_8/SR
  Location pin: SLICE_X8Y47.SR
  Clock network: ][IN_virtPIBox_2052_3590
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/pixX<9>/CLK
  Logical resource: hijacker1/Pc1/X_9/CK
  Location pin: SLICE_X8Y47.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: hijacker1/pixX<9>/SR
  Logical resource: hijacker1/Pc1/X_9/SR
  Location pin: SLICE_X8Y47.SR
  Clock network: ][IN_virtPIBox_2052_3590
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/p2_wr_data_14/CLK
  Logical resource: Inst_FBCtl/p2_wr_data_9/CK
  Location pin: SLICE_X0Y48.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/p2_wr_data_14/CLK
  Logical resource: Inst_FBCtl/p2_wr_data_13/CK
  Location pin: SLICE_X0Y48.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/p2_wr_data_14/CLK
  Logical resource: Inst_FBCtl/p2_wr_data_10/CK
  Location pin: SLICE_X0Y48.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/p2_wr_data_14/CLK
  Logical resource: Inst_FBCtl/p2_wr_data_14/CK
  Location pin: SLICE_X0Y48.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/p2_wr_data_11/CLK
  Logical resource: Inst_FBCtl/p2_wr_data_11/CK
  Location pin: SLICE_X0Y80.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/SaData_0<40>/CLK
  Logical resource: hijacker1/SaData_0_35/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/SaData_0<40>/CLK
  Logical resource: hijacker1/SaData_0_36/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/SaData_0<40>/CLK
  Logical resource: hijacker1/SaData_0_38/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/SaData_0<40>/CLK
  Logical resource: hijacker1/SaData_0_39/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/SaData_0<40>/CLK
  Logical resource: hijacker1/SaData_0_32/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/SaData_0<40>/CLK
  Logical resource: hijacker1/SaData_0_40/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/SaData_0<60>/CLK
  Logical resource: hijacker1/SaData_0_50/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/SaData_0<60>/CLK
  Logical resource: hijacker1/SaData_0_55/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/SaData_0<60>/CLK
  Logical resource: hijacker1/SaData_0_56/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/SaData_0<60>/CLK
  Logical resource: hijacker1/SaData_0_57/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/SaData_0<60>/CLK
  Logical resource: hijacker1/SaData_0_59/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/SaData_0<60>/CLK
  Logical resource: hijacker1/SaData_0_60/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/SaData_0<13>/CLK
  Logical resource: hijacker1/SaData_0_0/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/SaData_0<13>/CLK
  Logical resource: hijacker1/SaData_0_8/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/SaData_0<13>/CLK
  Logical resource: hijacker1/SaData_0_10/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/SaData_0<13>/CLK
  Logical resource: hijacker1/SaData_0_9/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/SaData_0<13>/CLK
  Logical resource: hijacker1/SaData_0_12/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/SaData_0<13>/CLK
  Logical resource: hijacker1/SaData_0_11/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/SaData_0<13>/CLK
  Logical resource: hijacker1/SaData_0_14/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/SaData_0<13>/CLK
  Logical resource: hijacker1/SaData_0_13/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/SaData_0<47>/CLK
  Logical resource: hijacker1/SaData_0_41/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/SaData_0<47>/CLK
  Logical resource: hijacker1/SaData_0_42/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/SaData_0<47>/CLK
  Logical resource: hijacker1/SaData_0_43/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/SaData_0<47>/CLK
  Logical resource: hijacker1/SaData_0_44/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/SaData_0<47>/CLK
  Logical resource: hijacker1/SaData_0_37/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/SaData_0<47>/CLK
  Logical resource: hijacker1/SaData_0_45/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/SaData_0<47>/CLK
  Logical resource: hijacker1/SaData_0_46/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/SaData_0<47>/CLK
  Logical resource: hijacker1/SaData_0_47/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/SaData_0<63>/CLK
  Logical resource: hijacker1/SaData_0_61/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/SaData_0<63>/CLK
  Logical resource: hijacker1/SaData_0_62/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/SaData_0<63>/CLK
  Logical resource: hijacker1/SaData_0_58/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/SaData_0<63>/CLK
  Logical resource: hijacker1/SaData_0_63/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hijacker1/SPI_S1/WSReg_1_P_1/CLK
  Logical resource: hijacker1/SPI_S1/WSReg_1_P_1/CK
  Location pin: SLICE_X20Y2.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: hijacker1/SPI_S1/WSReg_1_P_1/SR
  Logical resource: hijacker1/SPI_S1/WSReg_1_P_1/SR
  Location pin: SLICE_X20Y2.SR
  Clock network: lut2221_181
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/D_O<6>/CLK
  Logical resource: Inst_camctlB/D_O_1/CK
  Location pin: SLICE_X24Y0.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/D_O<6>/CLK
  Logical resource: Inst_camctlB/D_O_0/CK
  Location pin: SLICE_X24Y0.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/D_O<6>/CLK
  Logical resource: Inst_camctlB/D_O_3/CK
  Location pin: SLICE_X24Y0.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/D_O<6>/CLK
  Logical resource: Inst_camctlB/D_O_2/CK
  Location pin: SLICE_X24Y0.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP      
   "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169       
  ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X19Y0.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X12Y2.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6132 paths analyzed, 1485 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.289ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (SLICE_X25Y33.B2), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/dScl (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.202ns (Levels of Logic = 3)
  Clock Path Skew:      -0.535ns (0.481 - 1.016)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/dScl to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y0.Q4      Tickq                 0.992   Inst_camctlB/Inst_TWICtl/dScl
                                                       Inst_camctlB/Inst_TWICtl/dScl
    SLICE_X26Y21.D2      net (fanout=8)        2.355   Inst_camctlB/Inst_TWICtl/dScl
    SLICE_X26Y21.DMUX    Tilo                  0.261   Inst_camctlB/Inst_TWICtl/busFreeCnt<4>
                                                       lut3941_1087
    SLICE_X25Y33.D3      net (fanout=3)        1.353   lut3941_1087
    SLICE_X25Y33.DMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut3953_1097
    SLICE_X25Y33.B2      net (fanout=1)        0.606   lut3953_1097
    SLICE_X25Y33.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut3956_1100
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.202ns (1.888ns logic, 4.314ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/dSda (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.692ns (Levels of Logic = 3)
  Clock Path Skew:      -0.534ns (0.481 - 1.015)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/dSda to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y2.Q4      Tickq                 0.992   Inst_camctlB/Inst_TWICtl/dSda
                                                       Inst_camctlB/Inst_TWICtl/dSda
    SLICE_X26Y21.D3      net (fanout=11)       1.845   Inst_camctlB/Inst_TWICtl/dSda
    SLICE_X26Y21.DMUX    Tilo                  0.261   Inst_camctlB/Inst_TWICtl/busFreeCnt<4>
                                                       lut3941_1087
    SLICE_X25Y33.D3      net (fanout=3)        1.353   lut3941_1087
    SLICE_X25Y33.DMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut3953_1097
    SLICE_X25Y33.B2      net (fanout=1)        0.606   lut3953_1097
    SLICE_X25Y33.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut3956_1100
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.692ns (1.888ns logic, 3.804ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/rSda (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.742ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.481 - 0.509)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/rSda to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y30.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/rSda
                                                       Inst_camctlB/Inst_TWICtl/rSda
    SLICE_X26Y21.D1      net (fanout=5)        1.496   Inst_camctlB/Inst_TWICtl/rSda
    SLICE_X26Y21.DMUX    Tilo                  0.261   Inst_camctlB/Inst_TWICtl/busFreeCnt<4>
                                                       lut3941_1087
    SLICE_X25Y33.D3      net (fanout=3)        1.353   lut3941_1087
    SLICE_X25Y33.DMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut3953_1097
    SLICE_X25Y33.B2      net (fanout=1)        0.606   lut3953_1097
    SLICE_X25Y33.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut3956_1100
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.742ns (1.287ns logic, 3.455ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_5 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.624ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.244 - 0.259)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_5 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_5
    SLICE_X23Y32.B1      net (fanout=3)        0.700   Inst_camctlB/Inst_TWICtl/sclCnt<5>
    SLICE_X23Y32.B       Tilo                  0.259   lut3837_1015
                                                       lut3826_1010
    SLICE_X23Y32.C4      net (fanout=16)       0.322   lut3826_1010
    SLICE_X23Y32.C       Tilo                  0.259   lut3837_1015
                                                       lut3837_1015
    SLICE_X25Y33.D5      net (fanout=18)       0.452   lut3837_1015
    SLICE_X25Y33.DMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut3953_1097
    SLICE_X25Y33.B2      net (fanout=1)        0.606   lut3953_1097
    SLICE_X25Y33.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut3956_1100
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.624ns (1.544ns logic, 2.080ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.601ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.244 - 0.259)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_3 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.BMUX    Tshcko                0.461   Inst_camctlB/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_3
    SLICE_X23Y32.B2      net (fanout=2)        0.607   Inst_camctlB/Inst_TWICtl/sclCnt<3>
    SLICE_X23Y32.B       Tilo                  0.259   lut3837_1015
                                                       lut3826_1010
    SLICE_X23Y32.C4      net (fanout=16)       0.322   lut3826_1010
    SLICE_X23Y32.C       Tilo                  0.259   lut3837_1015
                                                       lut3837_1015
    SLICE_X25Y33.D5      net (fanout=18)       0.452   lut3837_1015
    SLICE_X25Y33.DMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut3953_1097
    SLICE_X25Y33.B2      net (fanout=1)        0.606   lut3953_1097
    SLICE_X25Y33.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut3956_1100
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.601ns (1.614ns logic, 1.987ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/bitCount_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.593ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.244 - 0.259)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/bitCount_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.AQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/bitCount<2>
                                                       Inst_camctlB/Inst_TWICtl/bitCount_0
    SLICE_X23Y33.C1      net (fanout=5)        0.633   Inst_camctlB/Inst_TWICtl/bitCount<0>
    SLICE_X23Y33.C       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/sclCnt<5>
                                                       lut3940_1086
    SLICE_X25Y33.D2      net (fanout=2)        1.013   lut3940_1086
    SLICE_X25Y33.DMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut3953_1097
    SLICE_X25Y33.B2      net (fanout=1)        0.606   lut3953_1097
    SLICE_X25Y33.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut3956_1100
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.593ns (1.341ns logic, 2.252ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.526ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.244 - 0.259)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y33.AMUX    Tshcko                0.488   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_0
    SLICE_X23Y32.B3      net (fanout=4)        0.505   Inst_camctlB/Inst_TWICtl/sclCnt<0>
    SLICE_X23Y32.B       Tilo                  0.259   lut3837_1015
                                                       lut3826_1010
    SLICE_X23Y32.C4      net (fanout=16)       0.322   lut3826_1010
    SLICE_X23Y32.C       Tilo                  0.259   lut3837_1015
                                                       lut3837_1015
    SLICE_X25Y33.D5      net (fanout=18)       0.452   lut3837_1015
    SLICE_X25Y33.DMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut3953_1097
    SLICE_X25Y33.B2      net (fanout=1)        0.606   lut3953_1097
    SLICE_X25Y33.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut3956_1100
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.526ns (1.641ns logic, 1.885ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.480ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.244 - 0.259)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_4 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y33.CQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_4
    SLICE_X23Y32.B4      net (fanout=3)        0.500   Inst_camctlB/Inst_TWICtl/sclCnt<4>
    SLICE_X23Y32.B       Tilo                  0.259   lut3837_1015
                                                       lut3826_1010
    SLICE_X23Y32.C4      net (fanout=16)       0.322   lut3826_1010
    SLICE_X23Y32.C       Tilo                  0.259   lut3837_1015
                                                       lut3837_1015
    SLICE_X25Y33.D5      net (fanout=18)       0.452   lut3837_1015
    SLICE_X25Y33.DMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut3953_1097
    SLICE_X25Y33.B2      net (fanout=1)        0.606   lut3953_1097
    SLICE_X25Y33.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut3956_1100
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.480ns (1.600ns logic, 1.880ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/bitCount_2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.436ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.244 - 0.259)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/bitCount_2 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.BQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/bitCount<2>
                                                       Inst_camctlB/Inst_TWICtl/bitCount_2
    SLICE_X23Y33.C4      net (fanout=4)        0.476   Inst_camctlB/Inst_TWICtl/bitCount<2>
    SLICE_X23Y33.C       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/sclCnt<5>
                                                       lut3940_1086
    SLICE_X25Y33.D2      net (fanout=2)        1.013   lut3940_1086
    SLICE_X25Y33.DMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut3953_1097
    SLICE_X25Y33.B2      net (fanout=1)        0.606   lut3953_1097
    SLICE_X25Y33.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut3956_1100
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.436ns (1.341ns logic, 2.095ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/bitCount_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.376ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.244 - 0.259)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/bitCount_1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.AMUX    Tshcko                0.488   Inst_camctlB/Inst_TWICtl/bitCount<2>
                                                       Inst_camctlB/Inst_TWICtl/bitCount_1
    SLICE_X23Y33.C5      net (fanout=5)        0.375   Inst_camctlB/Inst_TWICtl/bitCount<1>
    SLICE_X23Y33.C       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/sclCnt<5>
                                                       lut3940_1086
    SLICE_X25Y33.D2      net (fanout=2)        1.013   lut3940_1086
    SLICE_X25Y33.DMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut3953_1097
    SLICE_X25Y33.B2      net (fanout=1)        0.606   lut3953_1097
    SLICE_X25Y33.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut3956_1100
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.376ns (1.382ns logic, 1.994ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.343ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.244 - 0.259)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_2 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y33.BQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_2
    SLICE_X23Y32.B5      net (fanout=3)        0.363   Inst_camctlB/Inst_TWICtl/sclCnt<2>
    SLICE_X23Y32.B       Tilo                  0.259   lut3837_1015
                                                       lut3826_1010
    SLICE_X23Y32.C4      net (fanout=16)       0.322   lut3826_1010
    SLICE_X23Y32.C       Tilo                  0.259   lut3837_1015
                                                       lut3837_1015
    SLICE_X25Y33.D5      net (fanout=18)       0.452   lut3837_1015
    SLICE_X25Y33.DMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut3953_1097
    SLICE_X25Y33.B2      net (fanout=1)        0.606   lut3953_1097
    SLICE_X25Y33.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut3956_1100
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.343ns (1.600ns logic, 1.743ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.265ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.244 - 0.259)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y33.AQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_1
    SLICE_X23Y32.B6      net (fanout=4)        0.285   Inst_camctlB/Inst_TWICtl/sclCnt<1>
    SLICE_X23Y32.B       Tilo                  0.259   lut3837_1015
                                                       lut3826_1010
    SLICE_X23Y32.C4      net (fanout=16)       0.322   lut3826_1010
    SLICE_X23Y32.C       Tilo                  0.259   lut3837_1015
                                                       lut3837_1015
    SLICE_X25Y33.D5      net (fanout=18)       0.452   lut3837_1015
    SLICE_X25Y33.DMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut3953_1097
    SLICE_X25Y33.B2      net (fanout=1)        0.606   lut3953_1097
    SLICE_X25Y33.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut3956_1100
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.265ns (1.600ns logic, 1.665ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/subState_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.882ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.244 - 0.259)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/subState_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y33.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/subState<1>
                                                       Inst_camctlB/Inst_TWICtl/subState_0
    SLICE_X23Y32.C3      net (fanout=11)       0.539   Inst_camctlB/Inst_TWICtl/subState<0>
    SLICE_X23Y32.C       Tilo                  0.259   lut3837_1015
                                                       lut3837_1015
    SLICE_X25Y33.D5      net (fanout=18)       0.452   lut3837_1015
    SLICE_X25Y33.DMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut3953_1097
    SLICE_X25Y33.B2      net (fanout=1)        0.606   lut3953_1097
    SLICE_X25Y33.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut3956_1100
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.882ns (1.285ns logic, 1.597ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/subState_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.750ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.244 - 0.259)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/subState_1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y33.CQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/subState<1>
                                                       Inst_camctlB/Inst_TWICtl/subState_1
    SLICE_X23Y32.C5      net (fanout=7)        0.407   Inst_camctlB/Inst_TWICtl/subState<1>
    SLICE_X23Y32.C       Tilo                  0.259   lut3837_1015
                                                       lut3837_1015
    SLICE_X25Y33.D5      net (fanout=18)       0.452   lut3837_1015
    SLICE_X25Y33.DMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut3953_1097
    SLICE_X25Y33.B2      net (fanout=1)        0.606   lut3953_1097
    SLICE_X25Y33.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut3956_1100
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.750ns (1.285ns logic, 1.465ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.249ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.153 - 0.161)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y34.CQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    SLICE_X25Y33.D4      net (fanout=23)       0.617   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    SLICE_X25Y33.DMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut3953_1097
    SLICE_X25Y33.B2      net (fanout=1)        0.606   lut3953_1097
    SLICE_X25Y33.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut3956_1100
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.249ns (1.026ns logic, 1.223ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.135ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y33.CQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    SLICE_X25Y33.D1      net (fanout=34)       0.503   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    SLICE_X25Y33.DMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut3953_1097
    SLICE_X25Y33.B2      net (fanout=1)        0.606   lut3953_1097
    SLICE_X25Y33.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut3956_1100
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.135ns (1.026ns logic, 1.109ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Inst_TWICtl/DONE_O (SLICE_X20Y33.A3), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/dSda (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/DONE_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.178ns (Levels of Logic = 3)
  Clock Path Skew:      -0.533ns (0.482 - 1.015)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/dSda to Inst_camctlB/Inst_TWICtl/DONE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y2.Q4      Tickq                 0.992   Inst_camctlB/Inst_TWICtl/dSda
                                                       Inst_camctlB/Inst_TWICtl/dSda
    SLICE_X20Y30.A1      net (fanout=11)       3.234   Inst_camctlB/Inst_TWICtl/dSda
    SLICE_X20Y30.A       Tilo                  0.205   lut5557_1844
                                                       lut5557_1844
    SLICE_X20Y33.B1      net (fanout=3)        0.802   lut5557_1844
    SLICE_X20Y33.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5558_1845
    SLICE_X20Y33.A3      net (fanout=1)        0.399   lut5558_1845
    SLICE_X20Y33.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5559_1846
                                                       Inst_camctlB/Inst_TWICtl/DONE_O
    -------------------------------------------------  ---------------------------
    Total                                      6.178ns (1.743ns logic, 4.435ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/dScl (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/DONE_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.092ns (Levels of Logic = 3)
  Clock Path Skew:      -0.534ns (0.482 - 1.016)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/dScl to Inst_camctlB/Inst_TWICtl/DONE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y0.Q4      Tickq                 0.992   Inst_camctlB/Inst_TWICtl/dScl
                                                       Inst_camctlB/Inst_TWICtl/dScl
    SLICE_X20Y30.A4      net (fanout=8)        3.148   Inst_camctlB/Inst_TWICtl/dScl
    SLICE_X20Y30.A       Tilo                  0.205   lut5557_1844
                                                       lut5557_1844
    SLICE_X20Y33.B1      net (fanout=3)        0.802   lut5557_1844
    SLICE_X20Y33.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5558_1845
    SLICE_X20Y33.A3      net (fanout=1)        0.399   lut5558_1845
    SLICE_X20Y33.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5559_1846
                                                       Inst_camctlB/Inst_TWICtl/DONE_O
    -------------------------------------------------  ---------------------------
    Total                                      6.092ns (1.743ns logic, 4.349ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/dSda (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/DONE_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.262ns (Levels of Logic = 2)
  Clock Path Skew:      -0.533ns (0.482 - 1.015)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/dSda to Inst_camctlB/Inst_TWICtl/DONE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y2.Q4      Tickq                 0.992   Inst_camctlB/Inst_TWICtl/dSda
                                                       Inst_camctlB/Inst_TWICtl/dSda
    SLICE_X20Y33.B5      net (fanout=11)       3.325   Inst_camctlB/Inst_TWICtl/dSda
    SLICE_X20Y33.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5558_1845
    SLICE_X20Y33.A3      net (fanout=1)        0.399   lut5558_1845
    SLICE_X20Y33.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5559_1846
                                                       Inst_camctlB/Inst_TWICtl/DONE_O
    -------------------------------------------------  ---------------------------
    Total                                      5.262ns (1.538ns logic, 3.724ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_5 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/DONE_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.278ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.245 - 0.259)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_5 to Inst_camctlB/Inst_TWICtl/DONE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_5
    SLICE_X23Y32.B1      net (fanout=3)        0.700   Inst_camctlB/Inst_TWICtl/sclCnt<5>
    SLICE_X23Y32.B       Tilo                  0.259   lut3837_1015
                                                       lut3826_1010
    SLICE_X23Y32.C4      net (fanout=16)       0.322   lut3826_1010
    SLICE_X23Y32.CMUX    Tilo                  0.313   lut3837_1015
                                                       lut3840_1017
    SLICE_X20Y33.B6      net (fanout=3)        0.348   lut3840_1017
    SLICE_X20Y33.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5558_1845
    SLICE_X20Y33.A3      net (fanout=1)        0.399   lut5558_1845
    SLICE_X20Y33.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5559_1846
                                                       Inst_camctlB/Inst_TWICtl/DONE_O
    -------------------------------------------------  ---------------------------
    Total                                      3.278ns (1.509ns logic, 1.769ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/DONE_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.255ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.245 - 0.259)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_3 to Inst_camctlB/Inst_TWICtl/DONE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.BMUX    Tshcko                0.461   Inst_camctlB/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_3
    SLICE_X23Y32.B2      net (fanout=2)        0.607   Inst_camctlB/Inst_TWICtl/sclCnt<3>
    SLICE_X23Y32.B       Tilo                  0.259   lut3837_1015
                                                       lut3826_1010
    SLICE_X23Y32.C4      net (fanout=16)       0.322   lut3826_1010
    SLICE_X23Y32.CMUX    Tilo                  0.313   lut3837_1015
                                                       lut3840_1017
    SLICE_X20Y33.B6      net (fanout=3)        0.348   lut3840_1017
    SLICE_X20Y33.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5558_1845
    SLICE_X20Y33.A3      net (fanout=1)        0.399   lut5558_1845
    SLICE_X20Y33.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5559_1846
                                                       Inst_camctlB/Inst_TWICtl/DONE_O
    -------------------------------------------------  ---------------------------
    Total                                      3.255ns (1.579ns logic, 1.676ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/DONE_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.180ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.245 - 0.259)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_0 to Inst_camctlB/Inst_TWICtl/DONE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y33.AMUX    Tshcko                0.488   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_0
    SLICE_X23Y32.B3      net (fanout=4)        0.505   Inst_camctlB/Inst_TWICtl/sclCnt<0>
    SLICE_X23Y32.B       Tilo                  0.259   lut3837_1015
                                                       lut3826_1010
    SLICE_X23Y32.C4      net (fanout=16)       0.322   lut3826_1010
    SLICE_X23Y32.CMUX    Tilo                  0.313   lut3837_1015
                                                       lut3840_1017
    SLICE_X20Y33.B6      net (fanout=3)        0.348   lut3840_1017
    SLICE_X20Y33.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5558_1845
    SLICE_X20Y33.A3      net (fanout=1)        0.399   lut5558_1845
    SLICE_X20Y33.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5559_1846
                                                       Inst_camctlB/Inst_TWICtl/DONE_O
    -------------------------------------------------  ---------------------------
    Total                                      3.180ns (1.606ns logic, 1.574ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/DONE_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.164ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.245 - 0.258)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 to Inst_camctlB/Inst_TWICtl/DONE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y33.BQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    SLICE_X20Y30.A5      net (fanout=26)       0.821   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    SLICE_X20Y30.A       Tilo                  0.205   lut5557_1844
                                                       lut5557_1844
    SLICE_X20Y33.B1      net (fanout=3)        0.802   lut5557_1844
    SLICE_X20Y33.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5558_1845
    SLICE_X20Y33.A3      net (fanout=1)        0.399   lut5558_1845
    SLICE_X20Y33.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5559_1846
                                                       Inst_camctlB/Inst_TWICtl/DONE_O
    -------------------------------------------------  ---------------------------
    Total                                      3.164ns (1.142ns logic, 2.022ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/DONE_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.159ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.245 - 0.258)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 to Inst_camctlB/Inst_TWICtl/DONE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y33.BQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    SLICE_X25Y34.D2      net (fanout=26)       0.817   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    SLICE_X25Y34.DMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut3978_1115
    SLICE_X20Y33.B4      net (fanout=11)       0.693   lut3978_1115
    SLICE_X20Y33.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5558_1845
    SLICE_X20Y33.A3      net (fanout=1)        0.399   lut5558_1845
    SLICE_X20Y33.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5559_1846
                                                       Inst_camctlB/Inst_TWICtl/DONE_O
    -------------------------------------------------  ---------------------------
    Total                                      3.159ns (1.250ns logic, 1.909ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/DONE_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.134ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.245 - 0.259)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_4 to Inst_camctlB/Inst_TWICtl/DONE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y33.CQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_4
    SLICE_X23Y32.B4      net (fanout=3)        0.500   Inst_camctlB/Inst_TWICtl/sclCnt<4>
    SLICE_X23Y32.B       Tilo                  0.259   lut3837_1015
                                                       lut3826_1010
    SLICE_X23Y32.C4      net (fanout=16)       0.322   lut3826_1010
    SLICE_X23Y32.CMUX    Tilo                  0.313   lut3837_1015
                                                       lut3840_1017
    SLICE_X20Y33.B6      net (fanout=3)        0.348   lut3840_1017
    SLICE_X20Y33.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5558_1845
    SLICE_X20Y33.A3      net (fanout=1)        0.399   lut5558_1845
    SLICE_X20Y33.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5559_1846
                                                       Inst_camctlB/Inst_TWICtl/DONE_O
    -------------------------------------------------  ---------------------------
    Total                                      3.134ns (1.565ns logic, 1.569ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/DONE_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.114ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.245 - 0.257)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 to Inst_camctlB/Inst_TWICtl/DONE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y34.CQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    SLICE_X20Y30.A6      net (fanout=23)       0.771   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    SLICE_X20Y30.A       Tilo                  0.205   lut5557_1844
                                                       lut5557_1844
    SLICE_X20Y33.B1      net (fanout=3)        0.802   lut5557_1844
    SLICE_X20Y33.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5558_1845
    SLICE_X20Y33.A3      net (fanout=1)        0.399   lut5558_1845
    SLICE_X20Y33.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5559_1846
                                                       Inst_camctlB/Inst_TWICtl/DONE_O
    -------------------------------------------------  ---------------------------
    Total                                      3.114ns (1.142ns logic, 1.972ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/DONE_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.096ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.245 - 0.258)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 to Inst_camctlB/Inst_TWICtl/DONE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y33.CQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    SLICE_X20Y30.A3      net (fanout=34)       0.753   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    SLICE_X20Y30.A       Tilo                  0.205   lut5557_1844
                                                       lut5557_1844
    SLICE_X20Y33.B1      net (fanout=3)        0.802   lut5557_1844
    SLICE_X20Y33.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5558_1845
    SLICE_X20Y33.A3      net (fanout=1)        0.399   lut5558_1845
    SLICE_X20Y33.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5559_1846
                                                       Inst_camctlB/Inst_TWICtl/DONE_O
    -------------------------------------------------  ---------------------------
    Total                                      3.096ns (1.142ns logic, 1.954ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/DONE_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.997ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.245 - 0.259)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_2 to Inst_camctlB/Inst_TWICtl/DONE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y33.BQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_2
    SLICE_X23Y32.B5      net (fanout=3)        0.363   Inst_camctlB/Inst_TWICtl/sclCnt<2>
    SLICE_X23Y32.B       Tilo                  0.259   lut3837_1015
                                                       lut3826_1010
    SLICE_X23Y32.C4      net (fanout=16)       0.322   lut3826_1010
    SLICE_X23Y32.CMUX    Tilo                  0.313   lut3837_1015
                                                       lut3840_1017
    SLICE_X20Y33.B6      net (fanout=3)        0.348   lut3840_1017
    SLICE_X20Y33.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5558_1845
    SLICE_X20Y33.A3      net (fanout=1)        0.399   lut5558_1845
    SLICE_X20Y33.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5559_1846
                                                       Inst_camctlB/Inst_TWICtl/DONE_O
    -------------------------------------------------  ---------------------------
    Total                                      2.997ns (1.565ns logic, 1.432ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/rSda (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/DONE_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.949ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.482 - 0.509)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/rSda to Inst_camctlB/Inst_TWICtl/DONE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y30.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/rSda
                                                       Inst_camctlB/Inst_TWICtl/rSda
    SLICE_X20Y30.A2      net (fanout=5)        0.606   Inst_camctlB/Inst_TWICtl/rSda
    SLICE_X20Y30.A       Tilo                  0.205   lut5557_1844
                                                       lut5557_1844
    SLICE_X20Y33.B1      net (fanout=3)        0.802   lut5557_1844
    SLICE_X20Y33.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5558_1845
    SLICE_X20Y33.A3      net (fanout=1)        0.399   lut5558_1845
    SLICE_X20Y33.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5559_1846
                                                       Inst_camctlB/Inst_TWICtl/DONE_O
    -------------------------------------------------  ---------------------------
    Total                                      2.949ns (1.142ns logic, 1.807ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/DONE_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.919ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.245 - 0.259)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_1 to Inst_camctlB/Inst_TWICtl/DONE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y33.AQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_1
    SLICE_X23Y32.B6      net (fanout=4)        0.285   Inst_camctlB/Inst_TWICtl/sclCnt<1>
    SLICE_X23Y32.B       Tilo                  0.259   lut3837_1015
                                                       lut3826_1010
    SLICE_X23Y32.C4      net (fanout=16)       0.322   lut3826_1010
    SLICE_X23Y32.CMUX    Tilo                  0.313   lut3837_1015
                                                       lut3840_1017
    SLICE_X20Y33.B6      net (fanout=3)        0.348   lut3840_1017
    SLICE_X20Y33.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5558_1845
    SLICE_X20Y33.A3      net (fanout=1)        0.399   lut5558_1845
    SLICE_X20Y33.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5559_1846
                                                       Inst_camctlB/Inst_TWICtl/DONE_O
    -------------------------------------------------  ---------------------------
    Total                                      2.919ns (1.565ns logic, 1.354ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/DONE_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.843ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.245 - 0.257)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 to Inst_camctlB/Inst_TWICtl/DONE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y34.CQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    SLICE_X25Y34.D1      net (fanout=23)       0.501   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    SLICE_X25Y34.DMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut3978_1115
    SLICE_X20Y33.B4      net (fanout=11)       0.693   lut3978_1115
    SLICE_X20Y33.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5558_1845
    SLICE_X20Y33.A3      net (fanout=1)        0.399   lut5558_1845
    SLICE_X20Y33.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5559_1846
                                                       Inst_camctlB/Inst_TWICtl/DONE_O
    -------------------------------------------------  ---------------------------
    Total                                      2.843ns (1.250ns logic, 1.593ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/subState_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/DONE_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.536ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/subState_0 to Inst_camctlB/Inst_TWICtl/DONE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y33.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/subState<1>
                                                       Inst_camctlB/Inst_TWICtl/subState_0
    SLICE_X23Y32.C3      net (fanout=11)       0.539   Inst_camctlB/Inst_TWICtl/subState<0>
    SLICE_X23Y32.CMUX    Tilo                  0.313   lut3837_1015
                                                       lut3840_1017
    SLICE_X20Y33.B6      net (fanout=3)        0.348   lut3840_1017
    SLICE_X20Y33.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5558_1845
    SLICE_X20Y33.A3      net (fanout=1)        0.399   lut5558_1845
    SLICE_X20Y33.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5559_1846
                                                       Inst_camctlB/Inst_TWICtl/DONE_O
    -------------------------------------------------  ---------------------------
    Total                                      2.536ns (1.250ns logic, 1.286ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/subState_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/DONE_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.404ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/subState_1 to Inst_camctlB/Inst_TWICtl/DONE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y33.CQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/subState<1>
                                                       Inst_camctlB/Inst_TWICtl/subState_1
    SLICE_X23Y32.C5      net (fanout=7)        0.407   Inst_camctlB/Inst_TWICtl/subState<1>
    SLICE_X23Y32.CMUX    Tilo                  0.313   lut3837_1015
                                                       lut3840_1017
    SLICE_X20Y33.B6      net (fanout=3)        0.348   lut3840_1017
    SLICE_X20Y33.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5558_1845
    SLICE_X20Y33.A3      net (fanout=1)        0.399   lut5558_1845
    SLICE_X20Y33.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5559_1846
                                                       Inst_camctlB/Inst_TWICtl/DONE_O
    -------------------------------------------------  ---------------------------
    Total                                      2.404ns (1.250ns logic, 1.154ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/DONE_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.111ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.245 - 0.258)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 to Inst_camctlB/Inst_TWICtl/DONE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y33.CQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    SLICE_X20Y33.B3      net (fanout=34)       0.775   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    SLICE_X20Y33.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5558_1845
    SLICE_X20Y33.A3      net (fanout=1)        0.399   lut5558_1845
    SLICE_X20Y33.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5559_1846
                                                       Inst_camctlB/Inst_TWICtl/DONE_O
    -------------------------------------------------  ---------------------------
    Total                                      2.111ns (0.937ns logic, 1.174ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     39.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/addrNData (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/DONE_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      1.974ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/addrNData to Inst_camctlB/Inst_TWICtl/DONE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y34.AQ      Tcko                  0.408   Inst_camctlB/Inst_TWICtl/addrNData
                                                       Inst_camctlB/Inst_TWICtl/addrNData
    SLICE_X20Y33.B2      net (fanout=6)        0.621   Inst_camctlB/Inst_TWICtl/addrNData
    SLICE_X20Y33.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5558_1845
    SLICE_X20Y33.A3      net (fanout=1)        0.399   lut5558_1845
    SLICE_X20Y33.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       lut5559_1846
                                                       Inst_camctlB/Inst_TWICtl/DONE_O
    -------------------------------------------------  ---------------------------
    Total                                      1.974ns (0.954ns logic, 1.020ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Inst_TWICtl/dataByte_0 (SLICE_X22Y40.A3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/dSda (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.967ns (Levels of Logic = 2)
  Clock Path Skew:      -0.545ns (0.470 - 1.015)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/dSda to Inst_camctlB/Inst_TWICtl/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y2.Q4      Tickq                 0.992   Inst_camctlB/Inst_TWICtl/dSda
                                                       Inst_camctlB/Inst_TWICtl/dSda
    SLICE_X22Y40.B2      net (fanout=11)       4.070   Inst_camctlB/Inst_TWICtl/dSda
    SLICE_X22Y40.B       Tilo                  0.203   Inst_camctlB/initFb<1>
                                                       lut4031_1151
    SLICE_X22Y40.A3      net (fanout=1)        0.413   lut4031_1151
    SLICE_X22Y40.CLK     Tas                   0.289   Inst_camctlB/initFb<1>
                                                       lut4033_1153
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      5.967ns (1.484ns logic, 4.483ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_5 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.537ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_5 to Inst_camctlB/Inst_TWICtl/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_5
    SLICE_X23Y32.B1      net (fanout=3)        0.700   Inst_camctlB/Inst_TWICtl/sclCnt<5>
    SLICE_X23Y32.B       Tilo                  0.259   lut3837_1015
                                                       lut3826_1010
    SLICE_X23Y32.C4      net (fanout=16)       0.322   lut3826_1010
    SLICE_X23Y32.C       Tilo                  0.259   lut3837_1015
                                                       lut3837_1015
    SLICE_X22Y40.B1      net (fanout=18)       1.701   lut3837_1015
    SLICE_X22Y40.B       Tilo                  0.203   Inst_camctlB/initFb<1>
                                                       lut4031_1151
    SLICE_X22Y40.A3      net (fanout=1)        0.413   lut4031_1151
    SLICE_X22Y40.CLK     Tas                   0.289   Inst_camctlB/initFb<1>
                                                       lut4033_1153
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      4.537ns (1.401ns logic, 3.136ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.514ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_3 to Inst_camctlB/Inst_TWICtl/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.BMUX    Tshcko                0.461   Inst_camctlB/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_3
    SLICE_X23Y32.B2      net (fanout=2)        0.607   Inst_camctlB/Inst_TWICtl/sclCnt<3>
    SLICE_X23Y32.B       Tilo                  0.259   lut3837_1015
                                                       lut3826_1010
    SLICE_X23Y32.C4      net (fanout=16)       0.322   lut3826_1010
    SLICE_X23Y32.C       Tilo                  0.259   lut3837_1015
                                                       lut3837_1015
    SLICE_X22Y40.B1      net (fanout=18)       1.701   lut3837_1015
    SLICE_X22Y40.B       Tilo                  0.203   Inst_camctlB/initFb<1>
                                                       lut4031_1151
    SLICE_X22Y40.A3      net (fanout=1)        0.413   lut4031_1151
    SLICE_X22Y40.CLK     Tas                   0.289   Inst_camctlB/initFb<1>
                                                       lut4033_1153
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      4.514ns (1.471ns logic, 3.043ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.439ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_0 to Inst_camctlB/Inst_TWICtl/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y33.AMUX    Tshcko                0.488   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_0
    SLICE_X23Y32.B3      net (fanout=4)        0.505   Inst_camctlB/Inst_TWICtl/sclCnt<0>
    SLICE_X23Y32.B       Tilo                  0.259   lut3837_1015
                                                       lut3826_1010
    SLICE_X23Y32.C4      net (fanout=16)       0.322   lut3826_1010
    SLICE_X23Y32.C       Tilo                  0.259   lut3837_1015
                                                       lut3837_1015
    SLICE_X22Y40.B1      net (fanout=18)       1.701   lut3837_1015
    SLICE_X22Y40.B       Tilo                  0.203   Inst_camctlB/initFb<1>
                                                       lut4031_1151
    SLICE_X22Y40.A3      net (fanout=1)        0.413   lut4031_1151
    SLICE_X22Y40.CLK     Tas                   0.289   Inst_camctlB/initFb<1>
                                                       lut4033_1153
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      4.439ns (1.498ns logic, 2.941ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.393ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_4 to Inst_camctlB/Inst_TWICtl/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y33.CQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_4
    SLICE_X23Y32.B4      net (fanout=3)        0.500   Inst_camctlB/Inst_TWICtl/sclCnt<4>
    SLICE_X23Y32.B       Tilo                  0.259   lut3837_1015
                                                       lut3826_1010
    SLICE_X23Y32.C4      net (fanout=16)       0.322   lut3826_1010
    SLICE_X23Y32.C       Tilo                  0.259   lut3837_1015
                                                       lut3837_1015
    SLICE_X22Y40.B1      net (fanout=18)       1.701   lut3837_1015
    SLICE_X22Y40.B       Tilo                  0.203   Inst_camctlB/initFb<1>
                                                       lut4031_1151
    SLICE_X22Y40.A3      net (fanout=1)        0.413   lut4031_1151
    SLICE_X22Y40.CLK     Tas                   0.289   Inst_camctlB/initFb<1>
                                                       lut4033_1153
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      4.393ns (1.457ns logic, 2.936ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.266ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.233 - 0.249)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_1 to Inst_camctlB/Inst_TWICtl/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y41.BMUX    Tshcko                0.488   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_1
    SLICE_X22Y41.D2      net (fanout=21)       0.988   Inst_camctlB/initA<1>
    SLICE_X22Y41.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X23Y35.D5      net (fanout=6)        0.802   Inst_camctlB/_n0130<32>
    SLICE_X23Y35.DMUX    Tilo                  0.313   lut3954_1098
                                                       lut4030_1150
    SLICE_X22Y40.B6      net (fanout=1)        0.567   lut4030_1150
    SLICE_X22Y40.B       Tilo                  0.203   Inst_camctlB/initFb<1>
                                                       lut4031_1151
    SLICE_X22Y40.A3      net (fanout=1)        0.413   lut4031_1151
    SLICE_X22Y40.CLK     Tas                   0.289   Inst_camctlB/initFb<1>
                                                       lut4033_1153
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      4.266ns (1.496ns logic, 2.770ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.256ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_2 to Inst_camctlB/Inst_TWICtl/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y33.BQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_2
    SLICE_X23Y32.B5      net (fanout=3)        0.363   Inst_camctlB/Inst_TWICtl/sclCnt<2>
    SLICE_X23Y32.B       Tilo                  0.259   lut3837_1015
                                                       lut3826_1010
    SLICE_X23Y32.C4      net (fanout=16)       0.322   lut3826_1010
    SLICE_X23Y32.C       Tilo                  0.259   lut3837_1015
                                                       lut3837_1015
    SLICE_X22Y40.B1      net (fanout=18)       1.701   lut3837_1015
    SLICE_X22Y40.B       Tilo                  0.203   Inst_camctlB/initFb<1>
                                                       lut4031_1151
    SLICE_X22Y40.A3      net (fanout=1)        0.413   lut4031_1151
    SLICE_X22Y40.CLK     Tas                   0.289   Inst_camctlB/initFb<1>
                                                       lut4033_1153
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      4.256ns (1.457ns logic, 2.799ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.192ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.233 - 0.249)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_3 to Inst_camctlB/Inst_TWICtl/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y41.CMUX    Tshcko                0.488   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_3
    SLICE_X22Y41.D4      net (fanout=20)       0.914   Inst_camctlB/initA<3>
    SLICE_X22Y41.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X23Y35.D5      net (fanout=6)        0.802   Inst_camctlB/_n0130<32>
    SLICE_X23Y35.DMUX    Tilo                  0.313   lut3954_1098
                                                       lut4030_1150
    SLICE_X22Y40.B6      net (fanout=1)        0.567   lut4030_1150
    SLICE_X22Y40.B       Tilo                  0.203   Inst_camctlB/initFb<1>
                                                       lut4031_1151
    SLICE_X22Y40.A3      net (fanout=1)        0.413   lut4031_1151
    SLICE_X22Y40.CLK     Tas                   0.289   Inst_camctlB/initFb<1>
                                                       lut4033_1153
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      4.192ns (1.496ns logic, 2.696ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.178ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_1 to Inst_camctlB/Inst_TWICtl/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y33.AQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_1
    SLICE_X23Y32.B6      net (fanout=4)        0.285   Inst_camctlB/Inst_TWICtl/sclCnt<1>
    SLICE_X23Y32.B       Tilo                  0.259   lut3837_1015
                                                       lut3826_1010
    SLICE_X23Y32.C4      net (fanout=16)       0.322   lut3826_1010
    SLICE_X23Y32.C       Tilo                  0.259   lut3837_1015
                                                       lut3837_1015
    SLICE_X22Y40.B1      net (fanout=18)       1.701   lut3837_1015
    SLICE_X22Y40.B       Tilo                  0.203   Inst_camctlB/initFb<1>
                                                       lut4031_1151
    SLICE_X22Y40.A3      net (fanout=1)        0.413   lut4031_1151
    SLICE_X22Y40.CLK     Tas                   0.289   Inst_camctlB/initFb<1>
                                                       lut4033_1153
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      4.178ns (1.457ns logic, 2.721ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.167ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.233 - 0.249)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_2 to Inst_camctlB/Inst_TWICtl/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y41.BQ      Tcko                  0.447   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_2
    SLICE_X22Y41.D3      net (fanout=21)       0.930   Inst_camctlB/initA<2>
    SLICE_X22Y41.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X23Y35.D5      net (fanout=6)        0.802   Inst_camctlB/_n0130<32>
    SLICE_X23Y35.DMUX    Tilo                  0.313   lut3954_1098
                                                       lut4030_1150
    SLICE_X22Y40.B6      net (fanout=1)        0.567   lut4030_1150
    SLICE_X22Y40.B       Tilo                  0.203   Inst_camctlB/initFb<1>
                                                       lut4031_1151
    SLICE_X22Y40.A3      net (fanout=1)        0.413   lut4031_1151
    SLICE_X22Y40.CLK     Tas                   0.289   Inst_camctlB/initFb<1>
                                                       lut4033_1153
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      4.167ns (1.455ns logic, 2.712ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.148ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.233 - 0.249)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_0 to Inst_camctlB/Inst_TWICtl/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y41.AQ      Tcko                  0.447   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_0
    SLICE_X22Y41.D1      net (fanout=22)       0.911   Inst_camctlB/initA<0>
    SLICE_X22Y41.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X23Y35.D5      net (fanout=6)        0.802   Inst_camctlB/_n0130<32>
    SLICE_X23Y35.DMUX    Tilo                  0.313   lut3954_1098
                                                       lut4030_1150
    SLICE_X22Y40.B6      net (fanout=1)        0.567   lut4030_1150
    SLICE_X22Y40.B       Tilo                  0.203   Inst_camctlB/initFb<1>
                                                       lut4031_1151
    SLICE_X22Y40.A3      net (fanout=1)        0.413   lut4031_1151
    SLICE_X22Y40.CLK     Tas                   0.289   Inst_camctlB/initFb<1>
                                                       lut4033_1153
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      4.148ns (1.455ns logic, 2.693ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.985ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.233 - 0.247)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd2 to Inst_camctlB/Inst_TWICtl/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.AQ      Tcko                  0.408   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd2
    SLICE_X23Y35.D2      net (fanout=35)       1.792   Inst_camctlB/state_FSM_FFd2
    SLICE_X23Y35.DMUX    Tilo                  0.313   lut3954_1098
                                                       lut4030_1150
    SLICE_X22Y40.B6      net (fanout=1)        0.567   lut4030_1150
    SLICE_X22Y40.B       Tilo                  0.203   Inst_camctlB/initFb<1>
                                                       lut4031_1151
    SLICE_X22Y40.A3      net (fanout=1)        0.413   lut4031_1151
    SLICE_X22Y40.CLK     Tas                   0.289   Inst_camctlB/initFb<1>
                                                       lut4033_1153
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      3.985ns (1.213ns logic, 2.772ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.930ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.233 - 0.249)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_4 to Inst_camctlB/Inst_TWICtl/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y41.CQ      Tcko                  0.447   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_4
    SLICE_X22Y41.D5      net (fanout=20)       0.693   Inst_camctlB/initA<4>
    SLICE_X22Y41.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X23Y35.D5      net (fanout=6)        0.802   Inst_camctlB/_n0130<32>
    SLICE_X23Y35.DMUX    Tilo                  0.313   lut3954_1098
                                                       lut4030_1150
    SLICE_X22Y40.B6      net (fanout=1)        0.567   lut4030_1150
    SLICE_X22Y40.B       Tilo                  0.203   Inst_camctlB/initFb<1>
                                                       lut4031_1151
    SLICE_X22Y40.A3      net (fanout=1)        0.413   lut4031_1151
    SLICE_X22Y40.CLK     Tas                   0.289   Inst_camctlB/initFb<1>
                                                       lut4033_1153
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      3.930ns (1.455ns logic, 2.475ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/subState_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.795ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/subState_0 to Inst_camctlB/Inst_TWICtl/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y33.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/subState<1>
                                                       Inst_camctlB/Inst_TWICtl/subState_0
    SLICE_X23Y32.C3      net (fanout=11)       0.539   Inst_camctlB/Inst_TWICtl/subState<0>
    SLICE_X23Y32.C       Tilo                  0.259   lut3837_1015
                                                       lut3837_1015
    SLICE_X22Y40.B1      net (fanout=18)       1.701   lut3837_1015
    SLICE_X22Y40.B       Tilo                  0.203   Inst_camctlB/initFb<1>
                                                       lut4031_1151
    SLICE_X22Y40.A3      net (fanout=1)        0.413   lut4031_1151
    SLICE_X22Y40.CLK     Tas                   0.289   Inst_camctlB/initFb<1>
                                                       lut4033_1153
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      3.795ns (1.142ns logic, 2.653ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/subState_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.663ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/subState_1 to Inst_camctlB/Inst_TWICtl/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y33.CQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/subState<1>
                                                       Inst_camctlB/Inst_TWICtl/subState_1
    SLICE_X23Y32.C5      net (fanout=7)        0.407   Inst_camctlB/Inst_TWICtl/subState<1>
    SLICE_X23Y32.C       Tilo                  0.259   lut3837_1015
                                                       lut3837_1015
    SLICE_X22Y40.B1      net (fanout=18)       1.701   lut3837_1015
    SLICE_X22Y40.B       Tilo                  0.203   Inst_camctlB/initFb<1>
                                                       lut4031_1151
    SLICE_X22Y40.A3      net (fanout=1)        0.413   lut4031_1151
    SLICE_X22Y40.CLK     Tas                   0.289   Inst_camctlB/initFb<1>
                                                       lut4033_1153
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      3.663ns (1.142ns logic, 2.521ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.618ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.233 - 0.258)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 to Inst_camctlB/Inst_TWICtl/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y33.BQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    SLICE_X25Y34.D2      net (fanout=26)       0.817   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    SLICE_X25Y34.DMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut3978_1115
    SLICE_X22Y40.B3      net (fanout=11)       1.192   lut3978_1115
    SLICE_X22Y40.B       Tilo                  0.203   Inst_camctlB/initFb<1>
                                                       lut4031_1151
    SLICE_X22Y40.A3      net (fanout=1)        0.413   lut4031_1151
    SLICE_X22Y40.CLK     Tas                   0.289   Inst_camctlB/initFb<1>
                                                       lut4033_1153
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      3.618ns (1.196ns logic, 2.422ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Mram_CamInitRAM33 (RAM)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.454ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Mram_CamInitRAM33 to Inst_camctlB/Inst_TWICtl/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y41.D       Tshcko                0.867   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X23Y35.D5      net (fanout=6)        0.802   Inst_camctlB/_n0130<32>
    SLICE_X23Y35.DMUX    Tilo                  0.313   lut3954_1098
                                                       lut4030_1150
    SLICE_X22Y40.B6      net (fanout=1)        0.567   lut4030_1150
    SLICE_X22Y40.B       Tilo                  0.203   Inst_camctlB/initFb<1>
                                                       lut4031_1151
    SLICE_X22Y40.A3      net (fanout=1)        0.413   lut4031_1151
    SLICE_X22Y40.CLK     Tas                   0.289   Inst_camctlB/initFb<1>
                                                       lut4033_1153
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      3.454ns (1.672ns logic, 1.782ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.302ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 to Inst_camctlB/Inst_TWICtl/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y34.CQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    SLICE_X25Y34.D1      net (fanout=23)       0.501   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    SLICE_X25Y34.DMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut3978_1115
    SLICE_X22Y40.B3      net (fanout=11)       1.192   lut3978_1115
    SLICE_X22Y40.B       Tilo                  0.203   Inst_camctlB/initFb<1>
                                                       lut4031_1151
    SLICE_X22Y40.A3      net (fanout=1)        0.413   lut4031_1151
    SLICE_X22Y40.CLK     Tas                   0.289   Inst_camctlB/initFb<1>
                                                       lut4033_1153
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      3.302ns (1.196ns logic, 2.106ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.246ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.233 - 0.249)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd1 to Inst_camctlB/Inst_TWICtl/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y41.DMUX    Tshcko                0.461   lut2318_523
                                                       Inst_camctlB/state_FSM_FFd1
    SLICE_X23Y35.D3      net (fanout=28)       1.000   Inst_camctlB/state_FSM_FFd1
    SLICE_X23Y35.DMUX    Tilo                  0.313   lut3954_1098
                                                       lut4030_1150
    SLICE_X22Y40.B6      net (fanout=1)        0.567   lut4030_1150
    SLICE_X22Y40.B       Tilo                  0.203   Inst_camctlB/initFb<1>
                                                       lut4031_1151
    SLICE_X22Y40.A3      net (fanout=1)        0.413   lut4031_1151
    SLICE_X22Y40.CLK     Tas                   0.289   Inst_camctlB/initFb<1>
                                                       lut4033_1153
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      3.246ns (1.266ns logic, 1.980ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_5 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.113ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_5 to Inst_camctlB/Inst_TWICtl/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_5
    SLICE_X23Y32.B1      net (fanout=3)        0.700   Inst_camctlB/Inst_TWICtl/sclCnt<5>
    SLICE_X23Y32.B       Tilo                  0.259   lut3837_1015
                                                       lut3826_1010
    SLICE_X22Y40.B5      net (fanout=16)       0.858   lut3826_1010
    SLICE_X22Y40.B       Tilo                  0.203   Inst_camctlB/initFb<1>
                                                       lut4031_1151
    SLICE_X22Y40.A3      net (fanout=1)        0.413   lut4031_1151
    SLICE_X22Y40.CLK     Tas                   0.289   Inst_camctlB/initFb<1>
                                                       lut4033_1153
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      3.113ns (1.142ns logic, 1.971ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.090ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_3 to Inst_camctlB/Inst_TWICtl/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.BMUX    Tshcko                0.461   Inst_camctlB/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_3
    SLICE_X23Y32.B2      net (fanout=2)        0.607   Inst_camctlB/Inst_TWICtl/sclCnt<3>
    SLICE_X23Y32.B       Tilo                  0.259   lut3837_1015
                                                       lut3826_1010
    SLICE_X22Y40.B5      net (fanout=16)       0.858   lut3826_1010
    SLICE_X22Y40.B       Tilo                  0.203   Inst_camctlB/initFb<1>
                                                       lut4031_1151
    SLICE_X22Y40.A3      net (fanout=1)        0.413   lut4031_1151
    SLICE_X22Y40.CLK     Tas                   0.289   Inst_camctlB/initFb<1>
                                                       lut4033_1153
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      3.090ns (1.212ns logic, 1.878ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.015ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_0 to Inst_camctlB/Inst_TWICtl/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y33.AMUX    Tshcko                0.488   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_0
    SLICE_X23Y32.B3      net (fanout=4)        0.505   Inst_camctlB/Inst_TWICtl/sclCnt<0>
    SLICE_X23Y32.B       Tilo                  0.259   lut3837_1015
                                                       lut3826_1010
    SLICE_X22Y40.B5      net (fanout=16)       0.858   lut3826_1010
    SLICE_X22Y40.B       Tilo                  0.203   Inst_camctlB/initFb<1>
                                                       lut4031_1151
    SLICE_X22Y40.A3      net (fanout=1)        0.413   lut4031_1151
    SLICE_X22Y40.CLK     Tas                   0.289   Inst_camctlB/initFb<1>
                                                       lut4033_1153
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      3.015ns (1.239ns logic, 1.776ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.969ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_4 to Inst_camctlB/Inst_TWICtl/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y33.CQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_4
    SLICE_X23Y32.B4      net (fanout=3)        0.500   Inst_camctlB/Inst_TWICtl/sclCnt<4>
    SLICE_X23Y32.B       Tilo                  0.259   lut3837_1015
                                                       lut3826_1010
    SLICE_X22Y40.B5      net (fanout=16)       0.858   lut3826_1010
    SLICE_X22Y40.B       Tilo                  0.203   Inst_camctlB/initFb<1>
                                                       lut4031_1151
    SLICE_X22Y40.A3      net (fanout=1)        0.413   lut4031_1151
    SLICE_X22Y40.CLK     Tas                   0.289   Inst_camctlB/initFb<1>
                                                       lut4033_1153
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      2.969ns (1.198ns logic, 1.771ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.832ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_2 to Inst_camctlB/Inst_TWICtl/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y33.BQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_2
    SLICE_X23Y32.B5      net (fanout=3)        0.363   Inst_camctlB/Inst_TWICtl/sclCnt<2>
    SLICE_X23Y32.B       Tilo                  0.259   lut3837_1015
                                                       lut3826_1010
    SLICE_X22Y40.B5      net (fanout=16)       0.858   lut3826_1010
    SLICE_X22Y40.B       Tilo                  0.203   Inst_camctlB/initFb<1>
                                                       lut4031_1151
    SLICE_X22Y40.A3      net (fanout=1)        0.413   lut4031_1151
    SLICE_X22Y40.CLK     Tas                   0.289   Inst_camctlB/initFb<1>
                                                       lut4033_1153
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      2.832ns (1.198ns logic, 1.634ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.754ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_1 to Inst_camctlB/Inst_TWICtl/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y33.AQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_1
    SLICE_X23Y32.B6      net (fanout=4)        0.285   Inst_camctlB/Inst_TWICtl/sclCnt<1>
    SLICE_X23Y32.B       Tilo                  0.259   lut3837_1015
                                                       lut3826_1010
    SLICE_X22Y40.B5      net (fanout=16)       0.858   lut3826_1010
    SLICE_X22Y40.B       Tilo                  0.203   Inst_camctlB/initFb<1>
                                                       lut4031_1151
    SLICE_X22Y40.A3      net (fanout=1)        0.413   lut4031_1151
    SLICE_X22Y40.CLK     Tas                   0.289   Inst_camctlB/initFb<1>
                                                       lut4033_1153
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      2.754ns (1.198ns logic, 1.556ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.450ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.233 - 0.258)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 to Inst_camctlB/Inst_TWICtl/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y33.CQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    SLICE_X22Y40.B4      net (fanout=34)       1.154   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    SLICE_X22Y40.B       Tilo                  0.203   Inst_camctlB/initFb<1>
                                                       lut4031_1151
    SLICE_X22Y40.A3      net (fanout=1)        0.413   lut4031_1151
    SLICE_X22Y40.CLK     Tas                   0.289   Inst_camctlB/initFb<1>
                                                       lut4033_1153
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      2.450ns (0.883ns logic, 1.567ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Mram_CamInitRAM15 (SLICE_X44Y25.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.302ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlA/regData1_6 (FF)
  Destination:          Inst_camctlA/Mram_CamInitRAM15 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.306ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlA/regData1_6 to Inst_camctlA/Mram_CamInitRAM15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y25.CQ      Tcko                  0.200   Inst_camctlA/initFb<15>
                                                       Inst_camctlA/regData1_6
    SLICE_X44Y25.AX      net (fanout=1)        0.226   Inst_camctlA/initFb<14>
    SLICE_X44Y25.CLK     Tdh         (-Th)     0.120   Inst_camctlA/_n0130<31>
                                                       Inst_camctlA/Mram_CamInitRAM15
    -------------------------------------------------  ---------------------------
    Total                                      0.306ns (0.080ns logic, 0.226ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Mram_CamInitRAM8 (SLICE_X44Y24.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.323ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlA/Inst_TWICtl/dataByte_7 (FF)
  Destination:          Inst_camctlA/Mram_CamInitRAM8 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.323ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlA/Inst_TWICtl/dataByte_7 to Inst_camctlA/Mram_CamInitRAM8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y25.CQ      Tcko                  0.198   Inst_camctlA/initFb<7>
                                                       Inst_camctlA/Inst_TWICtl/dataByte_7
    SLICE_X44Y24.DI      net (fanout=3)        0.127   Inst_camctlA/initFb<7>
    SLICE_X44Y24.CLK     Tdh         (-Th)     0.002   Inst_camctlA/_n0130<7>
                                                       Inst_camctlA/Mram_CamInitRAM8
    -------------------------------------------------  ---------------------------
    Total                                      0.323ns (0.196ns logic, 0.127ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Mram_CamInitRAM16 (SLICE_X18Y44.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlB/regData1_7 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM16 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlB/regData1_7 to Inst_camctlB/Mram_CamInitRAM16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y45.DQ      Tcko                  0.234   Inst_camctlB/initFb<15>
                                                       Inst_camctlB/regData1_7
    SLICE_X18Y44.BX      net (fanout=1)        0.218   Inst_camctlB/initFb<15>
    SLICE_X18Y44.CLK     Tdh         (-Th)     0.111   Inst_camctlB/_n0130<31>
                                                       Inst_camctlB/Mram_CamInitRAM16
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.123ns logic, 0.218ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X19Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X12Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlA/Inst_TWICtl/dSda/CLK0
  Logical resource: Inst_camctlA/Inst_TWICtl/dSda/CLK0
  Location pin: ILOGIC_X16Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlA/Inst_TWICtl/dScl/CLK0
  Logical resource: Inst_camctlA/Inst_TWICtl/dScl/CLK0
  Location pin: ILOGIC_X17Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlB/Inst_TWICtl/dSda/CLK0
  Logical resource: Inst_camctlB/Inst_TWICtl/dSda/CLK0
  Location pin: ILOGIC_X10Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlB/Inst_TWICtl/dScl/CLK0
  Logical resource: Inst_camctlB/Inst_TWICtl/dScl/CLK0
  Location pin: ILOGIC_X10Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<8>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM4/CLK
  Location pin: SLICE_X18Y43.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<8>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM2/CLK
  Location pin: SLICE_X18Y43.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<8>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM3/CLK
  Location pin: SLICE_X18Y43.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<8>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM7/CLK
  Location pin: SLICE_X18Y43.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<8>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM5/CLK
  Location pin: SLICE_X18Y43.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<8>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM6/CLK
  Location pin: SLICE_X18Y43.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<8>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM8/CLK
  Location pin: SLICE_X18Y43.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<8>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM9/CLK
  Location pin: SLICE_X18Y43.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM17/CLK
  Location pin: SLICE_X18Y44.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM15/CLK
  Location pin: SLICE_X18Y44.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM16/CLK
  Location pin: SLICE_X18Y44.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM23/CLK
  Location pin: SLICE_X18Y44.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM24/CLK
  Location pin: SLICE_X18Y44.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM25/CLK
  Location pin: SLICE_X18Y44.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM31/CLK
  Location pin: SLICE_X18Y44.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM32/CLK
  Location pin: SLICE_X18Y44.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM1/CLK
  Location pin: SLICE_X22Y41.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM18/CLK
  Location pin: SLICE_X22Y41.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM19/CLK
  Location pin: SLICE_X22Y41.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM27/CLK
  Location pin: SLICE_X22Y41.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM26/CLK
  Location pin: SLICE_X22Y41.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM28/CLK
  Location pin: SLICE_X22Y41.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM29/CLK
  Location pin: SLICE_X22Y41.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM33/CLK
  Location pin: SLICE_X22Y41.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<21>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM10/CLK
  Location pin: SLICE_X22Y43.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<21>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM11/CLK
  Location pin: SLICE_X22Y43.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<21>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM14/CLK
  Location pin: SLICE_X22Y43.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<21>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM12/CLK
  Location pin: SLICE_X22Y43.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<21>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM13/CLK
  Location pin: SLICE_X22Y43.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<21>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM20/CLK
  Location pin: SLICE_X22Y43.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<21>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM21/CLK
  Location pin: SLICE_X22Y43.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<21>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM22/CLK
  Location pin: SLICE_X22Y43.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<29>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM30/CLK
  Location pin: SLICE_X26Y43.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<28>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM29/CLK
  Location pin: SLICE_X38Y25.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM17/CLK
  Location pin: SLICE_X44Y22.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM18/CLK
  Location pin: SLICE_X44Y22.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM19/CLK
  Location pin: SLICE_X44Y22.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM27/CLK
  Location pin: SLICE_X44Y22.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM25/CLK
  Location pin: SLICE_X44Y22.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM26/CLK
  Location pin: SLICE_X44Y22.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM28/CLK
  Location pin: SLICE_X44Y22.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM33/CLK
  Location pin: SLICE_X44Y22.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM1/CLK
  Location pin: SLICE_X44Y24.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM4/CLK
  Location pin: SLICE_X44Y24.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM2/CLK
  Location pin: SLICE_X44Y24.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM3/CLK
  Location pin: SLICE_X44Y24.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM7/CLK
  Location pin: SLICE_X44Y24.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM5/CLK
  Location pin: SLICE_X44Y24.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM6/CLK
  Location pin: SLICE_X44Y24.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM8/CLK
  Location pin: SLICE_X44Y24.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM15/CLK
  Location pin: SLICE_X44Y25.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM16/CLK
  Location pin: SLICE_X44Y25.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM22/CLK
  Location pin: SLICE_X44Y25.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM23/CLK
  Location pin: SLICE_X44Y25.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM24/CLK
  Location pin: SLICE_X44Y25.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM30/CLK
  Location pin: SLICE_X44Y25.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM31/CLK
  Location pin: SLICE_X44Y25.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM32/CLK
  Location pin: SLICE_X44Y25.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM9/CLK
  Location pin: SLICE_X44Y26.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM10/CLK
  Location pin: SLICE_X44Y26.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM11/CLK
  Location pin: SLICE_X44Y26.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM14/CLK
  Location pin: SLICE_X44Y26.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM12/CLK
  Location pin: SLICE_X44Y26.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM13/CLK
  Location pin: SLICE_X44Y26.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM20/CLK
  Location pin: SLICE_X44Y26.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM21/CLK
  Location pin: SLICE_X44Y26.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<3>/CLK
  Logical resource: Inst_camctlB/rstCnt_0/CK
  Location pin: SLICE_X36Y45.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<3>/CLK
  Logical resource: Inst_camctlB/rstCnt_1/CK
  Location pin: SLICE_X36Y45.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<3>/CLK
  Logical resource: Inst_camctlB/rstCnt_2/CK
  Location pin: SLICE_X36Y45.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<3>/CLK
  Logical resource: Inst_camctlB/rstCnt_3/CK
  Location pin: SLICE_X36Y45.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<7>/CLK
  Logical resource: Inst_camctlB/rstCnt_4/CK
  Location pin: SLICE_X36Y46.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<7>/CLK
  Logical resource: Inst_camctlB/rstCnt_5/CK
  Location pin: SLICE_X36Y46.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<7>/CLK
  Logical resource: Inst_camctlB/rstCnt_6/CK
  Location pin: SLICE_X36Y46.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<7>/CLK
  Logical resource: Inst_camctlB/rstCnt_7/CK
  Location pin: SLICE_X36Y46.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<11>/CLK
  Logical resource: Inst_camctlB/rstCnt_8/CK
  Location pin: SLICE_X36Y47.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<11>/CLK
  Logical resource: Inst_camctlB/rstCnt_9/CK
  Location pin: SLICE_X36Y47.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<11>/CLK
  Logical resource: Inst_camctlB/rstCnt_10/CK
  Location pin: SLICE_X36Y47.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<11>/CLK
  Logical resource: Inst_camctlB/rstCnt_11/CK
  Location pin: SLICE_X36Y47.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<15>/CLK
  Logical resource: Inst_camctlB/rstCnt_12/CK
  Location pin: SLICE_X36Y48.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<15>/CLK
  Logical resource: Inst_camctlB/rstCnt_13/CK
  Location pin: SLICE_X36Y48.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<15>/CLK
  Logical resource: Inst_camctlB/rstCnt_14/CK
  Location pin: SLICE_X36Y48.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<15>/CLK
  Logical resource: Inst_camctlB/rstCnt_15/CK
  Location pin: SLICE_X36Y48.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<19>/CLK
  Logical resource: Inst_camctlB/rstCnt_16/CK
  Location pin: SLICE_X36Y49.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<19>/CLK
  Logical resource: Inst_camctlB/rstCnt_17/CK
  Location pin: SLICE_X36Y49.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<19>/CLK
  Logical resource: Inst_camctlB/rstCnt_18/CK
  Location pin: SLICE_X36Y49.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<19>/CLK
  Logical resource: Inst_camctlB/rstCnt_19/CK
  Location pin: SLICE_X36Y49.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/Mcompar_rstCnt[21]_PWR_156_o_LessThan_5_o_cy<4>_rt_1/CLK
  Logical resource: Inst_camctlB/rstCnt_20/CK
  Location pin: SLICE_X36Y50.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/Mcompar_rstCnt[21]_PWR_156_o_LessThan_5_o_cy<4>_rt_1/CLK
  Logical resource: Inst_camctlB/rstCnt_21/CK
  Location pin: SLICE_X36Y50.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/state_FSM_FFd3/CLK
  Logical resource: Inst_camctlB/state_FSM_FFd2/CK
  Location pin: SLICE_X16Y41.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/state_FSM_FFd3/CLK
  Logical resource: Inst_camctlB/state_FSM_FFd3/CK
  Location pin: SLICE_X16Y41.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/Inst_TWICtl/DONE_O/CLK
  Logical resource: Inst_camctlB/Inst_TWICtl/DONE_O/CK
  Location pin: SLICE_X20Y33.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/Inst_TWICtl/addrNData/CLK
  Logical resource: Inst_camctlB/Inst_TWICtl/addrNData/CK
  Location pin: SLICE_X20Y34.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/RST_O/CLK
  Logical resource: Inst_camctlB/RST_O/CK
  Location pin: SLICE_X36Y42.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 0.926ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: Inst_SysCon/pllout_xs
--------------------------------------------------------------------------------
Slack: 2.131ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 5.926ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.260ns
  Low pulse: 4.630ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 5.926ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 7.408ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 7.408ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y1.CLKFBOUT
  Clock network: Inst_SysCon/intfb
--------------------------------------------------------------------------------
Slack: 7.530ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/clkout1_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_recfg/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: Inst_SysCon/Inst_dcm_recfg/clkfx
--------------------------------------------------------------------------------
Slack: 43.370ns (max period limit - period)
  Period: 9.260ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 43.370ns (max period limit - period)
  Period: 9.260ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y1.CLKFBOUT
  Clock network: Inst_SysCon/intfb
--------------------------------------------------------------------------------
Slack: 315.370ns (max period limit - period)
  Period: 4.630ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 319.074ns (max period limit - period)
  Period: 0.926ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: Inst_SysCon/pllout_xs
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x_180"         TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (1 component switching limit error)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x_180"
        TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: -0.249ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: ddr2clk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x" TS_CLK_I *         10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (1 component switching limit error)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x" TS_CLK_I *
        10 HIGH 50%;
--------------------------------------------------------------------------------
Slack: -0.249ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: ddr2clk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP 
"Inst_SysCon_mcb_drp_clk_bfg"         TS_CLK_I * 1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13229 paths analyzed, 1242 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.583ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (SLICE_X30Y105.CE), 40 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.430ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.453 - 0.504)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.UOREFRSHFLAGTmcbcko_UOREFRSHFLAG  0.500   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X21Y95.D3      net (fanout=8)        3.416   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/uo_refrsh_flag
    SLICE_X21Y95.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut5779_436
    SLICE_X27Y104.B3     net (fanout=3)        1.377   lut5779_436
    SLICE_X27Y104.BMUX   Tilo                  0.313   lut6078_1997
                                                       lut7747_2458
    SLICE_X29Y105.A6     net (fanout=1)        0.464   lut7747_2458
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      7.430ns (1.662ns logic, 5.768ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.490ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.453 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y111.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
    SLICE_X21Y95.D4      net (fanout=22)       2.568   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
    SLICE_X21Y95.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut5779_436
    SLICE_X27Y104.B3     net (fanout=3)        1.377   lut5779_436
    SLICE_X27Y104.BMUX   Tilo                  0.313   lut6078_1997
                                                       lut7747_2458
    SLICE_X29Y105.A6     net (fanout=1)        0.464   lut7747_2458
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      6.490ns (1.570ns logic, 4.920ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.937ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.234 - 0.258)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y111.AQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    SLICE_X40Y109.A1     net (fanout=16)       1.010   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
    SLICE_X40Y109.A      Tilo                  0.205   lut5774_1958
                                                       lut5774_1958
    SLICE_X33Y104.B1     net (fanout=1)        1.195   lut5774_1958
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      5.937ns (1.814ns logic, 4.123ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.871ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.234 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y109.AQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_4
    SLICE_X40Y109.A2     net (fanout=1)        1.000   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<4>
    SLICE_X40Y109.A      Tilo                  0.205   lut5774_1958
                                                       lut5774_1958
    SLICE_X33Y104.B1     net (fanout=1)        1.195   lut5774_1958
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      5.871ns (1.758ns logic, 4.113ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.666ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.234 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y109.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_5
    SLICE_X40Y109.A4     net (fanout=1)        0.795   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
    SLICE_X40Y109.A      Tilo                  0.205   lut5774_1958
                                                       lut5774_1958
    SLICE_X33Y104.B1     net (fanout=1)        1.195   lut5774_1958
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      5.666ns (1.758ns logic, 3.908ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.533ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.234 - 0.258)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y111.BQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5
    SLICE_X40Y109.A5     net (fanout=13)       0.606   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<5>
    SLICE_X40Y109.A      Tilo                  0.205   lut5774_1958
                                                       lut5774_1958
    SLICE_X33Y104.B1     net (fanout=1)        1.195   lut5774_1958
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      5.533ns (1.814ns logic, 3.719ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.267ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.234 - 0.258)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y111.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    SLICE_X37Y107.A2     net (fanout=19)       0.938   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
    SLICE_X37Y107.A      Tilo                  0.259   lut5775_1959
                                                       lut5775_1959
    SLICE_X33Y104.B5     net (fanout=1)        0.599   lut5775_1959
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      5.267ns (1.812ns logic, 3.455ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.117ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.453 - 0.498)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y114.AQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    SLICE_X31Y106.D3     net (fanout=10)       1.230   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<5>
    SLICE_X31Y106.DMUX   Tilo                  0.313   lut6125_2016
                                                       lut6125_2016
    SLICE_X30Y102.B5     net (fanout=1)        0.725   lut6125_2016
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      5.117ns (1.553ns logic, 3.564ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.024ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.453 - 0.498)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y114.CQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    SLICE_X31Y105.C1     net (fanout=13)       1.081   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
    SLICE_X31Y105.C      Tilo                  0.259   lut6126_2017
                                                       lut6126_2017
    SLICE_X30Y102.B1     net (fanout=1)        0.835   lut6126_2017
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      5.024ns (1.499ns logic, 3.525ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.002ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.453 - 0.500)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y112.AQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0
    SLICE_X31Y105.C2     net (fanout=13)       1.059   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<0>
    SLICE_X31Y105.C      Tilo                  0.259   lut6126_2017
                                                       lut6126_2017
    SLICE_X30Y102.B1     net (fanout=1)        0.835   lut6126_2017
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      5.002ns (1.499ns logic, 3.503ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.007ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.234 - 0.258)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y111.AQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2
    SLICE_X37Y107.A5     net (fanout=20)       0.678   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<2>
    SLICE_X37Y107.A      Tilo                  0.259   lut5775_1959
                                                       lut5775_1959
    SLICE_X33Y104.B5     net (fanout=1)        0.599   lut5775_1959
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      5.007ns (1.812ns logic, 3.195ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.962ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.453 - 0.499)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y113.CQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6
    SLICE_X31Y106.D1     net (fanout=8)        1.075   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
    SLICE_X31Y106.DMUX   Tilo                  0.313   lut6125_2016
                                                       lut6125_2016
    SLICE_X30Y102.B5     net (fanout=1)        0.725   lut6125_2016
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      4.962ns (1.553ns logic, 3.409ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.981ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.234 - 0.258)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y110.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1
    SLICE_X33Y104.B2     net (fanout=21)       1.493   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<1>
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      4.981ns (1.570ns logic, 3.411ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.861ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.453 - 0.498)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.AQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2
    SLICE_X31Y105.C5     net (fanout=13)       0.974   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<2>
    SLICE_X31Y105.C      Tilo                  0.259   lut6126_2017
                                                       lut6126_2017
    SLICE_X30Y102.B1     net (fanout=1)        0.835   lut6126_2017
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      4.861ns (1.443ns logic, 3.418ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.831ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.234 - 0.250)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y106.DQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3
    SLICE_X37Y107.A3     net (fanout=1)        0.502   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
    SLICE_X37Y107.A      Tilo                  0.259   lut5775_1959
                                                       lut5775_1959
    SLICE_X33Y104.B5     net (fanout=1)        0.599   lut5775_1959
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      4.831ns (1.812ns logic, 3.019ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.838ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y105.AQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    SLICE_X31Y105.C4     net (fanout=1)        0.895   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<0>
    SLICE_X31Y105.C      Tilo                  0.259   lut6126_2017
                                                       lut6126_2017
    SLICE_X30Y102.B1     net (fanout=1)        0.835   lut6126_2017
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      4.838ns (1.499ns logic, 3.339ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.813ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.234 - 0.250)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y106.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_2
    SLICE_X37Y107.A4     net (fanout=1)        0.484   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<2>
    SLICE_X37Y107.A      Tilo                  0.259   lut5775_1959
                                                       lut5775_1959
    SLICE_X33Y104.B5     net (fanout=1)        0.599   lut5775_1959
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      4.813ns (1.812ns logic, 3.001ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.732ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.453 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y105.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    SLICE_X31Y106.D4     net (fanout=1)        0.901   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<5>
    SLICE_X31Y106.DMUX   Tilo                  0.313   lut6125_2016
                                                       lut6125_2016
    SLICE_X30Y102.B5     net (fanout=1)        0.725   lut6125_2016
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      4.732ns (1.497ns logic, 3.235ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.717ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.234 - 0.258)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y110.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0
    SLICE_X33Y104.B4     net (fanout=20)       1.229   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<0>
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      4.717ns (1.570ns logic, 3.147ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.706ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.453 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y105.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    SLICE_X31Y106.D5     net (fanout=1)        0.875   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
    SLICE_X31Y106.DMUX   Tilo                  0.313   lut6125_2016
                                                       lut6125_2016
    SLICE_X30Y102.B5     net (fanout=1)        0.725   lut6125_2016
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      4.706ns (1.497ns logic, 3.209ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.613ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.453 - 0.507)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_2
    SLICE_X27Y104.B2     net (fanout=58)       2.344   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X27Y104.BMUX   Tilo                  0.313   lut6078_1997
                                                       lut7747_2458
    SLICE_X29Y105.A6     net (fanout=1)        0.464   lut7747_2458
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      4.613ns (1.294ns logic, 3.319ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.578ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.453 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y105.AQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4
    SLICE_X31Y105.C6     net (fanout=1)        0.691   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<4>
    SLICE_X31Y105.C      Tilo                  0.259   lut6126_2017
                                                       lut6126_2017
    SLICE_X30Y102.B1     net (fanout=1)        0.835   lut6126_2017
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      4.578ns (1.443ns logic, 3.135ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.550ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.453 - 0.506)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y94.BQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done
    SLICE_X21Y95.D5      net (fanout=6)        0.589   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done
    SLICE_X21Y95.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut5779_436
    SLICE_X27Y104.B3     net (fanout=3)        1.377   lut5779_436
    SLICE_X27Y104.BMUX   Tilo                  0.313   lut6078_1997
                                                       lut7747_2458
    SLICE_X29Y105.A6     net (fanout=1)        0.464   lut7747_2458
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      4.550ns (1.609ns logic, 2.941ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.468ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.453 - 0.507)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y95.AQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_3
    SLICE_X23Y105.D1     net (fanout=43)       1.968   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X23Y105.D      Tilo                  0.259   lut5778_1962
                                                       lut5778_1962
    SLICE_X29Y105.A4     net (fanout=2)        0.693   lut5778_1962
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      4.468ns (1.296ns logic, 3.172ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.386ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.453 - 0.507)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_2
    SLICE_X29Y105.C1     net (fanout=58)       1.978   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      4.386ns (1.294ns logic, 3.092ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.394ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y105.CQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    SLICE_X31Y105.C3     net (fanout=1)        0.451   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<2>
    SLICE_X31Y105.C      Tilo                  0.259   lut6126_2017
                                                       lut6126_2017
    SLICE_X30Y102.B1     net (fanout=1)        0.835   lut6126_2017
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      4.394ns (1.499ns logic, 2.895ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.235ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.453 - 0.507)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y95.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4_3
    SLICE_X23Y105.D3     net (fanout=51)       1.735   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X23Y105.D      Tilo                  0.259   lut5778_1962
                                                       lut5778_1962
    SLICE_X29Y105.A4     net (fanout=2)        0.693   lut5778_1962
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      4.235ns (1.296ns logic, 2.939ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.224ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.453 - 0.507)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_2
    SLICE_X29Y105.C2     net (fanout=47)       1.816   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      4.224ns (1.294ns logic, 2.930ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.193ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.234 - 0.250)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y106.AQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0
    SLICE_X33Y104.B3     net (fanout=1)        0.722   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<0>
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      4.193ns (1.553ns logic, 2.640ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.106ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.453 - 0.507)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6_2
    SLICE_X29Y105.C4     net (fanout=53)       1.698   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      4.106ns (1.294ns logic, 2.812ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.111ns (Levels of Logic = 2)
  Clock Path Skew:      -0.045ns (0.453 - 0.498)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    SLICE_X30Y102.B6     net (fanout=15)       1.318   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<3>
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      4.111ns (1.184ns logic, 2.927ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.102ns (Levels of Logic = 2)
  Clock Path Skew:      -0.047ns (0.453 - 0.500)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y112.BQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1
    SLICE_X30Y102.B4     net (fanout=13)       1.253   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<1>
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      4.102ns (1.240ns logic, 2.862ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.012ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.234 - 0.250)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y106.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1
    SLICE_X33Y104.B6     net (fanout=1)        0.541   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<1>
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      4.012ns (1.553ns logic, 2.459ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.928ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.453 - 0.507)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6_2
    SLICE_X27Y104.B4     net (fanout=53)       1.659   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X27Y104.BMUX   Tilo                  0.313   lut6078_1997
                                                       lut7747_2458
    SLICE_X29Y105.A6     net (fanout=1)        0.464   lut7747_2458
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      3.928ns (1.294ns logic, 2.634ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.826ns (Levels of Logic = 2)
  Clock Path Skew:      -0.053ns (0.453 - 0.506)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y94.BQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X29Y105.C3     net (fanout=34)       1.401   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      3.826ns (1.311ns logic, 2.515ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.692ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y105.DQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    SLICE_X30Y102.B2     net (fanout=1)        0.843   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      3.692ns (1.240ns logic, 2.452ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.605ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.453 - 0.507)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_2
    SLICE_X27Y104.B5     net (fanout=47)       1.336   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X27Y104.BMUX   Tilo                  0.313   lut6078_1997
                                                       lut7747_2458
    SLICE_X29Y105.A6     net (fanout=1)        0.464   lut7747_2458
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      3.605ns (1.294ns logic, 2.311ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y105.BQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1
    SLICE_X30Y102.B3     net (fanout=1)        0.736   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<1>
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (1.240ns logic, 2.345ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.260ns (Levels of Logic = 1)
  Clock Path Skew:      -0.054ns (0.453 - 0.507)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1_3
    SLICE_X29Y105.A2     net (fanout=51)       1.768   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      3.260ns (0.981ns logic, 2.279ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.216ns (Levels of Logic = 1)
  Clock Path Skew:      -0.053ns (0.453 - 0.506)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y94.BQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done
    SLICE_X29Y105.A5     net (fanout=6)        1.668   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (1.037ns logic, 2.179ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (SLICE_X30Y105.CE), 40 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.394ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.453 - 0.504)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.UOREFRSHFLAGTmcbcko_UOREFRSHFLAG  0.500   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X21Y95.D3      net (fanout=8)        3.416   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/uo_refrsh_flag
    SLICE_X21Y95.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut5779_436
    SLICE_X27Y104.B3     net (fanout=3)        1.377   lut5779_436
    SLICE_X27Y104.BMUX   Tilo                  0.313   lut6078_1997
                                                       lut7747_2458
    SLICE_X29Y105.A6     net (fanout=1)        0.464   lut7747_2458
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      7.394ns (1.626ns logic, 5.768ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.454ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.453 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y111.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
    SLICE_X21Y95.D4      net (fanout=22)       2.568   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
    SLICE_X21Y95.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut5779_436
    SLICE_X27Y104.B3     net (fanout=3)        1.377   lut5779_436
    SLICE_X27Y104.BMUX   Tilo                  0.313   lut6078_1997
                                                       lut7747_2458
    SLICE_X29Y105.A6     net (fanout=1)        0.464   lut7747_2458
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      6.454ns (1.534ns logic, 4.920ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.901ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.234 - 0.258)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y111.AQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    SLICE_X40Y109.A1     net (fanout=16)       1.010   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
    SLICE_X40Y109.A      Tilo                  0.205   lut5774_1958
                                                       lut5774_1958
    SLICE_X33Y104.B1     net (fanout=1)        1.195   lut5774_1958
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      5.901ns (1.778ns logic, 4.123ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.835ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.234 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y109.AQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_4
    SLICE_X40Y109.A2     net (fanout=1)        1.000   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<4>
    SLICE_X40Y109.A      Tilo                  0.205   lut5774_1958
                                                       lut5774_1958
    SLICE_X33Y104.B1     net (fanout=1)        1.195   lut5774_1958
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      5.835ns (1.722ns logic, 4.113ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.630ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.234 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y109.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_5
    SLICE_X40Y109.A4     net (fanout=1)        0.795   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
    SLICE_X40Y109.A      Tilo                  0.205   lut5774_1958
                                                       lut5774_1958
    SLICE_X33Y104.B1     net (fanout=1)        1.195   lut5774_1958
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      5.630ns (1.722ns logic, 3.908ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.497ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.234 - 0.258)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y111.BQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5
    SLICE_X40Y109.A5     net (fanout=13)       0.606   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<5>
    SLICE_X40Y109.A      Tilo                  0.205   lut5774_1958
                                                       lut5774_1958
    SLICE_X33Y104.B1     net (fanout=1)        1.195   lut5774_1958
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      5.497ns (1.778ns logic, 3.719ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.231ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.234 - 0.258)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y111.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    SLICE_X37Y107.A2     net (fanout=19)       0.938   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
    SLICE_X37Y107.A      Tilo                  0.259   lut5775_1959
                                                       lut5775_1959
    SLICE_X33Y104.B5     net (fanout=1)        0.599   lut5775_1959
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      5.231ns (1.776ns logic, 3.455ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.081ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.453 - 0.498)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y114.AQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    SLICE_X31Y106.D3     net (fanout=10)       1.230   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<5>
    SLICE_X31Y106.DMUX   Tilo                  0.313   lut6125_2016
                                                       lut6125_2016
    SLICE_X30Y102.B5     net (fanout=1)        0.725   lut6125_2016
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      5.081ns (1.517ns logic, 3.564ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.988ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.453 - 0.498)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y114.CQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    SLICE_X31Y105.C1     net (fanout=13)       1.081   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
    SLICE_X31Y105.C      Tilo                  0.259   lut6126_2017
                                                       lut6126_2017
    SLICE_X30Y102.B1     net (fanout=1)        0.835   lut6126_2017
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      4.988ns (1.463ns logic, 3.525ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.966ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.453 - 0.500)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y112.AQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0
    SLICE_X31Y105.C2     net (fanout=13)       1.059   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<0>
    SLICE_X31Y105.C      Tilo                  0.259   lut6126_2017
                                                       lut6126_2017
    SLICE_X30Y102.B1     net (fanout=1)        0.835   lut6126_2017
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      4.966ns (1.463ns logic, 3.503ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.971ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.234 - 0.258)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y111.AQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2
    SLICE_X37Y107.A5     net (fanout=20)       0.678   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<2>
    SLICE_X37Y107.A      Tilo                  0.259   lut5775_1959
                                                       lut5775_1959
    SLICE_X33Y104.B5     net (fanout=1)        0.599   lut5775_1959
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      4.971ns (1.776ns logic, 3.195ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.926ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.453 - 0.499)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y113.CQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6
    SLICE_X31Y106.D1     net (fanout=8)        1.075   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
    SLICE_X31Y106.DMUX   Tilo                  0.313   lut6125_2016
                                                       lut6125_2016
    SLICE_X30Y102.B5     net (fanout=1)        0.725   lut6125_2016
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      4.926ns (1.517ns logic, 3.409ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.945ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.234 - 0.258)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y110.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1
    SLICE_X33Y104.B2     net (fanout=21)       1.493   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<1>
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      4.945ns (1.534ns logic, 3.411ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.825ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.453 - 0.498)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.AQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2
    SLICE_X31Y105.C5     net (fanout=13)       0.974   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<2>
    SLICE_X31Y105.C      Tilo                  0.259   lut6126_2017
                                                       lut6126_2017
    SLICE_X30Y102.B1     net (fanout=1)        0.835   lut6126_2017
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      4.825ns (1.407ns logic, 3.418ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.795ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.234 - 0.250)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y106.DQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3
    SLICE_X37Y107.A3     net (fanout=1)        0.502   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
    SLICE_X37Y107.A      Tilo                  0.259   lut5775_1959
                                                       lut5775_1959
    SLICE_X33Y104.B5     net (fanout=1)        0.599   lut5775_1959
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      4.795ns (1.776ns logic, 3.019ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.802ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y105.AQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    SLICE_X31Y105.C4     net (fanout=1)        0.895   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<0>
    SLICE_X31Y105.C      Tilo                  0.259   lut6126_2017
                                                       lut6126_2017
    SLICE_X30Y102.B1     net (fanout=1)        0.835   lut6126_2017
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      4.802ns (1.463ns logic, 3.339ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.777ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.234 - 0.250)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y106.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_2
    SLICE_X37Y107.A4     net (fanout=1)        0.484   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<2>
    SLICE_X37Y107.A      Tilo                  0.259   lut5775_1959
                                                       lut5775_1959
    SLICE_X33Y104.B5     net (fanout=1)        0.599   lut5775_1959
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      4.777ns (1.776ns logic, 3.001ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.696ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.453 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y105.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    SLICE_X31Y106.D4     net (fanout=1)        0.901   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<5>
    SLICE_X31Y106.DMUX   Tilo                  0.313   lut6125_2016
                                                       lut6125_2016
    SLICE_X30Y102.B5     net (fanout=1)        0.725   lut6125_2016
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      4.696ns (1.461ns logic, 3.235ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.681ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.234 - 0.258)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y110.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0
    SLICE_X33Y104.B4     net (fanout=20)       1.229   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<0>
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      4.681ns (1.534ns logic, 3.147ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.670ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.453 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y105.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    SLICE_X31Y106.D5     net (fanout=1)        0.875   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
    SLICE_X31Y106.DMUX   Tilo                  0.313   lut6125_2016
                                                       lut6125_2016
    SLICE_X30Y102.B5     net (fanout=1)        0.725   lut6125_2016
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      4.670ns (1.461ns logic, 3.209ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.577ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.453 - 0.507)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_2
    SLICE_X27Y104.B2     net (fanout=58)       2.344   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X27Y104.BMUX   Tilo                  0.313   lut6078_1997
                                                       lut7747_2458
    SLICE_X29Y105.A6     net (fanout=1)        0.464   lut7747_2458
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      4.577ns (1.258ns logic, 3.319ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.542ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.453 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y105.AQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4
    SLICE_X31Y105.C6     net (fanout=1)        0.691   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<4>
    SLICE_X31Y105.C      Tilo                  0.259   lut6126_2017
                                                       lut6126_2017
    SLICE_X30Y102.B1     net (fanout=1)        0.835   lut6126_2017
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      4.542ns (1.407ns logic, 3.135ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.514ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.453 - 0.506)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y94.BQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done
    SLICE_X21Y95.D5      net (fanout=6)        0.589   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done
    SLICE_X21Y95.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut5779_436
    SLICE_X27Y104.B3     net (fanout=3)        1.377   lut5779_436
    SLICE_X27Y104.BMUX   Tilo                  0.313   lut6078_1997
                                                       lut7747_2458
    SLICE_X29Y105.A6     net (fanout=1)        0.464   lut7747_2458
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      4.514ns (1.573ns logic, 2.941ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.432ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.453 - 0.507)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y95.AQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_3
    SLICE_X23Y105.D1     net (fanout=43)       1.968   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X23Y105.D      Tilo                  0.259   lut5778_1962
                                                       lut5778_1962
    SLICE_X29Y105.A4     net (fanout=2)        0.693   lut5778_1962
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      4.432ns (1.260ns logic, 3.172ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.350ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.453 - 0.507)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_2
    SLICE_X29Y105.C1     net (fanout=58)       1.978   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      4.350ns (1.258ns logic, 3.092ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.358ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y105.CQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    SLICE_X31Y105.C3     net (fanout=1)        0.451   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<2>
    SLICE_X31Y105.C      Tilo                  0.259   lut6126_2017
                                                       lut6126_2017
    SLICE_X30Y102.B1     net (fanout=1)        0.835   lut6126_2017
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      4.358ns (1.463ns logic, 2.895ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.199ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.453 - 0.507)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y95.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4_3
    SLICE_X23Y105.D3     net (fanout=51)       1.735   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X23Y105.D      Tilo                  0.259   lut5778_1962
                                                       lut5778_1962
    SLICE_X29Y105.A4     net (fanout=2)        0.693   lut5778_1962
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      4.199ns (1.260ns logic, 2.939ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.188ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.453 - 0.507)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_2
    SLICE_X29Y105.C2     net (fanout=47)       1.816   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      4.188ns (1.258ns logic, 2.930ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.157ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.234 - 0.250)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y106.AQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0
    SLICE_X33Y104.B3     net (fanout=1)        0.722   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<0>
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      4.157ns (1.517ns logic, 2.640ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.070ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.453 - 0.507)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6_2
    SLICE_X29Y105.C4     net (fanout=53)       1.698   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      4.070ns (1.258ns logic, 2.812ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.075ns (Levels of Logic = 2)
  Clock Path Skew:      -0.045ns (0.453 - 0.498)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    SLICE_X30Y102.B6     net (fanout=15)       1.318   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<3>
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      4.075ns (1.148ns logic, 2.927ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.066ns (Levels of Logic = 2)
  Clock Path Skew:      -0.047ns (0.453 - 0.500)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y112.BQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1
    SLICE_X30Y102.B4     net (fanout=13)       1.253   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<1>
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      4.066ns (1.204ns logic, 2.862ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.976ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.234 - 0.250)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y106.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1
    SLICE_X33Y104.B6     net (fanout=1)        0.541   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<1>
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      3.976ns (1.517ns logic, 2.459ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.892ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.453 - 0.507)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6_2
    SLICE_X27Y104.B4     net (fanout=53)       1.659   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X27Y104.BMUX   Tilo                  0.313   lut6078_1997
                                                       lut7747_2458
    SLICE_X29Y105.A6     net (fanout=1)        0.464   lut7747_2458
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      3.892ns (1.258ns logic, 2.634ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.790ns (Levels of Logic = 2)
  Clock Path Skew:      -0.053ns (0.453 - 0.506)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y94.BQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X29Y105.C3     net (fanout=34)       1.401   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      3.790ns (1.275ns logic, 2.515ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.656ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y105.DQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    SLICE_X30Y102.B2     net (fanout=1)        0.843   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      3.656ns (1.204ns logic, 2.452ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.569ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.453 - 0.507)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_2
    SLICE_X27Y104.B5     net (fanout=47)       1.336   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X27Y104.BMUX   Tilo                  0.313   lut6078_1997
                                                       lut7747_2458
    SLICE_X29Y105.A6     net (fanout=1)        0.464   lut7747_2458
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      3.569ns (1.258ns logic, 2.311ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.549ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y105.BQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1
    SLICE_X30Y102.B3     net (fanout=1)        0.736   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<1>
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      3.549ns (1.204ns logic, 2.345ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.224ns (Levels of Logic = 1)
  Clock Path Skew:      -0.054ns (0.453 - 0.507)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1_3
    SLICE_X29Y105.A2     net (fanout=51)       1.768   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      3.224ns (0.945ns logic, 2.279ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.180ns (Levels of Logic = 1)
  Clock Path Skew:      -0.053ns (0.453 - 0.506)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y94.BQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done
    SLICE_X29Y105.A5     net (fanout=6)        1.668   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                      3.180ns (1.001ns logic, 2.179ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (SLICE_X30Y105.CE), 40 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.390ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.453 - 0.504)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.UOREFRSHFLAGTmcbcko_UOREFRSHFLAG  0.500   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X21Y95.D3      net (fanout=8)        3.416   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/uo_refrsh_flag
    SLICE_X21Y95.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut5779_436
    SLICE_X27Y104.B3     net (fanout=3)        1.377   lut5779_436
    SLICE_X27Y104.BMUX   Tilo                  0.313   lut6078_1997
                                                       lut7747_2458
    SLICE_X29Y105.A6     net (fanout=1)        0.464   lut7747_2458
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      7.390ns (1.622ns logic, 5.768ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.450ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.453 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y111.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
    SLICE_X21Y95.D4      net (fanout=22)       2.568   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
    SLICE_X21Y95.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut5779_436
    SLICE_X27Y104.B3     net (fanout=3)        1.377   lut5779_436
    SLICE_X27Y104.BMUX   Tilo                  0.313   lut6078_1997
                                                       lut7747_2458
    SLICE_X29Y105.A6     net (fanout=1)        0.464   lut7747_2458
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      6.450ns (1.530ns logic, 4.920ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.897ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.234 - 0.258)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y111.AQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    SLICE_X40Y109.A1     net (fanout=16)       1.010   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
    SLICE_X40Y109.A      Tilo                  0.205   lut5774_1958
                                                       lut5774_1958
    SLICE_X33Y104.B1     net (fanout=1)        1.195   lut5774_1958
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      5.897ns (1.774ns logic, 4.123ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.831ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.234 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y109.AQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_4
    SLICE_X40Y109.A2     net (fanout=1)        1.000   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<4>
    SLICE_X40Y109.A      Tilo                  0.205   lut5774_1958
                                                       lut5774_1958
    SLICE_X33Y104.B1     net (fanout=1)        1.195   lut5774_1958
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (1.718ns logic, 4.113ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.626ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.234 - 0.257)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y109.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_5
    SLICE_X40Y109.A4     net (fanout=1)        0.795   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
    SLICE_X40Y109.A      Tilo                  0.205   lut5774_1958
                                                       lut5774_1958
    SLICE_X33Y104.B1     net (fanout=1)        1.195   lut5774_1958
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      5.626ns (1.718ns logic, 3.908ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.493ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.234 - 0.258)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y111.BQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5
    SLICE_X40Y109.A5     net (fanout=13)       0.606   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<5>
    SLICE_X40Y109.A      Tilo                  0.205   lut5774_1958
                                                       lut5774_1958
    SLICE_X33Y104.B1     net (fanout=1)        1.195   lut5774_1958
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      5.493ns (1.774ns logic, 3.719ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.227ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.234 - 0.258)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y111.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    SLICE_X37Y107.A2     net (fanout=19)       0.938   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
    SLICE_X37Y107.A      Tilo                  0.259   lut5775_1959
                                                       lut5775_1959
    SLICE_X33Y104.B5     net (fanout=1)        0.599   lut5775_1959
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      5.227ns (1.772ns logic, 3.455ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.077ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.453 - 0.498)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y114.AQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5
    SLICE_X31Y106.D3     net (fanout=10)       1.230   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<5>
    SLICE_X31Y106.DMUX   Tilo                  0.313   lut6125_2016
                                                       lut6125_2016
    SLICE_X30Y102.B5     net (fanout=1)        0.725   lut6125_2016
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      5.077ns (1.513ns logic, 3.564ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.984ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.453 - 0.498)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y114.CQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4
    SLICE_X31Y105.C1     net (fanout=13)       1.081   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>
    SLICE_X31Y105.C      Tilo                  0.259   lut6126_2017
                                                       lut6126_2017
    SLICE_X30Y102.B1     net (fanout=1)        0.835   lut6126_2017
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      4.984ns (1.459ns logic, 3.525ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.962ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.453 - 0.500)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y112.AQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0
    SLICE_X31Y105.C2     net (fanout=13)       1.059   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<0>
    SLICE_X31Y105.C      Tilo                  0.259   lut6126_2017
                                                       lut6126_2017
    SLICE_X30Y102.B1     net (fanout=1)        0.835   lut6126_2017
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      4.962ns (1.459ns logic, 3.503ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.967ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.234 - 0.258)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y111.AQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2
    SLICE_X37Y107.A5     net (fanout=20)       0.678   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<2>
    SLICE_X37Y107.A      Tilo                  0.259   lut5775_1959
                                                       lut5775_1959
    SLICE_X33Y104.B5     net (fanout=1)        0.599   lut5775_1959
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      4.967ns (1.772ns logic, 3.195ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.922ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.453 - 0.499)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y113.CQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6
    SLICE_X31Y106.D1     net (fanout=8)        1.075   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
    SLICE_X31Y106.DMUX   Tilo                  0.313   lut6125_2016
                                                       lut6125_2016
    SLICE_X30Y102.B5     net (fanout=1)        0.725   lut6125_2016
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      4.922ns (1.513ns logic, 3.409ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.941ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.234 - 0.258)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y110.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1
    SLICE_X33Y104.B2     net (fanout=21)       1.493   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<1>
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      4.941ns (1.530ns logic, 3.411ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.821ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.453 - 0.498)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.AQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2
    SLICE_X31Y105.C5     net (fanout=13)       0.974   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<2>
    SLICE_X31Y105.C      Tilo                  0.259   lut6126_2017
                                                       lut6126_2017
    SLICE_X30Y102.B1     net (fanout=1)        0.835   lut6126_2017
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      4.821ns (1.403ns logic, 3.418ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.791ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.234 - 0.250)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y106.DQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3
    SLICE_X37Y107.A3     net (fanout=1)        0.502   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
    SLICE_X37Y107.A      Tilo                  0.259   lut5775_1959
                                                       lut5775_1959
    SLICE_X33Y104.B5     net (fanout=1)        0.599   lut5775_1959
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      4.791ns (1.772ns logic, 3.019ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.798ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y105.AQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0
    SLICE_X31Y105.C4     net (fanout=1)        0.895   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<0>
    SLICE_X31Y105.C      Tilo                  0.259   lut6126_2017
                                                       lut6126_2017
    SLICE_X30Y102.B1     net (fanout=1)        0.835   lut6126_2017
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      4.798ns (1.459ns logic, 3.339ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.773ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.234 - 0.250)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y106.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_2
    SLICE_X37Y107.A4     net (fanout=1)        0.484   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<2>
    SLICE_X37Y107.A      Tilo                  0.259   lut5775_1959
                                                       lut5775_1959
    SLICE_X33Y104.B5     net (fanout=1)        0.599   lut5775_1959
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      4.773ns (1.772ns logic, 3.001ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.692ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.453 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y105.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    SLICE_X31Y106.D4     net (fanout=1)        0.901   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<5>
    SLICE_X31Y106.DMUX   Tilo                  0.313   lut6125_2016
                                                       lut6125_2016
    SLICE_X30Y102.B5     net (fanout=1)        0.725   lut6125_2016
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      4.692ns (1.457ns logic, 3.235ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.677ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.234 - 0.258)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y110.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0
    SLICE_X33Y104.B4     net (fanout=20)       1.229   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<0>
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      4.677ns (1.530ns logic, 3.147ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.666ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.453 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y105.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    SLICE_X31Y106.D5     net (fanout=1)        0.875   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
    SLICE_X31Y106.DMUX   Tilo                  0.313   lut6125_2016
                                                       lut6125_2016
    SLICE_X30Y102.B5     net (fanout=1)        0.725   lut6125_2016
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      4.666ns (1.457ns logic, 3.209ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.573ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.453 - 0.507)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_2
    SLICE_X27Y104.B2     net (fanout=58)       2.344   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X27Y104.BMUX   Tilo                  0.313   lut6078_1997
                                                       lut7747_2458
    SLICE_X29Y105.A6     net (fanout=1)        0.464   lut7747_2458
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      4.573ns (1.254ns logic, 3.319ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.538ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.453 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y105.AQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4
    SLICE_X31Y105.C6     net (fanout=1)        0.691   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<4>
    SLICE_X31Y105.C      Tilo                  0.259   lut6126_2017
                                                       lut6126_2017
    SLICE_X30Y102.B1     net (fanout=1)        0.835   lut6126_2017
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      4.538ns (1.403ns logic, 3.135ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.510ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.453 - 0.506)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y94.BQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done
    SLICE_X21Y95.D5      net (fanout=6)        0.589   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done
    SLICE_X21Y95.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut5779_436
    SLICE_X27Y104.B3     net (fanout=3)        1.377   lut5779_436
    SLICE_X27Y104.BMUX   Tilo                  0.313   lut6078_1997
                                                       lut7747_2458
    SLICE_X29Y105.A6     net (fanout=1)        0.464   lut7747_2458
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      4.510ns (1.569ns logic, 2.941ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.428ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.453 - 0.507)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y95.AQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_3
    SLICE_X23Y105.D1     net (fanout=43)       1.968   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X23Y105.D      Tilo                  0.259   lut5778_1962
                                                       lut5778_1962
    SLICE_X29Y105.A4     net (fanout=2)        0.693   lut5778_1962
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      4.428ns (1.256ns logic, 3.172ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.346ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.453 - 0.507)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_2
    SLICE_X29Y105.C1     net (fanout=58)       1.978   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      4.346ns (1.254ns logic, 3.092ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.354ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y105.CQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    SLICE_X31Y105.C3     net (fanout=1)        0.451   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<2>
    SLICE_X31Y105.C      Tilo                  0.259   lut6126_2017
                                                       lut6126_2017
    SLICE_X30Y102.B1     net (fanout=1)        0.835   lut6126_2017
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      4.354ns (1.459ns logic, 2.895ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.195ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.453 - 0.507)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y95.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4_3
    SLICE_X23Y105.D3     net (fanout=51)       1.735   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X23Y105.D      Tilo                  0.259   lut5778_1962
                                                       lut5778_1962
    SLICE_X29Y105.A4     net (fanout=2)        0.693   lut5778_1962
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      4.195ns (1.256ns logic, 2.939ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.184ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.453 - 0.507)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_2
    SLICE_X29Y105.C2     net (fanout=47)       1.816   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      4.184ns (1.254ns logic, 2.930ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.153ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.234 - 0.250)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y106.AQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0
    SLICE_X33Y104.B3     net (fanout=1)        0.722   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<0>
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      4.153ns (1.513ns logic, 2.640ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.066ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.453 - 0.507)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6_2
    SLICE_X29Y105.C4     net (fanout=53)       1.698   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      4.066ns (1.254ns logic, 2.812ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.071ns (Levels of Logic = 2)
  Clock Path Skew:      -0.045ns (0.453 - 0.498)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3
    SLICE_X30Y102.B6     net (fanout=15)       1.318   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<3>
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      4.071ns (1.144ns logic, 2.927ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.062ns (Levels of Logic = 2)
  Clock Path Skew:      -0.047ns (0.453 - 0.500)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y112.BQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1
    SLICE_X30Y102.B4     net (fanout=13)       1.253   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<1>
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      4.062ns (1.200ns logic, 2.862ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.972ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.234 - 0.250)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y106.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1
    SLICE_X33Y104.B6     net (fanout=1)        0.541   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<1>
    SLICE_X33Y104.B      Tilo                  0.259   lut5776_1960
                                                       lut5776_1960
    SLICE_X29Y105.C5     net (fanout=3)        0.804   lut5776_1960
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      3.972ns (1.513ns logic, 2.459ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.888ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.453 - 0.507)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6_2
    SLICE_X27Y104.B4     net (fanout=53)       1.659   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X27Y104.BMUX   Tilo                  0.313   lut6078_1997
                                                       lut7747_2458
    SLICE_X29Y105.A6     net (fanout=1)        0.464   lut7747_2458
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      3.888ns (1.254ns logic, 2.634ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.786ns (Levels of Logic = 2)
  Clock Path Skew:      -0.053ns (0.453 - 0.506)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y94.BQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X29Y105.C3     net (fanout=34)       1.401   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X29Y105.CMUX   Tilo                  0.313   lut7669_2437
                                                       lut7748_2459
    SLICE_X29Y105.A1     net (fanout=1)        0.603   lut7748_2459
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      3.786ns (1.271ns logic, 2.515ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.652ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y105.DQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    SLICE_X30Y102.B2     net (fanout=1)        0.843   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      3.652ns (1.200ns logic, 2.452ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.565ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.453 - 0.507)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_2
    SLICE_X27Y104.B5     net (fanout=47)       1.336   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X27Y104.BMUX   Tilo                  0.313   lut6078_1997
                                                       lut7747_2458
    SLICE_X29Y105.A6     net (fanout=1)        0.464   lut7747_2458
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      3.565ns (1.254ns logic, 2.311ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.545ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y105.BQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1
    SLICE_X30Y102.B3     net (fanout=1)        0.736   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<1>
    SLICE_X30Y102.B      Tilo                  0.203   lut6127_2018
                                                       lut6127_2018
    SLICE_X29Y105.A3     net (fanout=3)        1.098   lut6127_2018
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      3.545ns (1.200ns logic, 2.345ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.220ns (Levels of Logic = 1)
  Clock Path Skew:      -0.054ns (0.453 - 0.507)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1_3
    SLICE_X29Y105.A2     net (fanout=51)       1.768   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      3.220ns (0.941ns logic, 2.279ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.176ns (Levels of Logic = 1)
  Clock Path Skew:      -0.053ns (0.453 - 0.506)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y94.BQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done
    SLICE_X29Y105.A5     net (fanout=6)        1.668   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done
    SLICE_X29Y105.A      Tilo                  0.259   lut7669_2437
                                                       lut7749_2460
    SLICE_X30Y105.CE     net (fanout=2)        0.511   lut7749_2460
    SLICE_X30Y105.CLK    Tceck                 0.291   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                      3.176ns (0.997ns logic, 2.179ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3 (SLICE_X16Y69.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.402ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y69.BQ      Tcko                  0.200   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2
    SLICE_X16Y69.B5      net (fanout=4)        0.081   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<2>
    SLICE_X16Y69.CLK     Tah         (-Th)    -0.121   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<2>
                                                       lut8066_2538
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.321ns logic, 0.081ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase (SLICE_X4Y104.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y104.DQ      Tcko                  0.200   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
    SLICE_X4Y104.D6      net (fanout=3)        0.030   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
    SLICE_X4Y104.CLK     Tah         (-Th)    -0.190   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
                                                       lut6505_2160
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.390ns logic, 0.030ns route)
                                                       (92.9% logic, 7.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_0 (SLICE_X7Y119.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y119.AQ      Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_0
    SLICE_X7Y119.A6      net (fanout=3)        0.022   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt<0>
    SLICE_X7Y119.CLK     Tah         (-Th)    -0.215   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt<0>
                                                       ][5452_2142_INV_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst3/I0
  Logical resource: Inst_SysCon/BUFG_inst3/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: Inst_SysCon/mcb_drp_clk_bfg
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0/CK
  Location pin: SLICE_X12Y53.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0/SR
  Location pin: SLICE_X12Y53.SR
  Clock network: ][8674_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1/CK
  Location pin: SLICE_X12Y53.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1/SR
  Location pin: SLICE_X12Y53.SR
  Clock network: ][8674_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2/CK
  Location pin: SLICE_X12Y53.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2/SR
  Location pin: SLICE_X12Y53.SR
  Clock network: ][8674_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3/CK
  Location pin: SLICE_X12Y53.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3/SR
  Location pin: SLICE_X12Y53.SR
  Clock network: ][8674_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4/CK
  Location pin: SLICE_X12Y54.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4/SR
  Location pin: SLICE_X12Y54.SR
  Clock network: ][8674_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5/CK
  Location pin: SLICE_X12Y54.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5/SR
  Location pin: SLICE_X12Y54.SR
  Clock network: ][8674_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6/CK
  Location pin: SLICE_X12Y54.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6/SR
  Location pin: SLICE_X12Y54.SR
  Clock network: ][8674_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7/CK
  Location pin: SLICE_X12Y54.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7/SR
  Location pin: SLICE_X12Y54.SR
  Clock network: ][8674_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8/CK
  Location pin: SLICE_X12Y55.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8/SR
  Location pin: SLICE_X12Y55.SR
  Clock network: ][8674_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9/CK
  Location pin: SLICE_X12Y55.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9/SR
  Location pin: SLICE_X12Y55.SR
  Clock network: ][8674_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10/CK
  Location pin: SLICE_X12Y55.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10/SR
  Location pin: SLICE_X12Y55.SR
  Clock network: ][8674_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11/CK
  Location pin: SLICE_X12Y55.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11/SR
  Location pin: SLICE_X12Y55.SR
  Clock network: ][8674_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12/CK
  Location pin: SLICE_X12Y56.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12/SR
  Location pin: SLICE_X12Y56.SR
  Clock network: ][8674_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13/CK
  Location pin: SLICE_X12Y56.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13/SR
  Location pin: SLICE_X12Y56.SR
  Clock network: ][8674_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14/CK
  Location pin: SLICE_X12Y56.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14/SR
  Location pin: SLICE_X12Y56.SR
  Clock network: ][8674_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15/CK
  Location pin: SLICE_X12Y56.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15/SR
  Location pin: SLICE_X12Y56.SR
  Clock network: ][8674_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_5/CK
  Location pin: SLICE_X0Y95.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_6/CK
  Location pin: SLICE_X0Y95.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7/CK
  Location pin: SLICE_X0Y95.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_ADD/CK
  Location pin: SLICE_X0Y103.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_CS/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_CS/CK
  Location pin: SLICE_X0Y104.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2-In/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2/CK
  Location pin: SLICE_X0Y106.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2-In/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd3/CK
  Location pin: SLICE_X0Y106.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd3-In/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_7/CK
  Location pin: SLICE_X0Y109.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd3-In/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd5/CK
  Location pin: SLICE_X0Y109.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_read/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/MCB_UIREAD/CK
  Location pin: SLICE_X0Y110.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: lut6149_2031/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_2/CK
  Location pin: SLICE_X0Y118.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: lut6149_2031/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_2/SR
  Location pin: SLICE_X0Y118.SR
  Clock network: ][5615_2224
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0/CK
  Location pin: SLICE_X4Y98.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1/CK
  Location pin: SLICE_X4Y98.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase/CK
  Location pin: SLICE_X4Y104.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg<2>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_0/CK
  Location pin: SLICE_X4Y111.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg<2>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_1/CK
  Location pin: SLICE_X4Y111.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg<2>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_2/CK
  Location pin: SLICE_X4Y111.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd2-In/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd6/CK
  Location pin: SLICE_X4Y118.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock/CK
  Location pin: SLICE_X8Y64.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_1/CK
  Location pin: SLICE_X8Y102.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_2/CK
  Location pin: SLICE_X8Y102.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_3/CK
  Location pin: SLICE_X8Y102.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_4/CK
  Location pin: SLICE_X8Y102.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd7/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd6/CK
  Location pin: SLICE_X8Y104.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd7/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd7/CK
  Location pin: SLICE_X8Y104.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_0/CK
  Location pin: SLICE_X8Y106.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_1/CK
  Location pin: SLICE_X8Y106.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_2/CK
  Location pin: SLICE_X8Y106.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_3/CK
  Location pin: SLICE_X8Y106.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_0/CK
  Location pin: SLICE_X8Y109.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_1/CK
  Location pin: SLICE_X8Y109.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_2/CK
  Location pin: SLICE_X8Y109.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_3/CK
  Location pin: SLICE_X8Y109.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_4/CK
  Location pin: SLICE_X8Y110.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_5/CK
  Location pin: SLICE_X8Y110.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_6/CK
  Location pin: SLICE_X8Y110.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd8/CK
  Location pin: SLICE_X8Y111.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd9/CK
  Location pin: SLICE_X8Y111.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10/CK
  Location pin: SLICE_X8Y111.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset/CK
  Location pin: SLICE_X12Y74.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset/SR
  Location pin: SLICE_X12Y74.SR
  Clock network: ][8674_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: ][8729_72/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST/CK
  Location pin: SLICE_X12Y84.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: ][8729_72/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST/SR
  Location pin: SLICE_X12Y84.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5/CK
  Location pin: SLICE_X12Y102.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4/CK
  Location pin: SLICE_X12Y102.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6/CK
  Location pin: SLICE_X12Y103.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3/CK
  Location pin: SLICE_X12Y105.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<2>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2/CK
  Location pin: SLICE_X12Y106.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<0>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0/CK
  Location pin: SLICE_X12Y107.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<2>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1/CK
  Location pin: SLICE_X16Y69.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<2>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1/SR
  Location pin: SLICE_X16Y69.SR
  Clock network: ][8674_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<2>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/CK
  Location pin: SLICE_X16Y69.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<2>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/SR
  Location pin: SLICE_X16Y69.SR
  Clock network: ][8674_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<2>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3/CK
  Location pin: SLICE_X16Y69.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<2>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3/SR
  Location pin: SLICE_X16Y69.SR
  Clock network: ][8674_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<2>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2/CK
  Location pin: SLICE_X16Y69.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<2>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2/SR
  Location pin: SLICE_X16Y69.SR
  Clock network: ][8674_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/cke_train/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train/CK
  Location pin: SLICE_X16Y82.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/cke_train/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train/SR
  Location pin: SLICE_X16Y82.SR
  Clock network: ][8674_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_drp_update/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE/CK
  Location pin: SLICE_X20Y93.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6/CK
  Location pin: SLICE_X24Y86.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7/CK
  Location pin: SLICE_X24Y86.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8/CK
  Location pin: SLICE_X24Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<1>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0/CK
  Location pin: SLICE_X40Y110.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<1>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1/CK
  Location pin: SLICE_X40Y110.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x2"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 83 paths analyzed, 83 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.505ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_2 (SLICE_X36Y98.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Destination:          Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_2 (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.173ns (Levels of Logic = 1)
  Clock Path Skew:      -0.120ns (1.758 - 1.878)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear to Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y108.AQ     Tcko                  0.391   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X36Y98.C4      net (fanout=17)       2.441   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X36Y98.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>
                                                       lut5514_1816
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_2
    -------------------------------------------------  ---------------------------
    Total                                      3.173ns (0.732ns logic, 2.441ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4 (SLICE_X36Y97.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Destination:          Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4 (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.067ns (Levels of Logic = 1)
  Clock Path Skew:      -0.119ns (1.759 - 1.878)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear to Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y108.AQ     Tcko                  0.391   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X36Y97.D3      net (fanout=17)       2.335   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X36Y97.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<4>
                                                       lut5502_1808
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4
    -------------------------------------------------  ---------------------------
    Total                                      3.067ns (0.732ns logic, 2.335ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3 (SLICE_X36Y98.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Destination:          Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3 (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.056ns (Levels of Logic = 1)
  Clock Path Skew:      -0.120ns (1.758 - 1.878)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear to Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y108.AQ     Tcko                  0.391   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X36Y98.D4      net (fanout=17)       2.324   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X36Y98.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>
                                                       lut5508_1812
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3
    -------------------------------------------------  ---------------------------
    Total                                      3.056ns (0.732ns logic, 2.324ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1 (SLICE_X36Y98.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.250ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.501ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.906 - 0.867)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_1 to Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y97.AQ      Tcko                  0.198   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_1
    SLICE_X36Y98.B6      net (fanout=1)        0.113   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<1>
    SLICE_X36Y98.CLK     Tah         (-Th)    -0.190   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>
                                                       lut5520_1820
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1
    -------------------------------------------------  ---------------------------
    Total                                      0.501ns (0.388ns logic, 0.113ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3 (SLICE_X36Y98.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.295ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.546ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.906 - 0.867)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_3 to Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y97.CQ      Tcko                  0.198   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_3
    SLICE_X36Y98.D5      net (fanout=1)        0.158   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<3>
    SLICE_X36Y98.CLK     Tah         (-Th)    -0.190   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>
                                                       lut5508_1812
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3
    -------------------------------------------------  ---------------------------
    Total                                      0.546ns (0.388ns logic, 0.158ns route)
                                                       (71.1% logic, 28.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2 (SLICE_X27Y97.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.302ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9 (FF)
  Destination:          Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.554ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.912 - 0.872)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9 to Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y96.BQ      Tcko                  0.198   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    SLICE_X27Y97.D4      net (fanout=1)        0.201   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
    SLICE_X27Y97.CLK     Tah         (-Th)    -0.155   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<4>
                                                       lut5454_1776
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2
    -------------------------------------------------  ---------------------------
    Total                                      0.554ns (0.353ns logic, 0.201ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.900ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst2/I0
  Logical resource: Inst_SysCon/BUFG_inst2/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X12Y96.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X36Y97.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X36Y98.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1/CK
  Location pin: SLICE_X36Y98.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_2/CK
  Location pin: SLICE_X36Y98.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3/CK
  Location pin: SLICE_X36Y98.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.225ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X26Y111.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X13Y96.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1/CK
  Location pin: SLICE_X13Y96.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2/CK
  Location pin: SLICE_X13Y96.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3/CK
  Location pin: SLICE_X13Y96.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s/CLK
  Logical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s/CK
  Location pin: SLICE_X23Y102.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X27Y97.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1/CK
  Location pin: SLICE_X27Y97.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3/CK
  Location pin: SLICE_X27Y97.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2/CK
  Location pin: SLICE_X27Y97.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X27Y97.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP 
"Inst_SysCon_pllout_xs"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x1"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2761 paths analyzed, 709 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.439ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7 (SLICE_X12Y95.A1), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      7.301ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y57.AQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_1
    SLICE_X20Y56.B1      net (fanout=8)        1.872   Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<1>
    SLICE_X20Y56.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>
                                                       lut5006_1503
    SLICE_X18Y60.A1      net (fanout=5)        0.907   lut5006_1503
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X12Y95.A1      net (fanout=11)       3.365   lut5012_1509
    SLICE_X12Y95.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       lut5054_1538
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7
    -------------------------------------------------  ---------------------------
    Total                                      7.301ns (1.157ns logic, 6.144ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.765ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y57.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1
    SLICE_X20Y56.B2      net (fanout=8)        1.353   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<1>
    SLICE_X20Y56.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>
                                                       lut5006_1503
    SLICE_X18Y60.A1      net (fanout=5)        0.907   lut5006_1503
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X12Y95.A1      net (fanout=11)       3.365   lut5012_1509
    SLICE_X12Y95.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       lut5054_1538
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7
    -------------------------------------------------  ---------------------------
    Total                                      6.765ns (1.140ns logic, 5.625ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.750ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y57.BQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2
    SLICE_X20Y56.B4      net (fanout=6)        1.321   Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<2>
    SLICE_X20Y56.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>
                                                       lut5006_1503
    SLICE_X18Y60.A1      net (fanout=5)        0.907   lut5006_1503
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X12Y95.A1      net (fanout=11)       3.365   lut5012_1509
    SLICE_X12Y95.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       lut5054_1538
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7
    -------------------------------------------------  ---------------------------
    Total                                      6.750ns (1.157ns logic, 5.593ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.722ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.572 - 0.620)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y54.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1
    SLICE_X19Y60.B1      net (fanout=7)        1.206   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<1>
    SLICE_X19Y60.B       Tilo                  0.259   lut5004_1501
                                                       lut5004_1501
    SLICE_X18Y60.B3      net (fanout=2)        0.532   lut5004_1501
    SLICE_X18Y60.B       Tilo                  0.203   lut5011_1508
                                                       lut5011_1508
    SLICE_X18Y60.A5      net (fanout=1)        0.222   lut5011_1508
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X12Y95.A1      net (fanout=11)       3.365   lut5012_1509
    SLICE_X12Y95.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       lut5054_1538
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7
    -------------------------------------------------  ---------------------------
    Total                                      6.722ns (1.397ns logic, 5.325ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.602ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y57.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2
    SLICE_X20Y56.B5      net (fanout=6)        1.190   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<2>
    SLICE_X20Y56.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>
                                                       lut5006_1503
    SLICE_X18Y60.A1      net (fanout=5)        0.907   lut5006_1503
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X12Y95.A1      net (fanout=11)       3.365   lut5012_1509
    SLICE_X12Y95.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       lut5054_1538
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7
    -------------------------------------------------  ---------------------------
    Total                                      6.602ns (1.140ns logic, 5.462ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.532ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.572 - 0.620)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y54.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_2
    SLICE_X19Y60.B5      net (fanout=6)        1.016   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<2>
    SLICE_X19Y60.B       Tilo                  0.259   lut5004_1501
                                                       lut5004_1501
    SLICE_X18Y60.B3      net (fanout=2)        0.532   lut5004_1501
    SLICE_X18Y60.B       Tilo                  0.203   lut5011_1508
                                                       lut5011_1508
    SLICE_X18Y60.A5      net (fanout=1)        0.222   lut5011_1508
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X12Y95.A1      net (fanout=11)       3.365   lut5012_1509
    SLICE_X12Y95.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       lut5054_1538
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7
    -------------------------------------------------  ---------------------------
    Total                                      6.532ns (1.397ns logic, 5.135ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.414ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y57.AQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_1
    SLICE_X18Y60.B1      net (fanout=8)        1.672   Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<1>
    SLICE_X18Y60.B       Tilo                  0.203   lut5011_1508
                                                       lut5011_1508
    SLICE_X18Y60.A5      net (fanout=1)        0.222   lut5011_1508
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X12Y95.A1      net (fanout=11)       3.365   lut5012_1509
    SLICE_X12Y95.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       lut5054_1538
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7
    -------------------------------------------------  ---------------------------
    Total                                      6.414ns (1.155ns logic, 5.259ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.289ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y56.CQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4
    SLICE_X19Y60.B4      net (fanout=4)        0.756   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>
    SLICE_X19Y60.B       Tilo                  0.259   lut5004_1501
                                                       lut5004_1501
    SLICE_X18Y60.B3      net (fanout=2)        0.532   lut5004_1501
    SLICE_X18Y60.B       Tilo                  0.203   lut5011_1508
                                                       lut5011_1508
    SLICE_X18Y60.A5      net (fanout=1)        0.222   lut5011_1508
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X12Y95.A1      net (fanout=11)       3.365   lut5012_1509
    SLICE_X12Y95.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       lut5054_1538
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7
    -------------------------------------------------  ---------------------------
    Total                                      6.289ns (1.414ns logic, 4.875ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.236ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y57.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1
    SLICE_X18Y60.B2      net (fanout=8)        1.511   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<1>
    SLICE_X18Y60.B       Tilo                  0.203   lut5011_1508
                                                       lut5011_1508
    SLICE_X18Y60.A5      net (fanout=1)        0.222   lut5011_1508
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X12Y95.A1      net (fanout=11)       3.365   lut5012_1509
    SLICE_X12Y95.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       lut5054_1538
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7
    -------------------------------------------------  ---------------------------
    Total                                      6.236ns (1.138ns logic, 5.098ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.077ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y56.AQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_3
    SLICE_X19Y60.B6      net (fanout=5)        0.544   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<3>
    SLICE_X19Y60.B       Tilo                  0.259   lut5004_1501
                                                       lut5004_1501
    SLICE_X18Y60.B3      net (fanout=2)        0.532   lut5004_1501
    SLICE_X18Y60.B       Tilo                  0.203   lut5011_1508
                                                       lut5011_1508
    SLICE_X18Y60.A5      net (fanout=1)        0.222   lut5011_1508
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X12Y95.A1      net (fanout=11)       3.365   lut5012_1509
    SLICE_X12Y95.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       lut5054_1538
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7
    -------------------------------------------------  ---------------------------
    Total                                      6.077ns (1.414ns logic, 4.663ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.045ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y57.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_3
    SLICE_X18Y60.B4      net (fanout=5)        1.320   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<3>
    SLICE_X18Y60.B       Tilo                  0.203   lut5011_1508
                                                       lut5011_1508
    SLICE_X18Y60.A5      net (fanout=1)        0.222   lut5011_1508
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X12Y95.A1      net (fanout=11)       3.365   lut5012_1509
    SLICE_X12Y95.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       lut5054_1538
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7
    -------------------------------------------------  ---------------------------
    Total                                      6.045ns (1.138ns logic, 4.907ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.984ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y57.BQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2
    SLICE_X18Y60.B5      net (fanout=6)        1.242   Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<2>
    SLICE_X18Y60.B       Tilo                  0.203   lut5011_1508
                                                       lut5011_1508
    SLICE_X18Y60.A5      net (fanout=1)        0.222   lut5011_1508
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X12Y95.A1      net (fanout=11)       3.365   lut5012_1509
    SLICE_X12Y95.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       lut5054_1538
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7
    -------------------------------------------------  ---------------------------
    Total                                      5.984ns (1.155ns logic, 4.829ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.796ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y57.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2
    SLICE_X18Y60.B6      net (fanout=6)        1.071   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<2>
    SLICE_X18Y60.B       Tilo                  0.203   lut5011_1508
                                                       lut5011_1508
    SLICE_X18Y60.A5      net (fanout=1)        0.222   lut5011_1508
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X12Y95.A1      net (fanout=11)       3.365   lut5012_1509
    SLICE_X12Y95.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       lut5054_1538
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7
    -------------------------------------------------  ---------------------------
    Total                                      5.796ns (1.138ns logic, 4.658ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.554ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.572 - 0.620)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y54.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_2
    SLICE_X18Y60.A2      net (fanout=6)        1.254   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<2>
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X12Y95.A1      net (fanout=11)       3.365   lut5012_1509
    SLICE_X12Y95.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       lut5054_1538
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7
    -------------------------------------------------  ---------------------------
    Total                                      5.554ns (0.935ns logic, 4.619ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.417ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.572 - 0.620)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y54.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1
    SLICE_X18Y60.A3      net (fanout=7)        1.117   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<1>
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X12Y95.A1      net (fanout=11)       3.365   lut5012_1509
    SLICE_X12Y95.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       lut5054_1538
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7
    -------------------------------------------------  ---------------------------
    Total                                      5.417ns (0.935ns logic, 4.482ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.021ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y56.CQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4
    SLICE_X18Y60.A4      net (fanout=4)        0.704   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X12Y95.A1      net (fanout=11)       3.365   lut5012_1509
    SLICE_X12Y95.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       lut5054_1538
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7
    -------------------------------------------------  ---------------------------
    Total                                      5.021ns (0.952ns logic, 4.069ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.861ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y56.AQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_3
    SLICE_X18Y60.A6      net (fanout=5)        0.544   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<3>
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X12Y95.A1      net (fanout=11)       3.365   lut5012_1509
    SLICE_X12Y95.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       lut5054_1538
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7
    -------------------------------------------------  ---------------------------
    Total                                      4.861ns (0.952ns logic, 3.909ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3 (SLICE_X13Y94.B2), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      7.225ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y57.AQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_1
    SLICE_X20Y56.B1      net (fanout=8)        1.872   Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<1>
    SLICE_X20Y56.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>
                                                       lut5006_1503
    SLICE_X18Y60.A1      net (fanout=5)        0.907   lut5006_1503
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X13Y94.B2      net (fanout=11)       3.308   lut5012_1509
    SLICE_X13Y94.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<6>
                                                       lut5078_1552
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3
    -------------------------------------------------  ---------------------------
    Total                                      7.225ns (1.138ns logic, 6.087ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.689ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y57.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1
    SLICE_X20Y56.B2      net (fanout=8)        1.353   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<1>
    SLICE_X20Y56.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>
                                                       lut5006_1503
    SLICE_X18Y60.A1      net (fanout=5)        0.907   lut5006_1503
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X13Y94.B2      net (fanout=11)       3.308   lut5012_1509
    SLICE_X13Y94.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<6>
                                                       lut5078_1552
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3
    -------------------------------------------------  ---------------------------
    Total                                      6.689ns (1.121ns logic, 5.568ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.674ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y57.BQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2
    SLICE_X20Y56.B4      net (fanout=6)        1.321   Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<2>
    SLICE_X20Y56.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>
                                                       lut5006_1503
    SLICE_X18Y60.A1      net (fanout=5)        0.907   lut5006_1503
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X13Y94.B2      net (fanout=11)       3.308   lut5012_1509
    SLICE_X13Y94.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<6>
                                                       lut5078_1552
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3
    -------------------------------------------------  ---------------------------
    Total                                      6.674ns (1.138ns logic, 5.536ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.646ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.572 - 0.620)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y54.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1
    SLICE_X19Y60.B1      net (fanout=7)        1.206   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<1>
    SLICE_X19Y60.B       Tilo                  0.259   lut5004_1501
                                                       lut5004_1501
    SLICE_X18Y60.B3      net (fanout=2)        0.532   lut5004_1501
    SLICE_X18Y60.B       Tilo                  0.203   lut5011_1508
                                                       lut5011_1508
    SLICE_X18Y60.A5      net (fanout=1)        0.222   lut5011_1508
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X13Y94.B2      net (fanout=11)       3.308   lut5012_1509
    SLICE_X13Y94.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<6>
                                                       lut5078_1552
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3
    -------------------------------------------------  ---------------------------
    Total                                      6.646ns (1.378ns logic, 5.268ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.526ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y57.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2
    SLICE_X20Y56.B5      net (fanout=6)        1.190   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<2>
    SLICE_X20Y56.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>
                                                       lut5006_1503
    SLICE_X18Y60.A1      net (fanout=5)        0.907   lut5006_1503
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X13Y94.B2      net (fanout=11)       3.308   lut5012_1509
    SLICE_X13Y94.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<6>
                                                       lut5078_1552
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3
    -------------------------------------------------  ---------------------------
    Total                                      6.526ns (1.121ns logic, 5.405ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.456ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.572 - 0.620)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y54.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_2
    SLICE_X19Y60.B5      net (fanout=6)        1.016   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<2>
    SLICE_X19Y60.B       Tilo                  0.259   lut5004_1501
                                                       lut5004_1501
    SLICE_X18Y60.B3      net (fanout=2)        0.532   lut5004_1501
    SLICE_X18Y60.B       Tilo                  0.203   lut5011_1508
                                                       lut5011_1508
    SLICE_X18Y60.A5      net (fanout=1)        0.222   lut5011_1508
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X13Y94.B2      net (fanout=11)       3.308   lut5012_1509
    SLICE_X13Y94.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<6>
                                                       lut5078_1552
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3
    -------------------------------------------------  ---------------------------
    Total                                      6.456ns (1.378ns logic, 5.078ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.338ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y57.AQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_1
    SLICE_X18Y60.B1      net (fanout=8)        1.672   Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<1>
    SLICE_X18Y60.B       Tilo                  0.203   lut5011_1508
                                                       lut5011_1508
    SLICE_X18Y60.A5      net (fanout=1)        0.222   lut5011_1508
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X13Y94.B2      net (fanout=11)       3.308   lut5012_1509
    SLICE_X13Y94.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<6>
                                                       lut5078_1552
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3
    -------------------------------------------------  ---------------------------
    Total                                      6.338ns (1.136ns logic, 5.202ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.213ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y56.CQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4
    SLICE_X19Y60.B4      net (fanout=4)        0.756   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>
    SLICE_X19Y60.B       Tilo                  0.259   lut5004_1501
                                                       lut5004_1501
    SLICE_X18Y60.B3      net (fanout=2)        0.532   lut5004_1501
    SLICE_X18Y60.B       Tilo                  0.203   lut5011_1508
                                                       lut5011_1508
    SLICE_X18Y60.A5      net (fanout=1)        0.222   lut5011_1508
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X13Y94.B2      net (fanout=11)       3.308   lut5012_1509
    SLICE_X13Y94.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<6>
                                                       lut5078_1552
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3
    -------------------------------------------------  ---------------------------
    Total                                      6.213ns (1.395ns logic, 4.818ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.160ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y57.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1
    SLICE_X18Y60.B2      net (fanout=8)        1.511   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<1>
    SLICE_X18Y60.B       Tilo                  0.203   lut5011_1508
                                                       lut5011_1508
    SLICE_X18Y60.A5      net (fanout=1)        0.222   lut5011_1508
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X13Y94.B2      net (fanout=11)       3.308   lut5012_1509
    SLICE_X13Y94.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<6>
                                                       lut5078_1552
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3
    -------------------------------------------------  ---------------------------
    Total                                      6.160ns (1.119ns logic, 5.041ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.001ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y56.AQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_3
    SLICE_X19Y60.B6      net (fanout=5)        0.544   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<3>
    SLICE_X19Y60.B       Tilo                  0.259   lut5004_1501
                                                       lut5004_1501
    SLICE_X18Y60.B3      net (fanout=2)        0.532   lut5004_1501
    SLICE_X18Y60.B       Tilo                  0.203   lut5011_1508
                                                       lut5011_1508
    SLICE_X18Y60.A5      net (fanout=1)        0.222   lut5011_1508
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X13Y94.B2      net (fanout=11)       3.308   lut5012_1509
    SLICE_X13Y94.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<6>
                                                       lut5078_1552
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3
    -------------------------------------------------  ---------------------------
    Total                                      6.001ns (1.395ns logic, 4.606ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.969ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y57.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_3
    SLICE_X18Y60.B4      net (fanout=5)        1.320   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<3>
    SLICE_X18Y60.B       Tilo                  0.203   lut5011_1508
                                                       lut5011_1508
    SLICE_X18Y60.A5      net (fanout=1)        0.222   lut5011_1508
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X13Y94.B2      net (fanout=11)       3.308   lut5012_1509
    SLICE_X13Y94.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<6>
                                                       lut5078_1552
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3
    -------------------------------------------------  ---------------------------
    Total                                      5.969ns (1.119ns logic, 4.850ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.908ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y57.BQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2
    SLICE_X18Y60.B5      net (fanout=6)        1.242   Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<2>
    SLICE_X18Y60.B       Tilo                  0.203   lut5011_1508
                                                       lut5011_1508
    SLICE_X18Y60.A5      net (fanout=1)        0.222   lut5011_1508
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X13Y94.B2      net (fanout=11)       3.308   lut5012_1509
    SLICE_X13Y94.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<6>
                                                       lut5078_1552
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3
    -------------------------------------------------  ---------------------------
    Total                                      5.908ns (1.136ns logic, 4.772ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.720ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y57.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2
    SLICE_X18Y60.B6      net (fanout=6)        1.071   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<2>
    SLICE_X18Y60.B       Tilo                  0.203   lut5011_1508
                                                       lut5011_1508
    SLICE_X18Y60.A5      net (fanout=1)        0.222   lut5011_1508
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X13Y94.B2      net (fanout=11)       3.308   lut5012_1509
    SLICE_X13Y94.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<6>
                                                       lut5078_1552
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3
    -------------------------------------------------  ---------------------------
    Total                                      5.720ns (1.119ns logic, 4.601ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.478ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.572 - 0.620)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y54.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_2
    SLICE_X18Y60.A2      net (fanout=6)        1.254   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<2>
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X13Y94.B2      net (fanout=11)       3.308   lut5012_1509
    SLICE_X13Y94.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<6>
                                                       lut5078_1552
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3
    -------------------------------------------------  ---------------------------
    Total                                      5.478ns (0.916ns logic, 4.562ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.341ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.572 - 0.620)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y54.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1
    SLICE_X18Y60.A3      net (fanout=7)        1.117   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<1>
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X13Y94.B2      net (fanout=11)       3.308   lut5012_1509
    SLICE_X13Y94.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<6>
                                                       lut5078_1552
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3
    -------------------------------------------------  ---------------------------
    Total                                      5.341ns (0.916ns logic, 4.425ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.945ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y56.CQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4
    SLICE_X18Y60.A4      net (fanout=4)        0.704   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X13Y94.B2      net (fanout=11)       3.308   lut5012_1509
    SLICE_X13Y94.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<6>
                                                       lut5078_1552
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3
    -------------------------------------------------  ---------------------------
    Total                                      4.945ns (0.933ns logic, 4.012ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.785ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y56.AQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_3
    SLICE_X18Y60.A6      net (fanout=5)        0.544   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<3>
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X13Y94.B2      net (fanout=11)       3.308   lut5012_1509
    SLICE_X13Y94.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<6>
                                                       lut5078_1552
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3
    -------------------------------------------------  ---------------------------
    Total                                      4.785ns (0.933ns logic, 3.852ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9 (SLICE_X12Y95.C2), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9 (FF)
  Requirement:          9.260ns
  Data Path Delay:      7.091ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y57.AQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_1
    SLICE_X20Y56.B1      net (fanout=8)        1.872   Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<1>
    SLICE_X20Y56.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>
                                                       lut5006_1503
    SLICE_X18Y60.A1      net (fanout=5)        0.907   lut5006_1503
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X12Y95.C2      net (fanout=11)       3.155   lut5012_1509
    SLICE_X12Y95.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       lut5042_1530
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9
    -------------------------------------------------  ---------------------------
    Total                                      7.091ns (1.157ns logic, 5.934ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.555ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y57.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1
    SLICE_X20Y56.B2      net (fanout=8)        1.353   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<1>
    SLICE_X20Y56.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>
                                                       lut5006_1503
    SLICE_X18Y60.A1      net (fanout=5)        0.907   lut5006_1503
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X12Y95.C2      net (fanout=11)       3.155   lut5012_1509
    SLICE_X12Y95.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       lut5042_1530
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9
    -------------------------------------------------  ---------------------------
    Total                                      6.555ns (1.140ns logic, 5.415ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.540ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y57.BQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2
    SLICE_X20Y56.B4      net (fanout=6)        1.321   Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<2>
    SLICE_X20Y56.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>
                                                       lut5006_1503
    SLICE_X18Y60.A1      net (fanout=5)        0.907   lut5006_1503
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X12Y95.C2      net (fanout=11)       3.155   lut5012_1509
    SLICE_X12Y95.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       lut5042_1530
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9
    -------------------------------------------------  ---------------------------
    Total                                      6.540ns (1.157ns logic, 5.383ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.512ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.572 - 0.620)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y54.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1
    SLICE_X19Y60.B1      net (fanout=7)        1.206   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<1>
    SLICE_X19Y60.B       Tilo                  0.259   lut5004_1501
                                                       lut5004_1501
    SLICE_X18Y60.B3      net (fanout=2)        0.532   lut5004_1501
    SLICE_X18Y60.B       Tilo                  0.203   lut5011_1508
                                                       lut5011_1508
    SLICE_X18Y60.A5      net (fanout=1)        0.222   lut5011_1508
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X12Y95.C2      net (fanout=11)       3.155   lut5012_1509
    SLICE_X12Y95.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       lut5042_1530
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9
    -------------------------------------------------  ---------------------------
    Total                                      6.512ns (1.397ns logic, 5.115ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.392ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y57.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2
    SLICE_X20Y56.B5      net (fanout=6)        1.190   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<2>
    SLICE_X20Y56.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>
                                                       lut5006_1503
    SLICE_X18Y60.A1      net (fanout=5)        0.907   lut5006_1503
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X12Y95.C2      net (fanout=11)       3.155   lut5012_1509
    SLICE_X12Y95.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       lut5042_1530
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9
    -------------------------------------------------  ---------------------------
    Total                                      6.392ns (1.140ns logic, 5.252ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.322ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.572 - 0.620)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y54.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_2
    SLICE_X19Y60.B5      net (fanout=6)        1.016   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<2>
    SLICE_X19Y60.B       Tilo                  0.259   lut5004_1501
                                                       lut5004_1501
    SLICE_X18Y60.B3      net (fanout=2)        0.532   lut5004_1501
    SLICE_X18Y60.B       Tilo                  0.203   lut5011_1508
                                                       lut5011_1508
    SLICE_X18Y60.A5      net (fanout=1)        0.222   lut5011_1508
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X12Y95.C2      net (fanout=11)       3.155   lut5012_1509
    SLICE_X12Y95.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       lut5042_1530
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9
    -------------------------------------------------  ---------------------------
    Total                                      6.322ns (1.397ns logic, 4.925ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.204ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y57.AQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_1
    SLICE_X18Y60.B1      net (fanout=8)        1.672   Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<1>
    SLICE_X18Y60.B       Tilo                  0.203   lut5011_1508
                                                       lut5011_1508
    SLICE_X18Y60.A5      net (fanout=1)        0.222   lut5011_1508
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X12Y95.C2      net (fanout=11)       3.155   lut5012_1509
    SLICE_X12Y95.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       lut5042_1530
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9
    -------------------------------------------------  ---------------------------
    Total                                      6.204ns (1.155ns logic, 5.049ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.079ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y56.CQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4
    SLICE_X19Y60.B4      net (fanout=4)        0.756   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>
    SLICE_X19Y60.B       Tilo                  0.259   lut5004_1501
                                                       lut5004_1501
    SLICE_X18Y60.B3      net (fanout=2)        0.532   lut5004_1501
    SLICE_X18Y60.B       Tilo                  0.203   lut5011_1508
                                                       lut5011_1508
    SLICE_X18Y60.A5      net (fanout=1)        0.222   lut5011_1508
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X12Y95.C2      net (fanout=11)       3.155   lut5012_1509
    SLICE_X12Y95.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       lut5042_1530
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9
    -------------------------------------------------  ---------------------------
    Total                                      6.079ns (1.414ns logic, 4.665ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.026ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y57.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1
    SLICE_X18Y60.B2      net (fanout=8)        1.511   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<1>
    SLICE_X18Y60.B       Tilo                  0.203   lut5011_1508
                                                       lut5011_1508
    SLICE_X18Y60.A5      net (fanout=1)        0.222   lut5011_1508
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X12Y95.C2      net (fanout=11)       3.155   lut5012_1509
    SLICE_X12Y95.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       lut5042_1530
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9
    -------------------------------------------------  ---------------------------
    Total                                      6.026ns (1.138ns logic, 4.888ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.867ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y56.AQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_3
    SLICE_X19Y60.B6      net (fanout=5)        0.544   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<3>
    SLICE_X19Y60.B       Tilo                  0.259   lut5004_1501
                                                       lut5004_1501
    SLICE_X18Y60.B3      net (fanout=2)        0.532   lut5004_1501
    SLICE_X18Y60.B       Tilo                  0.203   lut5011_1508
                                                       lut5011_1508
    SLICE_X18Y60.A5      net (fanout=1)        0.222   lut5011_1508
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X12Y95.C2      net (fanout=11)       3.155   lut5012_1509
    SLICE_X12Y95.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       lut5042_1530
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9
    -------------------------------------------------  ---------------------------
    Total                                      5.867ns (1.414ns logic, 4.453ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.835ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y57.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_3
    SLICE_X18Y60.B4      net (fanout=5)        1.320   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<3>
    SLICE_X18Y60.B       Tilo                  0.203   lut5011_1508
                                                       lut5011_1508
    SLICE_X18Y60.A5      net (fanout=1)        0.222   lut5011_1508
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X12Y95.C2      net (fanout=11)       3.155   lut5012_1509
    SLICE_X12Y95.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       lut5042_1530
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9
    -------------------------------------------------  ---------------------------
    Total                                      5.835ns (1.138ns logic, 4.697ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.774ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y57.BQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2
    SLICE_X18Y60.B5      net (fanout=6)        1.242   Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<2>
    SLICE_X18Y60.B       Tilo                  0.203   lut5011_1508
                                                       lut5011_1508
    SLICE_X18Y60.A5      net (fanout=1)        0.222   lut5011_1508
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X12Y95.C2      net (fanout=11)       3.155   lut5012_1509
    SLICE_X12Y95.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       lut5042_1530
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9
    -------------------------------------------------  ---------------------------
    Total                                      5.774ns (1.155ns logic, 4.619ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.586ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y57.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2
    SLICE_X18Y60.B6      net (fanout=6)        1.071   Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<2>
    SLICE_X18Y60.B       Tilo                  0.203   lut5011_1508
                                                       lut5011_1508
    SLICE_X18Y60.A5      net (fanout=1)        0.222   lut5011_1508
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X12Y95.C2      net (fanout=11)       3.155   lut5012_1509
    SLICE_X12Y95.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       lut5042_1530
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9
    -------------------------------------------------  ---------------------------
    Total                                      5.586ns (1.138ns logic, 4.448ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.344ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.572 - 0.620)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y54.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_2
    SLICE_X18Y60.A2      net (fanout=6)        1.254   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<2>
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X12Y95.C2      net (fanout=11)       3.155   lut5012_1509
    SLICE_X12Y95.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       lut5042_1530
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9
    -------------------------------------------------  ---------------------------
    Total                                      5.344ns (0.935ns logic, 4.409ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.207ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.572 - 0.620)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y54.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1
    SLICE_X18Y60.A3      net (fanout=7)        1.117   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<1>
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X12Y95.C2      net (fanout=11)       3.155   lut5012_1509
    SLICE_X12Y95.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       lut5042_1530
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9
    -------------------------------------------------  ---------------------------
    Total                                      5.207ns (0.935ns logic, 4.272ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.811ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y56.CQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4
    SLICE_X18Y60.A4      net (fanout=4)        0.704   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X12Y95.C2      net (fanout=11)       3.155   lut5012_1509
    SLICE_X12Y95.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       lut5042_1530
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9
    -------------------------------------------------  ---------------------------
    Total                                      4.811ns (0.952ns logic, 3.859ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.651ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.572 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y56.AQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_3
    SLICE_X18Y60.A6      net (fanout=5)        0.544   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<3>
    SLICE_X18Y60.A       Tilo                  0.203   lut5011_1508
                                                       lut5012_1509
    SLICE_X12Y95.C2      net (fanout=11)       3.155   lut5012_1509
    SLICE_X12Y95.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       lut5042_1530
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9
    -------------------------------------------------  ---------------------------
    Total                                      4.651ns (0.952ns logic, 3.699ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4 (SLICE_X46Y58.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3 (FF)
  Destination:          Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3 to Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y58.CQ      Tcko                  0.200   Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
                                                       Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3
    SLICE_X46Y58.DX      net (fanout=1)        0.131   Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3
    SLICE_X46Y58.CLK     Tckdi       (-Th)    -0.048   Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
                                                       Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstC/RstQ_4 (SLICE_X21Y61.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRstC/RstQ_3 (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstC/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRstC/RstQ_3 to Inst_FBCtl/Inst_LocalRstC/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y61.CQ      Tcko                  0.198   Inst_FBCtl/Inst_LocalRstC/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstC/RstQ_3
    SLICE_X21Y61.DX      net (fanout=1)        0.136   Inst_FBCtl/Inst_LocalRstC/RstQ_3
    SLICE_X21Y61.CLK     Tckdi       (-Th)    -0.059   Inst_FBCtl/Inst_LocalRstC/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstC/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/stateRd_FSM_FFd1 (SLICE_X0Y55.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/stateRd_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/stateRd_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/stateRd_FSM_FFd1 to Inst_FBCtl/stateRd_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y55.AQ       Tcko                  0.200   Inst_FBCtl/stateRd_FSM_FFd2
                                                       Inst_FBCtl/stateRd_FSM_FFd1
    SLICE_X0Y55.A6       net (fanout=3)        0.029   Inst_FBCtl/stateRd_FSM_FFd1
    SLICE_X0Y55.CLK      Tah         (-Th)    -0.190   Inst_FBCtl/stateRd_FSM_FFd2
                                                       lut8694_2704
                                                       Inst_FBCtl/stateRd_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.390ns logic, 0.029ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.530ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst1/I0
  Logical resource: Inst_SysCon/BUFG_inst1/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: Inst_SysCon/pllout_x1
--------------------------------------------------------------------------------
Slack: 7.760ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P3CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK
  Location pin: MCB_X0Y1.P3CMDCLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd/CLK
  Location pin: SLICE_X48Y70.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c1_dd/CLK
  Location pin: SLICE_X48Y70.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c0_dd/CLK
  Location pin: SLICE_X48Y70.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P3CLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CLK
  Location pin: MCB_X0Y1.P3CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_0/CK
  Location pin: SLICE_X54Y56.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_1/CK
  Location pin: SLICE_X54Y56.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_2/CK
  Location pin: SLICE_X54Y56.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_3/CK
  Location pin: SLICE_X54Y56.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_4/CK
  Location pin: SLICE_X54Y57.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_5/CK
  Location pin: SLICE_X54Y57.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_6/CK
  Location pin: SLICE_X54Y57.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_7/CK
  Location pin: SLICE_X54Y57.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<9>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_8/CK
  Location pin: SLICE_X54Y58.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<9>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_9/CK
  Location pin: SLICE_X54Y58.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_0/CK
  Location pin: SLICE_X50Y58.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_1/CK
  Location pin: SLICE_X50Y58.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_2/CK
  Location pin: SLICE_X50Y58.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_3/CK
  Location pin: SLICE_X50Y58.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_4/CK
  Location pin: SLICE_X50Y59.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_5/CK
  Location pin: SLICE_X50Y59.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_6/CK
  Location pin: SLICE_X50Y59.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_7/CK
  Location pin: SLICE_X50Y59.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<10>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_8/CK
  Location pin: SLICE_X50Y60.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<10>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_9/CK
  Location pin: SLICE_X50Y60.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<10>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_10/CK
  Location pin: SLICE_X50Y60.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_0/CK
  Location pin: SLICE_X0Y70.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_1/CK
  Location pin: SLICE_X0Y70.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_2/CK
  Location pin: SLICE_X0Y70.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_3/CK
  Location pin: SLICE_X0Y70.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_4/CK
  Location pin: SLICE_X0Y71.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_5/CK
  Location pin: SLICE_X0Y71.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_6/CK
  Location pin: SLICE_X0Y71.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_7/CK
  Location pin: SLICE_X0Y71.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_8/CK
  Location pin: SLICE_X0Y72.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_9/CK
  Location pin: SLICE_X0Y72.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_10/CK
  Location pin: SLICE_X0Y72.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_11/CK
  Location pin: SLICE_X0Y72.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr2_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_12/CK
  Location pin: SLICE_X0Y73.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr2_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_13/CK
  Location pin: SLICE_X0Y73.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/stateRd_FSM_FFd2/CLK
  Logical resource: Inst_FBCtl/stateRd_FSM_FFd1/CK
  Location pin: SLICE_X0Y55.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/stateRd_FSM_FFd2/CLK
  Logical resource: Inst_FBCtl/stateRd_FSM_FFd2/CK
  Location pin: SLICE_X0Y55.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_1/CK
  Location pin: SLICE_X12Y57.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2/CK
  Location pin: SLICE_X12Y57.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_8/CK
  Location pin: SLICE_X12Y60.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_7/CK
  Location pin: SLICE_X12Y60.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_6/CK
  Location pin: SLICE_X12Y60.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_3/CK
  Location pin: SLICE_X12Y94.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_1/CK
  Location pin: SLICE_X12Y94.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_4/CK
  Location pin: SLICE_X12Y94.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_2/CK
  Location pin: SLICE_X12Y94.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_5/CK
  Location pin: SLICE_X12Y94.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7/CK
  Location pin: SLICE_X12Y95.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_4/CK
  Location pin: SLICE_X12Y95.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_8/CK
  Location pin: SLICE_X12Y95.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_2/CK
  Location pin: SLICE_X12Y95.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9/CK
  Location pin: SLICE_X12Y95.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_3/CK
  Location pin: SLICE_X20Y56.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4/CK
  Location pin: SLICE_X20Y56.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4/CLK
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_1/CK
  Location pin: SLICE_X46Y58.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4/SR
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_1/SR
  Location pin: SLICE_X46Y58.SR
  Clock network: ][IN_virtPIBox_2045_3580
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4/CLK
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_2/CK
  Location pin: SLICE_X46Y58.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4/SR
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_2/SR
  Location pin: SLICE_X46Y58.SR
  Clock network: ][IN_virtPIBox_2045_3580
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4/CLK
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3/CK
  Location pin: SLICE_X46Y58.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4/SR
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3/SR
  Location pin: SLICE_X46Y58.SR
  Clock network: ][IN_virtPIBox_2045_3580
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4/CLK
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4/CK
  Location pin: SLICE_X46Y58.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4/SR
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4/SR
  Location pin: SLICE_X46Y58.SR
  Clock network: ][IN_virtPIBox_2045_3580
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1/CK
  Location pin: SLICE_X18Y63.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2/CK
  Location pin: SLICE_X18Y63.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_4/CK
  Location pin: SLICE_X26Y83.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_1/CK
  Location pin: SLICE_X26Y83.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_3/CK
  Location pin: SLICE_X26Y83.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_5/CK
  Location pin: SLICE_X26Y83.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_8/CK
  Location pin: SLICE_X26Y83.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_6/CK
  Location pin: SLICE_X26Y83.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_7/CK
  Location pin: SLICE_X26Y83.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1/CK
  Location pin: SLICE_X34Y56.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2/CK
  Location pin: SLICE_X34Y56.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1/CK
  Location pin: SLICE_X38Y63.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2/CK
  Location pin: SLICE_X38Y63.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_4/CK
  Location pin: SLICE_X38Y81.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_1/CK
  Location pin: SLICE_X38Y81.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_3/CK
  Location pin: SLICE_X38Y81.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_5/CK
  Location pin: SLICE_X38Y81.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_8/CK
  Location pin: SLICE_X38Y81.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_6/CK
  Location pin: SLICE_X38Y81.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_7/CK
  Location pin: SLICE_X38Y81.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd/CK
  Location pin: SLICE_X48Y70.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CK
  Location pin: SLICE_X48Y70.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CK
  Location pin: SLICE_X48Y70.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_3/CK
  Location pin: SLICE_X1Y45.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_7/CK
  Location pin: SLICE_X1Y45.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_6/CK
  Location pin: SLICE_X1Y45.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_5/CK
  Location pin: SLICE_X1Y45.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_3/CK
  Location pin: SLICE_X3Y46.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2/CK
  Location pin: SLICE_X3Y46.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_5/CK
  Location pin: SLICE_X3Y46.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_2/CK
  Location pin: SLICE_X3Y49.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_2/CK
  Location pin: SLICE_X3Y49.CLK
  Clock network: PClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 50 paths analyzed, 50 endpoints analyzed, 20 failing endpoints
 20 timing errors detected. (20 setup errors, 0 hold errors)
 Minimum allowable offset is   3.669ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA17), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.419ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      6.885ns (Levels of Logic = 2)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp484.IMUX.9
    SLICE_X0Y68.B5       net (fanout=24)       3.301   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X0Y68.B        Tilo                  0.205   Inst_FBCtl/p1_wr_data_3
                                                       lut1928_126
    MCB_X0Y1.P1WRDATA17  net (fanout=1)        1.558   ][8793_127
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.885ns (2.026ns logic, 4.859ns route)
                                                       (29.4% logic, 70.6% route)

  Minimum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.126   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp485.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.705   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    MCB_X0Y1.P1WRCLK     net (fanout=40)       1.213   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.323ns logic, 1.918ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA23), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.393ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      6.859ns (Levels of Logic = 2)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp484.IMUX.9
    SLICE_X1Y80.D4       net (fanout=24)       2.198   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y80.D        Tilo                  0.259   Inst_FBCtl/p1_wr_data_7
                                                       lut1916_114
    MCB_X0Y1.P1WRDATA23  net (fanout=1)        2.581   ][8787_115
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.859ns (2.080ns logic, 4.779ns route)
                                                       (30.3% logic, 69.7% route)

  Minimum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.126   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp485.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.705   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    MCB_X0Y1.P1WRCLK     net (fanout=40)       1.213   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.323ns logic, 1.918ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA16), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.347ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      6.813ns (Levels of Logic = 2)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp484.IMUX.9
    SLICE_X0Y68.A3       net (fanout=24)       3.221   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X0Y68.A        Tilo                  0.205   Inst_FBCtl/p1_wr_data_3
                                                       lut1930_128
    MCB_X0Y1.P1WRDATA16  net (fanout=1)        1.566   lut1930_128
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.813ns (2.026ns logic, 4.787ns route)
                                                       (29.7% logic, 70.3% route)

  Minimum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.126   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp485.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.705   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    MCB_X0Y1.P1WRCLK     net (fanout=40)       1.213   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.323ns logic, 1.918ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point Inst_InputSync_FVA/sreg_0 (SLICE_X39Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.242ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_FV_I (PAD)
  Destination:          Inst_InputSync_FVA/sreg_0 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.561ns (Levels of Logic = 1)
  Clock Path Delay:     3.544ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_FV_I to Inst_InputSync_FVA/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T12.I                Tiopi                 1.126   CAMA_FV_I
                                                       CAMA_FV_I
                                                       CAMA_FV_I_IBUF
                                                       ProtoComp484.IMUX.24
    SLICE_X39Y2.AX       net (fanout=1)        1.387   Inst_InputSync_FVA/n0003<0>
    SLICE_X39Y2.CLK      Tckdi       (-Th)    -0.048   Inst_InputSync_FVA/sreg<1>
                                                       Inst_InputSync_FVA/sreg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.561ns (1.174ns logic, 1.387ns route)
                                                       (45.8% logic, 54.2% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_InputSync_FVA/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp485.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X39Y2.CLK      net (fanout=40)       1.254   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (1.519ns logic, 2.025ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_5 (SLICE_X46Y0.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.472ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<5> (PAD)
  Destination:          Inst_camctlA/D_O_5 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.791ns (Levels of Logic = 2)
  Clock Path Delay:     3.544ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<5> to Inst_camctlA/D_O_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U13.I                Tiopi                 1.126   CAMA_D_I<5>
                                                       CAMA_D_I<5>
                                                       CAMA_D_I_5_IBUF
                                                       ProtoComp484.IMUX.5
    SLICE_X46Y0.C3       net (fanout=2)        1.486   CAMA_D_I_5_IBUF
    SLICE_X46Y0.CLK      Tah         (-Th)    -0.179   Inst_camctlA/D_O<6>
                                                       lut3503_821
                                                       Inst_camctlA/D_O_5
    -------------------------------------------------  ---------------------------
    Total                                      2.791ns (1.305ns logic, 1.486ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp485.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X46Y0.CLK      net (fanout=40)       1.254   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (1.519ns logic, 2.025ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/cam_data_sel (SLICE_X37Y2.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.485ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_LV_I (PAD)
  Destination:          Inst_camctlA/cam_data_sel (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.804ns (Levels of Logic = 2)
  Clock Path Delay:     3.544ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_LV_I to Inst_camctlA/cam_data_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 1.126   CAMA_LV_I
                                                       CAMA_LV_I
                                                       CAMA_LV_I_IBUF
                                                       ProtoComp484.IMUX.26
    SLICE_X37Y2.A6       net (fanout=1)        1.386   CAMA_LV_I_IBUF
    SLICE_X37Y2.CLK      Tah         (-Th)    -0.292   Inst_camctlA/cam_data_sel
                                                       lut5674_1915
                                                       Inst_camctlA/cam_data_sel
    -------------------------------------------------  ---------------------------
    Total                                      2.804ns (1.418ns logic, 1.386ns route)
                                                       (50.6% logic, 49.4% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/cam_data_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp485.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X37Y2.CLK      net (fanout=40)       1.254   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (1.519ns logic, 2.025ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 192 paths analyzed, 185 endpoints analyzed, 128 failing endpoints
 128 timing errors detected. (128 setup errors, 0 hold errors)
 Minimum allowable offset is   4.599ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA23), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -3.349ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      7.790ns (Levels of Logic = 2)
  Clock Path Delay:     3.216ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp484.IMUX.9
    SLICE_X1Y52.B2       net (fanout=24)       4.627   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y52.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_12
                                                       lut2169_155
    MCB_X0Y1.P2WRDATA23  net (fanout=2)        1.029   lut2169_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.790ns (2.134ns logic, 5.656ns route)
                                                       (27.4% logic, 72.6% route)

  Minimum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.126   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp485.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.677   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.197   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    MCB_X0Y1.P2CLK       net (fanout=81)       1.216   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (1.323ns logic, 1.893ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA24), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -3.236ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      7.677ns (Levels of Logic = 2)
  Clock Path Delay:     3.216ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp484.IMUX.9
    SLICE_X1Y52.D2       net (fanout=24)       4.460   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y52.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_12
                                                       lut2166_153
    MCB_X0Y1.P2WRDATA24  net (fanout=2)        1.083   lut2166_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.677ns (2.134ns logic, 5.543ns route)
                                                       (27.8% logic, 72.2% route)

  Minimum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.126   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp485.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.677   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.197   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    MCB_X0Y1.P2CLK       net (fanout=81)       1.216   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (1.323ns logic, 1.893ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA25), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -3.211ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      7.652ns (Levels of Logic = 2)
  Clock Path Delay:     3.216ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp484.IMUX.9
    SLICE_X0Y48.B1       net (fanout=24)       4.830   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X0Y48.BMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_14
                                                       lut2164_152
    MCB_X0Y1.P2WRDATA25  net (fanout=2)        0.750   lut2164_152
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.652ns (2.072ns logic, 5.580ns route)
                                                       (27.1% logic, 72.9% route)

  Minimum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.126   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp485.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.677   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.197   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    MCB_X0Y1.P2CLK       net (fanout=81)       1.216   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (1.323ns logic, 1.893ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point hijacker1/misoGate (ILOGIC_X13Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.465ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               css (PAD)
  Destination:          hijacker1/misoGate (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.258ns (Levels of Logic = 2)
  Clock Path Delay:     4.018ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: css to hijacker1/misoGate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V9.I                 Tiopi                 1.126   css
                                                       css
                                                       css_IBUF
                                                       ProtoComp484.IMUX.18
    ILOGIC_X13Y2.D       net (fanout=1)        0.106   css_IBUF_direct
    ILOGIC_X13Y2.CLK0    Tiockd      (-Th)    -1.026   css_IBUF
                                                       ProtoComp493.D2OFFBYP_SRC
                                                       hijacker1/misoGate
    -------------------------------------------------  ---------------------------
    Total                                      2.258ns (2.152ns logic, 0.106ns route)
                                                       (95.3% logic, 4.7% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/misoGate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp485.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    ILOGIC_X13Y2.CLK0    net (fanout=81)       1.756   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      4.018ns (1.519ns logic, 2.499ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/presck (ILOGIC_X2Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.527ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               sck (PAD)
  Destination:          hijacker1/SPI_S1/presck (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.319ns (Levels of Logic = 2)
  Clock Path Delay:     4.017ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: sck to hijacker1/SPI_S1/presck
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.126   sck
                                                       sck
                                                       sck_IBUF
                                                       ProtoComp484.IMUX.19
    ILOGIC_X2Y0.D        net (fanout=1)        0.167   sck_IBUF
    ILOGIC_X2Y0.CLK0     Tiockd      (-Th)    -1.026   hijacker1/SPI_S1/presck
                                                       ProtoComp494.D2OFFBYP_SRC
                                                       hijacker1/SPI_S1/presck
    -------------------------------------------------  ---------------------------
    Total                                      2.319ns (2.152ns logic, 0.167ns route)
                                                       (92.8% logic, 7.2% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/SPI_S1/presck
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp485.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    ILOGIC_X2Y0.CLK0     net (fanout=81)       1.755   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      4.017ns (1.519ns logic, 2.498ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/RSReg_0 (ILOGIC_X2Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.572ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               mosi (PAD)
  Destination:          hijacker1/SPI_S1/RSReg_0 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.364ns (Levels of Logic = 2)
  Clock Path Delay:     4.017ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: mosi to hijacker1/SPI_S1/RSReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R3.I                 Tiopi                 1.126   mosi
                                                       mosi
                                                       mosi_IBUF
                                                       ProtoComp484.IMUX.20
    ILOGIC_X2Y1.D        net (fanout=1)        0.212   mosi_IBUF_direct
    ILOGIC_X2Y1.CLK0     Tiockd      (-Th)    -1.026   mosi_IBUF
                                                       ProtoComp493.D2OFFBYP_SRC.1
                                                       hijacker1/SPI_S1/RSReg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.364ns (2.152ns logic, 0.212ns route)
                                                       (91.0% logic, 9.0% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/SPI_S1/RSReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp485.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    ILOGIC_X2Y1.CLK0     net (fanout=81)       1.755   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      4.017ns (1.519ns logic, 2.498ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_I
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_I                       |     10.001ns|     10.833ns|     12.490ns|            7|            2|          338|        22205|
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|      1.730ns|          N/A|            0|            0|            0|            0|
| clkfx180                      |             |             |             |             |             |             |             |
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|      7.289ns|          N/A|            0|            0|         6132|            0|
| clkfx                         |             |             |             |             |             |             |             |
| TS_Inst_SysCon_Inst_dcm_recfg_|      9.260ns|      3.334ns|      7.439ns|            0|            0|            0|         2844|
| clkfx                         |             |             |             |             |             |             |             |
|  TS_Inst_SysCon_pllout_x2     |      4.630ns|      3.505ns|          N/A|            0|            0|           83|            0|
|  TS_Inst_SysCon_pllout_xs     |      0.926ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_Inst_SysCon_pllout_x1     |      9.260ns|      7.439ns|          N/A|            0|            0|         2761|            0|
| TS_Inst_SysCon_ddr2clk_2x_180 |      1.000ns|      1.249ns|          N/A|            1|            0|            0|            0|
| TS_Inst_SysCon_ddr2clk_2x     |      1.000ns|      1.249ns|          N/A|            1|            0|            0|            0|
| TS_Inst_SysCon_mcb_drp_clk_bfg|      8.001ns|      7.583ns|          N/A|            0|            0|        13229|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

5 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CAMA_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMA_D_I<0> |    1.142(R)|      FAST  |   -0.158(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<1> |    0.981(R)|      FAST  |   -0.025(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<2> |    0.837(R)|      FAST  |    0.091(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<3> |    0.931(R)|      FAST  |    0.103(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<4> |    0.831(R)|      FAST  |    0.266(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<5> |    0.372(R)|      FAST  |    0.778(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<6> |    0.668(R)|      FAST  |    0.549(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<7> |    0.418(R)|      FAST  |    0.676(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_FV_I   |    0.175(R)|      FAST  |    1.008(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_LV_I   |    0.339(R)|      FAST  |    0.765(R)|      SLOW  |CamAPClk          |   0.000|
SW_I<7>     |    3.669(R)|      SLOW  |    0.118(R)|      SLOW  |CamAPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock CAMB_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMB_D_I<0> |    0.893(R)|      FAST  |    0.145(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<1> |    0.911(R)|      FAST  |    0.055(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<2> |    0.539(R)|      FAST  |    0.476(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<3> |    0.398(R)|      FAST  |    0.724(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<4> |    0.525(R)|      FAST  |    0.674(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<5> |    0.381(R)|      FAST  |    0.769(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<6> |    0.542(R)|      FAST  |    0.564(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<7> |    0.625(R)|      FAST  |    0.622(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_FV_I   |    0.150(R)|      FAST  |    1.047(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_LV_I   |    0.316(R)|      FAST  |    0.802(R)|      SLOW  |CamBPClk          |   0.000|
SW_I<7>     |    4.599(R)|      SLOW  |    0.088(R)|      SLOW  |CamBPClk          |   0.000|
css         |    3.182(R)|      SLOW  |    1.785(R)|      SLOW  |CamBPClk          |   0.000|
mosi        |    3.090(R)|      SLOW  |    1.678(R)|      SLOW  |CamBPClk          |   0.000|
sck         |   -0.124(R)|      FAST  |    1.723(R)|      SLOW  |CamBPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CAMA_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMA_PCLK_I    |   11.023|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CAMB_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMB_PCLK_I    |   10.414|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_I          |   10.833|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
Worst Case Data Window 4.677; Ideal Clock Offset To Actual Clock 3.831; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMA_D_I<0>       |    1.142(R)|      FAST  |   -0.158(R)|      SLOW  |    0.108|    6.408|       -3.150|
CAMA_D_I<1>       |    0.981(R)|      FAST  |   -0.025(R)|      SLOW  |    0.269|    6.275|       -3.003|
CAMA_D_I<2>       |    0.837(R)|      FAST  |    0.091(R)|      SLOW  |    0.413|    6.159|       -2.873|
CAMA_D_I<3>       |    0.931(R)|      FAST  |    0.103(R)|      SLOW  |    0.319|    6.147|       -2.914|
CAMA_D_I<4>       |    0.831(R)|      FAST  |    0.266(R)|      SLOW  |    0.419|    5.984|       -2.783|
CAMA_D_I<5>       |    0.372(R)|      FAST  |    0.778(R)|      SLOW  |    0.878|    5.472|       -2.297|
CAMA_D_I<6>       |    0.668(R)|      FAST  |    0.549(R)|      SLOW  |    0.582|    5.701|       -2.560|
CAMA_D_I<7>       |    0.418(R)|      FAST  |    0.676(R)|      SLOW  |    0.832|    5.574|       -2.371|
CAMA_FV_I         |    0.175(R)|      FAST  |    1.008(R)|      SLOW  |    1.075|    5.242|       -2.084|
CAMA_LV_I         |    0.339(R)|      FAST  |    0.765(R)|      SLOW  |    0.911|    5.485|       -2.287|
SW_I<7>           |    3.669(R)|      SLOW  |    0.118(R)|      SLOW  |   -2.419|    6.132|       -4.276|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       3.669|         -  |       1.008|         -  |   -2.419|    5.242|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
Worst Case Data Window 6.384; Ideal Clock Offset To Actual Clock 3.907; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMB_D_I<0>       |    0.893(R)|      FAST  |    0.145(R)|      SLOW  |    0.357|    6.105|       -2.874|
CAMB_D_I<1>       |    0.911(R)|      FAST  |    0.055(R)|      SLOW  |    0.339|    6.195|       -2.928|
CAMB_D_I<2>       |    0.539(R)|      FAST  |    0.476(R)|      SLOW  |    0.711|    5.774|       -2.532|
CAMB_D_I<3>       |    0.398(R)|      FAST  |    0.724(R)|      SLOW  |    0.852|    5.526|       -2.337|
CAMB_D_I<4>       |    0.525(R)|      FAST  |    0.674(R)|      SLOW  |    0.725|    5.576|       -2.426|
CAMB_D_I<5>       |    0.381(R)|      FAST  |    0.769(R)|      SLOW  |    0.869|    5.481|       -2.306|
CAMB_D_I<6>       |    0.542(R)|      FAST  |    0.564(R)|      SLOW  |    0.708|    5.686|       -2.489|
CAMB_D_I<7>       |    0.625(R)|      FAST  |    0.622(R)|      SLOW  |    0.625|    5.628|       -2.502|
CAMB_FV_I         |    0.150(R)|      FAST  |    1.047(R)|      SLOW  |    1.100|    5.203|       -2.052|
CAMB_LV_I         |    0.316(R)|      FAST  |    0.802(R)|      SLOW  |    0.934|    5.448|       -2.257|
SW_I<7>           |    4.599(R)|      SLOW  |    0.088(R)|      SLOW  |   -3.349|    6.162|       -4.755|
css               |    3.182(R)|      SLOW  |    1.785(R)|      SLOW  |   -1.932|    4.465|       -3.199|
mosi              |    3.090(R)|      SLOW  |    1.678(R)|      SLOW  |   -1.840|    4.572|       -3.206|
sck               |   -0.124(R)|      FAST  |    1.723(R)|      SLOW  |    1.374|    4.527|       -1.577|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       4.599|         -  |       1.785|         -  |   -3.349|    4.465|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 157  Score: 226669  (Setup/Max: 226171, Hold: 0, Component Switching Limit: 498)

Constraints cover 35799 paths, 0 nets, and 6581 connections

Design statistics:
   Minimum period:  11.023ns{1}   (Maximum frequency:  90.719MHz)
   Minimum input required time before clock:   4.599ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 15 01:09:23 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 313 MB



