<?xml version='1.0' encoding='utf-8'?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en">
  <id>https://aazw.github.io/github-trending-feeds/feeds/systemverilog/monthly.atom</id>
  <title>GitHub Trending - systemverilog (monthly)</title>
  <link href="https://aazw.github.io/github-trending-feeds/feeds/systemverilog/monthly.atom" rel="self" />
  <link href="https://aazw.github.io/github-trending-feeds/" rel="alternate" />
  <icon>https://github.githubassets.com/favicons/favicon.svg</icon>
  <updated>2025-06-01T00:00:00</updated>
  <author>
    <name>aazw</name>
  </author>
  <entry>
    <id>https://github.com/adam-maj/tiny-gpu#1748736000</id>
    <title>https://github.com/adam-maj/tiny-gpu</title>
    <link href="https://github.com/adam-maj/tiny-gpu" />
    <updated>2025-06-01T00:00:00</updated>
    <content type="text">A minimal GPU design in Verilog to learn how GPUs work from the ground up</content>
  </entry>
  <entry>
    <id>https://github.com/aws/aws-fpga#1748736000</id>
    <title>https://github.com/aws/aws-fpga</title>
    <link href="https://github.com/aws/aws-fpga" />
    <updated>2025-06-01T00:00:00</updated>
    <content type="text">Official repository of the AWS EC2 FPGA Hardware and Software Development Kit</content>
  </entry>
  <entry>
    <id>https://github.com/chipsalliance/caliptra-rtl#1748736000</id>
    <title>https://github.com/chipsalliance/caliptra-rtl</title>
    <link href="https://github.com/chipsalliance/caliptra-rtl" />
    <updated>2025-06-01T00:00:00</updated>
    <content type="text">HW Design Collateral for Caliptra RoT IP</content>
  </entry>
  <entry>
    <id>https://github.com/lowRISC/opentitan#1748736000</id>
    <title>https://github.com/lowRISC/opentitan</title>
    <link href="https://github.com/lowRISC/opentitan" />
    <updated>2025-06-01T00:00:00</updated>
    <content type="text">OpenTitan: Open source silicon root of trust</content>
  </entry>
  <entry>
    <id>https://github.com/openhwgroup/cv32e40p#1748736000</id>
    <title>https://github.com/openhwgroup/cv32e40p</title>
    <link href="https://github.com/openhwgroup/cv32e40p" />
    <updated>2025-06-01T00:00:00</updated>
    <content type="text">CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform</content>
  </entry>
  <entry>
    <id>https://github.com/pulp-platform/axi#1748736000</id>
    <title>https://github.com/pulp-platform/axi</title>
    <link href="https://github.com/pulp-platform/axi" />
    <updated>2025-06-01T00:00:00</updated>
    <content type="text">AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication</content>
  </entry>
  <entry>
    <id>https://github.com/pulp-platform/axi_mem_if#1748736000</id>
    <title>https://github.com/pulp-platform/axi_mem_if</title>
    <link href="https://github.com/pulp-platform/axi_mem_if" />
    <updated>2025-06-01T00:00:00</updated>
    <content type="text">Simple single-port AXI memory interface</content>
  </entry>
  <entry>
    <id>https://github.com/pulp-platform/common_cells#1748736000</id>
    <title>https://github.com/pulp-platform/common_cells</title>
    <link href="https://github.com/pulp-platform/common_cells" />
    <updated>2025-06-01T00:00:00</updated>
    <content type="text">Common SystemVerilog components</content>
  </entry>
  <entry>
    <id>https://github.com/pulp-platform/croc#1748736000</id>
    <title>https://github.com/pulp-platform/croc</title>
    <link href="https://github.com/pulp-platform/croc" />
    <updated>2025-06-01T00:00:00</updated>
    <content type="text">A PULP SoC for education, easy to understand and extend with a full flow for a physical design.</content>
  </entry>
  <entry>
    <id>https://github.com/pulp-platform/fpu_div_sqrt_mvp#1748736000</id>
    <title>https://github.com/pulp-platform/fpu_div_sqrt_mvp</title>
    <link href="https://github.com/pulp-platform/fpu_div_sqrt_mvp" />
    <updated>2025-06-01T00:00:00</updated>
    <content type="text">[UNRELEASED] FP div/sqrt unit for transprecision</content>
  </entry>
  <entry>
    <id>https://github.com/pulp-platform/riscv-dbg#1748736000</id>
    <title>https://github.com/pulp-platform/riscv-dbg</title>
    <link href="https://github.com/pulp-platform/riscv-dbg" />
    <updated>2025-06-01T00:00:00</updated>
    <content type="text">RISC-V Debug Support for our PULP RISC-V Cores</content>
  </entry>
  <entry>
    <id>https://github.com/pulp-platform/tech_cells_generic#1748736000</id>
    <title>https://github.com/pulp-platform/tech_cells_generic</title>
    <link href="https://github.com/pulp-platform/tech_cells_generic" />
    <updated>2025-06-01T00:00:00</updated>
    <content type="text">Technology dependent cells instantiated in the design for generic process (simulation, FPGA)</content>
  </entry>
</feed>