Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun May 23 15:41:53 2021
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_TOP_timing_summary_routed.rpt -rpx CPU_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_TOP
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: scan_0/clkout1_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: scan_0/scan_cnt1_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: scan_0/scan_cnt1_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: scan_0/scan_cnt1_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 148 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -15.948     -374.184                     32                 2756        0.263        0.000                      0                 2756        3.000        0.000                       0                  1216  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clock              {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 21.786}     43.571          22.951          
  clk_out2_cpuclk  {0.000 5.000}      10.000          100.000         
  clkfbout_cpuclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_cpuclk        1.215        0.000                      0                 2691        0.516        0.000                      0                 2691       21.286        0.000                       0                  1161  
  clk_out2_cpuclk        5.621        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    51  
  clkfbout_cpuclk                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_cpuclk  clk_out2_cpuclk      -15.948     -374.184                     32                   32        0.459        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        1.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.516ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.786ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.325ns  (logic 4.638ns (24.000%)  route 14.687ns (76.000%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 19.930 - 21.786 ) 
    Source Clock Delay      (SCD):    -2.129ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.862    -2.129    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     0.325 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.235     1.560    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[3]
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.124     1.684 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.104     2.788    Idecode32_0/douta[15]
    SLICE_X20Y49         LUT6 (Prop_lut6_I2_O)        0.124     2.912 f  Idecode32_0/ledout[13]_i_7/O
                         net (fo=1, routed)           0.000     2.912    Idecode32_0/ledout[13]_i_7_n_0
    SLICE_X20Y49         MUXF7 (Prop_muxf7_I1_O)      0.245     3.157 f  Idecode32_0/ledout_reg[13]_i_2/O
                         net (fo=1, routed)           0.641     3.798    Idecode32_0/ledout_reg[13]_i_2_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.298     4.096 f  Idecode32_0/ledout[13]_i_1/O
                         net (fo=8, routed)           1.079     5.176    Ifetc32_0/Idecode32_0_read_data_2[13]
    SLICE_X28Y53         LUT3 (Prop_lut3_I2_O)        0.124     5.300 f  Ifetc32_0/ram_i_55/O
                         net (fo=16, routed)          1.080     6.380    Ifetc32_0/Executs32_0/Binput[13]
    SLICE_X34Y58         LUT6 (Prop_lut6_I4_O)        0.124     6.504 f  Ifetc32_0/register[0][20]_i_25/O
                         net (fo=3, routed)           0.714     7.217    Ifetc32_0/register[0][20]_i_25_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.341 f  Ifetc32_0/register[0][16]_i_16/O
                         net (fo=3, routed)           0.956     8.297    Ifetc32_0/register[0][16]_i_16_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I2_O)        0.124     8.421 f  Ifetc32_0/ram_i_252/O
                         net (fo=2, routed)           0.700     9.121    Ifetc32_0/ram_i_252_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.245 r  Ifetc32_0/ram_i_129/O
                         net (fo=1, routed)           0.158     9.403    Ifetc32_0/ram_i_129_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.527 f  Ifetc32_0/ram_i_51/O
                         net (fo=1, routed)           0.939    10.466    Ifetc32_0/ram_i_51_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.590 f  Ifetc32_0/ram_i_3/O
                         net (fo=10, routed)          1.038    11.628    Ifetc32_0/addra[13]
    SLICE_X38Y53         LUT5 (Prop_lut5_I1_O)        0.124    11.752 r  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=21, routed)          1.624    13.376    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X50Y58         LUT5 (Prop_lut5_I0_O)        0.124    13.500 r  Ifetc32_0/ram_i_50/O
                         net (fo=17, routed)          0.709    14.210    Ifetc32_0/control32_0/MemWrite0__2
    SLICE_X58Y60         LUT5 (Prop_lut5_I0_O)        0.124    14.334 r  Ifetc32_0/ram_i_118/O
                         net (fo=1, routed)           1.033    15.366    Ifetc32_0/ram_i_118_n_0
    SLICE_X60Y64         LUT2 (Prop_lut2_I0_O)        0.153    15.519 r  Ifetc32_0/ram_i_23/O
                         net (fo=4, routed)           1.676    17.195    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[2]
    RAMB36_X3Y14         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.259 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.440    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.586 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.211    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.302 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.628    19.930    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.500    19.430    
                         clock uncertainty           -0.076    19.354    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.944    18.410    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.410    
                         arrival time                         -17.195    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.786ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.465ns  (logic 4.609ns (23.678%)  route 14.856ns (76.322%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 19.925 - 21.786 ) 
    Source Clock Delay      (SCD):    -2.129ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.862    -2.129    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     0.325 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.235     1.560    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[3]
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.124     1.684 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.104     2.788    Idecode32_0/douta[15]
    SLICE_X20Y49         LUT6 (Prop_lut6_I2_O)        0.124     2.912 f  Idecode32_0/ledout[13]_i_7/O
                         net (fo=1, routed)           0.000     2.912    Idecode32_0/ledout[13]_i_7_n_0
    SLICE_X20Y49         MUXF7 (Prop_muxf7_I1_O)      0.245     3.157 f  Idecode32_0/ledout_reg[13]_i_2/O
                         net (fo=1, routed)           0.641     3.798    Idecode32_0/ledout_reg[13]_i_2_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.298     4.096 f  Idecode32_0/ledout[13]_i_1/O
                         net (fo=8, routed)           1.079     5.176    Ifetc32_0/Idecode32_0_read_data_2[13]
    SLICE_X28Y53         LUT3 (Prop_lut3_I2_O)        0.124     5.300 f  Ifetc32_0/ram_i_55/O
                         net (fo=16, routed)          1.080     6.380    Ifetc32_0/Executs32_0/Binput[13]
    SLICE_X34Y58         LUT6 (Prop_lut6_I4_O)        0.124     6.504 f  Ifetc32_0/register[0][20]_i_25/O
                         net (fo=3, routed)           0.714     7.217    Ifetc32_0/register[0][20]_i_25_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.341 f  Ifetc32_0/register[0][16]_i_16/O
                         net (fo=3, routed)           0.956     8.297    Ifetc32_0/register[0][16]_i_16_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I2_O)        0.124     8.421 f  Ifetc32_0/ram_i_252/O
                         net (fo=2, routed)           0.700     9.121    Ifetc32_0/ram_i_252_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.245 r  Ifetc32_0/ram_i_129/O
                         net (fo=1, routed)           0.158     9.403    Ifetc32_0/ram_i_129_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.527 f  Ifetc32_0/ram_i_51/O
                         net (fo=1, routed)           0.939    10.466    Ifetc32_0/ram_i_51_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.590 f  Ifetc32_0/ram_i_3/O
                         net (fo=10, routed)          1.038    11.628    Ifetc32_0/addra[13]
    SLICE_X38Y53         LUT5 (Prop_lut5_I1_O)        0.124    11.752 r  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=21, routed)          1.624    13.376    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X50Y58         LUT5 (Prop_lut5_I0_O)        0.124    13.500 r  Ifetc32_0/ram_i_50/O
                         net (fo=17, routed)          0.780    14.280    Ifetc32_0/control32_0/MemWrite0__2
    SLICE_X42Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.404 r  Ifetc32_0/ram_i_117/O
                         net (fo=1, routed)           1.383    15.787    Ifetc32_0/ram_i_117_n_0
    SLICE_X58Y63         LUT2 (Prop_lut2_I0_O)        0.124    15.911 r  Ifetc32_0/ram_i_22/O
                         net (fo=4, routed)           1.425    17.336    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[3]
    RAMB36_X2Y15         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.259 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.440    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.586 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.211    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.302 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.623    19.925    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.500    19.425    
                         clock uncertainty           -0.076    19.349    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    18.612    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.612    
                         arrival time                         -17.336    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.786ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.380ns  (logic 4.609ns (23.782%)  route 14.771ns (76.218%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 19.922 - 21.786 ) 
    Source Clock Delay      (SCD):    -2.129ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.862    -2.129    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     0.325 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.235     1.560    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[3]
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.124     1.684 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.104     2.788    Idecode32_0/douta[15]
    SLICE_X20Y49         LUT6 (Prop_lut6_I2_O)        0.124     2.912 f  Idecode32_0/ledout[13]_i_7/O
                         net (fo=1, routed)           0.000     2.912    Idecode32_0/ledout[13]_i_7_n_0
    SLICE_X20Y49         MUXF7 (Prop_muxf7_I1_O)      0.245     3.157 f  Idecode32_0/ledout_reg[13]_i_2/O
                         net (fo=1, routed)           0.641     3.798    Idecode32_0/ledout_reg[13]_i_2_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.298     4.096 f  Idecode32_0/ledout[13]_i_1/O
                         net (fo=8, routed)           1.079     5.176    Ifetc32_0/Idecode32_0_read_data_2[13]
    SLICE_X28Y53         LUT3 (Prop_lut3_I2_O)        0.124     5.300 f  Ifetc32_0/ram_i_55/O
                         net (fo=16, routed)          1.080     6.380    Ifetc32_0/Executs32_0/Binput[13]
    SLICE_X34Y58         LUT6 (Prop_lut6_I4_O)        0.124     6.504 f  Ifetc32_0/register[0][20]_i_25/O
                         net (fo=3, routed)           0.714     7.217    Ifetc32_0/register[0][20]_i_25_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.341 f  Ifetc32_0/register[0][16]_i_16/O
                         net (fo=3, routed)           0.956     8.297    Ifetc32_0/register[0][16]_i_16_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I2_O)        0.124     8.421 f  Ifetc32_0/ram_i_252/O
                         net (fo=2, routed)           0.700     9.121    Ifetc32_0/ram_i_252_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.245 r  Ifetc32_0/ram_i_129/O
                         net (fo=1, routed)           0.158     9.403    Ifetc32_0/ram_i_129_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.527 f  Ifetc32_0/ram_i_51/O
                         net (fo=1, routed)           0.939    10.466    Ifetc32_0/ram_i_51_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.590 f  Ifetc32_0/ram_i_3/O
                         net (fo=10, routed)          1.038    11.628    Ifetc32_0/addra[13]
    SLICE_X38Y53         LUT5 (Prop_lut5_I1_O)        0.124    11.752 r  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=21, routed)          1.624    13.376    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X50Y58         LUT5 (Prop_lut5_I0_O)        0.124    13.500 r  Ifetc32_0/ram_i_50/O
                         net (fo=17, routed)          0.780    14.280    Ifetc32_0/control32_0/MemWrite0__2
    SLICE_X42Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.404 r  Ifetc32_0/ram_i_117/O
                         net (fo=1, routed)           1.383    15.787    Ifetc32_0/ram_i_117_n_0
    SLICE_X58Y63         LUT2 (Prop_lut2_I0_O)        0.124    15.911 r  Ifetc32_0/ram_i_22/O
                         net (fo=4, routed)           1.340    17.251    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[3]
    RAMB36_X2Y14         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.259 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.440    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.586 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.211    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.302 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.620    19.922    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.500    19.422    
                         clock uncertainty           -0.076    19.346    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    18.609    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.609    
                         arrival time                         -17.251    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.786ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.303ns  (logic 4.609ns (23.877%)  route 14.694ns (76.123%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 19.930 - 21.786 ) 
    Source Clock Delay      (SCD):    -2.129ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.862    -2.129    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     0.325 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.235     1.560    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[3]
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.124     1.684 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.104     2.788    Idecode32_0/douta[15]
    SLICE_X20Y49         LUT6 (Prop_lut6_I2_O)        0.124     2.912 f  Idecode32_0/ledout[13]_i_7/O
                         net (fo=1, routed)           0.000     2.912    Idecode32_0/ledout[13]_i_7_n_0
    SLICE_X20Y49         MUXF7 (Prop_muxf7_I1_O)      0.245     3.157 f  Idecode32_0/ledout_reg[13]_i_2/O
                         net (fo=1, routed)           0.641     3.798    Idecode32_0/ledout_reg[13]_i_2_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.298     4.096 f  Idecode32_0/ledout[13]_i_1/O
                         net (fo=8, routed)           1.079     5.176    Ifetc32_0/Idecode32_0_read_data_2[13]
    SLICE_X28Y53         LUT3 (Prop_lut3_I2_O)        0.124     5.300 f  Ifetc32_0/ram_i_55/O
                         net (fo=16, routed)          1.080     6.380    Ifetc32_0/Executs32_0/Binput[13]
    SLICE_X34Y58         LUT6 (Prop_lut6_I4_O)        0.124     6.504 f  Ifetc32_0/register[0][20]_i_25/O
                         net (fo=3, routed)           0.714     7.217    Ifetc32_0/register[0][20]_i_25_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.341 f  Ifetc32_0/register[0][16]_i_16/O
                         net (fo=3, routed)           0.956     8.297    Ifetc32_0/register[0][16]_i_16_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I2_O)        0.124     8.421 f  Ifetc32_0/ram_i_252/O
                         net (fo=2, routed)           0.700     9.121    Ifetc32_0/ram_i_252_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.245 r  Ifetc32_0/ram_i_129/O
                         net (fo=1, routed)           0.158     9.403    Ifetc32_0/ram_i_129_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.527 f  Ifetc32_0/ram_i_51/O
                         net (fo=1, routed)           0.939    10.466    Ifetc32_0/ram_i_51_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.590 f  Ifetc32_0/ram_i_3/O
                         net (fo=10, routed)          1.038    11.628    Ifetc32_0/addra[13]
    SLICE_X38Y53         LUT5 (Prop_lut5_I1_O)        0.124    11.752 r  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=21, routed)          1.624    13.376    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X50Y58         LUT5 (Prop_lut5_I0_O)        0.124    13.500 r  Ifetc32_0/ram_i_50/O
                         net (fo=17, routed)          1.022    14.523    Ifetc32_0/control32_0/MemWrite0__2
    SLICE_X58Y62         LUT5 (Prop_lut5_I0_O)        0.124    14.647 r  Ifetc32_0/ram_i_119/O
                         net (fo=1, routed)           0.696    15.342    Ifetc32_0/ram_i_119_n_0
    SLICE_X60Y64         LUT2 (Prop_lut2_I0_O)        0.124    15.466 r  Ifetc32_0/ram_i_24/O
                         net (fo=4, routed)           1.708    17.174    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[1]
    RAMB36_X3Y14         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.259 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.440    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.586 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.211    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.302 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.628    19.930    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.500    19.430    
                         clock uncertainty           -0.076    19.354    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    18.617    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.617    
                         arrival time                         -17.174    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.786ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.295ns  (logic 4.609ns (23.888%)  route 14.686ns (76.112%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 19.930 - 21.786 ) 
    Source Clock Delay      (SCD):    -2.129ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.862    -2.129    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     0.325 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.235     1.560    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[3]
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.124     1.684 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.104     2.788    Idecode32_0/douta[15]
    SLICE_X20Y49         LUT6 (Prop_lut6_I2_O)        0.124     2.912 f  Idecode32_0/ledout[13]_i_7/O
                         net (fo=1, routed)           0.000     2.912    Idecode32_0/ledout[13]_i_7_n_0
    SLICE_X20Y49         MUXF7 (Prop_muxf7_I1_O)      0.245     3.157 f  Idecode32_0/ledout_reg[13]_i_2/O
                         net (fo=1, routed)           0.641     3.798    Idecode32_0/ledout_reg[13]_i_2_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.298     4.096 f  Idecode32_0/ledout[13]_i_1/O
                         net (fo=8, routed)           1.079     5.176    Ifetc32_0/Idecode32_0_read_data_2[13]
    SLICE_X28Y53         LUT3 (Prop_lut3_I2_O)        0.124     5.300 f  Ifetc32_0/ram_i_55/O
                         net (fo=16, routed)          1.080     6.380    Ifetc32_0/Executs32_0/Binput[13]
    SLICE_X34Y58         LUT6 (Prop_lut6_I4_O)        0.124     6.504 f  Ifetc32_0/register[0][20]_i_25/O
                         net (fo=3, routed)           0.714     7.217    Ifetc32_0/register[0][20]_i_25_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.341 f  Ifetc32_0/register[0][16]_i_16/O
                         net (fo=3, routed)           0.956     8.297    Ifetc32_0/register[0][16]_i_16_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I2_O)        0.124     8.421 f  Ifetc32_0/ram_i_252/O
                         net (fo=2, routed)           0.700     9.121    Ifetc32_0/ram_i_252_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.245 r  Ifetc32_0/ram_i_129/O
                         net (fo=1, routed)           0.158     9.403    Ifetc32_0/ram_i_129_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.527 f  Ifetc32_0/ram_i_51/O
                         net (fo=1, routed)           0.939    10.466    Ifetc32_0/ram_i_51_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.590 f  Ifetc32_0/ram_i_3/O
                         net (fo=10, routed)          1.038    11.628    Ifetc32_0/addra[13]
    SLICE_X38Y53         LUT5 (Prop_lut5_I1_O)        0.124    11.752 r  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=21, routed)          1.624    13.376    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X50Y58         LUT5 (Prop_lut5_I0_O)        0.124    13.500 r  Ifetc32_0/ram_i_50/O
                         net (fo=17, routed)          0.780    14.280    Ifetc32_0/control32_0/MemWrite0__2
    SLICE_X42Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.404 r  Ifetc32_0/ram_i_117/O
                         net (fo=1, routed)           1.383    15.787    Ifetc32_0/ram_i_117_n_0
    SLICE_X58Y63         LUT2 (Prop_lut2_I0_O)        0.124    15.911 r  Ifetc32_0/ram_i_22/O
                         net (fo=4, routed)           1.254    17.165    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[3]
    RAMB36_X3Y14         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.259 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.440    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.586 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.211    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.302 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.628    19.930    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.500    19.430    
                         clock uncertainty           -0.076    19.354    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    18.617    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.617    
                         arrival time                         -17.165    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.786ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.051ns  (logic 4.633ns (24.319%)  route 14.418ns (75.681%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 19.930 - 21.786 ) 
    Source Clock Delay      (SCD):    -2.129ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.862    -2.129    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     0.325 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.235     1.560    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[3]
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.124     1.684 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.104     2.788    Idecode32_0/douta[15]
    SLICE_X20Y49         LUT6 (Prop_lut6_I2_O)        0.124     2.912 f  Idecode32_0/ledout[13]_i_7/O
                         net (fo=1, routed)           0.000     2.912    Idecode32_0/ledout[13]_i_7_n_0
    SLICE_X20Y49         MUXF7 (Prop_muxf7_I1_O)      0.245     3.157 f  Idecode32_0/ledout_reg[13]_i_2/O
                         net (fo=1, routed)           0.641     3.798    Idecode32_0/ledout_reg[13]_i_2_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.298     4.096 f  Idecode32_0/ledout[13]_i_1/O
                         net (fo=8, routed)           1.079     5.176    Ifetc32_0/Idecode32_0_read_data_2[13]
    SLICE_X28Y53         LUT3 (Prop_lut3_I2_O)        0.124     5.300 f  Ifetc32_0/ram_i_55/O
                         net (fo=16, routed)          1.080     6.380    Ifetc32_0/Executs32_0/Binput[13]
    SLICE_X34Y58         LUT6 (Prop_lut6_I4_O)        0.124     6.504 f  Ifetc32_0/register[0][20]_i_25/O
                         net (fo=3, routed)           0.714     7.217    Ifetc32_0/register[0][20]_i_25_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.341 f  Ifetc32_0/register[0][16]_i_16/O
                         net (fo=3, routed)           0.956     8.297    Ifetc32_0/register[0][16]_i_16_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I2_O)        0.124     8.421 f  Ifetc32_0/ram_i_252/O
                         net (fo=2, routed)           0.700     9.121    Ifetc32_0/ram_i_252_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.245 r  Ifetc32_0/ram_i_129/O
                         net (fo=1, routed)           0.158     9.403    Ifetc32_0/ram_i_129_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.527 f  Ifetc32_0/ram_i_51/O
                         net (fo=1, routed)           0.939    10.466    Ifetc32_0/ram_i_51_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.590 f  Ifetc32_0/ram_i_3/O
                         net (fo=10, routed)          1.038    11.628    Ifetc32_0/addra[13]
    SLICE_X38Y53         LUT5 (Prop_lut5_I1_O)        0.124    11.752 r  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=21, routed)          1.624    13.376    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X50Y58         LUT5 (Prop_lut5_I0_O)        0.124    13.500 r  Ifetc32_0/ram_i_50/O
                         net (fo=17, routed)          0.888    14.388    Ifetc32_0/control32_0/MemWrite0__2
    SLICE_X58Y61         LUT5 (Prop_lut5_I0_O)        0.124    14.512 r  Ifetc32_0/ram_i_111/O
                         net (fo=1, routed)           0.808    15.319    Ifetc32_0/ram_i_111_n_0
    SLICE_X60Y64         LUT2 (Prop_lut2_I0_O)        0.148    15.467 r  Ifetc32_0/ram_i_17/O
                         net (fo=4, routed)           1.454    16.921    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[8]
    RAMB36_X3Y14         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.259 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.440    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.586 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.211    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.302 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.628    19.930    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.500    19.430    
                         clock uncertainty           -0.076    19.354    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.941    18.413    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.413    
                         arrival time                         -16.921    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.567ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.786ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.175ns  (logic 4.609ns (24.036%)  route 14.566ns (75.964%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 19.925 - 21.786 ) 
    Source Clock Delay      (SCD):    -2.129ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.862    -2.129    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     0.325 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.235     1.560    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[3]
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.124     1.684 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.104     2.788    Idecode32_0/douta[15]
    SLICE_X20Y49         LUT6 (Prop_lut6_I2_O)        0.124     2.912 f  Idecode32_0/ledout[13]_i_7/O
                         net (fo=1, routed)           0.000     2.912    Idecode32_0/ledout[13]_i_7_n_0
    SLICE_X20Y49         MUXF7 (Prop_muxf7_I1_O)      0.245     3.157 f  Idecode32_0/ledout_reg[13]_i_2/O
                         net (fo=1, routed)           0.641     3.798    Idecode32_0/ledout_reg[13]_i_2_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.298     4.096 f  Idecode32_0/ledout[13]_i_1/O
                         net (fo=8, routed)           1.079     5.176    Ifetc32_0/Idecode32_0_read_data_2[13]
    SLICE_X28Y53         LUT3 (Prop_lut3_I2_O)        0.124     5.300 f  Ifetc32_0/ram_i_55/O
                         net (fo=16, routed)          1.080     6.380    Ifetc32_0/Executs32_0/Binput[13]
    SLICE_X34Y58         LUT6 (Prop_lut6_I4_O)        0.124     6.504 f  Ifetc32_0/register[0][20]_i_25/O
                         net (fo=3, routed)           0.714     7.217    Ifetc32_0/register[0][20]_i_25_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.341 f  Ifetc32_0/register[0][16]_i_16/O
                         net (fo=3, routed)           0.956     8.297    Ifetc32_0/register[0][16]_i_16_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I2_O)        0.124     8.421 f  Ifetc32_0/ram_i_252/O
                         net (fo=2, routed)           0.700     9.121    Ifetc32_0/ram_i_252_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.245 r  Ifetc32_0/ram_i_129/O
                         net (fo=1, routed)           0.158     9.403    Ifetc32_0/ram_i_129_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.527 f  Ifetc32_0/ram_i_51/O
                         net (fo=1, routed)           0.939    10.466    Ifetc32_0/ram_i_51_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.590 f  Ifetc32_0/ram_i_3/O
                         net (fo=10, routed)          1.038    11.628    Ifetc32_0/addra[13]
    SLICE_X38Y53         LUT5 (Prop_lut5_I1_O)        0.124    11.752 r  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=21, routed)          1.624    13.376    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X50Y58         LUT5 (Prop_lut5_I0_O)        0.124    13.500 r  Ifetc32_0/ram_i_50/O
                         net (fo=17, routed)          1.022    14.523    Ifetc32_0/control32_0/MemWrite0__2
    SLICE_X58Y62         LUT5 (Prop_lut5_I0_O)        0.124    14.647 r  Ifetc32_0/ram_i_119/O
                         net (fo=1, routed)           0.696    15.342    Ifetc32_0/ram_i_119_n_0
    SLICE_X60Y64         LUT2 (Prop_lut2_I0_O)        0.124    15.466 r  Ifetc32_0/ram_i_24/O
                         net (fo=4, routed)           1.579    17.046    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[1]
    RAMB36_X2Y15         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.259 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.440    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.586 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.211    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.302 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.623    19.925    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.500    19.425    
                         clock uncertainty           -0.076    19.349    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    18.612    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.612    
                         arrival time                         -17.046    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.570ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.786ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.172ns  (logic 4.609ns (24.040%)  route 14.563ns (75.960%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 19.925 - 21.786 ) 
    Source Clock Delay      (SCD):    -2.129ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.862    -2.129    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     0.325 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.235     1.560    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[3]
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.124     1.684 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.104     2.788    Idecode32_0/douta[15]
    SLICE_X20Y49         LUT6 (Prop_lut6_I2_O)        0.124     2.912 f  Idecode32_0/ledout[13]_i_7/O
                         net (fo=1, routed)           0.000     2.912    Idecode32_0/ledout[13]_i_7_n_0
    SLICE_X20Y49         MUXF7 (Prop_muxf7_I1_O)      0.245     3.157 f  Idecode32_0/ledout_reg[13]_i_2/O
                         net (fo=1, routed)           0.641     3.798    Idecode32_0/ledout_reg[13]_i_2_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.298     4.096 f  Idecode32_0/ledout[13]_i_1/O
                         net (fo=8, routed)           1.079     5.176    Ifetc32_0/Idecode32_0_read_data_2[13]
    SLICE_X28Y53         LUT3 (Prop_lut3_I2_O)        0.124     5.300 f  Ifetc32_0/ram_i_55/O
                         net (fo=16, routed)          1.080     6.380    Ifetc32_0/Executs32_0/Binput[13]
    SLICE_X34Y58         LUT6 (Prop_lut6_I4_O)        0.124     6.504 f  Ifetc32_0/register[0][20]_i_25/O
                         net (fo=3, routed)           0.714     7.217    Ifetc32_0/register[0][20]_i_25_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.341 f  Ifetc32_0/register[0][16]_i_16/O
                         net (fo=3, routed)           0.956     8.297    Ifetc32_0/register[0][16]_i_16_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I2_O)        0.124     8.421 f  Ifetc32_0/ram_i_252/O
                         net (fo=2, routed)           0.700     9.121    Ifetc32_0/ram_i_252_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.245 r  Ifetc32_0/ram_i_129/O
                         net (fo=1, routed)           0.158     9.403    Ifetc32_0/ram_i_129_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.527 f  Ifetc32_0/ram_i_51/O
                         net (fo=1, routed)           0.939    10.466    Ifetc32_0/ram_i_51_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.590 f  Ifetc32_0/ram_i_3/O
                         net (fo=10, routed)          1.038    11.628    Ifetc32_0/addra[13]
    SLICE_X38Y53         LUT5 (Prop_lut5_I1_O)        0.124    11.752 r  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=21, routed)          1.624    13.376    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X50Y58         LUT5 (Prop_lut5_I0_O)        0.124    13.500 r  Ifetc32_0/ram_i_50/O
                         net (fo=17, routed)          0.885    14.385    Ifetc32_0/control32_0/MemWrite0__2
    SLICE_X58Y61         LUT5 (Prop_lut5_I0_O)        0.124    14.509 r  Ifetc32_0/ram_i_113/O
                         net (fo=1, routed)           0.701    15.210    Ifetc32_0/ram_i_113_n_0
    SLICE_X60Y64         LUT2 (Prop_lut2_I0_O)        0.124    15.334 r  Ifetc32_0/ram_i_18/O
                         net (fo=4, routed)           1.709    17.043    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[7]
    RAMB36_X2Y15         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.259 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.440    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.586 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.211    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.302 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.623    19.925    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.500    19.425    
                         clock uncertainty           -0.076    19.349    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    18.612    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.612    
                         arrival time                         -17.043    
  -------------------------------------------------------------------
                         slack                                  1.570    

Slack (MET) :             1.610ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.786ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.927ns  (logic 4.633ns (24.478%)  route 14.294ns (75.522%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 19.925 - 21.786 ) 
    Source Clock Delay      (SCD):    -2.129ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.862    -2.129    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     0.325 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.235     1.560    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[3]
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.124     1.684 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.104     2.788    Idecode32_0/douta[15]
    SLICE_X20Y49         LUT6 (Prop_lut6_I2_O)        0.124     2.912 f  Idecode32_0/ledout[13]_i_7/O
                         net (fo=1, routed)           0.000     2.912    Idecode32_0/ledout[13]_i_7_n_0
    SLICE_X20Y49         MUXF7 (Prop_muxf7_I1_O)      0.245     3.157 f  Idecode32_0/ledout_reg[13]_i_2/O
                         net (fo=1, routed)           0.641     3.798    Idecode32_0/ledout_reg[13]_i_2_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.298     4.096 f  Idecode32_0/ledout[13]_i_1/O
                         net (fo=8, routed)           1.079     5.176    Ifetc32_0/Idecode32_0_read_data_2[13]
    SLICE_X28Y53         LUT3 (Prop_lut3_I2_O)        0.124     5.300 f  Ifetc32_0/ram_i_55/O
                         net (fo=16, routed)          1.080     6.380    Ifetc32_0/Executs32_0/Binput[13]
    SLICE_X34Y58         LUT6 (Prop_lut6_I4_O)        0.124     6.504 f  Ifetc32_0/register[0][20]_i_25/O
                         net (fo=3, routed)           0.714     7.217    Ifetc32_0/register[0][20]_i_25_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.341 f  Ifetc32_0/register[0][16]_i_16/O
                         net (fo=3, routed)           0.956     8.297    Ifetc32_0/register[0][16]_i_16_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I2_O)        0.124     8.421 f  Ifetc32_0/ram_i_252/O
                         net (fo=2, routed)           0.700     9.121    Ifetc32_0/ram_i_252_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.245 r  Ifetc32_0/ram_i_129/O
                         net (fo=1, routed)           0.158     9.403    Ifetc32_0/ram_i_129_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.527 f  Ifetc32_0/ram_i_51/O
                         net (fo=1, routed)           0.939    10.466    Ifetc32_0/ram_i_51_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.590 f  Ifetc32_0/ram_i_3/O
                         net (fo=10, routed)          1.038    11.628    Ifetc32_0/addra[13]
    SLICE_X38Y53         LUT5 (Prop_lut5_I1_O)        0.124    11.752 r  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=21, routed)          1.624    13.376    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X50Y58         LUT5 (Prop_lut5_I0_O)        0.124    13.500 r  Ifetc32_0/ram_i_50/O
                         net (fo=17, routed)          0.888    14.388    Ifetc32_0/control32_0/MemWrite0__2
    SLICE_X58Y61         LUT5 (Prop_lut5_I0_O)        0.124    14.512 r  Ifetc32_0/ram_i_111/O
                         net (fo=1, routed)           0.808    15.319    Ifetc32_0/ram_i_111_n_0
    SLICE_X60Y64         LUT2 (Prop_lut2_I0_O)        0.148    15.467 r  Ifetc32_0/ram_i_17/O
                         net (fo=4, routed)           1.331    16.798    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[8]
    RAMB36_X2Y15         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.259 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.440    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.586 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.211    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.302 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.623    19.925    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.500    19.425    
                         clock uncertainty           -0.076    19.349    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.941    18.408    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.408    
                         arrival time                         -16.798    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             1.620ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.786ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.127ns  (logic 4.609ns (24.097%)  route 14.518ns (75.903%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 19.930 - 21.786 ) 
    Source Clock Delay      (SCD):    -2.129ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.862    -2.129    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     0.325 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.235     1.560    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[3]
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.124     1.684 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.104     2.788    Idecode32_0/douta[15]
    SLICE_X20Y49         LUT6 (Prop_lut6_I2_O)        0.124     2.912 f  Idecode32_0/ledout[13]_i_7/O
                         net (fo=1, routed)           0.000     2.912    Idecode32_0/ledout[13]_i_7_n_0
    SLICE_X20Y49         MUXF7 (Prop_muxf7_I1_O)      0.245     3.157 f  Idecode32_0/ledout_reg[13]_i_2/O
                         net (fo=1, routed)           0.641     3.798    Idecode32_0/ledout_reg[13]_i_2_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.298     4.096 f  Idecode32_0/ledout[13]_i_1/O
                         net (fo=8, routed)           1.079     5.176    Ifetc32_0/Idecode32_0_read_data_2[13]
    SLICE_X28Y53         LUT3 (Prop_lut3_I2_O)        0.124     5.300 f  Ifetc32_0/ram_i_55/O
                         net (fo=16, routed)          1.080     6.380    Ifetc32_0/Executs32_0/Binput[13]
    SLICE_X34Y58         LUT6 (Prop_lut6_I4_O)        0.124     6.504 f  Ifetc32_0/register[0][20]_i_25/O
                         net (fo=3, routed)           0.714     7.217    Ifetc32_0/register[0][20]_i_25_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.341 f  Ifetc32_0/register[0][16]_i_16/O
                         net (fo=3, routed)           0.956     8.297    Ifetc32_0/register[0][16]_i_16_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I2_O)        0.124     8.421 f  Ifetc32_0/ram_i_252/O
                         net (fo=2, routed)           0.700     9.121    Ifetc32_0/ram_i_252_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.245 r  Ifetc32_0/ram_i_129/O
                         net (fo=1, routed)           0.158     9.403    Ifetc32_0/ram_i_129_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.527 f  Ifetc32_0/ram_i_51/O
                         net (fo=1, routed)           0.939    10.466    Ifetc32_0/ram_i_51_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.590 f  Ifetc32_0/ram_i_3/O
                         net (fo=10, routed)          1.038    11.628    Ifetc32_0/addra[13]
    SLICE_X38Y53         LUT5 (Prop_lut5_I1_O)        0.124    11.752 r  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=21, routed)          1.624    13.376    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X50Y58         LUT5 (Prop_lut5_I0_O)        0.124    13.500 r  Ifetc32_0/ram_i_50/O
                         net (fo=17, routed)          0.885    14.385    Ifetc32_0/control32_0/MemWrite0__2
    SLICE_X58Y61         LUT5 (Prop_lut5_I0_O)        0.124    14.509 r  Ifetc32_0/ram_i_113/O
                         net (fo=1, routed)           0.701    15.210    Ifetc32_0/ram_i_113_n_0
    SLICE_X60Y64         LUT2 (Prop_lut2_I0_O)        0.124    15.334 r  Ifetc32_0/ram_i_18/O
                         net (fo=4, routed)           1.664    16.998    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[7]
    RAMB36_X3Y14         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.259 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.440    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.586 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.211    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.302 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.628    19.930    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.500    19.430    
                         clock uncertainty           -0.076    19.354    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    18.617    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.617    
                         arrival time                         -16.998    
  -------------------------------------------------------------------
                         slack                                  1.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            Ifetc32_0/PC_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk fall@21.786ns)
  Data Path Delay:        0.632ns  (logic 0.400ns (63.267%)  route 0.232ns (36.732%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns = ( 21.528 - 21.786 ) 
    Source Clock Delay      (SCD):    -0.489ns = ( 21.297 - 21.786 ) 
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.098 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.538    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.200 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.709    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.735 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.562    21.297    Ifetc32_0/CLK
    SLICE_X47Y60         FDCE                                         r  Ifetc32_0/PC_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDCE (Prop_fdce_C_Q)         0.146    21.443 r  Ifetc32_0/PC_reg[7]/Q
                         net (fo=17, routed)          0.118    21.561    Ifetc32_0/p_0_in[5]
    SLICE_X49Y59         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    21.705 r  Ifetc32_0/PC_reg[8]_i_3/O[3]
                         net (fo=3, routed)           0.114    21.819    Ifetc32_0/Ifetc32_0_branch_base_addr[8]
    SLICE_X47Y59         LUT6 (Prop_lut6_I4_O)        0.110    21.929 r  Ifetc32_0/PC[8]_i_1/O
                         net (fo=1, routed)           0.000    21.929    Ifetc32_0/PC[8]_i_1_n_0
    SLICE_X47Y59         FDCE                                         r  Ifetc32_0/PC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.286 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.767    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.110 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.666    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.695 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.834    21.528    Ifetc32_0/CLK
    SLICE_X47Y59         FDCE                                         r  Ifetc32_0/PC_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.214    21.314    
    SLICE_X47Y59         FDCE (Hold_fdce_C_D)         0.099    21.413    Ifetc32_0/PC_reg[8]
  -------------------------------------------------------------------
                         required time                        -21.413    
                         arrival time                          21.929    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            Ifetc32_0/PC_reg[14]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk fall@21.786ns)
  Data Path Delay:        0.676ns  (logic 0.363ns (53.681%)  route 0.313ns (46.319%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns = ( 21.527 - 21.786 ) 
    Source Clock Delay      (SCD):    -0.489ns = ( 21.297 - 21.786 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.098 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.538    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.200 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.709    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.735 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.562    21.297    Ifetc32_0/CLK
    SLICE_X47Y61         FDCE                                         r  Ifetc32_0/PC_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDCE (Prop_fdce_C_Q)         0.146    21.443 r  Ifetc32_0/PC_reg[14]/Q
                         net (fo=10, routed)          0.199    21.642    Ifetc32_0/p_0_in[12]
    SLICE_X49Y61         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    21.752 r  Ifetc32_0/PC_reg[16]_i_3/O[1]
                         net (fo=3, routed)           0.114    21.866    Ifetc32_0/Ifetc32_0_branch_base_addr[14]
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.107    21.973 r  Ifetc32_0/PC[14]_i_1/O
                         net (fo=1, routed)           0.000    21.973    Ifetc32_0/PC[14]_i_1_n_0
    SLICE_X47Y61         FDCE                                         r  Ifetc32_0/PC_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.286 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.767    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.110 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.666    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.695 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.833    21.527    Ifetc32_0/CLK
    SLICE_X47Y61         FDCE                                         r  Ifetc32_0/PC_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.230    21.297    
    SLICE_X47Y61         FDCE (Hold_fdce_C_D)         0.099    21.396    Ifetc32_0/PC_reg[14]
  -------------------------------------------------------------------
                         required time                        -21.396    
                         arrival time                          21.973    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[24]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            Ifetc32_0/PC_reg[24]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk fall@21.786ns)
  Data Path Delay:        0.691ns  (logic 0.364ns (52.656%)  route 0.327ns (47.344%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns = ( 21.524 - 21.786 ) 
    Source Clock Delay      (SCD):    -0.491ns = ( 21.295 - 21.786 ) 
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.098 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.538    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.200 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.709    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.735 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.560    21.295    Ifetc32_0/CLK
    SLICE_X47Y64         FDCE                                         r  Ifetc32_0/PC_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDCE (Prop_fdce_C_Q)         0.146    21.441 r  Ifetc32_0/PC_reg[24]/Q
                         net (fo=2, routed)           0.167    21.608    Ifetc32_0/p_0_in[22]
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    21.716 r  Ifetc32_0/PC_reg[24]_i_3/O[3]
                         net (fo=3, routed)           0.160    21.876    Ifetc32_0/Ifetc32_0_branch_base_addr[24]
    SLICE_X47Y64         LUT6 (Prop_lut6_I4_O)        0.110    21.986 r  Ifetc32_0/PC[24]_i_1/O
                         net (fo=1, routed)           0.000    21.986    Ifetc32_0/PC[24]_i_1_n_0
    SLICE_X47Y64         FDCE                                         r  Ifetc32_0/PC_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.286 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.767    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.110 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.666    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.695 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.830    21.524    Ifetc32_0/CLK
    SLICE_X47Y64         FDCE                                         r  Ifetc32_0/PC_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.229    21.295    
    SLICE_X47Y64         FDCE (Hold_fdce_C_D)         0.098    21.393    Ifetc32_0/PC_reg[24]
  -------------------------------------------------------------------
                         required time                        -21.393    
                         arrival time                          21.986    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            Ifetc32_0/PC_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk fall@21.786ns)
  Data Path Delay:        0.731ns  (logic 0.384ns (52.506%)  route 0.347ns (47.494%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns = ( 21.522 - 21.786 ) 
    Source Clock Delay      (SCD):    -0.492ns = ( 21.294 - 21.786 ) 
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.098 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.538    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.200 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.709    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.735 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.559    21.294    Ifetc32_0/CLK
    SLICE_X50Y64         FDCE                                         r  Ifetc32_0/PC_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDCE (Prop_fdce_C_Q)         0.167    21.461 r  Ifetc32_0/PC_reg[26]/Q
                         net (fo=2, routed)           0.213    21.674    Ifetc32_0/p_0_in[24]
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    21.784 r  Ifetc32_0/PC_reg[28]_i_2/O[1]
                         net (fo=3, routed)           0.135    21.918    Ifetc32_0/Ifetc32_0_branch_base_addr[26]
    SLICE_X50Y64         LUT6 (Prop_lut6_I4_O)        0.107    22.025 r  Ifetc32_0/PC[26]_i_1/O
                         net (fo=1, routed)           0.000    22.025    Ifetc32_0/PC[26]_i_1_n_0
    SLICE_X50Y64         FDCE                                         r  Ifetc32_0/PC_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.286 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.767    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.110 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.666    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.695 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.828    21.522    Ifetc32_0/CLK
    SLICE_X50Y64         FDCE                                         r  Ifetc32_0/PC_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.228    21.294    
    SLICE_X50Y64         FDCE (Hold_fdce_C_D)         0.124    21.418    Ifetc32_0/PC_reg[26]
  -------------------------------------------------------------------
                         required time                        -21.418    
                         arrival time                          22.025    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            Ifetc32_0/PC_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk fall@21.786ns)
  Data Path Delay:        0.736ns  (logic 0.385ns (52.280%)  route 0.351ns (47.720%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns = ( 21.528 - 21.786 ) 
    Source Clock Delay      (SCD):    -0.488ns = ( 21.298 - 21.786 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.098 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.538    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.200 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.709    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.735 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.563    21.298    Ifetc32_0/CLK
    SLICE_X46Y58         FDCE                                         r  Ifetc32_0/PC_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.167    21.465 r  Ifetc32_0/PC_reg[4]/Q
                         net (fo=17, routed)          0.125    21.590    Ifetc32_0/p_0_in[2]
    SLICE_X49Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    21.698 r  Ifetc32_0/PC_reg[4]_i_3/O[3]
                         net (fo=3, routed)           0.226    21.924    Ifetc32_0/Ifetc32_0_branch_base_addr[4]
    SLICE_X46Y58         LUT6 (Prop_lut6_I4_O)        0.110    22.034 r  Ifetc32_0/PC[4]_i_1/O
                         net (fo=1, routed)           0.000    22.034    Ifetc32_0/PC[4]_i_1_n_0
    SLICE_X46Y58         FDCE                                         r  Ifetc32_0/PC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.286 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.767    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.110 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.666    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.695 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.834    21.528    Ifetc32_0/CLK
    SLICE_X46Y58         FDCE                                         r  Ifetc32_0/PC_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.230    21.298    
    SLICE_X46Y58         FDCE (Hold_fdce_C_D)         0.124    21.422    Ifetc32_0/PC_reg[4]
  -------------------------------------------------------------------
                         required time                        -21.422    
                         arrival time                          22.034    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[28]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            Ifetc32_0/PC_reg[28]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk fall@21.786ns)
  Data Path Delay:        0.771ns  (logic 0.385ns (49.967%)  route 0.386ns (50.034%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns = ( 21.524 - 21.786 ) 
    Source Clock Delay      (SCD):    -0.491ns = ( 21.295 - 21.786 ) 
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.098 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.538    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.200 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.709    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.735 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.560    21.295    Ifetc32_0/CLK
    SLICE_X46Y64         FDCE                                         r  Ifetc32_0/PC_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDCE (Prop_fdce_C_Q)         0.167    21.462 r  Ifetc32_0/PC_reg[28]/Q
                         net (fo=2, routed)           0.159    21.622    Ifetc32_0/p_0_in[26]
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    21.730 r  Ifetc32_0/PC_reg[28]_i_2/O[3]
                         net (fo=3, routed)           0.226    21.956    Ifetc32_0/Ifetc32_0_branch_base_addr[28]
    SLICE_X46Y64         LUT5 (Prop_lut5_I1_O)        0.110    22.066 r  Ifetc32_0/PC[28]_i_1/O
                         net (fo=1, routed)           0.000    22.066    Ifetc32_0/PC[28]_i_1_n_0
    SLICE_X46Y64         FDCE                                         r  Ifetc32_0/PC_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.286 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.767    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.110 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.666    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.695 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.830    21.524    Ifetc32_0/CLK
    SLICE_X46Y64         FDCE                                         r  Ifetc32_0/PC_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.229    21.295    
    SLICE_X46Y64         FDCE (Hold_fdce_C_D)         0.125    21.420    Ifetc32_0/PC_reg[28]
  -------------------------------------------------------------------
                         required time                        -21.420    
                         arrival time                          22.066    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[27]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            Ifetc32_0/PC_reg[27]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk fall@21.786ns)
  Data Path Delay:        0.745ns  (logic 0.365ns (48.986%)  route 0.380ns (51.014%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns = ( 21.524 - 21.786 ) 
    Source Clock Delay      (SCD):    -0.491ns = ( 21.295 - 21.786 ) 
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.098 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.538    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.200 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.709    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.735 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.560    21.295    Ifetc32_0/CLK
    SLICE_X47Y64         FDCE                                         r  Ifetc32_0/PC_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDCE (Prop_fdce_C_Q)         0.146    21.441 r  Ifetc32_0/PC_reg[27]/Q
                         net (fo=2, routed)           0.165    21.606    Ifetc32_0/p_0_in[25]
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    21.717 r  Ifetc32_0/PC_reg[28]_i_2/O[2]
                         net (fo=3, routed)           0.215    21.932    Ifetc32_0/Ifetc32_0_branch_base_addr[27]
    SLICE_X47Y64         LUT6 (Prop_lut6_I4_O)        0.108    22.040 r  Ifetc32_0/PC[27]_i_1/O
                         net (fo=1, routed)           0.000    22.040    Ifetc32_0/PC[27]_i_1_n_0
    SLICE_X47Y64         FDCE                                         r  Ifetc32_0/PC_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.286 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.767    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.110 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.666    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.695 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.830    21.524    Ifetc32_0/CLK
    SLICE_X47Y64         FDCE                                         r  Ifetc32_0/PC_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.229    21.295    
    SLICE_X47Y64         FDCE (Hold_fdce_C_D)         0.099    21.394    Ifetc32_0/PC_reg[27]
  -------------------------------------------------------------------
                         required time                        -21.394    
                         arrival time                          22.040    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[23]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            Ifetc32_0/PC_reg[23]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk fall@21.786ns)
  Data Path Delay:        0.758ns  (logic 0.365ns (48.145%)  route 0.393ns (51.855%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns = ( 21.524 - 21.786 ) 
    Source Clock Delay      (SCD):    -0.491ns = ( 21.295 - 21.786 ) 
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.098 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.538    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.200 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.709    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.735 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.560    21.295    Ifetc32_0/CLK
    SLICE_X47Y63         FDCE                                         r  Ifetc32_0/PC_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDCE (Prop_fdce_C_Q)         0.146    21.441 r  Ifetc32_0/PC_reg[23]/Q
                         net (fo=2, routed)           0.156    21.598    Ifetc32_0/p_0_in[21]
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    21.709 r  Ifetc32_0/PC_reg[24]_i_3/O[2]
                         net (fo=3, routed)           0.237    21.945    Ifetc32_0/Ifetc32_0_branch_base_addr[23]
    SLICE_X47Y63         LUT6 (Prop_lut6_I4_O)        0.108    22.053 r  Ifetc32_0/PC[23]_i_1/O
                         net (fo=1, routed)           0.000    22.053    Ifetc32_0/PC[23]_i_1_n_0
    SLICE_X47Y63         FDCE                                         r  Ifetc32_0/PC_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.286 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.767    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.110 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.666    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.695 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.830    21.524    Ifetc32_0/CLK
    SLICE_X47Y63         FDCE                                         r  Ifetc32_0/PC_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.229    21.295    
    SLICE_X47Y63         FDCE (Hold_fdce_C_D)         0.099    21.394    Ifetc32_0/PC_reg[23]
  -------------------------------------------------------------------
                         required time                        -21.394    
                         arrival time                          22.053    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            Ifetc32_0/PC_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk fall@21.786ns)
  Data Path Delay:        0.760ns  (logic 0.363ns (47.754%)  route 0.397ns (52.246%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns = ( 21.527 - 21.786 ) 
    Source Clock Delay      (SCD):    -0.489ns = ( 21.297 - 21.786 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.098 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.538    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.200 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.709    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.735 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.562    21.297    Ifetc32_0/CLK
    SLICE_X47Y60         FDCE                                         r  Ifetc32_0/PC_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDCE (Prop_fdce_C_Q)         0.146    21.443 r  Ifetc32_0/PC_reg[6]/Q
                         net (fo=17, routed)          0.176    21.619    Ifetc32_0/p_0_in[4]
    SLICE_X49Y59         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    21.729 r  Ifetc32_0/PC_reg[8]_i_3/O[1]
                         net (fo=3, routed)           0.221    21.950    Ifetc32_0/Ifetc32_0_branch_base_addr[6]
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.107    22.057 r  Ifetc32_0/PC[6]_i_1/O
                         net (fo=1, routed)           0.000    22.057    Ifetc32_0/PC[6]_i_1_n_0
    SLICE_X47Y60         FDCE                                         r  Ifetc32_0/PC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.286 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.767    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.110 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.666    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.695 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.833    21.527    Ifetc32_0/CLK
    SLICE_X47Y60         FDCE                                         r  Ifetc32_0/PC_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.230    21.297    
    SLICE_X47Y60         FDCE (Hold_fdce_C_D)         0.098    21.395    Ifetc32_0/PC_reg[6]
  -------------------------------------------------------------------
                         required time                        -21.395    
                         arrival time                          22.057    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[20]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            Ifetc32_0/PC_reg[20]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk fall@21.786ns)
  Data Path Delay:        0.788ns  (logic 0.385ns (48.871%)  route 0.403ns (51.129%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns = ( 21.524 - 21.786 ) 
    Source Clock Delay      (SCD):    -0.491ns = ( 21.295 - 21.786 ) 
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.098 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.538    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.200 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.709    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.735 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.560    21.295    Ifetc32_0/CLK
    SLICE_X46Y63         FDCE                                         r  Ifetc32_0/PC_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDCE (Prop_fdce_C_Q)         0.167    21.462 r  Ifetc32_0/PC_reg[20]/Q
                         net (fo=2, routed)           0.162    21.624    Ifetc32_0/p_0_in[18]
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    21.732 r  Ifetc32_0/PC_reg[20]_i_3/O[3]
                         net (fo=3, routed)           0.241    21.973    Ifetc32_0/Ifetc32_0_branch_base_addr[20]
    SLICE_X46Y63         LUT6 (Prop_lut6_I4_O)        0.110    22.083 r  Ifetc32_0/PC[20]_i_1/O
                         net (fo=1, routed)           0.000    22.083    Ifetc32_0/PC[20]_i_1_n_0
    SLICE_X46Y63         FDCE                                         r  Ifetc32_0/PC_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.286 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.767    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.110 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.666    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.695 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.830    21.524    Ifetc32_0/CLK
    SLICE_X46Y63         FDCE                                         r  Ifetc32_0/PC_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.229    21.295    
    SLICE_X46Y63         FDCE (Hold_fdce_C_D)         0.124    21.419    Ifetc32_0/PC_reg[20]
  -------------------------------------------------------------------
                         required time                        -21.419    
                         arrival time                          22.083    
  -------------------------------------------------------------------
                         slack                                  0.664    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.786 }
Period(ns):         43.571
Sources:            { c/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.571      40.995     RAMB36_X0Y13    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.571      40.995     RAMB36_X0Y13    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.571      40.995     RAMB36_X0Y12    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.571      40.995     RAMB36_X0Y12    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.571      40.995     RAMB36_X1Y15    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.571      40.995     RAMB36_X1Y15    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.571      40.995     RAMB36_X1Y13    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.571      40.995     RAMB36_X1Y13    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.571      40.995     RAMB36_X0Y9     Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.571      40.995     RAMB36_X0Y9     Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       43.571      116.429    PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.786      21.286     SLICE_X15Y58    Idecode32_0/register_reg[6][25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.786      21.286     SLICE_X15Y58    Idecode32_0/register_reg[6][25]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X12Y97    leds_0/ledout_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X12Y97    leds_0/ledout_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X14Y77    leds_0/ledout_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X14Y77    leds_0/ledout_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.786      21.286     SLICE_X15Y58    Idecode32_0/register_reg[6][28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.786      21.286     SLICE_X15Y58    Idecode32_0/register_reg[6][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.786      21.286     SLICE_X15Y58    Idecode32_0/register_reg[6][29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.786      21.286     SLICE_X15Y58    Idecode32_0/register_reg[6][29]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X46Y61    Ifetc32_0/PC_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X47Y61    Ifetc32_0/PC_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X47Y61    Ifetc32_0/PC_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X50Y61    Ifetc32_0/PC_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X46Y61    Ifetc32_0/PC_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X50Y63    Ifetc32_0/PC_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X48Y58    Ifetc32_0/PC_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X46Y63    Ifetc32_0/PC_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X47Y63    Ifetc32_0/PC_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X47Y63    Ifetc32_0/PC_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        5.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.828ns (19.156%)  route 3.494ns (80.844%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 8.017 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -2.369    scan_0/CLK
    SLICE_X55Y91         FDCE                                         r  scan_0/cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -1.913 f  scan_0/cnt1_reg[4]/Q
                         net (fo=2, routed)           0.820    -1.093    scan_0/cnt1[4]
    SLICE_X55Y92         LUT4 (Prop_lut4_I0_O)        0.124    -0.969 r  scan_0/cnt1[31]_i_8/O
                         net (fo=1, routed)           0.636    -0.333    scan_0/cnt1[31]_i_8_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I4_O)        0.124    -0.209 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          2.038     1.830    scan_0/cnt1[31]_i_3_n_0
    SLICE_X55Y92         LUT5 (Prop_lut5_I1_O)        0.124     1.954 r  scan_0/cnt1[8]_i_1/O
                         net (fo=1, routed)           0.000     1.954    scan_0/cnt1_4[8]
    SLICE_X55Y92         FDCE                                         r  scan_0/cnt1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.500     8.017    scan_0/CLK
    SLICE_X55Y92         FDCE                                         r  scan_0/cnt1_reg[8]/C
                         clock pessimism             -0.411     7.606    
                         clock uncertainty           -0.062     7.544    
    SLICE_X55Y92         FDCE (Setup_fdce_C_D)        0.031     7.575    scan_0/cnt1_reg[8]
  -------------------------------------------------------------------
                         required time                          7.575    
                         arrival time                          -1.954    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.828ns (19.575%)  route 3.402ns (80.425%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 8.018 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -2.369    scan_0/CLK
    SLICE_X55Y91         FDCE                                         r  scan_0/cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -1.913 f  scan_0/cnt1_reg[4]/Q
                         net (fo=2, routed)           0.820    -1.093    scan_0/cnt1[4]
    SLICE_X55Y92         LUT4 (Prop_lut4_I0_O)        0.124    -0.969 r  scan_0/cnt1[31]_i_8/O
                         net (fo=1, routed)           0.636    -0.333    scan_0/cnt1[31]_i_8_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I4_O)        0.124    -0.209 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          1.946     1.737    scan_0/cnt1[31]_i_3_n_0
    SLICE_X55Y95         LUT5 (Prop_lut5_I1_O)        0.124     1.861 r  scan_0/cnt1[19]_i_1/O
                         net (fo=1, routed)           0.000     1.861    scan_0/cnt1_4[19]
    SLICE_X55Y95         FDCE                                         r  scan_0/cnt1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.501     8.018    scan_0/CLK
    SLICE_X55Y95         FDCE                                         r  scan_0/cnt1_reg[19]/C
                         clock pessimism             -0.411     7.607    
                         clock uncertainty           -0.062     7.545    
    SLICE_X55Y95         FDCE (Setup_fdce_C_D)        0.031     7.576    scan_0/cnt1_reg[19]
  -------------------------------------------------------------------
                         required time                          7.576    
                         arrival time                          -1.861    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.828ns (19.903%)  route 3.332ns (80.097%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 8.017 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.623    -2.368    scan_0/CLK
    SLICE_X55Y94         FDCE                                         r  scan_0/cnt1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDCE (Prop_fdce_C_Q)         0.456    -1.912 r  scan_0/cnt1_reg[14]/Q
                         net (fo=2, routed)           0.872    -1.040    scan_0/cnt1[14]
    SLICE_X55Y94         LUT4 (Prop_lut4_I3_O)        0.124    -0.916 r  scan_0/cnt1[31]_i_7/O
                         net (fo=1, routed)           0.636    -0.280    scan_0/cnt1[31]_i_7_n_0
    SLICE_X55Y93         LUT5 (Prop_lut5_I4_O)        0.124    -0.156 r  scan_0/cnt1[31]_i_2/O
                         net (fo=32, routed)          1.824     1.668    scan_0/cnt1[31]_i_2_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I0_O)        0.124     1.792 r  scan_0/cnt1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.792    scan_0/cnt1_4[1]
    SLICE_X55Y91         FDCE                                         r  scan_0/cnt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.500     8.017    scan_0/CLK
    SLICE_X55Y91         FDCE                                         r  scan_0/cnt1_reg[1]/C
                         clock pessimism             -0.411     7.606    
                         clock uncertainty           -0.062     7.544    
    SLICE_X55Y91         FDCE (Setup_fdce_C_D)        0.029     7.573    scan_0/cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.573    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                  5.781    

Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 0.828ns (19.908%)  route 3.331ns (80.092%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 8.017 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.623    -2.368    scan_0/CLK
    SLICE_X55Y94         FDCE                                         r  scan_0/cnt1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDCE (Prop_fdce_C_Q)         0.456    -1.912 r  scan_0/cnt1_reg[14]/Q
                         net (fo=2, routed)           0.872    -1.040    scan_0/cnt1[14]
    SLICE_X55Y94         LUT4 (Prop_lut4_I3_O)        0.124    -0.916 r  scan_0/cnt1[31]_i_7/O
                         net (fo=1, routed)           0.636    -0.280    scan_0/cnt1[31]_i_7_n_0
    SLICE_X55Y93         LUT5 (Prop_lut5_I4_O)        0.124    -0.156 r  scan_0/cnt1[31]_i_2/O
                         net (fo=32, routed)          1.823     1.667    scan_0/cnt1[31]_i_2_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I0_O)        0.124     1.791 r  scan_0/cnt1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.791    scan_0/cnt1_4[2]
    SLICE_X55Y91         FDCE                                         r  scan_0/cnt1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.500     8.017    scan_0/CLK
    SLICE_X55Y91         FDCE                                         r  scan_0/cnt1_reg[2]/C
                         clock pessimism             -0.411     7.606    
                         clock uncertainty           -0.062     7.544    
    SLICE_X55Y91         FDCE (Setup_fdce_C_D)        0.031     7.575    scan_0/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.575    
                         arrival time                          -1.791    
  -------------------------------------------------------------------
                         slack                                  5.784    

Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 0.828ns (20.462%)  route 3.218ns (79.538%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 8.017 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -2.369    scan_0/CLK
    SLICE_X55Y91         FDCE                                         r  scan_0/cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -1.913 f  scan_0/cnt1_reg[4]/Q
                         net (fo=2, routed)           0.820    -1.093    scan_0/cnt1[4]
    SLICE_X55Y92         LUT4 (Prop_lut4_I0_O)        0.124    -0.969 r  scan_0/cnt1[31]_i_8/O
                         net (fo=1, routed)           0.636    -0.333    scan_0/cnt1[31]_i_8_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I4_O)        0.124    -0.209 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          1.762     1.554    scan_0/cnt1[31]_i_3_n_0
    SLICE_X55Y92         LUT5 (Prop_lut5_I1_O)        0.124     1.678 r  scan_0/cnt1[5]_i_1/O
                         net (fo=1, routed)           0.000     1.678    scan_0/cnt1_4[5]
    SLICE_X55Y92         FDCE                                         r  scan_0/cnt1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.500     8.017    scan_0/CLK
    SLICE_X55Y92         FDCE                                         r  scan_0/cnt1_reg[5]/C
                         clock pessimism             -0.411     7.606    
                         clock uncertainty           -0.062     7.544    
    SLICE_X55Y92         FDCE (Setup_fdce_C_D)        0.029     7.573    scan_0/cnt1_reg[5]
  -------------------------------------------------------------------
                         required time                          7.573    
                         arrival time                          -1.678    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             5.900ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.828ns (20.477%)  route 3.215ns (79.523%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 8.017 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -2.369    scan_0/CLK
    SLICE_X55Y91         FDCE                                         r  scan_0/cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -1.913 f  scan_0/cnt1_reg[4]/Q
                         net (fo=2, routed)           0.820    -1.093    scan_0/cnt1[4]
    SLICE_X55Y92         LUT4 (Prop_lut4_I0_O)        0.124    -0.969 r  scan_0/cnt1[31]_i_8/O
                         net (fo=1, routed)           0.636    -0.333    scan_0/cnt1[31]_i_8_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I4_O)        0.124    -0.209 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          1.759     1.551    scan_0/cnt1[31]_i_3_n_0
    SLICE_X55Y92         LUT5 (Prop_lut5_I1_O)        0.124     1.675 r  scan_0/cnt1[6]_i_1/O
                         net (fo=1, routed)           0.000     1.675    scan_0/cnt1_4[6]
    SLICE_X55Y92         FDCE                                         r  scan_0/cnt1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.500     8.017    scan_0/CLK
    SLICE_X55Y92         FDCE                                         r  scan_0/cnt1_reg[6]/C
                         clock pessimism             -0.411     7.606    
                         clock uncertainty           -0.062     7.544    
    SLICE_X55Y92         FDCE (Setup_fdce_C_D)        0.031     7.575    scan_0/cnt1_reg[6]
  -------------------------------------------------------------------
                         required time                          7.575    
                         arrival time                          -1.675    
  -------------------------------------------------------------------
                         slack                                  5.900    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.828ns (20.625%)  route 3.186ns (79.375%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 8.018 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -2.369    scan_0/CLK
    SLICE_X55Y91         FDCE                                         r  scan_0/cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -1.913 f  scan_0/cnt1_reg[4]/Q
                         net (fo=2, routed)           0.820    -1.093    scan_0/cnt1[4]
    SLICE_X55Y92         LUT4 (Prop_lut4_I0_O)        0.124    -0.969 r  scan_0/cnt1[31]_i_8/O
                         net (fo=1, routed)           0.636    -0.333    scan_0/cnt1[31]_i_8_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I4_O)        0.124    -0.209 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          1.730     1.522    scan_0/cnt1[31]_i_3_n_0
    SLICE_X55Y94         LUT5 (Prop_lut5_I1_O)        0.124     1.646 r  scan_0/cnt1[15]_i_1/O
                         net (fo=1, routed)           0.000     1.646    scan_0/cnt1_4[15]
    SLICE_X55Y94         FDCE                                         r  scan_0/cnt1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.501     8.018    scan_0/CLK
    SLICE_X55Y94         FDCE                                         r  scan_0/cnt1_reg[15]/C
                         clock pessimism             -0.411     7.607    
                         clock uncertainty           -0.062     7.545    
    SLICE_X55Y94         FDCE (Setup_fdce_C_D)        0.031     7.576    scan_0/cnt1_reg[15]
  -------------------------------------------------------------------
                         required time                          7.576    
                         arrival time                          -1.646    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.828ns (20.881%)  route 3.137ns (79.119%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 8.017 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.623    -2.368    scan_0/CLK
    SLICE_X55Y94         FDCE                                         r  scan_0/cnt1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDCE (Prop_fdce_C_Q)         0.456    -1.912 r  scan_0/cnt1_reg[14]/Q
                         net (fo=2, routed)           0.872    -1.040    scan_0/cnt1[14]
    SLICE_X55Y94         LUT4 (Prop_lut4_I3_O)        0.124    -0.916 r  scan_0/cnt1[31]_i_7/O
                         net (fo=1, routed)           0.636    -0.280    scan_0/cnt1[31]_i_7_n_0
    SLICE_X55Y93         LUT5 (Prop_lut5_I4_O)        0.124    -0.156 r  scan_0/cnt1[31]_i_2/O
                         net (fo=32, routed)          1.630     1.473    scan_0/cnt1[31]_i_2_n_0
    SLICE_X53Y92         LUT5 (Prop_lut5_I0_O)        0.124     1.597 r  scan_0/cnt1[7]_i_1/O
                         net (fo=1, routed)           0.000     1.597    scan_0/cnt1_4[7]
    SLICE_X53Y92         FDCE                                         r  scan_0/cnt1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.500     8.017    scan_0/CLK
    SLICE_X53Y92         FDCE                                         r  scan_0/cnt1_reg[7]/C
                         clock pessimism             -0.411     7.606    
                         clock uncertainty           -0.062     7.544    
    SLICE_X53Y92         FDCE (Setup_fdce_C_D)        0.029     7.573    scan_0/cnt1_reg[7]
  -------------------------------------------------------------------
                         required time                          7.573    
                         arrival time                          -1.597    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.989ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.828ns (20.949%)  route 3.124ns (79.051%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 8.017 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.624    -2.367    scan_0/CLK
    SLICE_X53Y97         FDCE                                         r  scan_0/cnt1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.456    -1.911 r  scan_0/cnt1_reg[30]/Q
                         net (fo=2, routed)           0.817    -1.094    scan_0/cnt1[30]
    SLICE_X55Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.970 r  scan_0/cnt1[31]_i_9/O
                         net (fo=1, routed)           0.627    -0.343    scan_0/cnt1[31]_i_9_n_0
    SLICE_X55Y96         LUT5 (Prop_lut5_I4_O)        0.124    -0.219 r  scan_0/cnt1[31]_i_4/O
                         net (fo=32, routed)          1.680     1.461    scan_0/cnt1[31]_i_4_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I2_O)        0.124     1.585 r  scan_0/cnt1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.585    scan_0/cnt1_4[4]
    SLICE_X55Y91         FDCE                                         r  scan_0/cnt1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.500     8.017    scan_0/CLK
    SLICE_X55Y91         FDCE                                         r  scan_0/cnt1_reg[4]/C
                         clock pessimism             -0.411     7.606    
                         clock uncertainty           -0.062     7.544    
    SLICE_X55Y91         FDCE (Setup_fdce_C_D)        0.031     7.575    scan_0/cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.575    
                         arrival time                          -1.585    
  -------------------------------------------------------------------
                         slack                                  5.989    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.828ns (21.086%)  route 3.099ns (78.914%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.981ns = ( 8.019 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -2.369    scan_0/CLK
    SLICE_X55Y91         FDCE                                         r  scan_0/cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -1.913 f  scan_0/cnt1_reg[4]/Q
                         net (fo=2, routed)           0.820    -1.093    scan_0/cnt1[4]
    SLICE_X55Y92         LUT4 (Prop_lut4_I0_O)        0.124    -0.969 r  scan_0/cnt1[31]_i_8/O
                         net (fo=1, routed)           0.636    -0.333    scan_0/cnt1[31]_i_8_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I4_O)        0.124    -0.209 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          1.643     1.434    scan_0/cnt1[31]_i_3_n_0
    SLICE_X55Y97         LUT5 (Prop_lut5_I1_O)        0.124     1.558 r  scan_0/cnt1[25]_i_1/O
                         net (fo=1, routed)           0.000     1.558    scan_0/cnt1_4[25]
    SLICE_X55Y97         FDCE                                         r  scan_0/cnt1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.502     8.019    scan_0/CLK
    SLICE_X55Y97         FDCE                                         r  scan_0/cnt1_reg[25]/C
                         clock pessimism             -0.411     7.608    
                         clock uncertainty           -0.062     7.546    
    SLICE_X55Y97         FDCE (Setup_fdce_C_D)        0.029     7.575    scan_0/cnt1_reg[25]
  -------------------------------------------------------------------
                         required time                          7.575    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                  6.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 scan_0/clkout1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/clkout1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.562    -0.489    scan_0/CLK
    SLICE_X53Y96         FDCE                                         r  scan_0/clkout1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  scan_0/clkout1_reg/Q
                         net (fo=2, routed)           0.168    -0.179    scan_0/clkout1
    SLICE_X53Y96         LUT5 (Prop_lut5_I4_O)        0.045    -0.134 r  scan_0/clkout1_i_1/O
                         net (fo=1, routed)           0.000    -0.134    scan_0/clkout1_i_1_n_0
    SLICE_X53Y96         FDCE                                         r  scan_0/clkout1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.259    scan_0/CLK
    SLICE_X53Y96         FDCE                                         r  scan_0/clkout1_reg/C
                         clock pessimism             -0.229    -0.489    
    SLICE_X53Y96         FDCE (Hold_fdce_C_D)         0.091    -0.398    scan_0/clkout1_reg
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.562    -0.489    scan_0/CLK
    SLICE_X56Y91         FDCE                                         r  scan_0/cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.325 f  scan_0/cnt1_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.149    scan_0/cnt1[0]
    SLICE_X56Y91         LUT1 (Prop_lut1_I0_O)        0.045    -0.104 r  scan_0/cnt1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.104    scan_0/cnt1_4[0]
    SLICE_X56Y91         FDCE                                         r  scan_0/cnt1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.259    scan_0/CLK
    SLICE_X56Y91         FDCE                                         r  scan_0/cnt1_reg[0]/C
                         clock pessimism             -0.229    -0.489    
    SLICE_X56Y91         FDCE (Hold_fdce_C_D)         0.120    -0.369    scan_0/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.231ns (48.331%)  route 0.247ns (51.669%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.561    -0.490    scan_0/CLK
    SLICE_X53Y91         FDCE                                         r  scan_0/cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.349 f  scan_0/cnt1_reg[3]/Q
                         net (fo=2, routed)           0.107    -0.241    scan_0/cnt1[3]
    SLICE_X55Y91         LUT5 (Prop_lut5_I1_O)        0.045    -0.196 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          0.140    -0.057    scan_0/cnt1[31]_i_3_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I1_O)        0.045    -0.012 r  scan_0/cnt1[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.012    scan_0/cnt1_4[4]
    SLICE_X55Y91         FDCE                                         r  scan_0/cnt1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.831    -0.260    scan_0/CLK
    SLICE_X55Y91         FDCE                                         r  scan_0/cnt1_reg[4]/C
                         clock pessimism             -0.213    -0.474    
    SLICE_X55Y91         FDCE (Hold_fdce_C_D)         0.092    -0.382    scan_0/cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.231ns (47.144%)  route 0.259ns (52.856%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.561    -0.490    scan_0/CLK
    SLICE_X53Y91         FDCE                                         r  scan_0/cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.349 f  scan_0/cnt1_reg[3]/Q
                         net (fo=2, routed)           0.107    -0.241    scan_0/cnt1[3]
    SLICE_X55Y91         LUT5 (Prop_lut5_I1_O)        0.045    -0.196 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          0.152    -0.045    scan_0/cnt1[31]_i_3_n_0
    SLICE_X53Y91         LUT5 (Prop_lut5_I1_O)        0.045     0.000 r  scan_0/cnt1[3]_i_1/O
                         net (fo=1, routed)           0.000     0.000    scan_0/cnt1_4[3]
    SLICE_X53Y91         FDCE                                         r  scan_0/cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.831    -0.260    scan_0/CLK
    SLICE_X53Y91         FDCE                                         r  scan_0/cnt1_reg[3]/C
                         clock pessimism             -0.229    -0.490    
    SLICE_X53Y91         FDCE (Hold_fdce_C_D)         0.091    -0.399    scan_0/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.231ns (42.474%)  route 0.313ns (57.526%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.563    -0.488    scan_0/CLK
    SLICE_X53Y97         FDCE                                         r  scan_0/cnt1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  scan_0/cnt1_reg[27]/Q
                         net (fo=2, routed)           0.161    -0.186    scan_0/cnt1[27]
    SLICE_X55Y96         LUT5 (Prop_lut5_I1_O)        0.045    -0.141 r  scan_0/cnt1[31]_i_4/O
                         net (fo=32, routed)          0.152     0.011    scan_0/cnt1[31]_i_4_n_0
    SLICE_X55Y96         LUT5 (Prop_lut5_I2_O)        0.045     0.056 r  scan_0/cnt1[26]_i_1/O
                         net (fo=1, routed)           0.000     0.056    scan_0/cnt1_4[26]
    SLICE_X55Y96         FDCE                                         r  scan_0/cnt1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.259    scan_0/CLK
    SLICE_X55Y96         FDCE                                         r  scan_0/cnt1_reg[26]/C
                         clock pessimism             -0.213    -0.473    
    SLICE_X55Y96         FDCE (Hold_fdce_C_D)         0.092    -0.381    scan_0/cnt1_reg[26]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.231ns (39.633%)  route 0.352ns (60.367%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.563    -0.488    scan_0/CLK
    SLICE_X53Y97         FDCE                                         r  scan_0/cnt1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  scan_0/cnt1_reg[27]/Q
                         net (fo=2, routed)           0.161    -0.186    scan_0/cnt1[27]
    SLICE_X55Y96         LUT5 (Prop_lut5_I1_O)        0.045    -0.141 r  scan_0/cnt1[31]_i_4/O
                         net (fo=32, routed)          0.191     0.050    scan_0/cnt1[31]_i_4_n_0
    SLICE_X53Y96         LUT5 (Prop_lut5_I2_O)        0.045     0.095 r  scan_0/cnt1[21]_i_1/O
                         net (fo=1, routed)           0.000     0.095    scan_0/cnt1_4[21]
    SLICE_X53Y96         FDCE                                         r  scan_0/cnt1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.259    scan_0/CLK
    SLICE_X53Y96         FDCE                                         r  scan_0/cnt1_reg[21]/C
                         clock pessimism             -0.213    -0.473    
    SLICE_X53Y96         FDCE (Hold_fdce_C_D)         0.092    -0.381    scan_0/cnt1_reg[21]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.361ns (63.258%)  route 0.210ns (36.742%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.562    -0.489    scan_0/CLK
    SLICE_X55Y96         FDCE                                         r  scan_0/cnt1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  scan_0/cnt1_reg[24]/Q
                         net (fo=2, routed)           0.063    -0.285    scan_0/cnt1[24]
    SLICE_X54Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.176 r  scan_0/cnt1_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.147    -0.029    scan_0/data0[24]
    SLICE_X55Y96         LUT5 (Prop_lut5_I4_O)        0.111     0.082 r  scan_0/cnt1[24]_i_1/O
                         net (fo=1, routed)           0.000     0.082    scan_0/cnt1_4[24]
    SLICE_X55Y96         FDCE                                         r  scan_0/cnt1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.259    scan_0/CLK
    SLICE_X55Y96         FDCE                                         r  scan_0/cnt1_reg[24]/C
                         clock pessimism             -0.229    -0.489    
    SLICE_X55Y96         FDCE (Hold_fdce_C_D)         0.092    -0.397    scan_0/cnt1_reg[24]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.361ns (63.206%)  route 0.210ns (36.794%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.562    -0.489    scan_0/CLK
    SLICE_X53Y95         FDCE                                         r  scan_0/cnt1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  scan_0/cnt1_reg[20]/Q
                         net (fo=2, routed)           0.110    -0.237    scan_0/cnt1[20]
    SLICE_X54Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.128 r  scan_0/cnt1_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.100    -0.028    scan_0/data0[20]
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.111     0.083 r  scan_0/cnt1[20]_i_1/O
                         net (fo=1, routed)           0.000     0.083    scan_0/cnt1_4[20]
    SLICE_X53Y95         FDCE                                         r  scan_0/cnt1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.259    scan_0/CLK
    SLICE_X53Y95         FDCE                                         r  scan_0/cnt1_reg[20]/C
                         clock pessimism             -0.229    -0.489    
    SLICE_X53Y95         FDCE (Hold_fdce_C_D)         0.091    -0.398    scan_0/cnt1_reg[20]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.231ns (38.759%)  route 0.365ns (61.241%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.561    -0.490    scan_0/CLK
    SLICE_X53Y91         FDCE                                         r  scan_0/cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.349 f  scan_0/cnt1_reg[3]/Q
                         net (fo=2, routed)           0.107    -0.241    scan_0/cnt1[3]
    SLICE_X55Y91         LUT5 (Prop_lut5_I1_O)        0.045    -0.196 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          0.258     0.061    scan_0/cnt1[31]_i_3_n_0
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.045     0.106 r  scan_0/cnt1[7]_i_1/O
                         net (fo=1, routed)           0.000     0.106    scan_0/cnt1_4[7]
    SLICE_X53Y92         FDCE                                         r  scan_0/cnt1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.831    -0.260    scan_0/CLK
    SLICE_X53Y92         FDCE                                         r  scan_0/cnt1_reg[7]/C
                         clock pessimism             -0.213    -0.474    
    SLICE_X53Y92         FDCE (Hold_fdce_C_D)         0.091    -0.383    scan_0/cnt1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.562    -0.489    scan_0/CLK
    SLICE_X55Y93         FDCE                                         r  scan_0/cnt1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  scan_0/cnt1_reg[11]/Q
                         net (fo=2, routed)           0.065    -0.283    scan_0/cnt1[11]
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.173 r  scan_0/cnt1_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.161    -0.011    scan_0/data0[11]
    SLICE_X55Y93         LUT5 (Prop_lut5_I4_O)        0.108     0.097 r  scan_0/cnt1[11]_i_1/O
                         net (fo=1, routed)           0.000     0.097    scan_0/cnt1_4[11]
    SLICE_X55Y93         FDCE                                         r  scan_0/cnt1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.259    scan_0/CLK
    SLICE_X55Y93         FDCE                                         r  scan_0/cnt1_reg[11]/C
                         clock pessimism             -0.229    -0.489    
    SLICE_X55Y93         FDCE (Hold_fdce_C_D)         0.092    -0.397    scan_0/cnt1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.493    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   c/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X53Y96    scan_0/clkout1_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X56Y91    scan_0/cnt1_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X55Y93    scan_0/cnt1_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X55Y93    scan_0/cnt1_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X55Y94    scan_0/cnt1_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X53Y94    scan_0/cnt1_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X55Y94    scan_0/cnt1_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X55Y94    scan_0/cnt1_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X53Y96    scan_0/clkout1_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X56Y91    scan_0/cnt1_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y93    scan_0/cnt1_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y93    scan_0/cnt1_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y94    scan_0/cnt1_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X53Y94    scan_0/cnt1_reg[13]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y94    scan_0/cnt1_reg[14]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y94    scan_0/cnt1_reg[15]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X53Y94    scan_0/cnt1_reg[16]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y95    scan_0/cnt1_reg[17]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X53Y96    scan_0/clkout1_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X56Y91    scan_0/cnt1_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y93    scan_0/cnt1_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y93    scan_0/cnt1_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y94    scan_0/cnt1_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X53Y94    scan_0/cnt1_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y94    scan_0/cnt1_reg[14]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y94    scan_0/cnt1_reg[15]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X53Y94    scan_0/cnt1_reg[16]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y95    scan_0/cnt1_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   c/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :           32  Failing Endpoints,  Worst Slack      -15.948ns,  Total Violation     -374.184ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.459ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.948ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_cpuclk rise@480.000ns - clk_out1_cpuclk rise@479.286ns)
  Data Path Delay:        15.831ns  (logic 4.485ns (28.330%)  route 11.346ns (71.670%))
  Logic Levels:           14  (LUT3=2 LUT5=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 478.033 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.129ns = ( 477.156 - 479.286 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    479.286   479.286 r  
    Y18                                               0.000   479.286 r  clock (IN)
                         net (fo=0)                   0.000   479.286    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   480.831 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   482.084    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   473.494 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   475.198    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   475.294 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.862   477.156    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   479.610 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.235   480.846    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[3]
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.124   480.970 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.104   482.074    Idecode32_0/douta[15]
    SLICE_X20Y49         LUT6 (Prop_lut6_I2_O)        0.124   482.198 r  Idecode32_0/ledout[13]_i_7/O
                         net (fo=1, routed)           0.000   482.198    Idecode32_0/ledout[13]_i_7_n_0
    SLICE_X20Y49         MUXF7 (Prop_muxf7_I1_O)      0.245   482.443 r  Idecode32_0/ledout_reg[13]_i_2/O
                         net (fo=1, routed)           0.641   483.084    Idecode32_0/ledout_reg[13]_i_2_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.298   483.382 r  Idecode32_0/ledout[13]_i_1/O
                         net (fo=8, routed)           1.079   484.461    Ifetc32_0/Idecode32_0_read_data_2[13]
    SLICE_X28Y53         LUT3 (Prop_lut3_I2_O)        0.124   484.585 r  Ifetc32_0/ram_i_55/O
                         net (fo=16, routed)          1.080   485.666    Ifetc32_0/Executs32_0/Binput[13]
    SLICE_X34Y58         LUT6 (Prop_lut6_I4_O)        0.124   485.790 r  Ifetc32_0/register[0][20]_i_25/O
                         net (fo=3, routed)           0.714   486.503    Ifetc32_0/register[0][20]_i_25_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124   486.627 r  Ifetc32_0/register[0][16]_i_16/O
                         net (fo=3, routed)           0.956   487.583    Ifetc32_0/register[0][16]_i_16_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I2_O)        0.124   487.707 r  Ifetc32_0/ram_i_252/O
                         net (fo=2, routed)           0.700   488.407    Ifetc32_0/ram_i_252_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124   488.531 f  Ifetc32_0/ram_i_129/O
                         net (fo=1, routed)           0.158   488.689    Ifetc32_0/ram_i_129_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124   488.813 r  Ifetc32_0/ram_i_51/O
                         net (fo=1, routed)           0.939   489.752    Ifetc32_0/ram_i_51_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.124   489.876 r  Ifetc32_0/ram_i_3/O
                         net (fo=10, routed)          1.038   490.914    Ifetc32_0/addra[13]
    SLICE_X38Y53         LUT5 (Prop_lut5_I1_O)        0.124   491.038 f  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=21, routed)          0.526   491.564    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124   491.688 f  Ifetc32_0/store_scanwdata[15]_i_2/O
                         net (fo=1, routed)           0.820   492.508    Ifetc32_0/store_scanwdata[15]_i_2_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124   492.632 r  Ifetc32_0/store_scanwdata[15]_i_1/O
                         net (fo=16, routed)          0.356   492.987    scan_0/E[0]
    SLICE_X35Y53         FDRE                                         r  scan_0/store_scanwdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    480.000   480.000 r  
    Y18                                               0.000   480.000 r  clock (IN)
                         net (fo=0)                   0.000   480.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   481.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   474.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   476.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   476.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.516   478.033    scan_0/CLK
    SLICE_X35Y53         FDRE                                         r  scan_0/store_scanwdata_reg[0]/C
                         clock pessimism             -0.592   477.441    
                         clock uncertainty           -0.196   477.245    
    SLICE_X35Y53         FDRE (Setup_fdre_C_CE)      -0.205   477.040    scan_0/store_scanwdata_reg[0]
  -------------------------------------------------------------------
                         required time                        477.040    
                         arrival time                        -492.988    
  -------------------------------------------------------------------
                         slack                                -15.948    

Slack (VIOLATED) :        -15.948ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_cpuclk rise@480.000ns - clk_out1_cpuclk rise@479.286ns)
  Data Path Delay:        15.831ns  (logic 4.485ns (28.330%)  route 11.346ns (71.670%))
  Logic Levels:           14  (LUT3=2 LUT5=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 478.033 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.129ns = ( 477.156 - 479.286 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    479.286   479.286 r  
    Y18                                               0.000   479.286 r  clock (IN)
                         net (fo=0)                   0.000   479.286    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   480.831 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   482.084    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   473.494 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   475.198    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   475.294 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.862   477.156    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   479.610 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.235   480.846    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[3]
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.124   480.970 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.104   482.074    Idecode32_0/douta[15]
    SLICE_X20Y49         LUT6 (Prop_lut6_I2_O)        0.124   482.198 r  Idecode32_0/ledout[13]_i_7/O
                         net (fo=1, routed)           0.000   482.198    Idecode32_0/ledout[13]_i_7_n_0
    SLICE_X20Y49         MUXF7 (Prop_muxf7_I1_O)      0.245   482.443 r  Idecode32_0/ledout_reg[13]_i_2/O
                         net (fo=1, routed)           0.641   483.084    Idecode32_0/ledout_reg[13]_i_2_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.298   483.382 r  Idecode32_0/ledout[13]_i_1/O
                         net (fo=8, routed)           1.079   484.461    Ifetc32_0/Idecode32_0_read_data_2[13]
    SLICE_X28Y53         LUT3 (Prop_lut3_I2_O)        0.124   484.585 r  Ifetc32_0/ram_i_55/O
                         net (fo=16, routed)          1.080   485.666    Ifetc32_0/Executs32_0/Binput[13]
    SLICE_X34Y58         LUT6 (Prop_lut6_I4_O)        0.124   485.790 r  Ifetc32_0/register[0][20]_i_25/O
                         net (fo=3, routed)           0.714   486.503    Ifetc32_0/register[0][20]_i_25_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124   486.627 r  Ifetc32_0/register[0][16]_i_16/O
                         net (fo=3, routed)           0.956   487.583    Ifetc32_0/register[0][16]_i_16_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I2_O)        0.124   487.707 r  Ifetc32_0/ram_i_252/O
                         net (fo=2, routed)           0.700   488.407    Ifetc32_0/ram_i_252_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124   488.531 f  Ifetc32_0/ram_i_129/O
                         net (fo=1, routed)           0.158   488.689    Ifetc32_0/ram_i_129_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124   488.813 r  Ifetc32_0/ram_i_51/O
                         net (fo=1, routed)           0.939   489.752    Ifetc32_0/ram_i_51_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.124   489.876 r  Ifetc32_0/ram_i_3/O
                         net (fo=10, routed)          1.038   490.914    Ifetc32_0/addra[13]
    SLICE_X38Y53         LUT5 (Prop_lut5_I1_O)        0.124   491.038 f  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=21, routed)          0.526   491.564    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124   491.688 f  Ifetc32_0/store_scanwdata[15]_i_2/O
                         net (fo=1, routed)           0.820   492.508    Ifetc32_0/store_scanwdata[15]_i_2_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124   492.632 r  Ifetc32_0/store_scanwdata[15]_i_1/O
                         net (fo=16, routed)          0.356   492.987    scan_0/E[0]
    SLICE_X35Y53         FDRE                                         r  scan_0/store_scanwdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    480.000   480.000 r  
    Y18                                               0.000   480.000 r  clock (IN)
                         net (fo=0)                   0.000   480.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   481.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   474.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   476.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   476.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.516   478.033    scan_0/CLK
    SLICE_X35Y53         FDRE                                         r  scan_0/store_scanwdata_reg[2]/C
                         clock pessimism             -0.592   477.441    
                         clock uncertainty           -0.196   477.245    
    SLICE_X35Y53         FDRE (Setup_fdre_C_CE)      -0.205   477.040    scan_0/store_scanwdata_reg[2]
  -------------------------------------------------------------------
                         required time                        477.040    
                         arrival time                        -492.988    
  -------------------------------------------------------------------
                         slack                                -15.948    

Slack (VIOLATED) :        -15.948ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_cpuclk rise@480.000ns - clk_out1_cpuclk rise@479.286ns)
  Data Path Delay:        15.831ns  (logic 4.485ns (28.330%)  route 11.346ns (71.670%))
  Logic Levels:           14  (LUT3=2 LUT5=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 478.033 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.129ns = ( 477.156 - 479.286 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    479.286   479.286 r  
    Y18                                               0.000   479.286 r  clock (IN)
                         net (fo=0)                   0.000   479.286    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   480.831 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   482.084    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   473.494 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   475.198    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   475.294 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.862   477.156    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   479.610 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.235   480.846    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[3]
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.124   480.970 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.104   482.074    Idecode32_0/douta[15]
    SLICE_X20Y49         LUT6 (Prop_lut6_I2_O)        0.124   482.198 r  Idecode32_0/ledout[13]_i_7/O
                         net (fo=1, routed)           0.000   482.198    Idecode32_0/ledout[13]_i_7_n_0
    SLICE_X20Y49         MUXF7 (Prop_muxf7_I1_O)      0.245   482.443 r  Idecode32_0/ledout_reg[13]_i_2/O
                         net (fo=1, routed)           0.641   483.084    Idecode32_0/ledout_reg[13]_i_2_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.298   483.382 r  Idecode32_0/ledout[13]_i_1/O
                         net (fo=8, routed)           1.079   484.461    Ifetc32_0/Idecode32_0_read_data_2[13]
    SLICE_X28Y53         LUT3 (Prop_lut3_I2_O)        0.124   484.585 r  Ifetc32_0/ram_i_55/O
                         net (fo=16, routed)          1.080   485.666    Ifetc32_0/Executs32_0/Binput[13]
    SLICE_X34Y58         LUT6 (Prop_lut6_I4_O)        0.124   485.790 r  Ifetc32_0/register[0][20]_i_25/O
                         net (fo=3, routed)           0.714   486.503    Ifetc32_0/register[0][20]_i_25_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124   486.627 r  Ifetc32_0/register[0][16]_i_16/O
                         net (fo=3, routed)           0.956   487.583    Ifetc32_0/register[0][16]_i_16_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I2_O)        0.124   487.707 r  Ifetc32_0/ram_i_252/O
                         net (fo=2, routed)           0.700   488.407    Ifetc32_0/ram_i_252_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124   488.531 f  Ifetc32_0/ram_i_129/O
                         net (fo=1, routed)           0.158   488.689    Ifetc32_0/ram_i_129_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124   488.813 r  Ifetc32_0/ram_i_51/O
                         net (fo=1, routed)           0.939   489.752    Ifetc32_0/ram_i_51_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.124   489.876 r  Ifetc32_0/ram_i_3/O
                         net (fo=10, routed)          1.038   490.914    Ifetc32_0/addra[13]
    SLICE_X38Y53         LUT5 (Prop_lut5_I1_O)        0.124   491.038 f  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=21, routed)          0.526   491.564    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124   491.688 f  Ifetc32_0/store_scanwdata[15]_i_2/O
                         net (fo=1, routed)           0.820   492.508    Ifetc32_0/store_scanwdata[15]_i_2_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124   492.632 r  Ifetc32_0/store_scanwdata[15]_i_1/O
                         net (fo=16, routed)          0.356   492.987    scan_0/E[0]
    SLICE_X35Y53         FDRE                                         r  scan_0/store_scanwdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    480.000   480.000 r  
    Y18                                               0.000   480.000 r  clock (IN)
                         net (fo=0)                   0.000   480.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   481.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   474.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   476.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   476.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.516   478.033    scan_0/CLK
    SLICE_X35Y53         FDRE                                         r  scan_0/store_scanwdata_reg[4]/C
                         clock pessimism             -0.592   477.441    
                         clock uncertainty           -0.196   477.245    
    SLICE_X35Y53         FDRE (Setup_fdre_C_CE)      -0.205   477.040    scan_0/store_scanwdata_reg[4]
  -------------------------------------------------------------------
                         required time                        477.040    
                         arrival time                        -492.988    
  -------------------------------------------------------------------
                         slack                                -15.948    

Slack (VIOLATED) :        -15.948ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_cpuclk rise@480.000ns - clk_out1_cpuclk rise@479.286ns)
  Data Path Delay:        15.831ns  (logic 4.485ns (28.330%)  route 11.346ns (71.670%))
  Logic Levels:           14  (LUT3=2 LUT5=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 478.033 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.129ns = ( 477.156 - 479.286 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    479.286   479.286 r  
    Y18                                               0.000   479.286 r  clock (IN)
                         net (fo=0)                   0.000   479.286    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   480.831 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   482.084    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   473.494 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   475.198    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   475.294 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.862   477.156    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   479.610 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.235   480.846    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[3]
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.124   480.970 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.104   482.074    Idecode32_0/douta[15]
    SLICE_X20Y49         LUT6 (Prop_lut6_I2_O)        0.124   482.198 r  Idecode32_0/ledout[13]_i_7/O
                         net (fo=1, routed)           0.000   482.198    Idecode32_0/ledout[13]_i_7_n_0
    SLICE_X20Y49         MUXF7 (Prop_muxf7_I1_O)      0.245   482.443 r  Idecode32_0/ledout_reg[13]_i_2/O
                         net (fo=1, routed)           0.641   483.084    Idecode32_0/ledout_reg[13]_i_2_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.298   483.382 r  Idecode32_0/ledout[13]_i_1/O
                         net (fo=8, routed)           1.079   484.461    Ifetc32_0/Idecode32_0_read_data_2[13]
    SLICE_X28Y53         LUT3 (Prop_lut3_I2_O)        0.124   484.585 r  Ifetc32_0/ram_i_55/O
                         net (fo=16, routed)          1.080   485.666    Ifetc32_0/Executs32_0/Binput[13]
    SLICE_X34Y58         LUT6 (Prop_lut6_I4_O)        0.124   485.790 r  Ifetc32_0/register[0][20]_i_25/O
                         net (fo=3, routed)           0.714   486.503    Ifetc32_0/register[0][20]_i_25_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124   486.627 r  Ifetc32_0/register[0][16]_i_16/O
                         net (fo=3, routed)           0.956   487.583    Ifetc32_0/register[0][16]_i_16_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I2_O)        0.124   487.707 r  Ifetc32_0/ram_i_252/O
                         net (fo=2, routed)           0.700   488.407    Ifetc32_0/ram_i_252_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124   488.531 f  Ifetc32_0/ram_i_129/O
                         net (fo=1, routed)           0.158   488.689    Ifetc32_0/ram_i_129_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124   488.813 r  Ifetc32_0/ram_i_51/O
                         net (fo=1, routed)           0.939   489.752    Ifetc32_0/ram_i_51_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.124   489.876 r  Ifetc32_0/ram_i_3/O
                         net (fo=10, routed)          1.038   490.914    Ifetc32_0/addra[13]
    SLICE_X38Y53         LUT5 (Prop_lut5_I1_O)        0.124   491.038 f  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=21, routed)          0.526   491.564    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124   491.688 f  Ifetc32_0/store_scanwdata[15]_i_2/O
                         net (fo=1, routed)           0.820   492.508    Ifetc32_0/store_scanwdata[15]_i_2_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124   492.632 r  Ifetc32_0/store_scanwdata[15]_i_1/O
                         net (fo=16, routed)          0.356   492.987    scan_0/E[0]
    SLICE_X35Y53         FDRE                                         r  scan_0/store_scanwdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    480.000   480.000 r  
    Y18                                               0.000   480.000 r  clock (IN)
                         net (fo=0)                   0.000   480.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   481.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   474.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   476.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   476.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.516   478.033    scan_0/CLK
    SLICE_X35Y53         FDRE                                         r  scan_0/store_scanwdata_reg[6]/C
                         clock pessimism             -0.592   477.441    
                         clock uncertainty           -0.196   477.245    
    SLICE_X35Y53         FDRE (Setup_fdre_C_CE)      -0.205   477.040    scan_0/store_scanwdata_reg[6]
  -------------------------------------------------------------------
                         required time                        477.040    
                         arrival time                        -492.988    
  -------------------------------------------------------------------
                         slack                                -15.948    

Slack (VIOLATED) :        -15.948ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_cpuclk rise@480.000ns - clk_out1_cpuclk rise@479.286ns)
  Data Path Delay:        15.831ns  (logic 4.485ns (28.330%)  route 11.346ns (71.670%))
  Logic Levels:           14  (LUT3=2 LUT5=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 478.033 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.129ns = ( 477.156 - 479.286 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    479.286   479.286 r  
    Y18                                               0.000   479.286 r  clock (IN)
                         net (fo=0)                   0.000   479.286    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   480.831 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   482.084    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   473.494 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   475.198    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   475.294 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.862   477.156    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   479.610 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.235   480.846    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[3]
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.124   480.970 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.104   482.074    Idecode32_0/douta[15]
    SLICE_X20Y49         LUT6 (Prop_lut6_I2_O)        0.124   482.198 r  Idecode32_0/ledout[13]_i_7/O
                         net (fo=1, routed)           0.000   482.198    Idecode32_0/ledout[13]_i_7_n_0
    SLICE_X20Y49         MUXF7 (Prop_muxf7_I1_O)      0.245   482.443 r  Idecode32_0/ledout_reg[13]_i_2/O
                         net (fo=1, routed)           0.641   483.084    Idecode32_0/ledout_reg[13]_i_2_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.298   483.382 r  Idecode32_0/ledout[13]_i_1/O
                         net (fo=8, routed)           1.079   484.461    Ifetc32_0/Idecode32_0_read_data_2[13]
    SLICE_X28Y53         LUT3 (Prop_lut3_I2_O)        0.124   484.585 r  Ifetc32_0/ram_i_55/O
                         net (fo=16, routed)          1.080   485.666    Ifetc32_0/Executs32_0/Binput[13]
    SLICE_X34Y58         LUT6 (Prop_lut6_I4_O)        0.124   485.790 r  Ifetc32_0/register[0][20]_i_25/O
                         net (fo=3, routed)           0.714   486.503    Ifetc32_0/register[0][20]_i_25_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124   486.627 r  Ifetc32_0/register[0][16]_i_16/O
                         net (fo=3, routed)           0.956   487.583    Ifetc32_0/register[0][16]_i_16_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I2_O)        0.124   487.707 r  Ifetc32_0/ram_i_252/O
                         net (fo=2, routed)           0.700   488.407    Ifetc32_0/ram_i_252_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124   488.531 f  Ifetc32_0/ram_i_129/O
                         net (fo=1, routed)           0.158   488.689    Ifetc32_0/ram_i_129_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124   488.813 r  Ifetc32_0/ram_i_51/O
                         net (fo=1, routed)           0.939   489.752    Ifetc32_0/ram_i_51_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.124   489.876 r  Ifetc32_0/ram_i_3/O
                         net (fo=10, routed)          1.038   490.914    Ifetc32_0/addra[13]
    SLICE_X38Y53         LUT5 (Prop_lut5_I1_O)        0.124   491.038 f  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=21, routed)          0.526   491.564    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124   491.688 f  Ifetc32_0/store_scanwdata[15]_i_2/O
                         net (fo=1, routed)           0.820   492.508    Ifetc32_0/store_scanwdata[15]_i_2_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124   492.632 r  Ifetc32_0/store_scanwdata[15]_i_1/O
                         net (fo=16, routed)          0.356   492.987    scan_0/E[0]
    SLICE_X35Y53         FDRE                                         r  scan_0/store_scanwdata_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    480.000   480.000 r  
    Y18                                               0.000   480.000 r  clock (IN)
                         net (fo=0)                   0.000   480.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   481.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   474.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   476.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   476.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.516   478.033    scan_0/CLK
    SLICE_X35Y53         FDRE                                         r  scan_0/store_scanwdata_reg[7]/C
                         clock pessimism             -0.592   477.441    
                         clock uncertainty           -0.196   477.245    
    SLICE_X35Y53         FDRE (Setup_fdre_C_CE)      -0.205   477.040    scan_0/store_scanwdata_reg[7]
  -------------------------------------------------------------------
                         required time                        477.040    
                         arrival time                        -492.988    
  -------------------------------------------------------------------
                         slack                                -15.948    

Slack (VIOLATED) :        -15.947ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_cpuclk rise@480.000ns - clk_out1_cpuclk rise@479.286ns)
  Data Path Delay:        15.830ns  (logic 4.485ns (28.331%)  route 11.345ns (71.668%))
  Logic Levels:           14  (LUT3=2 LUT5=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 478.033 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.129ns = ( 477.156 - 479.286 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    479.286   479.286 r  
    Y18                                               0.000   479.286 r  clock (IN)
                         net (fo=0)                   0.000   479.286    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   480.831 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   482.084    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   473.494 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   475.198    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   475.294 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.862   477.156    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   479.610 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.235   480.846    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[3]
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.124   480.970 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.104   482.074    Idecode32_0/douta[15]
    SLICE_X20Y49         LUT6 (Prop_lut6_I2_O)        0.124   482.198 r  Idecode32_0/ledout[13]_i_7/O
                         net (fo=1, routed)           0.000   482.198    Idecode32_0/ledout[13]_i_7_n_0
    SLICE_X20Y49         MUXF7 (Prop_muxf7_I1_O)      0.245   482.443 r  Idecode32_0/ledout_reg[13]_i_2/O
                         net (fo=1, routed)           0.641   483.084    Idecode32_0/ledout_reg[13]_i_2_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.298   483.382 r  Idecode32_0/ledout[13]_i_1/O
                         net (fo=8, routed)           1.079   484.461    Ifetc32_0/Idecode32_0_read_data_2[13]
    SLICE_X28Y53         LUT3 (Prop_lut3_I2_O)        0.124   484.585 r  Ifetc32_0/ram_i_55/O
                         net (fo=16, routed)          1.080   485.666    Ifetc32_0/Executs32_0/Binput[13]
    SLICE_X34Y58         LUT6 (Prop_lut6_I4_O)        0.124   485.790 r  Ifetc32_0/register[0][20]_i_25/O
                         net (fo=3, routed)           0.714   486.503    Ifetc32_0/register[0][20]_i_25_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124   486.627 r  Ifetc32_0/register[0][16]_i_16/O
                         net (fo=3, routed)           0.956   487.583    Ifetc32_0/register[0][16]_i_16_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I2_O)        0.124   487.707 r  Ifetc32_0/ram_i_252/O
                         net (fo=2, routed)           0.700   488.407    Ifetc32_0/ram_i_252_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124   488.531 f  Ifetc32_0/ram_i_129/O
                         net (fo=1, routed)           0.158   488.689    Ifetc32_0/ram_i_129_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124   488.813 r  Ifetc32_0/ram_i_51/O
                         net (fo=1, routed)           0.939   489.752    Ifetc32_0/ram_i_51_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.124   489.876 r  Ifetc32_0/ram_i_3/O
                         net (fo=10, routed)          1.038   490.914    Ifetc32_0/addra[13]
    SLICE_X38Y53         LUT5 (Prop_lut5_I1_O)        0.124   491.038 f  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=21, routed)          0.526   491.564    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124   491.688 f  Ifetc32_0/store_scanwdata[15]_i_2/O
                         net (fo=1, routed)           0.820   492.508    Ifetc32_0/store_scanwdata[15]_i_2_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124   492.632 r  Ifetc32_0/store_scanwdata[15]_i_1/O
                         net (fo=16, routed)          0.355   492.987    scan_0/E[0]
    SLICE_X36Y54         FDRE                                         r  scan_0/store_scanwdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    480.000   480.000 r  
    Y18                                               0.000   480.000 r  clock (IN)
                         net (fo=0)                   0.000   480.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   481.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   474.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   476.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   476.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.516   478.033    scan_0/CLK
    SLICE_X36Y54         FDRE                                         r  scan_0/store_scanwdata_reg[1]/C
                         clock pessimism             -0.592   477.441    
                         clock uncertainty           -0.196   477.245    
    SLICE_X36Y54         FDRE (Setup_fdre_C_CE)      -0.205   477.040    scan_0/store_scanwdata_reg[1]
  -------------------------------------------------------------------
                         required time                        477.040    
                         arrival time                        -492.987    
  -------------------------------------------------------------------
                         slack                                -15.947    

Slack (VIOLATED) :        -15.947ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_cpuclk rise@480.000ns - clk_out1_cpuclk rise@479.286ns)
  Data Path Delay:        15.830ns  (logic 4.485ns (28.331%)  route 11.345ns (71.668%))
  Logic Levels:           14  (LUT3=2 LUT5=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 478.033 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.129ns = ( 477.156 - 479.286 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    479.286   479.286 r  
    Y18                                               0.000   479.286 r  clock (IN)
                         net (fo=0)                   0.000   479.286    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   480.831 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   482.084    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   473.494 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   475.198    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   475.294 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.862   477.156    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   479.610 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.235   480.846    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[3]
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.124   480.970 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.104   482.074    Idecode32_0/douta[15]
    SLICE_X20Y49         LUT6 (Prop_lut6_I2_O)        0.124   482.198 r  Idecode32_0/ledout[13]_i_7/O
                         net (fo=1, routed)           0.000   482.198    Idecode32_0/ledout[13]_i_7_n_0
    SLICE_X20Y49         MUXF7 (Prop_muxf7_I1_O)      0.245   482.443 r  Idecode32_0/ledout_reg[13]_i_2/O
                         net (fo=1, routed)           0.641   483.084    Idecode32_0/ledout_reg[13]_i_2_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.298   483.382 r  Idecode32_0/ledout[13]_i_1/O
                         net (fo=8, routed)           1.079   484.461    Ifetc32_0/Idecode32_0_read_data_2[13]
    SLICE_X28Y53         LUT3 (Prop_lut3_I2_O)        0.124   484.585 r  Ifetc32_0/ram_i_55/O
                         net (fo=16, routed)          1.080   485.666    Ifetc32_0/Executs32_0/Binput[13]
    SLICE_X34Y58         LUT6 (Prop_lut6_I4_O)        0.124   485.790 r  Ifetc32_0/register[0][20]_i_25/O
                         net (fo=3, routed)           0.714   486.503    Ifetc32_0/register[0][20]_i_25_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124   486.627 r  Ifetc32_0/register[0][16]_i_16/O
                         net (fo=3, routed)           0.956   487.583    Ifetc32_0/register[0][16]_i_16_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I2_O)        0.124   487.707 r  Ifetc32_0/ram_i_252/O
                         net (fo=2, routed)           0.700   488.407    Ifetc32_0/ram_i_252_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124   488.531 f  Ifetc32_0/ram_i_129/O
                         net (fo=1, routed)           0.158   488.689    Ifetc32_0/ram_i_129_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124   488.813 r  Ifetc32_0/ram_i_51/O
                         net (fo=1, routed)           0.939   489.752    Ifetc32_0/ram_i_51_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.124   489.876 r  Ifetc32_0/ram_i_3/O
                         net (fo=10, routed)          1.038   490.914    Ifetc32_0/addra[13]
    SLICE_X38Y53         LUT5 (Prop_lut5_I1_O)        0.124   491.038 f  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=21, routed)          0.526   491.564    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124   491.688 f  Ifetc32_0/store_scanwdata[15]_i_2/O
                         net (fo=1, routed)           0.820   492.508    Ifetc32_0/store_scanwdata[15]_i_2_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124   492.632 r  Ifetc32_0/store_scanwdata[15]_i_1/O
                         net (fo=16, routed)          0.355   492.987    scan_0/E[0]
    SLICE_X36Y54         FDRE                                         r  scan_0/store_scanwdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    480.000   480.000 r  
    Y18                                               0.000   480.000 r  clock (IN)
                         net (fo=0)                   0.000   480.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   481.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   474.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   476.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   476.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.516   478.033    scan_0/CLK
    SLICE_X36Y54         FDRE                                         r  scan_0/store_scanwdata_reg[3]/C
                         clock pessimism             -0.592   477.441    
                         clock uncertainty           -0.196   477.245    
    SLICE_X36Y54         FDRE (Setup_fdre_C_CE)      -0.205   477.040    scan_0/store_scanwdata_reg[3]
  -------------------------------------------------------------------
                         required time                        477.040    
                         arrival time                        -492.987    
  -------------------------------------------------------------------
                         slack                                -15.947    

Slack (VIOLATED) :        -15.912ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_cpuclk rise@480.000ns - clk_out1_cpuclk rise@479.286ns)
  Data Path Delay:        15.831ns  (logic 4.485ns (28.330%)  route 11.346ns (71.670%))
  Logic Levels:           14  (LUT3=2 LUT5=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 478.033 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.129ns = ( 477.156 - 479.286 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    479.286   479.286 r  
    Y18                                               0.000   479.286 r  clock (IN)
                         net (fo=0)                   0.000   479.286    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   480.831 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   482.084    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   473.494 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   475.198    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   475.294 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.862   477.156    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   479.610 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.235   480.846    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[3]
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.124   480.970 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.104   482.074    Idecode32_0/douta[15]
    SLICE_X20Y49         LUT6 (Prop_lut6_I2_O)        0.124   482.198 r  Idecode32_0/ledout[13]_i_7/O
                         net (fo=1, routed)           0.000   482.198    Idecode32_0/ledout[13]_i_7_n_0
    SLICE_X20Y49         MUXF7 (Prop_muxf7_I1_O)      0.245   482.443 r  Idecode32_0/ledout_reg[13]_i_2/O
                         net (fo=1, routed)           0.641   483.084    Idecode32_0/ledout_reg[13]_i_2_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.298   483.382 r  Idecode32_0/ledout[13]_i_1/O
                         net (fo=8, routed)           1.079   484.461    Ifetc32_0/Idecode32_0_read_data_2[13]
    SLICE_X28Y53         LUT3 (Prop_lut3_I2_O)        0.124   484.585 r  Ifetc32_0/ram_i_55/O
                         net (fo=16, routed)          1.080   485.666    Ifetc32_0/Executs32_0/Binput[13]
    SLICE_X34Y58         LUT6 (Prop_lut6_I4_O)        0.124   485.790 r  Ifetc32_0/register[0][20]_i_25/O
                         net (fo=3, routed)           0.714   486.503    Ifetc32_0/register[0][20]_i_25_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124   486.627 r  Ifetc32_0/register[0][16]_i_16/O
                         net (fo=3, routed)           0.956   487.583    Ifetc32_0/register[0][16]_i_16_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I2_O)        0.124   487.707 r  Ifetc32_0/ram_i_252/O
                         net (fo=2, routed)           0.700   488.407    Ifetc32_0/ram_i_252_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124   488.531 f  Ifetc32_0/ram_i_129/O
                         net (fo=1, routed)           0.158   488.689    Ifetc32_0/ram_i_129_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124   488.813 r  Ifetc32_0/ram_i_51/O
                         net (fo=1, routed)           0.939   489.752    Ifetc32_0/ram_i_51_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.124   489.876 r  Ifetc32_0/ram_i_3/O
                         net (fo=10, routed)          1.038   490.914    Ifetc32_0/addra[13]
    SLICE_X38Y53         LUT5 (Prop_lut5_I1_O)        0.124   491.038 f  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=21, routed)          0.526   491.564    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124   491.688 f  Ifetc32_0/store_scanwdata[15]_i_2/O
                         net (fo=1, routed)           0.820   492.508    Ifetc32_0/store_scanwdata[15]_i_2_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124   492.632 r  Ifetc32_0/store_scanwdata[15]_i_1/O
                         net (fo=16, routed)          0.356   492.987    scan_0/E[0]
    SLICE_X34Y53         FDRE                                         r  scan_0/store_scanwdata_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    480.000   480.000 r  
    Y18                                               0.000   480.000 r  clock (IN)
                         net (fo=0)                   0.000   480.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   481.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   474.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   476.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   476.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.516   478.033    scan_0/CLK
    SLICE_X34Y53         FDRE                                         r  scan_0/store_scanwdata_reg[12]/C
                         clock pessimism             -0.592   477.441    
                         clock uncertainty           -0.196   477.245    
    SLICE_X34Y53         FDRE (Setup_fdre_C_CE)      -0.169   477.076    scan_0/store_scanwdata_reg[12]
  -------------------------------------------------------------------
                         required time                        477.076    
                         arrival time                        -492.988    
  -------------------------------------------------------------------
                         slack                                -15.912    

Slack (VIOLATED) :        -15.912ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_cpuclk rise@480.000ns - clk_out1_cpuclk rise@479.286ns)
  Data Path Delay:        15.831ns  (logic 4.485ns (28.330%)  route 11.346ns (71.670%))
  Logic Levels:           14  (LUT3=2 LUT5=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 478.033 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.129ns = ( 477.156 - 479.286 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    479.286   479.286 r  
    Y18                                               0.000   479.286 r  clock (IN)
                         net (fo=0)                   0.000   479.286    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   480.831 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   482.084    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   473.494 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   475.198    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   475.294 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.862   477.156    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   479.610 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.235   480.846    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[3]
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.124   480.970 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.104   482.074    Idecode32_0/douta[15]
    SLICE_X20Y49         LUT6 (Prop_lut6_I2_O)        0.124   482.198 r  Idecode32_0/ledout[13]_i_7/O
                         net (fo=1, routed)           0.000   482.198    Idecode32_0/ledout[13]_i_7_n_0
    SLICE_X20Y49         MUXF7 (Prop_muxf7_I1_O)      0.245   482.443 r  Idecode32_0/ledout_reg[13]_i_2/O
                         net (fo=1, routed)           0.641   483.084    Idecode32_0/ledout_reg[13]_i_2_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.298   483.382 r  Idecode32_0/ledout[13]_i_1/O
                         net (fo=8, routed)           1.079   484.461    Ifetc32_0/Idecode32_0_read_data_2[13]
    SLICE_X28Y53         LUT3 (Prop_lut3_I2_O)        0.124   484.585 r  Ifetc32_0/ram_i_55/O
                         net (fo=16, routed)          1.080   485.666    Ifetc32_0/Executs32_0/Binput[13]
    SLICE_X34Y58         LUT6 (Prop_lut6_I4_O)        0.124   485.790 r  Ifetc32_0/register[0][20]_i_25/O
                         net (fo=3, routed)           0.714   486.503    Ifetc32_0/register[0][20]_i_25_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124   486.627 r  Ifetc32_0/register[0][16]_i_16/O
                         net (fo=3, routed)           0.956   487.583    Ifetc32_0/register[0][16]_i_16_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I2_O)        0.124   487.707 r  Ifetc32_0/ram_i_252/O
                         net (fo=2, routed)           0.700   488.407    Ifetc32_0/ram_i_252_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124   488.531 f  Ifetc32_0/ram_i_129/O
                         net (fo=1, routed)           0.158   488.689    Ifetc32_0/ram_i_129_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124   488.813 r  Ifetc32_0/ram_i_51/O
                         net (fo=1, routed)           0.939   489.752    Ifetc32_0/ram_i_51_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.124   489.876 r  Ifetc32_0/ram_i_3/O
                         net (fo=10, routed)          1.038   490.914    Ifetc32_0/addra[13]
    SLICE_X38Y53         LUT5 (Prop_lut5_I1_O)        0.124   491.038 f  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=21, routed)          0.526   491.564    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124   491.688 f  Ifetc32_0/store_scanwdata[15]_i_2/O
                         net (fo=1, routed)           0.820   492.508    Ifetc32_0/store_scanwdata[15]_i_2_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124   492.632 r  Ifetc32_0/store_scanwdata[15]_i_1/O
                         net (fo=16, routed)          0.356   492.987    scan_0/E[0]
    SLICE_X34Y53         FDRE                                         r  scan_0/store_scanwdata_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    480.000   480.000 r  
    Y18                                               0.000   480.000 r  clock (IN)
                         net (fo=0)                   0.000   480.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   481.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   474.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   476.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   476.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.516   478.033    scan_0/CLK
    SLICE_X34Y53         FDRE                                         r  scan_0/store_scanwdata_reg[13]/C
                         clock pessimism             -0.592   477.441    
                         clock uncertainty           -0.196   477.245    
    SLICE_X34Y53         FDRE (Setup_fdre_C_CE)      -0.169   477.076    scan_0/store_scanwdata_reg[13]
  -------------------------------------------------------------------
                         required time                        477.076    
                         arrival time                        -492.988    
  -------------------------------------------------------------------
                         slack                                -15.912    

Slack (VIOLATED) :        -15.912ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_cpuclk rise@480.000ns - clk_out1_cpuclk rise@479.286ns)
  Data Path Delay:        15.831ns  (logic 4.485ns (28.330%)  route 11.346ns (71.670%))
  Logic Levels:           14  (LUT3=2 LUT5=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 478.033 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.129ns = ( 477.156 - 479.286 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    479.286   479.286 r  
    Y18                                               0.000   479.286 r  clock (IN)
                         net (fo=0)                   0.000   479.286    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   480.831 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   482.084    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   473.494 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   475.198    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   475.294 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.862   477.156    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   479.610 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.235   480.846    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[3]
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.124   480.970 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.104   482.074    Idecode32_0/douta[15]
    SLICE_X20Y49         LUT6 (Prop_lut6_I2_O)        0.124   482.198 r  Idecode32_0/ledout[13]_i_7/O
                         net (fo=1, routed)           0.000   482.198    Idecode32_0/ledout[13]_i_7_n_0
    SLICE_X20Y49         MUXF7 (Prop_muxf7_I1_O)      0.245   482.443 r  Idecode32_0/ledout_reg[13]_i_2/O
                         net (fo=1, routed)           0.641   483.084    Idecode32_0/ledout_reg[13]_i_2_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.298   483.382 r  Idecode32_0/ledout[13]_i_1/O
                         net (fo=8, routed)           1.079   484.461    Ifetc32_0/Idecode32_0_read_data_2[13]
    SLICE_X28Y53         LUT3 (Prop_lut3_I2_O)        0.124   484.585 r  Ifetc32_0/ram_i_55/O
                         net (fo=16, routed)          1.080   485.666    Ifetc32_0/Executs32_0/Binput[13]
    SLICE_X34Y58         LUT6 (Prop_lut6_I4_O)        0.124   485.790 r  Ifetc32_0/register[0][20]_i_25/O
                         net (fo=3, routed)           0.714   486.503    Ifetc32_0/register[0][20]_i_25_n_0
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.124   486.627 r  Ifetc32_0/register[0][16]_i_16/O
                         net (fo=3, routed)           0.956   487.583    Ifetc32_0/register[0][16]_i_16_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I2_O)        0.124   487.707 r  Ifetc32_0/ram_i_252/O
                         net (fo=2, routed)           0.700   488.407    Ifetc32_0/ram_i_252_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124   488.531 f  Ifetc32_0/ram_i_129/O
                         net (fo=1, routed)           0.158   488.689    Ifetc32_0/ram_i_129_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124   488.813 r  Ifetc32_0/ram_i_51/O
                         net (fo=1, routed)           0.939   489.752    Ifetc32_0/ram_i_51_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.124   489.876 r  Ifetc32_0/ram_i_3/O
                         net (fo=10, routed)          1.038   490.914    Ifetc32_0/addra[13]
    SLICE_X38Y53         LUT5 (Prop_lut5_I1_O)        0.124   491.038 f  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=21, routed)          0.526   491.564    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124   491.688 f  Ifetc32_0/store_scanwdata[15]_i_2/O
                         net (fo=1, routed)           0.820   492.508    Ifetc32_0/store_scanwdata[15]_i_2_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124   492.632 r  Ifetc32_0/store_scanwdata[15]_i_1/O
                         net (fo=16, routed)          0.356   492.987    scan_0/E[0]
    SLICE_X34Y53         FDRE                                         r  scan_0/store_scanwdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    480.000   480.000 r  
    Y18                                               0.000   480.000 r  clock (IN)
                         net (fo=0)                   0.000   480.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   481.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   474.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   476.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   476.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.516   478.033    scan_0/CLK
    SLICE_X34Y53         FDRE                                         r  scan_0/store_scanwdata_reg[5]/C
                         clock pessimism             -0.592   477.441    
                         clock uncertainty           -0.196   477.245    
    SLICE_X34Y53         FDRE (Setup_fdre_C_CE)      -0.169   477.076    scan_0/store_scanwdata_reg[5]
  -------------------------------------------------------------------
                         required time                        477.076    
                         arrival time                        -492.988    
  -------------------------------------------------------------------
                         slack                                -15.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[17][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.356ns (34.126%)  route 0.687ns (65.874%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.570    -0.481    Idecode32_0/CLK
    SLICE_X31Y51         FDRE                                         r  Idecode32_0/register_reg[17][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  Idecode32_0/register_reg[17][6]/Q
                         net (fo=2, routed)           0.153    -0.186    Idecode32_0/register_reg[17]_17[6]
    SLICE_X30Y51         LUT6 (Prop_lut6_I3_O)        0.045    -0.141 r  Idecode32_0/ledout[22]_i_8/O
                         net (fo=1, routed)           0.000    -0.141    Idecode32_0/ledout[22]_i_8_n_0
    SLICE_X30Y51         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.079 r  Idecode32_0/ledout_reg[22]_i_3/O
                         net (fo=1, routed)           0.223     0.144    Idecode32_0/ledout_reg[22]_i_3_n_0
    SLICE_X29Y51         LUT6 (Prop_lut6_I1_O)        0.108     0.252 r  Idecode32_0/ledout[22]_i_1/O
                         net (fo=8, routed)           0.311     0.563    scan_0/D[6]
    SLICE_X35Y53         FDRE                                         r  scan_0/store_scanwdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.839    -0.252    scan_0/CLK
    SLICE_X35Y53         FDRE                                         r  scan_0/store_scanwdata_reg[6]/C
                         clock pessimism              0.089    -0.163    
                         clock uncertainty            0.196     0.033    
    SLICE_X35Y53         FDRE (Hold_fdre_C_D)         0.070     0.103    scan_0/store_scanwdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[8][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.365ns (35.807%)  route 0.654ns (64.193%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.635    -0.415    Idecode32_0/CLK
    SLICE_X35Y46         FDRE                                         r  Idecode32_0/register_reg[8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  Idecode32_0/register_reg[8][3]/Q
                         net (fo=2, routed)           0.170    -0.104    Idecode32_0/register_reg[8]_8[3]
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.045    -0.059 r  Idecode32_0/ledout[19]_i_10/O
                         net (fo=1, routed)           0.000    -0.059    Idecode32_0/ledout[19]_i_10_n_0
    SLICE_X35Y46         MUXF7 (Prop_muxf7_I0_O)      0.071     0.012 r  Idecode32_0/ledout_reg[19]_i_4/O
                         net (fo=1, routed)           0.193     0.205    Idecode32_0/ledout_reg[19]_i_4_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.108     0.313 r  Idecode32_0/ledout[19]_i_1/O
                         net (fo=7, routed)           0.291     0.604    scan_0/D[3]
    SLICE_X36Y54         FDRE                                         r  scan_0/store_scanwdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.839    -0.252    scan_0/CLK
    SLICE_X36Y54         FDRE                                         r  scan_0/store_scanwdata_reg[3]/C
                         clock pessimism              0.089    -0.163    
                         clock uncertainty            0.196     0.033    
    SLICE_X36Y54         FDRE (Hold_fdre_C_D)         0.070     0.103    scan_0/store_scanwdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[24][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.356ns (34.713%)  route 0.670ns (65.287%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.636    -0.414    Idecode32_0/CLK
    SLICE_X29Y45         FDRE                                         r  Idecode32_0/register_reg[24][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  Idecode32_0/register_reg[24][4]/Q
                         net (fo=2, routed)           0.204    -0.069    Idecode32_0/register_reg[24]_24[4]
    SLICE_X31Y45         LUT6 (Prop_lut6_I5_O)        0.045    -0.024 r  Idecode32_0/ledout[20]_i_6/O
                         net (fo=1, routed)           0.000    -0.024    Idecode32_0/ledout[20]_i_6_n_0
    SLICE_X31Y45         MUXF7 (Prop_muxf7_I0_O)      0.062     0.038 r  Idecode32_0/ledout_reg[20]_i_2/O
                         net (fo=1, routed)           0.139     0.178    Idecode32_0/ledout_reg[20]_i_2_n_0
    SLICE_X31Y45         LUT6 (Prop_lut6_I0_O)        0.108     0.286 r  Idecode32_0/ledout[20]_i_1/O
                         net (fo=9, routed)           0.326     0.612    scan_0/D[4]
    SLICE_X35Y53         FDRE                                         r  scan_0/store_scanwdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.839    -0.252    scan_0/CLK
    SLICE_X35Y53         FDRE                                         r  scan_0/store_scanwdata_reg[4]/C
                         clock pessimism              0.089    -0.163    
                         clock uncertainty            0.196     0.033    
    SLICE_X35Y53         FDRE (Hold_fdre_C_D)         0.066     0.099    scan_0/store_scanwdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.611    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[11][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.356ns (31.384%)  route 0.778ns (68.616%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.571    -0.480    Idecode32_0/CLK
    SLICE_X29Y50         FDRE                                         r  Idecode32_0/register_reg[11][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  Idecode32_0/register_reg[11][14]/Q
                         net (fo=2, routed)           0.293    -0.046    Idecode32_0/register_reg[11]_11[14]
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.045    -0.001 r  Idecode32_0/ledout[14]_i_10/O
                         net (fo=1, routed)           0.000    -0.001    Idecode32_0/ledout[14]_i_10_n_0
    SLICE_X29Y48         MUXF7 (Prop_muxf7_I0_O)      0.062     0.061 r  Idecode32_0/ledout_reg[14]_i_4/O
                         net (fo=1, routed)           0.206     0.266    Idecode32_0/ledout_reg[14]_i_4_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I3_O)        0.108     0.374 r  Idecode32_0/ledout[14]_i_1/O
                         net (fo=7, routed)           0.280     0.655    scan_0/D[14]
    SLICE_X36Y53         FDRE                                         r  scan_0/store_scanwdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.839    -0.252    scan_0/CLK
    SLICE_X36Y53         FDRE                                         r  scan_0/store_scanwdata_reg[14]/C
                         clock pessimism              0.089    -0.163    
                         clock uncertainty            0.196     0.033    
    SLICE_X36Y53         FDRE (Hold_fdre_C_D)         0.070     0.103    scan_0/store_scanwdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[13][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.359ns (33.130%)  route 0.725ns (66.870%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.636    -0.414    Idecode32_0/CLK
    SLICE_X32Y46         FDRE                                         r  Idecode32_0/register_reg[13][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  Idecode32_0/register_reg[13][2]/Q
                         net (fo=2, routed)           0.151    -0.122    Idecode32_0/register_reg[13]_13[2]
    SLICE_X33Y46         LUT6 (Prop_lut6_I3_O)        0.045    -0.077 r  Idecode32_0/ledout[18]_i_11/O
                         net (fo=1, routed)           0.000    -0.077    Idecode32_0/ledout[18]_i_11_n_0
    SLICE_X33Y46         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.012 r  Idecode32_0/ledout_reg[18]_i_4/O
                         net (fo=1, routed)           0.199     0.187    Idecode32_0/ledout_reg[18]_i_4_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I3_O)        0.108     0.295 r  Idecode32_0/ledout[18]_i_1/O
                         net (fo=10, routed)          0.375     0.670    scan_0/D[2]
    SLICE_X35Y53         FDRE                                         r  scan_0/store_scanwdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.839    -0.252    scan_0/CLK
    SLICE_X35Y53         FDRE                                         r  scan_0/store_scanwdata_reg[2]/C
                         clock pessimism              0.089    -0.163    
                         clock uncertainty            0.196     0.033    
    SLICE_X35Y53         FDRE (Hold_fdre_C_D)         0.078     0.111    scan_0/store_scanwdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[4][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.359ns (32.318%)  route 0.752ns (67.682%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.638    -0.412    Idecode32_0/CLK
    SLICE_X26Y49         FDRE                                         r  Idecode32_0/register_reg[4][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.271 r  Idecode32_0/register_reg[4][12]/Q
                         net (fo=2, routed)           0.235    -0.036    Idecode32_0/register_reg[4]_4[12]
    SLICE_X26Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.009 r  Idecode32_0/ledout[12]_i_13/O
                         net (fo=1, routed)           0.000     0.009    Idecode32_0/ledout[12]_i_13_n_0
    SLICE_X26Y49         MUXF7 (Prop_muxf7_I1_O)      0.065     0.074 r  Idecode32_0/ledout_reg[12]_i_5/O
                         net (fo=1, routed)           0.131     0.205    Idecode32_0/ledout_reg[12]_i_5_n_0
    SLICE_X25Y49         LUT6 (Prop_lut6_I5_O)        0.108     0.313 r  Idecode32_0/ledout[12]_i_1/O
                         net (fo=8, routed)           0.386     0.699    scan_0/D[12]
    SLICE_X34Y53         FDRE                                         r  scan_0/store_scanwdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.839    -0.252    scan_0/CLK
    SLICE_X34Y53         FDRE                                         r  scan_0/store_scanwdata_reg[12]/C
                         clock pessimism              0.089    -0.163    
                         clock uncertainty            0.196     0.033    
    SLICE_X34Y53         FDRE (Hold_fdre_C_D)         0.064     0.097    scan_0/store_scanwdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[21][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.369ns (32.468%)  route 0.767ns (67.532%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.635    -0.415    Idecode32_0/CLK
    SLICE_X32Y41         FDRE                                         r  Idecode32_0/register_reg[21][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  Idecode32_0/register_reg[21][0]/Q
                         net (fo=2, routed)           0.255    -0.019    Idecode32_0/register_reg[21]_21[0]
    SLICE_X30Y41         LUT6 (Prop_lut6_I3_O)        0.045     0.026 r  Idecode32_0/ledout[16]_i_9/O
                         net (fo=1, routed)           0.000     0.026    Idecode32_0/ledout[16]_i_9_n_0
    SLICE_X30Y41         MUXF7 (Prop_muxf7_I1_O)      0.075     0.101 r  Idecode32_0/ledout_reg[16]_i_3/O
                         net (fo=1, routed)           0.109     0.210    Idecode32_0/ledout_reg[16]_i_3_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I1_O)        0.108     0.318 r  Idecode32_0/ledout[16]_i_1/O
                         net (fo=8, routed)           0.403     0.721    scan_0/D[0]
    SLICE_X35Y53         FDRE                                         r  scan_0/store_scanwdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.839    -0.252    scan_0/CLK
    SLICE_X35Y53         FDRE                                         r  scan_0/store_scanwdata_reg[0]/C
                         clock pessimism              0.089    -0.163    
                         clock uncertainty            0.196     0.033    
    SLICE_X35Y53         FDRE (Hold_fdre_C_D)         0.070     0.103    scan_0/store_scanwdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.721    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[17][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.356ns (31.366%)  route 0.779ns (68.634%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.639    -0.411    Idecode32_0/CLK
    SLICE_X21Y47         FDRE                                         r  Idecode32_0/register_reg[17][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.270 r  Idecode32_0/register_reg[17][11]/Q
                         net (fo=2, routed)           0.196    -0.074    Idecode32_0/register_reg[17]_17[11]
    SLICE_X23Y47         LUT6 (Prop_lut6_I3_O)        0.045    -0.029 r  Idecode32_0/ledout[11]_i_8/O
                         net (fo=1, routed)           0.000    -0.029    Idecode32_0/ledout[11]_i_8_n_0
    SLICE_X23Y47         MUXF7 (Prop_muxf7_I0_O)      0.062     0.033 r  Idecode32_0/ledout_reg[11]_i_3/O
                         net (fo=1, routed)           0.140     0.173    Idecode32_0/ledout_reg[11]_i_3_n_0
    SLICE_X23Y47         LUT6 (Prop_lut6_I1_O)        0.108     0.281 r  Idecode32_0/ledout[11]_i_1/O
                         net (fo=8, routed)           0.443     0.724    scan_0/D[11]
    SLICE_X36Y53         FDRE                                         r  scan_0/store_scanwdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.839    -0.252    scan_0/CLK
    SLICE_X36Y53         FDRE                                         r  scan_0/store_scanwdata_reg[11]/C
                         clock pessimism              0.089    -0.163    
                         clock uncertainty            0.196     0.033    
    SLICE_X36Y53         FDRE (Hold_fdre_C_D)         0.066     0.099    scan_0/store_scanwdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.724    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[3][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.356ns (30.777%)  route 0.801ns (69.223%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.639    -0.411    Idecode32_0/CLK
    SLICE_X18Y47         FDRE                                         r  Idecode32_0/register_reg[3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.270 r  Idecode32_0/register_reg[3][10]/Q
                         net (fo=2, routed)           0.237    -0.033    Idecode32_0/register_reg[3]_3[10]
    SLICE_X18Y47         LUT6 (Prop_lut6_I0_O)        0.045     0.012 r  Idecode32_0/ledout[10]_i_12/O
                         net (fo=1, routed)           0.000     0.012    Idecode32_0/ledout[10]_i_12_n_0
    SLICE_X18Y47         MUXF7 (Prop_muxf7_I0_O)      0.062     0.074 r  Idecode32_0/ledout_reg[10]_i_5/O
                         net (fo=1, routed)           0.140     0.214    Idecode32_0/ledout_reg[10]_i_5_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I5_O)        0.108     0.322 r  Idecode32_0/ledout[10]_i_1/O
                         net (fo=12, routed)          0.424     0.746    scan_0/D[10]
    SLICE_X36Y53         FDRE                                         r  scan_0/store_scanwdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.839    -0.252    scan_0/CLK
    SLICE_X36Y53         FDRE                                         r  scan_0/store_scanwdata_reg[10]/C
                         clock pessimism              0.089    -0.163    
                         clock uncertainty            0.196     0.033    
    SLICE_X36Y53         FDRE (Hold_fdre_C_D)         0.070     0.103    scan_0/store_scanwdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[8][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.356ns (30.560%)  route 0.809ns (69.440%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.638    -0.412    Idecode32_0/CLK
    SLICE_X26Y48         FDRE                                         r  Idecode32_0/register_reg[8][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.271 r  Idecode32_0/register_reg[8][13]/Q
                         net (fo=2, routed)           0.213    -0.058    Idecode32_0/register_reg[8]_8[13]
    SLICE_X22Y48         LUT6 (Prop_lut6_I5_O)        0.045    -0.013 r  Idecode32_0/ledout[13]_i_10/O
                         net (fo=1, routed)           0.000    -0.013    Idecode32_0/ledout[13]_i_10_n_0
    SLICE_X22Y48         MUXF7 (Prop_muxf7_I0_O)      0.062     0.049 r  Idecode32_0/ledout_reg[13]_i_4/O
                         net (fo=1, routed)           0.107     0.156    Idecode32_0/ledout_reg[13]_i_4_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I3_O)        0.108     0.264 r  Idecode32_0/ledout[13]_i_1/O
                         net (fo=8, routed)           0.488     0.753    scan_0/D[13]
    SLICE_X34Y53         FDRE                                         r  scan_0/store_scanwdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.839    -0.252    scan_0/CLK
    SLICE_X34Y53         FDRE                                         r  scan_0/store_scanwdata_reg[13]/C
                         clock pessimism              0.089    -0.163    
                         clock uncertainty            0.196     0.033    
    SLICE_X34Y53         FDRE (Hold_fdre_C_D)         0.053     0.086    scan_0/store_scanwdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.667    





