

================================================================
== Vitis HLS Report for 'toplevel'
================================================================
* Date:           Wed May  7 17:36:13 2025

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        assessment
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.213 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |                       |            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance       |   Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_a_star_len_fu_372  |a_star_len  |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- COPY_LOOP              |     7832|     7832|         3|          1|          1|  7831|       yes|
        |- WAYPOINT_EXTRACT_LOOP  |        ?|        ?|         2|          1|          1|     ?|       yes|
        |- PATHFINDING_LOOP       |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   1|      -|      -|    -|
|Expression       |        -|   -|      0|    247|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |      274|   3|   4251|   7092|    -|
|Memory           |       16|   -|     64|      8|    -|
|Multiplexer      |        -|   -|      -|    380|    -|
|Register         |        -|   -|    450|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |      290|   4|   4765|   7727|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |      241|   5|     13|     43|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+----------------+---------+----+------+------+-----+
    |        Instance       |     Module     | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------+----------------+---------+----+------+------+-----+
    |AXILiteS_s_axi_U       |AXILiteS_s_axi  |        0|   0|    74|   104|    0|
    |MAXI_m_axi_U           |MAXI_m_axi      |        2|   0|   512|   580|    0|
    |grp_a_star_len_fu_372  |a_star_len      |      272|   3|  3565|  6240|    0|
    |control_s_axi_U        |control_s_axi   |        0|   0|   100|   168|    0|
    +-----------------------+----------------+---------+----+------+------+-----+
    |Total                  |                |      274|   3|  4251|  7092|    0|
    +-----------------------+----------------+---------+----+------+------+-----+

    * DSP: 
    +-------------------------------------+---------------------------------+--------------+
    |               Instance              |              Module             |  Expression  |
    +-------------------------------------+---------------------------------+--------------+
    |mac_muladd_8ns_11ns_32ns_32_4_1_U19  |mac_muladd_8ns_11ns_32ns_32_4_1  |  i0 + i1 * i2|
    +-------------------------------------+---------------------------------+--------------+

    * Memory: 
    +---------------+-------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |    Module   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-------------+---------+----+----+-----+------+-----+------+-------------+
    |local_ram_U    |local_ram    |       16|   0|   0|    0|  7831|   32|     1|       250592|
    |waypoints_x_U  |waypoints_x  |        0|  32|   4|    0|    16|   16|     1|          256|
    |waypoints_y_U  |waypoints_x  |        0|  32|   4|    0|    16|   16|     1|          256|
    +---------------+-------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |             |       16|  64|   8|    0|  7863|   64|     3|       251104|
    +---------------+-------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln406_fu_476_p2                |         +|   0|  0|  24|          17|           3|
    |add_ln413_fu_517_p2                |         +|   0|  0|  14|           9|           2|
    |add_ln427_fu_550_p2                |         +|   0|  0|  14|           9|           2|
    |i_1_fu_426_p2                      |         +|   0|  0|  14|          13|           1|
    |i_3_fu_498_p2                      |         +|   0|  0|  15|           8|           1|
    |i_5_fu_570_p2                      |         +|   0|  0|  15|           8|           1|
    |total_len_1_fu_601_p2              |         +|   0|  0|  31|          24|          24|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln401_fu_432_p2               |      icmp|   0|  0|  12|          13|          10|
    |icmp_ln406_1_fu_467_p2             |      icmp|   0|  0|  13|          16|           9|
    |icmp_ln406_2_fu_482_p2             |      icmp|   0|  0|  13|          17|           4|
    |icmp_ln406_fu_461_p2               |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln412_fu_508_p2               |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln427_1_fu_565_p2             |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln427_fu_555_p2               |      icmp|   0|  0|  11|           9|           1|
    |icmp_ln431_fu_595_p2               |      icmp|   0|  0|  18|          32|           1|
    |or_ln406_1_fu_493_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln406_fu_488_p2                 |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 247|         226|          95|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |MAXI_blk_n_AR                 |    9|          2|    1|          2|
    |MAXI_blk_n_AW                 |    9|          2|    1|          2|
    |MAXI_blk_n_B                  |    9|          2|    1|          2|
    |MAXI_blk_n_R                  |    9|          2|    1|          2|
    |MAXI_blk_n_W                  |    9|          2|    1|          2|
    |ap_NS_fsm                     |  125|         28|    1|         28|
    |ap_enable_reg_pp0_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |   14|          3|    1|          3|
    |ap_phi_mux_i_2_phi_fu_303_p4  |    9|          2|    8|         16|
    |ap_phi_mux_i_phi_fu_291_p4    |    9|          2|   13|         26|
    |error_flag                    |   14|          3|   32|         96|
    |i_2_reg_299                   |    9|          2|    8|         16|
    |i_4_reg_311                   |    9|          2|    8|         16|
    |i_reg_287                     |    9|          2|   13|         26|
    |local_ram_address0            |   20|          4|   13|         52|
    |local_ram_address1            |   14|          3|   13|         39|
    |local_ram_ce0                 |   14|          3|    1|          3|
    |storemerge3_reg_334           |   20|          4|   24|         96|
    |storemerge_reg_353            |   14|          3|   32|         96|
    |total_len_reg_322             |    9|          2|   24|         48|
    |waypoints_x_address0          |   14|          3|    4|         12|
    |waypoints_y_address0          |   14|          3|    4|         12|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  380|         83|  206|        599|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |MAXI_addr_read_reg_644              |  32|   0|   32|          0|
    |MAXI_addr_reg_628                   |  64|   0|   64|          0|
    |add_ln427_reg_688                   |   9|   0|    9|          0|
    |ap_CS_fsm                           |  27|   0|   27|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1             |   1|   0|    1|          0|
    |error_flag                          |  32|   0|   32|          0|
    |grp_a_star_len_fu_372_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_635                         |  13|   0|   13|          0|
    |i_2_reg_299                         |   8|   0|    8|          0|
    |i_3_reg_674                         |   8|   0|    8|          0|
    |i_4_reg_311                         |   8|   0|    8|          0|
    |i_5_reg_701                         |   8|   0|    8|          0|
    |i_reg_287                           |  13|   0|   13|          0|
    |i_reg_287_pp0_iter1_reg             |  13|   0|   13|          0|
    |icmp_ln401_reg_640                  |   1|   0|    1|          0|
    |icmp_ln401_reg_640_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln406_1_reg_665                |   1|   0|    1|          0|
    |icmp_ln406_reg_660                  |   1|   0|    1|          0|
    |icmp_ln412_reg_679                  |   1|   0|    1|          0|
    |icmp_ln427_1_reg_697                |   1|   0|    1|          0|
    |icmp_ln427_reg_693                  |   1|   0|    1|          0|
    |or_ln406_1_reg_670                  |   1|   0|    1|          0|
    |ret_reg_747                         |  16|   0|   16|          0|
    |storemerge3_reg_334                 |  24|   0|   24|          0|
    |storemerge_reg_353                  |  32|   0|   32|          0|
    |total_len_reg_322                   |  24|   0|   24|          0|
    |trunc_ln405_1_reg_655               |   9|   0|    9|          0|
    |waypoint_count_reg_649              |  16|   0|   16|          0|
    |waypoints_x_load_1_reg_737          |  16|   0|   16|          0|
    |waypoints_x_load_reg_727            |  16|   0|   16|          0|
    |waypoints_y_load_1_reg_742          |  16|   0|   16|          0|
    |waypoints_y_load_reg_732            |  16|   0|   16|          0|
    |world_size                          |  16|   0|   16|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 450|   0|  450|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |   in|    1|       s_axi|      AXILiteS|       pointer|
|s_axi_AXILiteS_AWREADY  |  out|    1|       s_axi|      AXILiteS|       pointer|
|s_axi_AXILiteS_AWADDR   |   in|    5|       s_axi|      AXILiteS|       pointer|
|s_axi_AXILiteS_WVALID   |   in|    1|       s_axi|      AXILiteS|       pointer|
|s_axi_AXILiteS_WREADY   |  out|    1|       s_axi|      AXILiteS|       pointer|
|s_axi_AXILiteS_WDATA    |   in|   32|       s_axi|      AXILiteS|       pointer|
|s_axi_AXILiteS_WSTRB    |   in|    4|       s_axi|      AXILiteS|       pointer|
|s_axi_AXILiteS_ARVALID  |   in|    1|       s_axi|      AXILiteS|       pointer|
|s_axi_AXILiteS_ARREADY  |  out|    1|       s_axi|      AXILiteS|       pointer|
|s_axi_AXILiteS_ARADDR   |   in|    5|       s_axi|      AXILiteS|       pointer|
|s_axi_AXILiteS_RVALID   |  out|    1|       s_axi|      AXILiteS|       pointer|
|s_axi_AXILiteS_RREADY   |   in|    1|       s_axi|      AXILiteS|       pointer|
|s_axi_AXILiteS_RDATA    |  out|   32|       s_axi|      AXILiteS|       pointer|
|s_axi_AXILiteS_RRESP    |  out|    2|       s_axi|      AXILiteS|       pointer|
|s_axi_AXILiteS_BVALID   |  out|    1|       s_axi|      AXILiteS|       pointer|
|s_axi_AXILiteS_BREADY   |   in|    1|       s_axi|      AXILiteS|       pointer|
|s_axi_AXILiteS_BRESP    |  out|    2|       s_axi|      AXILiteS|       pointer|
|s_axi_control_AWVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR    |   in|    5|       s_axi|       control|        scalar|
|s_axi_control_WVALID    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA     |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB     |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR    |   in|    5|       s_axi|       control|        scalar|
|s_axi_control_RVALID    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA     |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP     |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP     |  out|    2|       s_axi|       control|        scalar|
|ap_clk                  |   in|    1|  ap_ctrl_hs|      toplevel|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_hs|      toplevel|  return value|
|interrupt               |  out|    1|  ap_ctrl_hs|      toplevel|  return value|
|m_axi_MAXI_AWVALID      |  out|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_AWREADY      |   in|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_AWADDR       |  out|   64|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_AWID         |  out|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_AWLEN        |  out|    8|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_AWSIZE       |  out|    3|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_AWBURST      |  out|    2|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_AWLOCK       |  out|    2|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_AWCACHE      |  out|    4|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_AWPROT       |  out|    3|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_AWQOS        |  out|    4|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_AWREGION     |  out|    4|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_AWUSER       |  out|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_WVALID       |  out|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_WREADY       |   in|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_WDATA        |  out|   32|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_WSTRB        |  out|    4|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_WLAST        |  out|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_WID          |  out|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_WUSER        |  out|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_ARVALID      |  out|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_ARREADY      |   in|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_ARADDR       |  out|   64|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_ARID         |  out|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_ARLEN        |  out|    8|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_ARSIZE       |  out|    3|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_ARBURST      |  out|    2|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_ARLOCK       |  out|    2|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_ARCACHE      |  out|    4|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_ARPROT       |  out|    3|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_ARQOS        |  out|    4|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_ARREGION     |  out|    4|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_ARUSER       |  out|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_RVALID       |   in|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_RREADY       |  out|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_RDATA        |   in|   32|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_RLAST        |   in|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_RID          |   in|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_RUSER        |   in|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_RRESP        |   in|    2|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_BVALID       |   in|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_BREADY       |  out|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_BRESP        |   in|    2|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_BID          |   in|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_BUSER        |   in|    1|       m_axi|          MAXI|       pointer|
+------------------------+-----+-----+------------+--------------+--------------+

