{
  "cells": [
    {
      "cell_type": "markdown",
      "id": "15878bd6",
      "metadata": {
        "id": "15878bd6"
      },
      "source": [
        "# Structural Simulation Exercise\n",
        "Click the ▷ button below to setup the exercise's environment (will take about 2 mins).\n"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "id": "_4HWkqjRNKYl",
      "metadata": {
        "collapsed": true,
        "id": "_4HWkqjRNKYl"
      },
      "outputs": [],
      "source": [
        "#@title Install dependencies {display-mode: \"form\"}\n",
        "#@markdown - Click the ▷ button to setup the digital design environment\n",
        "\n",
        "import os\n",
        "import pathlib\n",
        "!curl -Ls https://micro.mamba.pm/api/micromamba/linux-64/latest | tar -xj bin/micromamba\n",
        "conda_prefix_path = pathlib.Path('conda-env')\n",
        "CONDA_PREFIX = str(conda_prefix_path.resolve())\n",
        "!bin/micromamba create --yes --prefix $CONDA_PREFIX\n",
        "!echo 'python ==3.7*' >> {CONDA_PREFIX}/conda-meta/pinned\n",
        "!CI=0 bin/micromamba install --yes --prefix $CONDA_PREFIX \\\n",
        "                     --channel litex-hub \\\n",
        "                     --channel main \\\n",
        "                     --channel conda-forge \\\n",
        "                     iverilog \\\n",
        "                     verilator\n",
        "!python -m pip install numpy\n",
        "PATH = os.environ['PATH']\n",
        "%env CONDA_PREFIX={CONDA_PREFIX}\n",
        "%env PATH={CONDA_PREFIX}/bin:{PATH}\n"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "id": "71e851d6",
      "metadata": {
        "cellView": "form",
        "collapsed": true,
        "id": "71e851d6"
      },
      "outputs": [],
      "source": [
        "#@title Click the ▷ button to setup testbench\n",
        "#@markdown The testbench allows us to check your work. No need to pay attention to this for now.\n",
        "\n",
        "%%writefile tb_alu.v\n",
        "\n",
        "module tb_alu;\n",
        "    // Parameters\n",
        "    parameter CLK_PERIOD = 10;\n",
        "\n",
        "    // DUT signals\n",
        "    reg [3:0] a, b;\n",
        "    reg [2:0] opcode;\n",
        "    wire [3:0] result;\n",
        "    wire zero;\n",
        "\n",
        "    // Clock for timing (not used by DUT but useful for waveforms)\n",
        "    reg clk;\n",
        "    initial clk = 0;\n",
        "    always #(CLK_PERIOD/2) clk = ~clk;\n",
        "\n",
        "    // Instantiate DUT\n",
        "    ALU dut (\n",
        "        .a(a),\n",
        "        .b(b),\n",
        "        .opcode(opcode),\n",
        "        .result(result),\n",
        "        .zero(zero)\n",
        "    );\n",
        "\n",
        "    // Test counters\n",
        "    integer test_count;\n",
        "    integer pass_count;\n",
        "    integer fail_count;\n",
        "\n",
        "    // Operation name (ASCII string stored in reg array)\n",
        "    reg [256*8-1:0] operation_name;\n",
        "\n",
        "    // Test task\n",
        "    task test_operation;\n",
        "        input [3:0] test_a;\n",
        "        input [3:0] test_b;\n",
        "        input [2:0] test_opcode;\n",
        "        input [3:0] expected_result;\n",
        "        input expected_cout;\n",
        "        input expected_zero;\n",
        "        input [256*8-1:0] op_name;\n",
        "    begin\n",
        "        test_count = test_count + 1;\n",
        "\n",
        "        // Apply inputs\n",
        "        a = test_a;\n",
        "        b = test_b;\n",
        "        opcode = test_opcode;\n",
        "        operation_name = op_name;\n",
        "\n",
        "        // Wait for combinational logic to settle\n",
        "        #1;\n",
        "\n",
        "        // Check results\n",
        "        if (result === expected_result && zero === expected_zero) begin\n",
        "            $display(\"PASS: %s | a=%b, b=%b, opcode=%b | result=%b, zero=%b\",\n",
        "                    operation_name, test_a, test_b, test_opcode, result, zero);\n",
        "            pass_count = pass_count + 1;\n",
        "        end else begin\n",
        "            $display(\"FAIL: %s | a=%b, b=%b, opcode=%b\",\n",
        "                    operation_name, test_a, test_b, test_opcode);\n",
        "            $display(\"     Expected: result=%b, zero=%b\",\n",
        "                    expected_result, expected_zero);\n",
        "            $display(\"     Got:      result=%b, zero=%b\",\n",
        "                    result, zero);\n",
        "            fail_count = fail_count + 1;\n",
        "        end\n",
        "    end\n",
        "    endtask\n",
        "\n",
        "    initial begin\n",
        "        $display(\"=== ALU Structural Testbench ===\");\n",
        "\n",
        "        // Initialize\n",
        "        a = 0; b = 0; opcode = 0;\n",
        "        test_count = 0; pass_count = 0; fail_count = 0;\n",
        "        #10;\n",
        "\n",
        "        $display(\"--- Arithmetic Operations ---\");\n",
        "        // ADD (opcode 000)\n",
        "        test_operation(4'b0001, 4'b0010, 3'b000, 4'b0011, 1'b0, 1'b0, \"ADD: 1+2\");\n",
        "        test_operation(4'b1111, 4'b0001, 3'b000, 4'b0000, 1'b1, 1'b1, \"ADD: 15+1 (overflow)\");\n",
        "\n",
        "        // SUB (opcode 001)\n",
        "        test_operation(4'b0101, 4'b0010, 3'b001, 4'b0011, 1'b0, 1'b0, \"SUB: 5-2\");\n",
        "        test_operation(4'b0000, 4'b0001, 3'b001, 4'b1111, 1'b1, 1'b0, \"SUB: 0-1 (underflow)\");\n",
        "\n",
        "        $display(\"--- Logical Operations ---\");\n",
        "        // AND (opcode 010)\n",
        "        test_operation(4'b1100, 4'b1010, 3'b010, 4'b1000, 1'b0, 1'b0, \"AND: 1100 & 1010\");\n",
        "        test_operation(4'b1111, 4'b0000, 3'b010, 4'b0000, 1'b0, 1'b1, \"AND: 1111 & 0000\");\n",
        "\n",
        "        // XOR (opcode 011)\n",
        "        test_operation(4'b1100, 4'b1010, 3'b011, 4'b0110, 1'b0, 1'b0, \"XOR: 1100 ^ 1010\");\n",
        "        test_operation(4'b1111, 4'b1111, 3'b011, 4'b0000, 1'b0, 1'b1, \"XOR: 1111 ^ 1111\");\n",
        "\n",
        "        $display(\"--- Shift Operations ---\");\n",
        "        // SHIFT (opcode 100)\n",
        "        test_operation(4'b0011, 4'b0001, 3'b100, 4'b0110, 1'b0, 1'b0, \"SHIFT: 0011 << 1\");\n",
        "        test_operation(4'b1000, 4'b0001, 3'b100, 4'b0000, 1'b0, 1'b1, \"SHIFT: 1000 << 1 (zero)\");\n",
        "\n",
        "        $display(\"\");\n",
        "        $display(\"=== Test Summary ===\");\n",
        "        $display(\"Total Tests: %0d\", test_count);\n",
        "        $display(\"Passed:      %0d\", pass_count);\n",
        "        $display(\"Failed:      %0d\", fail_count);\n",
        "\n",
        "        if (fail_count == 0) begin\n",
        "            $display(\"ALL TESTS PASSED!\");\n",
        "        end else begin\n",
        "            $display(\"Some tests failed. Check your ALU implementation.\");\n",
        "        end\n",
        "\n",
        "        $finish;\n",
        "    end\n",
        "\n",
        "    // Generate VCD for waveform viewing\n",
        "    initial begin\n",
        "        $dumpfile(\"alu_test.vcd\");\n",
        "        $dumpvars(0, tb_alu);\n",
        "    end\n",
        "\n",
        "endmodule\n"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "id": "c3a9a06b",
      "metadata": {
        "collapsed": true,
        "id": "c3a9a06b"
      },
      "outputs": [],
      "source": [
        "#@title Click to write components\n",
        "#@markdown This generates the components you can instantiate structurally. No need to pay attention to this.\n",
        "\n",
        "%%writefile components.v\n",
        "\n",
        "module adder_4bit (\n",
        "    input  [3:0] a, b,\n",
        "    output [3:0] sum\n",
        ");\n",
        "\n",
        "    assign sum = a + b;\n",
        "\n",
        "endmodule\n",
        "\n",
        "module subtractor_4bit (\n",
        "    input  [3:0] a, b,\n",
        "    output [3:0] diff\n",
        ");\n",
        "\n",
        "    assign diff = a - b;\n",
        "\n",
        "endmodule\n",
        "\n",
        "module and_4bit (\n",
        "    input  [3:0] a, b,\n",
        "    output [3:0] result\n",
        ");\n",
        "    assign result = a & b;\n",
        "endmodule\n",
        "\n",
        "module xor_4bit (\n",
        "    input  [3:0] a, b,\n",
        "    output [3:0] result\n",
        ");\n",
        "    assign result = a ^ b;\n",
        "endmodule\n",
        "\n",
        "module shift_4bit (\n",
        "    input  [3:0] a,\n",
        "    input  [3:0] shift_amt,\n",
        "    output [3:0] result\n",
        ");\n",
        "\n",
        "    wire [1:0] shift_amt_2b = shift_amt[1:0];\n",
        "\n",
        "    assign result = (shift_amt_2b == 2'b00) ? a :       // No shift\n",
        "                    (shift_amt_2b == 2'b01) ? {a[2:0], 1'b0} : // Logical left shift by 1\n",
        "                    (shift_amt_2b == 2'b10) ? {1'b0, a[3:1]} : // Logical right shift by 1\n",
        "                    {a[2:0], 1'b0}; // Default to left shift by 1 (should not occur)\n",
        "endmodule\n",
        "\n",
        "module mux_4b_8to1 (\n",
        "    input [3:0] in1,\n",
        "    input [3:0] in2,\n",
        "    input [3:0] in3,\n",
        "    input [3:0] in4,\n",
        "    input [3:0] in5,\n",
        "    input  [2:0] sel,\n",
        "    output [3:0] out\n",
        ");\n",
        "    assign out = (sel == 3'b000) ? in1 :\n",
        "                 (sel == 3'b001) ? in2 :\n",
        "                 (sel == 3'b010) ? in3 :\n",
        "                 (sel == 3'b011) ? in4 :\n",
        "                 (sel == 3'b100) ? in5 :\n",
        "                 4'b0000; // Default case\n",
        "endmodule\n",
        "\n",
        "module is_zero_4b (\n",
        "    input  [3:0] in,\n",
        "    output out\n",
        ");\n",
        "    assign out = (in == 4'b0000);\n",
        "endmodule\n",
        "\n",
        "module mux2to1 (\n",
        "    input  in0,\n",
        "    input  in1,\n",
        "    input  sel,\n",
        "    output out\n",
        ");\n",
        "    assign out = sel ? in1 : in0;\n",
        "endmodule"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "ae34abc0",
      "metadata": {
        "id": "ae34abc0"
      },
      "source": [
        "# The exercise\n",
        "\n",
        "Your task is to create an ALU that looks as below:\n",
        "\n",
        "![](https://lawrence-lugs.notion.site/image/attachment%3A26bbe166-3131-43e7-82cc-c11ba77e484b%3Aimage.png?table=block&id=265ab8b4-50a9-80ac-b79c-fe0242356254&spaceId=378d1135-5228-4759-9c1d-b2c3e4e47feb&width=1420&userId=&cache=v2)\n",
        "\n",
        "Fill in your verilog code below:"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "id": "be4526e2",
      "metadata": {
        "id": "be4526e2"
      },
      "outputs": [],
      "source": [
        "%%writefile alu.v\n",
        "\n",
        "module ALU (\n",
        "    input [3:0] a, b,\n",
        "    input [2:0] opcode,\n",
        "    output [3:0] result,\n",
        "    output zero\n",
        ");\n",
        "\n",
        "    // TODO: Do your stuff!\n",
        "\n",
        "endmodule"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "xg6IfIlfNvRg",
      "metadata": {
        "id": "xg6IfIlfNvRg"
      },
      "source": [
        "# Checking\n",
        "\n",
        "Press the ▷ button to check your work."
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "id": "b7a461e9",
      "metadata": {
        "id": "b7a461e9"
      },
      "outputs": [],
      "source": [
        "%cd content\n",
        "! iverilog tb_alu.v alu.v components.v\n",
        "! ./a.out"
      ]
    }
  ],
  "metadata": {
    "colab": {
      "provenance": []
    },
    "kernelspec": {
      "display_name": "base",
      "language": "python",
      "name": "python3"
    },
    "language_info": {
      "codemirror_mode": {
        "name": "ipython",
        "version": 3
      },
      "file_extension": ".py",
      "mimetype": "text/x-python",
      "name": "python",
      "nbconvert_exporter": "python",
      "pygments_lexer": "ipython3",
      "version": "3.12.11"
    }
  },
  "nbformat": 4,
  "nbformat_minor": 5
}