
Lab2-2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000688c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08006a14  08006a14  00016a14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a30  08006a30  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  08006a30  08006a30  00016a30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006a38  08006a38  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a38  08006a38  00016a38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006a3c  08006a3c  00016a3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08006a40  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007bc  20000090  08006ad0  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000084c  08006ad0  0002084c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017bad  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000034f9  00000000  00000000  00037c6d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000010f0  00000000  00000000  0003b168  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f88  00000000  00000000  0003c258  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000242ed  00000000  00000000  0003d1e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010c4d  00000000  00000000  000614cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c9fe9  00000000  00000000  0007211a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013c103  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004754  00000000  00000000  0013c180  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000090 	.word	0x20000090
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080069fc 	.word	0x080069fc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000094 	.word	0x20000094
 80001c4:	080069fc 	.word	0x080069fc

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b972 	b.w	80004c4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	4688      	mov	r8, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14b      	bne.n	800029e <__udivmoddi4+0xa6>
 8000206:	428a      	cmp	r2, r1
 8000208:	4615      	mov	r5, r2
 800020a:	d967      	bls.n	80002dc <__udivmoddi4+0xe4>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0720 	rsb	r7, r2, #32
 8000216:	fa01 f302 	lsl.w	r3, r1, r2
 800021a:	fa20 f707 	lsr.w	r7, r0, r7
 800021e:	4095      	lsls	r5, r2
 8000220:	ea47 0803 	orr.w	r8, r7, r3
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000230:	fa1f fc85 	uxth.w	ip, r5
 8000234:	fb0e 8817 	mls	r8, lr, r7, r8
 8000238:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023c:	fb07 f10c 	mul.w	r1, r7, ip
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18eb      	adds	r3, r5, r3
 8000246:	f107 30ff 	add.w	r0, r7, #4294967295
 800024a:	f080 811b 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8118 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000254:	3f02      	subs	r7, #2
 8000256:	442b      	add	r3, r5
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000260:	fb0e 3310 	mls	r3, lr, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fc0c 	mul.w	ip, r0, ip
 800026c:	45a4      	cmp	ip, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	192c      	adds	r4, r5, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8107 	bcs.w	8000488 <__udivmoddi4+0x290>
 800027a:	45a4      	cmp	ip, r4
 800027c:	f240 8104 	bls.w	8000488 <__udivmoddi4+0x290>
 8000280:	3802      	subs	r0, #2
 8000282:	442c      	add	r4, r5
 8000284:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000288:	eba4 040c 	sub.w	r4, r4, ip
 800028c:	2700      	movs	r7, #0
 800028e:	b11e      	cbz	r6, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c6 4300 	strd	r4, r3, [r6]
 8000298:	4639      	mov	r1, r7
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d909      	bls.n	80002b6 <__udivmoddi4+0xbe>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80eb 	beq.w	800047e <__udivmoddi4+0x286>
 80002a8:	2700      	movs	r7, #0
 80002aa:	e9c6 0100 	strd	r0, r1, [r6]
 80002ae:	4638      	mov	r0, r7
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	fab3 f783 	clz	r7, r3
 80002ba:	2f00      	cmp	r7, #0
 80002bc:	d147      	bne.n	800034e <__udivmoddi4+0x156>
 80002be:	428b      	cmp	r3, r1
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xd0>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 80fa 	bhi.w	80004bc <__udivmoddi4+0x2c4>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb61 0303 	sbc.w	r3, r1, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4698      	mov	r8, r3
 80002d2:	2e00      	cmp	r6, #0
 80002d4:	d0e0      	beq.n	8000298 <__udivmoddi4+0xa0>
 80002d6:	e9c6 4800 	strd	r4, r8, [r6]
 80002da:	e7dd      	b.n	8000298 <__udivmoddi4+0xa0>
 80002dc:	b902      	cbnz	r2, 80002e0 <__udivmoddi4+0xe8>
 80002de:	deff      	udf	#255	; 0xff
 80002e0:	fab2 f282 	clz	r2, r2
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f040 808f 	bne.w	8000408 <__udivmoddi4+0x210>
 80002ea:	1b49      	subs	r1, r1, r5
 80002ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f0:	fa1f f885 	uxth.w	r8, r5
 80002f4:	2701      	movs	r7, #1
 80002f6:	fbb1 fcfe 	udiv	ip, r1, lr
 80002fa:	0c23      	lsrs	r3, r4, #16
 80002fc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb08 f10c 	mul.w	r1, r8, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x124>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4299      	cmp	r1, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 800031a:	4684      	mov	ip, r0
 800031c:	1a59      	subs	r1, r3, r1
 800031e:	b2a3      	uxth	r3, r4
 8000320:	fbb1 f0fe 	udiv	r0, r1, lr
 8000324:	fb0e 1410 	mls	r4, lr, r0, r1
 8000328:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800032c:	fb08 f800 	mul.w	r8, r8, r0
 8000330:	45a0      	cmp	r8, r4
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x14c>
 8000334:	192c      	adds	r4, r5, r4
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x14a>
 800033c:	45a0      	cmp	r8, r4
 800033e:	f200 80b6 	bhi.w	80004ae <__udivmoddi4+0x2b6>
 8000342:	4618      	mov	r0, r3
 8000344:	eba4 0408 	sub.w	r4, r4, r8
 8000348:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800034c:	e79f      	b.n	800028e <__udivmoddi4+0x96>
 800034e:	f1c7 0c20 	rsb	ip, r7, #32
 8000352:	40bb      	lsls	r3, r7
 8000354:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000358:	ea4e 0e03 	orr.w	lr, lr, r3
 800035c:	fa01 f407 	lsl.w	r4, r1, r7
 8000360:	fa20 f50c 	lsr.w	r5, r0, ip
 8000364:	fa21 f30c 	lsr.w	r3, r1, ip
 8000368:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800036c:	4325      	orrs	r5, r4
 800036e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000372:	0c2c      	lsrs	r4, r5, #16
 8000374:	fb08 3319 	mls	r3, r8, r9, r3
 8000378:	fa1f fa8e 	uxth.w	sl, lr
 800037c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000380:	fb09 f40a 	mul.w	r4, r9, sl
 8000384:	429c      	cmp	r4, r3
 8000386:	fa02 f207 	lsl.w	r2, r2, r7
 800038a:	fa00 f107 	lsl.w	r1, r0, r7
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1e 0303 	adds.w	r3, lr, r3
 8000394:	f109 30ff 	add.w	r0, r9, #4294967295
 8000398:	f080 8087 	bcs.w	80004aa <__udivmoddi4+0x2b2>
 800039c:	429c      	cmp	r4, r3
 800039e:	f240 8084 	bls.w	80004aa <__udivmoddi4+0x2b2>
 80003a2:	f1a9 0902 	sub.w	r9, r9, #2
 80003a6:	4473      	add	r3, lr
 80003a8:	1b1b      	subs	r3, r3, r4
 80003aa:	b2ad      	uxth	r5, r5
 80003ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b0:	fb08 3310 	mls	r3, r8, r0, r3
 80003b4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003b8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003bc:	45a2      	cmp	sl, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1e 0404 	adds.w	r4, lr, r4
 80003c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c8:	d26b      	bcs.n	80004a2 <__udivmoddi4+0x2aa>
 80003ca:	45a2      	cmp	sl, r4
 80003cc:	d969      	bls.n	80004a2 <__udivmoddi4+0x2aa>
 80003ce:	3802      	subs	r0, #2
 80003d0:	4474      	add	r4, lr
 80003d2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003d6:	fba0 8902 	umull	r8, r9, r0, r2
 80003da:	eba4 040a 	sub.w	r4, r4, sl
 80003de:	454c      	cmp	r4, r9
 80003e0:	46c2      	mov	sl, r8
 80003e2:	464b      	mov	r3, r9
 80003e4:	d354      	bcc.n	8000490 <__udivmoddi4+0x298>
 80003e6:	d051      	beq.n	800048c <__udivmoddi4+0x294>
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d069      	beq.n	80004c0 <__udivmoddi4+0x2c8>
 80003ec:	ebb1 050a 	subs.w	r5, r1, sl
 80003f0:	eb64 0403 	sbc.w	r4, r4, r3
 80003f4:	fa04 fc0c 	lsl.w	ip, r4, ip
 80003f8:	40fd      	lsrs	r5, r7
 80003fa:	40fc      	lsrs	r4, r7
 80003fc:	ea4c 0505 	orr.w	r5, ip, r5
 8000400:	e9c6 5400 	strd	r5, r4, [r6]
 8000404:	2700      	movs	r7, #0
 8000406:	e747      	b.n	8000298 <__udivmoddi4+0xa0>
 8000408:	f1c2 0320 	rsb	r3, r2, #32
 800040c:	fa20 f703 	lsr.w	r7, r0, r3
 8000410:	4095      	lsls	r5, r2
 8000412:	fa01 f002 	lsl.w	r0, r1, r2
 8000416:	fa21 f303 	lsr.w	r3, r1, r3
 800041a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800041e:	4338      	orrs	r0, r7
 8000420:	0c01      	lsrs	r1, r0, #16
 8000422:	fbb3 f7fe 	udiv	r7, r3, lr
 8000426:	fa1f f885 	uxth.w	r8, r5
 800042a:	fb0e 3317 	mls	r3, lr, r7, r3
 800042e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000432:	fb07 f308 	mul.w	r3, r7, r8
 8000436:	428b      	cmp	r3, r1
 8000438:	fa04 f402 	lsl.w	r4, r4, r2
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x256>
 800043e:	1869      	adds	r1, r5, r1
 8000440:	f107 3cff 	add.w	ip, r7, #4294967295
 8000444:	d22f      	bcs.n	80004a6 <__udivmoddi4+0x2ae>
 8000446:	428b      	cmp	r3, r1
 8000448:	d92d      	bls.n	80004a6 <__udivmoddi4+0x2ae>
 800044a:	3f02      	subs	r7, #2
 800044c:	4429      	add	r1, r5
 800044e:	1acb      	subs	r3, r1, r3
 8000450:	b281      	uxth	r1, r0
 8000452:	fbb3 f0fe 	udiv	r0, r3, lr
 8000456:	fb0e 3310 	mls	r3, lr, r0, r3
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb00 f308 	mul.w	r3, r0, r8
 8000462:	428b      	cmp	r3, r1
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x27e>
 8000466:	1869      	adds	r1, r5, r1
 8000468:	f100 3cff 	add.w	ip, r0, #4294967295
 800046c:	d217      	bcs.n	800049e <__udivmoddi4+0x2a6>
 800046e:	428b      	cmp	r3, r1
 8000470:	d915      	bls.n	800049e <__udivmoddi4+0x2a6>
 8000472:	3802      	subs	r0, #2
 8000474:	4429      	add	r1, r5
 8000476:	1ac9      	subs	r1, r1, r3
 8000478:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800047c:	e73b      	b.n	80002f6 <__udivmoddi4+0xfe>
 800047e:	4637      	mov	r7, r6
 8000480:	4630      	mov	r0, r6
 8000482:	e709      	b.n	8000298 <__udivmoddi4+0xa0>
 8000484:	4607      	mov	r7, r0
 8000486:	e6e7      	b.n	8000258 <__udivmoddi4+0x60>
 8000488:	4618      	mov	r0, r3
 800048a:	e6fb      	b.n	8000284 <__udivmoddi4+0x8c>
 800048c:	4541      	cmp	r1, r8
 800048e:	d2ab      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000490:	ebb8 0a02 	subs.w	sl, r8, r2
 8000494:	eb69 020e 	sbc.w	r2, r9, lr
 8000498:	3801      	subs	r0, #1
 800049a:	4613      	mov	r3, r2
 800049c:	e7a4      	b.n	80003e8 <__udivmoddi4+0x1f0>
 800049e:	4660      	mov	r0, ip
 80004a0:	e7e9      	b.n	8000476 <__udivmoddi4+0x27e>
 80004a2:	4618      	mov	r0, r3
 80004a4:	e795      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a6:	4667      	mov	r7, ip
 80004a8:	e7d1      	b.n	800044e <__udivmoddi4+0x256>
 80004aa:	4681      	mov	r9, r0
 80004ac:	e77c      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004ae:	3802      	subs	r0, #2
 80004b0:	442c      	add	r4, r5
 80004b2:	e747      	b.n	8000344 <__udivmoddi4+0x14c>
 80004b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b8:	442b      	add	r3, r5
 80004ba:	e72f      	b.n	800031c <__udivmoddi4+0x124>
 80004bc:	4638      	mov	r0, r7
 80004be:	e708      	b.n	80002d2 <__udivmoddi4+0xda>
 80004c0:	4637      	mov	r7, r6
 80004c2:	e6e9      	b.n	8000298 <__udivmoddi4+0xa0>

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80004cc:	4b0e      	ldr	r3, [pc, #56]	; (8000508 <HAL_Init+0x40>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	4a0d      	ldr	r2, [pc, #52]	; (8000508 <HAL_Init+0x40>)
 80004d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80004d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80004d8:	4b0b      	ldr	r3, [pc, #44]	; (8000508 <HAL_Init+0x40>)
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	4a0a      	ldr	r2, [pc, #40]	; (8000508 <HAL_Init+0x40>)
 80004de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80004e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004e4:	4b08      	ldr	r3, [pc, #32]	; (8000508 <HAL_Init+0x40>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	4a07      	ldr	r2, [pc, #28]	; (8000508 <HAL_Init+0x40>)
 80004ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004f0:	2003      	movs	r0, #3
 80004f2:	f000 f94d 	bl	8000790 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80004f6:	2000      	movs	r0, #0
 80004f8:	f000 f808 	bl	800050c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004fc:	f005 fcea 	bl	8005ed4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000500:	2300      	movs	r3, #0
}
 8000502:	4618      	mov	r0, r3
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	40023c00 	.word	0x40023c00

0800050c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b082      	sub	sp, #8
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000514:	4b12      	ldr	r3, [pc, #72]	; (8000560 <HAL_InitTick+0x54>)
 8000516:	681a      	ldr	r2, [r3, #0]
 8000518:	4b12      	ldr	r3, [pc, #72]	; (8000564 <HAL_InitTick+0x58>)
 800051a:	781b      	ldrb	r3, [r3, #0]
 800051c:	4619      	mov	r1, r3
 800051e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000522:	fbb3 f3f1 	udiv	r3, r3, r1
 8000526:	fbb2 f3f3 	udiv	r3, r2, r3
 800052a:	4618      	mov	r0, r3
 800052c:	f000 f965 	bl	80007fa <HAL_SYSTICK_Config>
 8000530:	4603      	mov	r3, r0
 8000532:	2b00      	cmp	r3, #0
 8000534:	d001      	beq.n	800053a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000536:	2301      	movs	r3, #1
 8000538:	e00e      	b.n	8000558 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	2b0f      	cmp	r3, #15
 800053e:	d80a      	bhi.n	8000556 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000540:	2200      	movs	r2, #0
 8000542:	6879      	ldr	r1, [r7, #4]
 8000544:	f04f 30ff 	mov.w	r0, #4294967295
 8000548:	f000 f92d 	bl	80007a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800054c:	4a06      	ldr	r2, [pc, #24]	; (8000568 <HAL_InitTick+0x5c>)
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000552:	2300      	movs	r3, #0
 8000554:	e000      	b.n	8000558 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000556:	2301      	movs	r3, #1
}
 8000558:	4618      	mov	r0, r3
 800055a:	3708      	adds	r7, #8
 800055c:	46bd      	mov	sp, r7
 800055e:	bd80      	pop	{r7, pc}
 8000560:	20000028 	.word	0x20000028
 8000564:	20000004 	.word	0x20000004
 8000568:	20000000 	.word	0x20000000

0800056c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800056c:	b480      	push	{r7}
 800056e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000570:	4b06      	ldr	r3, [pc, #24]	; (800058c <HAL_IncTick+0x20>)
 8000572:	781b      	ldrb	r3, [r3, #0]
 8000574:	461a      	mov	r2, r3
 8000576:	4b06      	ldr	r3, [pc, #24]	; (8000590 <HAL_IncTick+0x24>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	4413      	add	r3, r2
 800057c:	4a04      	ldr	r2, [pc, #16]	; (8000590 <HAL_IncTick+0x24>)
 800057e:	6013      	str	r3, [r2, #0]
}
 8000580:	bf00      	nop
 8000582:	46bd      	mov	sp, r7
 8000584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop
 800058c:	20000004 	.word	0x20000004
 8000590:	200000c0 	.word	0x200000c0

08000594 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000594:	b480      	push	{r7}
 8000596:	af00      	add	r7, sp, #0
  return uwTick;
 8000598:	4b03      	ldr	r3, [pc, #12]	; (80005a8 <HAL_GetTick+0x14>)
 800059a:	681b      	ldr	r3, [r3, #0]
}
 800059c:	4618      	mov	r0, r3
 800059e:	46bd      	mov	sp, r7
 80005a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop
 80005a8:	200000c0 	.word	0x200000c0

080005ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80005b4:	f7ff ffee 	bl	8000594 <HAL_GetTick>
 80005b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005be:	68fb      	ldr	r3, [r7, #12]
 80005c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005c4:	d005      	beq.n	80005d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80005c6:	4b09      	ldr	r3, [pc, #36]	; (80005ec <HAL_Delay+0x40>)
 80005c8:	781b      	ldrb	r3, [r3, #0]
 80005ca:	461a      	mov	r2, r3
 80005cc:	68fb      	ldr	r3, [r7, #12]
 80005ce:	4413      	add	r3, r2
 80005d0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80005d2:	bf00      	nop
 80005d4:	f7ff ffde 	bl	8000594 <HAL_GetTick>
 80005d8:	4602      	mov	r2, r0
 80005da:	68bb      	ldr	r3, [r7, #8]
 80005dc:	1ad3      	subs	r3, r2, r3
 80005de:	68fa      	ldr	r2, [r7, #12]
 80005e0:	429a      	cmp	r2, r3
 80005e2:	d8f7      	bhi.n	80005d4 <HAL_Delay+0x28>
  {
  }
}
 80005e4:	bf00      	nop
 80005e6:	3710      	adds	r7, #16
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	20000004 	.word	0x20000004

080005f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b085      	sub	sp, #20
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	f003 0307 	and.w	r3, r3, #7
 80005fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000600:	4b0c      	ldr	r3, [pc, #48]	; (8000634 <__NVIC_SetPriorityGrouping+0x44>)
 8000602:	68db      	ldr	r3, [r3, #12]
 8000604:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000606:	68ba      	ldr	r2, [r7, #8]
 8000608:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800060c:	4013      	ands	r3, r2
 800060e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000610:	68fb      	ldr	r3, [r7, #12]
 8000612:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000614:	68bb      	ldr	r3, [r7, #8]
 8000616:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000618:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800061c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000620:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000622:	4a04      	ldr	r2, [pc, #16]	; (8000634 <__NVIC_SetPriorityGrouping+0x44>)
 8000624:	68bb      	ldr	r3, [r7, #8]
 8000626:	60d3      	str	r3, [r2, #12]
}
 8000628:	bf00      	nop
 800062a:	3714      	adds	r7, #20
 800062c:	46bd      	mov	sp, r7
 800062e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000632:	4770      	bx	lr
 8000634:	e000ed00 	.word	0xe000ed00

08000638 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000638:	b480      	push	{r7}
 800063a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800063c:	4b04      	ldr	r3, [pc, #16]	; (8000650 <__NVIC_GetPriorityGrouping+0x18>)
 800063e:	68db      	ldr	r3, [r3, #12]
 8000640:	0a1b      	lsrs	r3, r3, #8
 8000642:	f003 0307 	and.w	r3, r3, #7
}
 8000646:	4618      	mov	r0, r3
 8000648:	46bd      	mov	sp, r7
 800064a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064e:	4770      	bx	lr
 8000650:	e000ed00 	.word	0xe000ed00

08000654 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000654:	b480      	push	{r7}
 8000656:	b083      	sub	sp, #12
 8000658:	af00      	add	r7, sp, #0
 800065a:	4603      	mov	r3, r0
 800065c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800065e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000662:	2b00      	cmp	r3, #0
 8000664:	db0b      	blt.n	800067e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000666:	79fb      	ldrb	r3, [r7, #7]
 8000668:	f003 021f 	and.w	r2, r3, #31
 800066c:	4907      	ldr	r1, [pc, #28]	; (800068c <__NVIC_EnableIRQ+0x38>)
 800066e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000672:	095b      	lsrs	r3, r3, #5
 8000674:	2001      	movs	r0, #1
 8000676:	fa00 f202 	lsl.w	r2, r0, r2
 800067a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800067e:	bf00      	nop
 8000680:	370c      	adds	r7, #12
 8000682:	46bd      	mov	sp, r7
 8000684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000688:	4770      	bx	lr
 800068a:	bf00      	nop
 800068c:	e000e100 	.word	0xe000e100

08000690 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000690:	b480      	push	{r7}
 8000692:	b083      	sub	sp, #12
 8000694:	af00      	add	r7, sp, #0
 8000696:	4603      	mov	r3, r0
 8000698:	6039      	str	r1, [r7, #0]
 800069a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800069c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	db0a      	blt.n	80006ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006a4:	683b      	ldr	r3, [r7, #0]
 80006a6:	b2da      	uxtb	r2, r3
 80006a8:	490c      	ldr	r1, [pc, #48]	; (80006dc <__NVIC_SetPriority+0x4c>)
 80006aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ae:	0112      	lsls	r2, r2, #4
 80006b0:	b2d2      	uxtb	r2, r2
 80006b2:	440b      	add	r3, r1
 80006b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006b8:	e00a      	b.n	80006d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ba:	683b      	ldr	r3, [r7, #0]
 80006bc:	b2da      	uxtb	r2, r3
 80006be:	4908      	ldr	r1, [pc, #32]	; (80006e0 <__NVIC_SetPriority+0x50>)
 80006c0:	79fb      	ldrb	r3, [r7, #7]
 80006c2:	f003 030f 	and.w	r3, r3, #15
 80006c6:	3b04      	subs	r3, #4
 80006c8:	0112      	lsls	r2, r2, #4
 80006ca:	b2d2      	uxtb	r2, r2
 80006cc:	440b      	add	r3, r1
 80006ce:	761a      	strb	r2, [r3, #24]
}
 80006d0:	bf00      	nop
 80006d2:	370c      	adds	r7, #12
 80006d4:	46bd      	mov	sp, r7
 80006d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006da:	4770      	bx	lr
 80006dc:	e000e100 	.word	0xe000e100
 80006e0:	e000ed00 	.word	0xe000ed00

080006e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006e4:	b480      	push	{r7}
 80006e6:	b089      	sub	sp, #36	; 0x24
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	60f8      	str	r0, [r7, #12]
 80006ec:	60b9      	str	r1, [r7, #8]
 80006ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006f0:	68fb      	ldr	r3, [r7, #12]
 80006f2:	f003 0307 	and.w	r3, r3, #7
 80006f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006f8:	69fb      	ldr	r3, [r7, #28]
 80006fa:	f1c3 0307 	rsb	r3, r3, #7
 80006fe:	2b04      	cmp	r3, #4
 8000700:	bf28      	it	cs
 8000702:	2304      	movcs	r3, #4
 8000704:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000706:	69fb      	ldr	r3, [r7, #28]
 8000708:	3304      	adds	r3, #4
 800070a:	2b06      	cmp	r3, #6
 800070c:	d902      	bls.n	8000714 <NVIC_EncodePriority+0x30>
 800070e:	69fb      	ldr	r3, [r7, #28]
 8000710:	3b03      	subs	r3, #3
 8000712:	e000      	b.n	8000716 <NVIC_EncodePriority+0x32>
 8000714:	2300      	movs	r3, #0
 8000716:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000718:	f04f 32ff 	mov.w	r2, #4294967295
 800071c:	69bb      	ldr	r3, [r7, #24]
 800071e:	fa02 f303 	lsl.w	r3, r2, r3
 8000722:	43da      	mvns	r2, r3
 8000724:	68bb      	ldr	r3, [r7, #8]
 8000726:	401a      	ands	r2, r3
 8000728:	697b      	ldr	r3, [r7, #20]
 800072a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800072c:	f04f 31ff 	mov.w	r1, #4294967295
 8000730:	697b      	ldr	r3, [r7, #20]
 8000732:	fa01 f303 	lsl.w	r3, r1, r3
 8000736:	43d9      	mvns	r1, r3
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800073c:	4313      	orrs	r3, r2
         );
}
 800073e:	4618      	mov	r0, r3
 8000740:	3724      	adds	r7, #36	; 0x24
 8000742:	46bd      	mov	sp, r7
 8000744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000748:	4770      	bx	lr
	...

0800074c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	3b01      	subs	r3, #1
 8000758:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800075c:	d301      	bcc.n	8000762 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800075e:	2301      	movs	r3, #1
 8000760:	e00f      	b.n	8000782 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000762:	4a0a      	ldr	r2, [pc, #40]	; (800078c <SysTick_Config+0x40>)
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	3b01      	subs	r3, #1
 8000768:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800076a:	210f      	movs	r1, #15
 800076c:	f04f 30ff 	mov.w	r0, #4294967295
 8000770:	f7ff ff8e 	bl	8000690 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000774:	4b05      	ldr	r3, [pc, #20]	; (800078c <SysTick_Config+0x40>)
 8000776:	2200      	movs	r2, #0
 8000778:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800077a:	4b04      	ldr	r3, [pc, #16]	; (800078c <SysTick_Config+0x40>)
 800077c:	2207      	movs	r2, #7
 800077e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000780:	2300      	movs	r3, #0
}
 8000782:	4618      	mov	r0, r3
 8000784:	3708      	adds	r7, #8
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	e000e010 	.word	0xe000e010

08000790 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b082      	sub	sp, #8
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000798:	6878      	ldr	r0, [r7, #4]
 800079a:	f7ff ff29 	bl	80005f0 <__NVIC_SetPriorityGrouping>
}
 800079e:	bf00      	nop
 80007a0:	3708      	adds	r7, #8
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}

080007a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80007a6:	b580      	push	{r7, lr}
 80007a8:	b086      	sub	sp, #24
 80007aa:	af00      	add	r7, sp, #0
 80007ac:	4603      	mov	r3, r0
 80007ae:	60b9      	str	r1, [r7, #8]
 80007b0:	607a      	str	r2, [r7, #4]
 80007b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80007b4:	2300      	movs	r3, #0
 80007b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80007b8:	f7ff ff3e 	bl	8000638 <__NVIC_GetPriorityGrouping>
 80007bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007be:	687a      	ldr	r2, [r7, #4]
 80007c0:	68b9      	ldr	r1, [r7, #8]
 80007c2:	6978      	ldr	r0, [r7, #20]
 80007c4:	f7ff ff8e 	bl	80006e4 <NVIC_EncodePriority>
 80007c8:	4602      	mov	r2, r0
 80007ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007ce:	4611      	mov	r1, r2
 80007d0:	4618      	mov	r0, r3
 80007d2:	f7ff ff5d 	bl	8000690 <__NVIC_SetPriority>
}
 80007d6:	bf00      	nop
 80007d8:	3718      	adds	r7, #24
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}

080007de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007de:	b580      	push	{r7, lr}
 80007e0:	b082      	sub	sp, #8
 80007e2:	af00      	add	r7, sp, #0
 80007e4:	4603      	mov	r3, r0
 80007e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80007e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007ec:	4618      	mov	r0, r3
 80007ee:	f7ff ff31 	bl	8000654 <__NVIC_EnableIRQ>
}
 80007f2:	bf00      	nop
 80007f4:	3708      	adds	r7, #8
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}

080007fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007fa:	b580      	push	{r7, lr}
 80007fc:	b082      	sub	sp, #8
 80007fe:	af00      	add	r7, sp, #0
 8000800:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000802:	6878      	ldr	r0, [r7, #4]
 8000804:	f7ff ffa2 	bl	800074c <SysTick_Config>
 8000808:	4603      	mov	r3, r0
}
 800080a:	4618      	mov	r0, r3
 800080c:	3708      	adds	r7, #8
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
	...

08000814 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000814:	b480      	push	{r7}
 8000816:	b089      	sub	sp, #36	; 0x24
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
 800081c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800081e:	2300      	movs	r3, #0
 8000820:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000822:	2300      	movs	r3, #0
 8000824:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000826:	2300      	movs	r3, #0
 8000828:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800082a:	2300      	movs	r3, #0
 800082c:	61fb      	str	r3, [r7, #28]
 800082e:	e16b      	b.n	8000b08 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000830:	2201      	movs	r2, #1
 8000832:	69fb      	ldr	r3, [r7, #28]
 8000834:	fa02 f303 	lsl.w	r3, r2, r3
 8000838:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800083a:	683b      	ldr	r3, [r7, #0]
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	697a      	ldr	r2, [r7, #20]
 8000840:	4013      	ands	r3, r2
 8000842:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000844:	693a      	ldr	r2, [r7, #16]
 8000846:	697b      	ldr	r3, [r7, #20]
 8000848:	429a      	cmp	r2, r3
 800084a:	f040 815a 	bne.w	8000b02 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800084e:	683b      	ldr	r3, [r7, #0]
 8000850:	685b      	ldr	r3, [r3, #4]
 8000852:	2b02      	cmp	r3, #2
 8000854:	d003      	beq.n	800085e <HAL_GPIO_Init+0x4a>
 8000856:	683b      	ldr	r3, [r7, #0]
 8000858:	685b      	ldr	r3, [r3, #4]
 800085a:	2b12      	cmp	r3, #18
 800085c:	d123      	bne.n	80008a6 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800085e:	69fb      	ldr	r3, [r7, #28]
 8000860:	08da      	lsrs	r2, r3, #3
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	3208      	adds	r2, #8
 8000866:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800086a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800086c:	69fb      	ldr	r3, [r7, #28]
 800086e:	f003 0307 	and.w	r3, r3, #7
 8000872:	009b      	lsls	r3, r3, #2
 8000874:	220f      	movs	r2, #15
 8000876:	fa02 f303 	lsl.w	r3, r2, r3
 800087a:	43db      	mvns	r3, r3
 800087c:	69ba      	ldr	r2, [r7, #24]
 800087e:	4013      	ands	r3, r2
 8000880:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000882:	683b      	ldr	r3, [r7, #0]
 8000884:	691a      	ldr	r2, [r3, #16]
 8000886:	69fb      	ldr	r3, [r7, #28]
 8000888:	f003 0307 	and.w	r3, r3, #7
 800088c:	009b      	lsls	r3, r3, #2
 800088e:	fa02 f303 	lsl.w	r3, r2, r3
 8000892:	69ba      	ldr	r2, [r7, #24]
 8000894:	4313      	orrs	r3, r2
 8000896:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000898:	69fb      	ldr	r3, [r7, #28]
 800089a:	08da      	lsrs	r2, r3, #3
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	3208      	adds	r2, #8
 80008a0:	69b9      	ldr	r1, [r7, #24]
 80008a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80008ac:	69fb      	ldr	r3, [r7, #28]
 80008ae:	005b      	lsls	r3, r3, #1
 80008b0:	2203      	movs	r2, #3
 80008b2:	fa02 f303 	lsl.w	r3, r2, r3
 80008b6:	43db      	mvns	r3, r3
 80008b8:	69ba      	ldr	r2, [r7, #24]
 80008ba:	4013      	ands	r3, r2
 80008bc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80008be:	683b      	ldr	r3, [r7, #0]
 80008c0:	685b      	ldr	r3, [r3, #4]
 80008c2:	f003 0203 	and.w	r2, r3, #3
 80008c6:	69fb      	ldr	r3, [r7, #28]
 80008c8:	005b      	lsls	r3, r3, #1
 80008ca:	fa02 f303 	lsl.w	r3, r2, r3
 80008ce:	69ba      	ldr	r2, [r7, #24]
 80008d0:	4313      	orrs	r3, r2
 80008d2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	69ba      	ldr	r2, [r7, #24]
 80008d8:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80008da:	683b      	ldr	r3, [r7, #0]
 80008dc:	685b      	ldr	r3, [r3, #4]
 80008de:	2b01      	cmp	r3, #1
 80008e0:	d00b      	beq.n	80008fa <HAL_GPIO_Init+0xe6>
 80008e2:	683b      	ldr	r3, [r7, #0]
 80008e4:	685b      	ldr	r3, [r3, #4]
 80008e6:	2b02      	cmp	r3, #2
 80008e8:	d007      	beq.n	80008fa <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008ea:	683b      	ldr	r3, [r7, #0]
 80008ec:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80008ee:	2b11      	cmp	r3, #17
 80008f0:	d003      	beq.n	80008fa <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008f2:	683b      	ldr	r3, [r7, #0]
 80008f4:	685b      	ldr	r3, [r3, #4]
 80008f6:	2b12      	cmp	r3, #18
 80008f8:	d130      	bne.n	800095c <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	689b      	ldr	r3, [r3, #8]
 80008fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000900:	69fb      	ldr	r3, [r7, #28]
 8000902:	005b      	lsls	r3, r3, #1
 8000904:	2203      	movs	r2, #3
 8000906:	fa02 f303 	lsl.w	r3, r2, r3
 800090a:	43db      	mvns	r3, r3
 800090c:	69ba      	ldr	r2, [r7, #24]
 800090e:	4013      	ands	r3, r2
 8000910:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000912:	683b      	ldr	r3, [r7, #0]
 8000914:	68da      	ldr	r2, [r3, #12]
 8000916:	69fb      	ldr	r3, [r7, #28]
 8000918:	005b      	lsls	r3, r3, #1
 800091a:	fa02 f303 	lsl.w	r3, r2, r3
 800091e:	69ba      	ldr	r2, [r7, #24]
 8000920:	4313      	orrs	r3, r2
 8000922:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	69ba      	ldr	r2, [r7, #24]
 8000928:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	685b      	ldr	r3, [r3, #4]
 800092e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000930:	2201      	movs	r2, #1
 8000932:	69fb      	ldr	r3, [r7, #28]
 8000934:	fa02 f303 	lsl.w	r3, r2, r3
 8000938:	43db      	mvns	r3, r3
 800093a:	69ba      	ldr	r2, [r7, #24]
 800093c:	4013      	ands	r3, r2
 800093e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000940:	683b      	ldr	r3, [r7, #0]
 8000942:	685b      	ldr	r3, [r3, #4]
 8000944:	091b      	lsrs	r3, r3, #4
 8000946:	f003 0201 	and.w	r2, r3, #1
 800094a:	69fb      	ldr	r3, [r7, #28]
 800094c:	fa02 f303 	lsl.w	r3, r2, r3
 8000950:	69ba      	ldr	r2, [r7, #24]
 8000952:	4313      	orrs	r3, r2
 8000954:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	69ba      	ldr	r2, [r7, #24]
 800095a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	68db      	ldr	r3, [r3, #12]
 8000960:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000962:	69fb      	ldr	r3, [r7, #28]
 8000964:	005b      	lsls	r3, r3, #1
 8000966:	2203      	movs	r2, #3
 8000968:	fa02 f303 	lsl.w	r3, r2, r3
 800096c:	43db      	mvns	r3, r3
 800096e:	69ba      	ldr	r2, [r7, #24]
 8000970:	4013      	ands	r3, r2
 8000972:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	689a      	ldr	r2, [r3, #8]
 8000978:	69fb      	ldr	r3, [r7, #28]
 800097a:	005b      	lsls	r3, r3, #1
 800097c:	fa02 f303 	lsl.w	r3, r2, r3
 8000980:	69ba      	ldr	r2, [r7, #24]
 8000982:	4313      	orrs	r3, r2
 8000984:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	69ba      	ldr	r2, [r7, #24]
 800098a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800098c:	683b      	ldr	r3, [r7, #0]
 800098e:	685b      	ldr	r3, [r3, #4]
 8000990:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000994:	2b00      	cmp	r3, #0
 8000996:	f000 80b4 	beq.w	8000b02 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800099a:	2300      	movs	r3, #0
 800099c:	60fb      	str	r3, [r7, #12]
 800099e:	4b5f      	ldr	r3, [pc, #380]	; (8000b1c <HAL_GPIO_Init+0x308>)
 80009a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009a2:	4a5e      	ldr	r2, [pc, #376]	; (8000b1c <HAL_GPIO_Init+0x308>)
 80009a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009a8:	6453      	str	r3, [r2, #68]	; 0x44
 80009aa:	4b5c      	ldr	r3, [pc, #368]	; (8000b1c <HAL_GPIO_Init+0x308>)
 80009ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009b2:	60fb      	str	r3, [r7, #12]
 80009b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80009b6:	4a5a      	ldr	r2, [pc, #360]	; (8000b20 <HAL_GPIO_Init+0x30c>)
 80009b8:	69fb      	ldr	r3, [r7, #28]
 80009ba:	089b      	lsrs	r3, r3, #2
 80009bc:	3302      	adds	r3, #2
 80009be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80009c4:	69fb      	ldr	r3, [r7, #28]
 80009c6:	f003 0303 	and.w	r3, r3, #3
 80009ca:	009b      	lsls	r3, r3, #2
 80009cc:	220f      	movs	r2, #15
 80009ce:	fa02 f303 	lsl.w	r3, r2, r3
 80009d2:	43db      	mvns	r3, r3
 80009d4:	69ba      	ldr	r2, [r7, #24]
 80009d6:	4013      	ands	r3, r2
 80009d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	4a51      	ldr	r2, [pc, #324]	; (8000b24 <HAL_GPIO_Init+0x310>)
 80009de:	4293      	cmp	r3, r2
 80009e0:	d02b      	beq.n	8000a3a <HAL_GPIO_Init+0x226>
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	4a50      	ldr	r2, [pc, #320]	; (8000b28 <HAL_GPIO_Init+0x314>)
 80009e6:	4293      	cmp	r3, r2
 80009e8:	d025      	beq.n	8000a36 <HAL_GPIO_Init+0x222>
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	4a4f      	ldr	r2, [pc, #316]	; (8000b2c <HAL_GPIO_Init+0x318>)
 80009ee:	4293      	cmp	r3, r2
 80009f0:	d01f      	beq.n	8000a32 <HAL_GPIO_Init+0x21e>
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	4a4e      	ldr	r2, [pc, #312]	; (8000b30 <HAL_GPIO_Init+0x31c>)
 80009f6:	4293      	cmp	r3, r2
 80009f8:	d019      	beq.n	8000a2e <HAL_GPIO_Init+0x21a>
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	4a4d      	ldr	r2, [pc, #308]	; (8000b34 <HAL_GPIO_Init+0x320>)
 80009fe:	4293      	cmp	r3, r2
 8000a00:	d013      	beq.n	8000a2a <HAL_GPIO_Init+0x216>
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	4a4c      	ldr	r2, [pc, #304]	; (8000b38 <HAL_GPIO_Init+0x324>)
 8000a06:	4293      	cmp	r3, r2
 8000a08:	d00d      	beq.n	8000a26 <HAL_GPIO_Init+0x212>
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	4a4b      	ldr	r2, [pc, #300]	; (8000b3c <HAL_GPIO_Init+0x328>)
 8000a0e:	4293      	cmp	r3, r2
 8000a10:	d007      	beq.n	8000a22 <HAL_GPIO_Init+0x20e>
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	4a4a      	ldr	r2, [pc, #296]	; (8000b40 <HAL_GPIO_Init+0x32c>)
 8000a16:	4293      	cmp	r3, r2
 8000a18:	d101      	bne.n	8000a1e <HAL_GPIO_Init+0x20a>
 8000a1a:	2307      	movs	r3, #7
 8000a1c:	e00e      	b.n	8000a3c <HAL_GPIO_Init+0x228>
 8000a1e:	2308      	movs	r3, #8
 8000a20:	e00c      	b.n	8000a3c <HAL_GPIO_Init+0x228>
 8000a22:	2306      	movs	r3, #6
 8000a24:	e00a      	b.n	8000a3c <HAL_GPIO_Init+0x228>
 8000a26:	2305      	movs	r3, #5
 8000a28:	e008      	b.n	8000a3c <HAL_GPIO_Init+0x228>
 8000a2a:	2304      	movs	r3, #4
 8000a2c:	e006      	b.n	8000a3c <HAL_GPIO_Init+0x228>
 8000a2e:	2303      	movs	r3, #3
 8000a30:	e004      	b.n	8000a3c <HAL_GPIO_Init+0x228>
 8000a32:	2302      	movs	r3, #2
 8000a34:	e002      	b.n	8000a3c <HAL_GPIO_Init+0x228>
 8000a36:	2301      	movs	r3, #1
 8000a38:	e000      	b.n	8000a3c <HAL_GPIO_Init+0x228>
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	69fa      	ldr	r2, [r7, #28]
 8000a3e:	f002 0203 	and.w	r2, r2, #3
 8000a42:	0092      	lsls	r2, r2, #2
 8000a44:	4093      	lsls	r3, r2
 8000a46:	69ba      	ldr	r2, [r7, #24]
 8000a48:	4313      	orrs	r3, r2
 8000a4a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000a4c:	4934      	ldr	r1, [pc, #208]	; (8000b20 <HAL_GPIO_Init+0x30c>)
 8000a4e:	69fb      	ldr	r3, [r7, #28]
 8000a50:	089b      	lsrs	r3, r3, #2
 8000a52:	3302      	adds	r3, #2
 8000a54:	69ba      	ldr	r2, [r7, #24]
 8000a56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a5a:	4b3a      	ldr	r3, [pc, #232]	; (8000b44 <HAL_GPIO_Init+0x330>)
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000a60:	693b      	ldr	r3, [r7, #16]
 8000a62:	43db      	mvns	r3, r3
 8000a64:	69ba      	ldr	r2, [r7, #24]
 8000a66:	4013      	ands	r3, r2
 8000a68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a6a:	683b      	ldr	r3, [r7, #0]
 8000a6c:	685b      	ldr	r3, [r3, #4]
 8000a6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d003      	beq.n	8000a7e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000a76:	69ba      	ldr	r2, [r7, #24]
 8000a78:	693b      	ldr	r3, [r7, #16]
 8000a7a:	4313      	orrs	r3, r2
 8000a7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000a7e:	4a31      	ldr	r2, [pc, #196]	; (8000b44 <HAL_GPIO_Init+0x330>)
 8000a80:	69bb      	ldr	r3, [r7, #24]
 8000a82:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000a84:	4b2f      	ldr	r3, [pc, #188]	; (8000b44 <HAL_GPIO_Init+0x330>)
 8000a86:	685b      	ldr	r3, [r3, #4]
 8000a88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000a8a:	693b      	ldr	r3, [r7, #16]
 8000a8c:	43db      	mvns	r3, r3
 8000a8e:	69ba      	ldr	r2, [r7, #24]
 8000a90:	4013      	ands	r3, r2
 8000a92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a94:	683b      	ldr	r3, [r7, #0]
 8000a96:	685b      	ldr	r3, [r3, #4]
 8000a98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d003      	beq.n	8000aa8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000aa0:	69ba      	ldr	r2, [r7, #24]
 8000aa2:	693b      	ldr	r3, [r7, #16]
 8000aa4:	4313      	orrs	r3, r2
 8000aa6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000aa8:	4a26      	ldr	r2, [pc, #152]	; (8000b44 <HAL_GPIO_Init+0x330>)
 8000aaa:	69bb      	ldr	r3, [r7, #24]
 8000aac:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000aae:	4b25      	ldr	r3, [pc, #148]	; (8000b44 <HAL_GPIO_Init+0x330>)
 8000ab0:	689b      	ldr	r3, [r3, #8]
 8000ab2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ab4:	693b      	ldr	r3, [r7, #16]
 8000ab6:	43db      	mvns	r3, r3
 8000ab8:	69ba      	ldr	r2, [r7, #24]
 8000aba:	4013      	ands	r3, r2
 8000abc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000abe:	683b      	ldr	r3, [r7, #0]
 8000ac0:	685b      	ldr	r3, [r3, #4]
 8000ac2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d003      	beq.n	8000ad2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8000aca:	69ba      	ldr	r2, [r7, #24]
 8000acc:	693b      	ldr	r3, [r7, #16]
 8000ace:	4313      	orrs	r3, r2
 8000ad0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000ad2:	4a1c      	ldr	r2, [pc, #112]	; (8000b44 <HAL_GPIO_Init+0x330>)
 8000ad4:	69bb      	ldr	r3, [r7, #24]
 8000ad6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000ad8:	4b1a      	ldr	r3, [pc, #104]	; (8000b44 <HAL_GPIO_Init+0x330>)
 8000ada:	68db      	ldr	r3, [r3, #12]
 8000adc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ade:	693b      	ldr	r3, [r7, #16]
 8000ae0:	43db      	mvns	r3, r3
 8000ae2:	69ba      	ldr	r2, [r7, #24]
 8000ae4:	4013      	ands	r3, r2
 8000ae6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ae8:	683b      	ldr	r3, [r7, #0]
 8000aea:	685b      	ldr	r3, [r3, #4]
 8000aec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d003      	beq.n	8000afc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8000af4:	69ba      	ldr	r2, [r7, #24]
 8000af6:	693b      	ldr	r3, [r7, #16]
 8000af8:	4313      	orrs	r3, r2
 8000afa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000afc:	4a11      	ldr	r2, [pc, #68]	; (8000b44 <HAL_GPIO_Init+0x330>)
 8000afe:	69bb      	ldr	r3, [r7, #24]
 8000b00:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000b02:	69fb      	ldr	r3, [r7, #28]
 8000b04:	3301      	adds	r3, #1
 8000b06:	61fb      	str	r3, [r7, #28]
 8000b08:	69fb      	ldr	r3, [r7, #28]
 8000b0a:	2b0f      	cmp	r3, #15
 8000b0c:	f67f ae90 	bls.w	8000830 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000b10:	bf00      	nop
 8000b12:	3724      	adds	r7, #36	; 0x24
 8000b14:	46bd      	mov	sp, r7
 8000b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1a:	4770      	bx	lr
 8000b1c:	40023800 	.word	0x40023800
 8000b20:	40013800 	.word	0x40013800
 8000b24:	40020000 	.word	0x40020000
 8000b28:	40020400 	.word	0x40020400
 8000b2c:	40020800 	.word	0x40020800
 8000b30:	40020c00 	.word	0x40020c00
 8000b34:	40021000 	.word	0x40021000
 8000b38:	40021400 	.word	0x40021400
 8000b3c:	40021800 	.word	0x40021800
 8000b40:	40021c00 	.word	0x40021c00
 8000b44:	40013c00 	.word	0x40013c00

08000b48 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	b085      	sub	sp, #20
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
 8000b50:	460b      	mov	r3, r1
 8000b52:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	691a      	ldr	r2, [r3, #16]
 8000b58:	887b      	ldrh	r3, [r7, #2]
 8000b5a:	4013      	ands	r3, r2
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d002      	beq.n	8000b66 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000b60:	2301      	movs	r3, #1
 8000b62:	73fb      	strb	r3, [r7, #15]
 8000b64:	e001      	b.n	8000b6a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000b66:	2300      	movs	r3, #0
 8000b68:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000b6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	3714      	adds	r7, #20
 8000b70:	46bd      	mov	sp, r7
 8000b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b76:	4770      	bx	lr

08000b78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b083      	sub	sp, #12
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
 8000b80:	460b      	mov	r3, r1
 8000b82:	807b      	strh	r3, [r7, #2]
 8000b84:	4613      	mov	r3, r2
 8000b86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000b88:	787b      	ldrb	r3, [r7, #1]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d003      	beq.n	8000b96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000b8e:	887a      	ldrh	r2, [r7, #2]
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000b94:	e003      	b.n	8000b9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000b96:	887b      	ldrh	r3, [r7, #2]
 8000b98:	041a      	lsls	r2, r3, #16
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	619a      	str	r2, [r3, #24]
}
 8000b9e:	bf00      	nop
 8000ba0:	370c      	adds	r7, #12
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr

08000baa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000baa:	b480      	push	{r7}
 8000bac:	b083      	sub	sp, #12
 8000bae:	af00      	add	r7, sp, #0
 8000bb0:	6078      	str	r0, [r7, #4]
 8000bb2:	460b      	mov	r3, r1
 8000bb4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	695a      	ldr	r2, [r3, #20]
 8000bba:	887b      	ldrh	r3, [r7, #2]
 8000bbc:	401a      	ands	r2, r3
 8000bbe:	887b      	ldrh	r3, [r7, #2]
 8000bc0:	429a      	cmp	r2, r3
 8000bc2:	d104      	bne.n	8000bce <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000bc4:	887b      	ldrh	r3, [r7, #2]
 8000bc6:	041a      	lsls	r2, r3, #16
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8000bcc:	e002      	b.n	8000bd4 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8000bce:	887a      	ldrh	r2, [r7, #2]
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	619a      	str	r2, [r3, #24]
}
 8000bd4:	bf00      	nop
 8000bd6:	370c      	adds	r7, #12
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bde:	4770      	bx	lr

08000be0 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8000be0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000be2:	b08f      	sub	sp, #60	; 0x3c
 8000be4:	af0a      	add	r7, sp, #40	; 0x28
 8000be6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d101      	bne.n	8000bf2 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8000bee:	2301      	movs	r3, #1
 8000bf0:	e054      	b.n	8000c9c <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 8000bfe:	b2db      	uxtb	r3, r3
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d106      	bne.n	8000c12 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	2200      	movs	r2, #0
 8000c08:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8000c0c:	6878      	ldr	r0, [r7, #4]
 8000c0e:	f005 fb6f 	bl	80062f0 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	2203      	movs	r2, #3
 8000c16:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d102      	bne.n	8000c2c <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	2200      	movs	r2, #0
 8000c2a:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4618      	mov	r0, r3
 8000c32:	f003 f819 	bl	8003c68 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	603b      	str	r3, [r7, #0]
 8000c3c:	687e      	ldr	r6, [r7, #4]
 8000c3e:	466d      	mov	r5, sp
 8000c40:	f106 0410 	add.w	r4, r6, #16
 8000c44:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c46:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c48:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c4a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c4c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000c50:	e885 0003 	stmia.w	r5, {r0, r1}
 8000c54:	1d33      	adds	r3, r6, #4
 8000c56:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000c58:	6838      	ldr	r0, [r7, #0]
 8000c5a:	f002 ff93 	bl	8003b84 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	2101      	movs	r1, #1
 8000c64:	4618      	mov	r0, r3
 8000c66:	f003 f810 	bl	8003c8a <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	603b      	str	r3, [r7, #0]
 8000c70:	687e      	ldr	r6, [r7, #4]
 8000c72:	466d      	mov	r5, sp
 8000c74:	f106 0410 	add.w	r4, r6, #16
 8000c78:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c7a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c7c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c7e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c80:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000c84:	e885 0003 	stmia.w	r5, {r0, r1}
 8000c88:	1d33      	adds	r3, r6, #4
 8000c8a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000c8c:	6838      	ldr	r0, [r7, #0]
 8000c8e:	f003 f923 	bl	8003ed8 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	2201      	movs	r2, #1
 8000c96:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8000c9a:	2300      	movs	r3, #0
}
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	3714      	adds	r7, #20
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000ca4 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8000ca4:	b590      	push	{r4, r7, lr}
 8000ca6:	b089      	sub	sp, #36	; 0x24
 8000ca8:	af04      	add	r7, sp, #16
 8000caa:	6078      	str	r0, [r7, #4]
 8000cac:	4608      	mov	r0, r1
 8000cae:	4611      	mov	r1, r2
 8000cb0:	461a      	mov	r2, r3
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	70fb      	strb	r3, [r7, #3]
 8000cb6:	460b      	mov	r3, r1
 8000cb8:	70bb      	strb	r3, [r7, #2]
 8000cba:	4613      	mov	r3, r2
 8000cbc:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8000cc4:	2b01      	cmp	r3, #1
 8000cc6:	d101      	bne.n	8000ccc <HAL_HCD_HC_Init+0x28>
 8000cc8:	2302      	movs	r3, #2
 8000cca:	e07f      	b.n	8000dcc <HAL_HCD_HC_Init+0x128>
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	2201      	movs	r2, #1
 8000cd0:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 8000cd4:	78fa      	ldrb	r2, [r7, #3]
 8000cd6:	6879      	ldr	r1, [r7, #4]
 8000cd8:	4613      	mov	r3, r2
 8000cda:	009b      	lsls	r3, r3, #2
 8000cdc:	4413      	add	r3, r2
 8000cde:	00db      	lsls	r3, r3, #3
 8000ce0:	440b      	add	r3, r1
 8000ce2:	333d      	adds	r3, #61	; 0x3d
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8000ce8:	78fa      	ldrb	r2, [r7, #3]
 8000cea:	6879      	ldr	r1, [r7, #4]
 8000cec:	4613      	mov	r3, r2
 8000cee:	009b      	lsls	r3, r3, #2
 8000cf0:	4413      	add	r3, r2
 8000cf2:	00db      	lsls	r3, r3, #3
 8000cf4:	440b      	add	r3, r1
 8000cf6:	3338      	adds	r3, #56	; 0x38
 8000cf8:	787a      	ldrb	r2, [r7, #1]
 8000cfa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8000cfc:	78fa      	ldrb	r2, [r7, #3]
 8000cfe:	6879      	ldr	r1, [r7, #4]
 8000d00:	4613      	mov	r3, r2
 8000d02:	009b      	lsls	r3, r3, #2
 8000d04:	4413      	add	r3, r2
 8000d06:	00db      	lsls	r3, r3, #3
 8000d08:	440b      	add	r3, r1
 8000d0a:	3340      	adds	r3, #64	; 0x40
 8000d0c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8000d0e:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8000d10:	78fa      	ldrb	r2, [r7, #3]
 8000d12:	6879      	ldr	r1, [r7, #4]
 8000d14:	4613      	mov	r3, r2
 8000d16:	009b      	lsls	r3, r3, #2
 8000d18:	4413      	add	r3, r2
 8000d1a:	00db      	lsls	r3, r3, #3
 8000d1c:	440b      	add	r3, r1
 8000d1e:	3339      	adds	r3, #57	; 0x39
 8000d20:	78fa      	ldrb	r2, [r7, #3]
 8000d22:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8000d24:	78fa      	ldrb	r2, [r7, #3]
 8000d26:	6879      	ldr	r1, [r7, #4]
 8000d28:	4613      	mov	r3, r2
 8000d2a:	009b      	lsls	r3, r3, #2
 8000d2c:	4413      	add	r3, r2
 8000d2e:	00db      	lsls	r3, r3, #3
 8000d30:	440b      	add	r3, r1
 8000d32:	333f      	adds	r3, #63	; 0x3f
 8000d34:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8000d38:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8000d3a:	78fa      	ldrb	r2, [r7, #3]
 8000d3c:	78bb      	ldrb	r3, [r7, #2]
 8000d3e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000d42:	b2d8      	uxtb	r0, r3
 8000d44:	6879      	ldr	r1, [r7, #4]
 8000d46:	4613      	mov	r3, r2
 8000d48:	009b      	lsls	r3, r3, #2
 8000d4a:	4413      	add	r3, r2
 8000d4c:	00db      	lsls	r3, r3, #3
 8000d4e:	440b      	add	r3, r1
 8000d50:	333a      	adds	r3, #58	; 0x3a
 8000d52:	4602      	mov	r2, r0
 8000d54:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8000d56:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	da0a      	bge.n	8000d74 <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8000d5e:	78fa      	ldrb	r2, [r7, #3]
 8000d60:	6879      	ldr	r1, [r7, #4]
 8000d62:	4613      	mov	r3, r2
 8000d64:	009b      	lsls	r3, r3, #2
 8000d66:	4413      	add	r3, r2
 8000d68:	00db      	lsls	r3, r3, #3
 8000d6a:	440b      	add	r3, r1
 8000d6c:	333b      	adds	r3, #59	; 0x3b
 8000d6e:	2201      	movs	r2, #1
 8000d70:	701a      	strb	r2, [r3, #0]
 8000d72:	e009      	b.n	8000d88 <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8000d74:	78fa      	ldrb	r2, [r7, #3]
 8000d76:	6879      	ldr	r1, [r7, #4]
 8000d78:	4613      	mov	r3, r2
 8000d7a:	009b      	lsls	r3, r3, #2
 8000d7c:	4413      	add	r3, r2
 8000d7e:	00db      	lsls	r3, r3, #3
 8000d80:	440b      	add	r3, r1
 8000d82:	333b      	adds	r3, #59	; 0x3b
 8000d84:	2200      	movs	r2, #0
 8000d86:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8000d88:	78fa      	ldrb	r2, [r7, #3]
 8000d8a:	6879      	ldr	r1, [r7, #4]
 8000d8c:	4613      	mov	r3, r2
 8000d8e:	009b      	lsls	r3, r3, #2
 8000d90:	4413      	add	r3, r2
 8000d92:	00db      	lsls	r3, r3, #3
 8000d94:	440b      	add	r3, r1
 8000d96:	333c      	adds	r3, #60	; 0x3c
 8000d98:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000d9c:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	6818      	ldr	r0, [r3, #0]
 8000da2:	787c      	ldrb	r4, [r7, #1]
 8000da4:	78ba      	ldrb	r2, [r7, #2]
 8000da6:	78f9      	ldrb	r1, [r7, #3]
 8000da8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000daa:	9302      	str	r3, [sp, #8]
 8000dac:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000db0:	9301      	str	r3, [sp, #4]
 8000db2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000db6:	9300      	str	r3, [sp, #0]
 8000db8:	4623      	mov	r3, r4
 8000dba:	f003 f9cd 	bl	8004158 <USB_HC_Init>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8000dca:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	3714      	adds	r7, #20
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd90      	pop	{r4, r7, pc}

08000dd4 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b084      	sub	sp, #16
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
 8000ddc:	460b      	mov	r3, r1
 8000dde:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8000de0:	2300      	movs	r3, #0
 8000de2:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8000dea:	2b01      	cmp	r3, #1
 8000dec:	d101      	bne.n	8000df2 <HAL_HCD_HC_Halt+0x1e>
 8000dee:	2302      	movs	r3, #2
 8000df0:	e00f      	b.n	8000e12 <HAL_HCD_HC_Halt+0x3e>
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	2201      	movs	r2, #1
 8000df6:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	78fa      	ldrb	r2, [r7, #3]
 8000e00:	4611      	mov	r1, r2
 8000e02:	4618      	mov	r0, r3
 8000e04:	f003 fc07 	bl	8004616 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8000e10:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	3710      	adds	r7, #16
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
	...

08000e1c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b082      	sub	sp, #8
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
 8000e24:	4608      	mov	r0, r1
 8000e26:	4611      	mov	r1, r2
 8000e28:	461a      	mov	r2, r3
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	70fb      	strb	r3, [r7, #3]
 8000e2e:	460b      	mov	r3, r1
 8000e30:	70bb      	strb	r3, [r7, #2]
 8000e32:	4613      	mov	r3, r2
 8000e34:	707b      	strb	r3, [r7, #1]
  UNUSED(do_ping);

  hhcd->hc[ch_num].ep_is_in = direction;
 8000e36:	78fa      	ldrb	r2, [r7, #3]
 8000e38:	6879      	ldr	r1, [r7, #4]
 8000e3a:	4613      	mov	r3, r2
 8000e3c:	009b      	lsls	r3, r3, #2
 8000e3e:	4413      	add	r3, r2
 8000e40:	00db      	lsls	r3, r3, #3
 8000e42:	440b      	add	r3, r1
 8000e44:	333b      	adds	r3, #59	; 0x3b
 8000e46:	78ba      	ldrb	r2, [r7, #2]
 8000e48:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8000e4a:	78fa      	ldrb	r2, [r7, #3]
 8000e4c:	6879      	ldr	r1, [r7, #4]
 8000e4e:	4613      	mov	r3, r2
 8000e50:	009b      	lsls	r3, r3, #2
 8000e52:	4413      	add	r3, r2
 8000e54:	00db      	lsls	r3, r3, #3
 8000e56:	440b      	add	r3, r1
 8000e58:	333f      	adds	r3, #63	; 0x3f
 8000e5a:	787a      	ldrb	r2, [r7, #1]
 8000e5c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8000e5e:	7c3b      	ldrb	r3, [r7, #16]
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d10a      	bne.n	8000e7a <HAL_HCD_HC_SubmitRequest+0x5e>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8000e64:	78fa      	ldrb	r2, [r7, #3]
 8000e66:	6879      	ldr	r1, [r7, #4]
 8000e68:	4613      	mov	r3, r2
 8000e6a:	009b      	lsls	r3, r3, #2
 8000e6c:	4413      	add	r3, r2
 8000e6e:	00db      	lsls	r3, r3, #3
 8000e70:	440b      	add	r3, r1
 8000e72:	3342      	adds	r3, #66	; 0x42
 8000e74:	2203      	movs	r2, #3
 8000e76:	701a      	strb	r2, [r3, #0]
 8000e78:	e009      	b.n	8000e8e <HAL_HCD_HC_SubmitRequest+0x72>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000e7a:	78fa      	ldrb	r2, [r7, #3]
 8000e7c:	6879      	ldr	r1, [r7, #4]
 8000e7e:	4613      	mov	r3, r2
 8000e80:	009b      	lsls	r3, r3, #2
 8000e82:	4413      	add	r3, r2
 8000e84:	00db      	lsls	r3, r3, #3
 8000e86:	440b      	add	r3, r1
 8000e88:	3342      	adds	r3, #66	; 0x42
 8000e8a:	2202      	movs	r2, #2
 8000e8c:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8000e8e:	787b      	ldrb	r3, [r7, #1]
 8000e90:	2b03      	cmp	r3, #3
 8000e92:	f200 80d6 	bhi.w	8001042 <HAL_HCD_HC_SubmitRequest+0x226>
 8000e96:	a201      	add	r2, pc, #4	; (adr r2, 8000e9c <HAL_HCD_HC_SubmitRequest+0x80>)
 8000e98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e9c:	08000ead 	.word	0x08000ead
 8000ea0:	0800102d 	.word	0x0800102d
 8000ea4:	08000f19 	.word	0x08000f19
 8000ea8:	08000fa3 	.word	0x08000fa3
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8000eac:	7c3b      	ldrb	r3, [r7, #16]
 8000eae:	2b01      	cmp	r3, #1
 8000eb0:	f040 80c9 	bne.w	8001046 <HAL_HCD_HC_SubmitRequest+0x22a>
 8000eb4:	78bb      	ldrb	r3, [r7, #2]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	f040 80c5 	bne.w	8001046 <HAL_HCD_HC_SubmitRequest+0x22a>
      {
        if (length == 0U)
 8000ebc:	8b3b      	ldrh	r3, [r7, #24]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d109      	bne.n	8000ed6 <HAL_HCD_HC_SubmitRequest+0xba>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8000ec2:	78fa      	ldrb	r2, [r7, #3]
 8000ec4:	6879      	ldr	r1, [r7, #4]
 8000ec6:	4613      	mov	r3, r2
 8000ec8:	009b      	lsls	r3, r3, #2
 8000eca:	4413      	add	r3, r2
 8000ecc:	00db      	lsls	r3, r3, #3
 8000ece:	440b      	add	r3, r1
 8000ed0:	3351      	adds	r3, #81	; 0x51
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8000ed6:	78fa      	ldrb	r2, [r7, #3]
 8000ed8:	6879      	ldr	r1, [r7, #4]
 8000eda:	4613      	mov	r3, r2
 8000edc:	009b      	lsls	r3, r3, #2
 8000ede:	4413      	add	r3, r2
 8000ee0:	00db      	lsls	r3, r3, #3
 8000ee2:	440b      	add	r3, r1
 8000ee4:	3351      	adds	r3, #81	; 0x51
 8000ee6:	781b      	ldrb	r3, [r3, #0]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d10a      	bne.n	8000f02 <HAL_HCD_HC_SubmitRequest+0xe6>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000eec:	78fa      	ldrb	r2, [r7, #3]
 8000eee:	6879      	ldr	r1, [r7, #4]
 8000ef0:	4613      	mov	r3, r2
 8000ef2:	009b      	lsls	r3, r3, #2
 8000ef4:	4413      	add	r3, r2
 8000ef6:	00db      	lsls	r3, r3, #3
 8000ef8:	440b      	add	r3, r1
 8000efa:	3342      	adds	r3, #66	; 0x42
 8000efc:	2200      	movs	r2, #0
 8000efe:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8000f00:	e0a1      	b.n	8001046 <HAL_HCD_HC_SubmitRequest+0x22a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000f02:	78fa      	ldrb	r2, [r7, #3]
 8000f04:	6879      	ldr	r1, [r7, #4]
 8000f06:	4613      	mov	r3, r2
 8000f08:	009b      	lsls	r3, r3, #2
 8000f0a:	4413      	add	r3, r2
 8000f0c:	00db      	lsls	r3, r3, #3
 8000f0e:	440b      	add	r3, r1
 8000f10:	3342      	adds	r3, #66	; 0x42
 8000f12:	2202      	movs	r2, #2
 8000f14:	701a      	strb	r2, [r3, #0]
      break;
 8000f16:	e096      	b.n	8001046 <HAL_HCD_HC_SubmitRequest+0x22a>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8000f18:	78bb      	ldrb	r3, [r7, #2]
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d120      	bne.n	8000f60 <HAL_HCD_HC_SubmitRequest+0x144>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8000f1e:	78fa      	ldrb	r2, [r7, #3]
 8000f20:	6879      	ldr	r1, [r7, #4]
 8000f22:	4613      	mov	r3, r2
 8000f24:	009b      	lsls	r3, r3, #2
 8000f26:	4413      	add	r3, r2
 8000f28:	00db      	lsls	r3, r3, #3
 8000f2a:	440b      	add	r3, r1
 8000f2c:	3351      	adds	r3, #81	; 0x51
 8000f2e:	781b      	ldrb	r3, [r3, #0]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d10a      	bne.n	8000f4a <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000f34:	78fa      	ldrb	r2, [r7, #3]
 8000f36:	6879      	ldr	r1, [r7, #4]
 8000f38:	4613      	mov	r3, r2
 8000f3a:	009b      	lsls	r3, r3, #2
 8000f3c:	4413      	add	r3, r2
 8000f3e:	00db      	lsls	r3, r3, #3
 8000f40:	440b      	add	r3, r1
 8000f42:	3342      	adds	r3, #66	; 0x42
 8000f44:	2200      	movs	r2, #0
 8000f46:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8000f48:	e07e      	b.n	8001048 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000f4a:	78fa      	ldrb	r2, [r7, #3]
 8000f4c:	6879      	ldr	r1, [r7, #4]
 8000f4e:	4613      	mov	r3, r2
 8000f50:	009b      	lsls	r3, r3, #2
 8000f52:	4413      	add	r3, r2
 8000f54:	00db      	lsls	r3, r3, #3
 8000f56:	440b      	add	r3, r1
 8000f58:	3342      	adds	r3, #66	; 0x42
 8000f5a:	2202      	movs	r2, #2
 8000f5c:	701a      	strb	r2, [r3, #0]
      break;
 8000f5e:	e073      	b.n	8001048 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8000f60:	78fa      	ldrb	r2, [r7, #3]
 8000f62:	6879      	ldr	r1, [r7, #4]
 8000f64:	4613      	mov	r3, r2
 8000f66:	009b      	lsls	r3, r3, #2
 8000f68:	4413      	add	r3, r2
 8000f6a:	00db      	lsls	r3, r3, #3
 8000f6c:	440b      	add	r3, r1
 8000f6e:	3350      	adds	r3, #80	; 0x50
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d10a      	bne.n	8000f8c <HAL_HCD_HC_SubmitRequest+0x170>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000f76:	78fa      	ldrb	r2, [r7, #3]
 8000f78:	6879      	ldr	r1, [r7, #4]
 8000f7a:	4613      	mov	r3, r2
 8000f7c:	009b      	lsls	r3, r3, #2
 8000f7e:	4413      	add	r3, r2
 8000f80:	00db      	lsls	r3, r3, #3
 8000f82:	440b      	add	r3, r1
 8000f84:	3342      	adds	r3, #66	; 0x42
 8000f86:	2200      	movs	r2, #0
 8000f88:	701a      	strb	r2, [r3, #0]
      break;
 8000f8a:	e05d      	b.n	8001048 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000f8c:	78fa      	ldrb	r2, [r7, #3]
 8000f8e:	6879      	ldr	r1, [r7, #4]
 8000f90:	4613      	mov	r3, r2
 8000f92:	009b      	lsls	r3, r3, #2
 8000f94:	4413      	add	r3, r2
 8000f96:	00db      	lsls	r3, r3, #3
 8000f98:	440b      	add	r3, r1
 8000f9a:	3342      	adds	r3, #66	; 0x42
 8000f9c:	2202      	movs	r2, #2
 8000f9e:	701a      	strb	r2, [r3, #0]
      break;
 8000fa0:	e052      	b.n	8001048 <HAL_HCD_HC_SubmitRequest+0x22c>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8000fa2:	78bb      	ldrb	r3, [r7, #2]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d120      	bne.n	8000fea <HAL_HCD_HC_SubmitRequest+0x1ce>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8000fa8:	78fa      	ldrb	r2, [r7, #3]
 8000faa:	6879      	ldr	r1, [r7, #4]
 8000fac:	4613      	mov	r3, r2
 8000fae:	009b      	lsls	r3, r3, #2
 8000fb0:	4413      	add	r3, r2
 8000fb2:	00db      	lsls	r3, r3, #3
 8000fb4:	440b      	add	r3, r1
 8000fb6:	3351      	adds	r3, #81	; 0x51
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d10a      	bne.n	8000fd4 <HAL_HCD_HC_SubmitRequest+0x1b8>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000fbe:	78fa      	ldrb	r2, [r7, #3]
 8000fc0:	6879      	ldr	r1, [r7, #4]
 8000fc2:	4613      	mov	r3, r2
 8000fc4:	009b      	lsls	r3, r3, #2
 8000fc6:	4413      	add	r3, r2
 8000fc8:	00db      	lsls	r3, r3, #3
 8000fca:	440b      	add	r3, r1
 8000fcc:	3342      	adds	r3, #66	; 0x42
 8000fce:	2200      	movs	r2, #0
 8000fd0:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8000fd2:	e039      	b.n	8001048 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000fd4:	78fa      	ldrb	r2, [r7, #3]
 8000fd6:	6879      	ldr	r1, [r7, #4]
 8000fd8:	4613      	mov	r3, r2
 8000fda:	009b      	lsls	r3, r3, #2
 8000fdc:	4413      	add	r3, r2
 8000fde:	00db      	lsls	r3, r3, #3
 8000fe0:	440b      	add	r3, r1
 8000fe2:	3342      	adds	r3, #66	; 0x42
 8000fe4:	2202      	movs	r2, #2
 8000fe6:	701a      	strb	r2, [r3, #0]
      break;
 8000fe8:	e02e      	b.n	8001048 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8000fea:	78fa      	ldrb	r2, [r7, #3]
 8000fec:	6879      	ldr	r1, [r7, #4]
 8000fee:	4613      	mov	r3, r2
 8000ff0:	009b      	lsls	r3, r3, #2
 8000ff2:	4413      	add	r3, r2
 8000ff4:	00db      	lsls	r3, r3, #3
 8000ff6:	440b      	add	r3, r1
 8000ff8:	3350      	adds	r3, #80	; 0x50
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d10a      	bne.n	8001016 <HAL_HCD_HC_SubmitRequest+0x1fa>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001000:	78fa      	ldrb	r2, [r7, #3]
 8001002:	6879      	ldr	r1, [r7, #4]
 8001004:	4613      	mov	r3, r2
 8001006:	009b      	lsls	r3, r3, #2
 8001008:	4413      	add	r3, r2
 800100a:	00db      	lsls	r3, r3, #3
 800100c:	440b      	add	r3, r1
 800100e:	3342      	adds	r3, #66	; 0x42
 8001010:	2200      	movs	r2, #0
 8001012:	701a      	strb	r2, [r3, #0]
      break;
 8001014:	e018      	b.n	8001048 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001016:	78fa      	ldrb	r2, [r7, #3]
 8001018:	6879      	ldr	r1, [r7, #4]
 800101a:	4613      	mov	r3, r2
 800101c:	009b      	lsls	r3, r3, #2
 800101e:	4413      	add	r3, r2
 8001020:	00db      	lsls	r3, r3, #3
 8001022:	440b      	add	r3, r1
 8001024:	3342      	adds	r3, #66	; 0x42
 8001026:	2202      	movs	r2, #2
 8001028:	701a      	strb	r2, [r3, #0]
      break;
 800102a:	e00d      	b.n	8001048 <HAL_HCD_HC_SubmitRequest+0x22c>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800102c:	78fa      	ldrb	r2, [r7, #3]
 800102e:	6879      	ldr	r1, [r7, #4]
 8001030:	4613      	mov	r3, r2
 8001032:	009b      	lsls	r3, r3, #2
 8001034:	4413      	add	r3, r2
 8001036:	00db      	lsls	r3, r3, #3
 8001038:	440b      	add	r3, r1
 800103a:	3342      	adds	r3, #66	; 0x42
 800103c:	2200      	movs	r2, #0
 800103e:	701a      	strb	r2, [r3, #0]
      break;
 8001040:	e002      	b.n	8001048 <HAL_HCD_HC_SubmitRequest+0x22c>

    default:
      break;
 8001042:	bf00      	nop
 8001044:	e000      	b.n	8001048 <HAL_HCD_HC_SubmitRequest+0x22c>
      break;
 8001046:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001048:	78fa      	ldrb	r2, [r7, #3]
 800104a:	6879      	ldr	r1, [r7, #4]
 800104c:	4613      	mov	r3, r2
 800104e:	009b      	lsls	r3, r3, #2
 8001050:	4413      	add	r3, r2
 8001052:	00db      	lsls	r3, r3, #3
 8001054:	440b      	add	r3, r1
 8001056:	3344      	adds	r3, #68	; 0x44
 8001058:	697a      	ldr	r2, [r7, #20]
 800105a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 800105c:	78fa      	ldrb	r2, [r7, #3]
 800105e:	8b39      	ldrh	r1, [r7, #24]
 8001060:	6878      	ldr	r0, [r7, #4]
 8001062:	4613      	mov	r3, r2
 8001064:	009b      	lsls	r3, r3, #2
 8001066:	4413      	add	r3, r2
 8001068:	00db      	lsls	r3, r3, #3
 800106a:	4403      	add	r3, r0
 800106c:	3348      	adds	r3, #72	; 0x48
 800106e:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001070:	78fa      	ldrb	r2, [r7, #3]
 8001072:	6879      	ldr	r1, [r7, #4]
 8001074:	4613      	mov	r3, r2
 8001076:	009b      	lsls	r3, r3, #2
 8001078:	4413      	add	r3, r2
 800107a:	00db      	lsls	r3, r3, #3
 800107c:	440b      	add	r3, r1
 800107e:	335c      	adds	r3, #92	; 0x5c
 8001080:	2200      	movs	r2, #0
 8001082:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001084:	78fa      	ldrb	r2, [r7, #3]
 8001086:	6879      	ldr	r1, [r7, #4]
 8001088:	4613      	mov	r3, r2
 800108a:	009b      	lsls	r3, r3, #2
 800108c:	4413      	add	r3, r2
 800108e:	00db      	lsls	r3, r3, #3
 8001090:	440b      	add	r3, r1
 8001092:	334c      	adds	r3, #76	; 0x4c
 8001094:	2200      	movs	r2, #0
 8001096:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001098:	78fa      	ldrb	r2, [r7, #3]
 800109a:	6879      	ldr	r1, [r7, #4]
 800109c:	4613      	mov	r3, r2
 800109e:	009b      	lsls	r3, r3, #2
 80010a0:	4413      	add	r3, r2
 80010a2:	00db      	lsls	r3, r3, #3
 80010a4:	440b      	add	r3, r1
 80010a6:	3339      	adds	r3, #57	; 0x39
 80010a8:	78fa      	ldrb	r2, [r7, #3]
 80010aa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80010ac:	78fa      	ldrb	r2, [r7, #3]
 80010ae:	6879      	ldr	r1, [r7, #4]
 80010b0:	4613      	mov	r3, r2
 80010b2:	009b      	lsls	r3, r3, #2
 80010b4:	4413      	add	r3, r2
 80010b6:	00db      	lsls	r3, r3, #3
 80010b8:	440b      	add	r3, r1
 80010ba:	335d      	adds	r3, #93	; 0x5d
 80010bc:	2200      	movs	r2, #0
 80010be:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	6818      	ldr	r0, [r3, #0]
 80010c4:	78fa      	ldrb	r2, [r7, #3]
 80010c6:	4613      	mov	r3, r2
 80010c8:	009b      	lsls	r3, r3, #2
 80010ca:	4413      	add	r3, r2
 80010cc:	00db      	lsls	r3, r3, #3
 80010ce:	3338      	adds	r3, #56	; 0x38
 80010d0:	687a      	ldr	r2, [r7, #4]
 80010d2:	18d1      	adds	r1, r2, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	691b      	ldr	r3, [r3, #16]
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	461a      	mov	r2, r3
 80010dc:	f003 f946 	bl	800436c <USB_HC_StartXfer>
 80010e0:	4603      	mov	r3, r0
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop

080010ec <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b086      	sub	sp, #24
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80010fa:	693b      	ldr	r3, [r7, #16]
 80010fc:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4618      	mov	r0, r3
 8001104:	f002 fea5 	bl	8003e52 <USB_GetMode>
 8001108:	4603      	mov	r3, r0
 800110a:	2b01      	cmp	r3, #1
 800110c:	f040 80f1 	bne.w	80012f2 <HAL_HCD_IRQHandler+0x206>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4618      	mov	r0, r3
 8001116:	f002 fe89 	bl	8003e2c <USB_ReadInterrupts>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	f000 80e7 	beq.w	80012f0 <HAL_HCD_IRQHandler+0x204>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	4618      	mov	r0, r3
 8001128:	f002 fe80 	bl	8003e2c <USB_ReadInterrupts>
 800112c:	4603      	mov	r3, r0
 800112e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001132:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001136:	d104      	bne.n	8001142 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001140:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	4618      	mov	r0, r3
 8001148:	f002 fe70 	bl	8003e2c <USB_ReadInterrupts>
 800114c:	4603      	mov	r3, r0
 800114e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001152:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001156:	d104      	bne.n	8001162 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001160:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	4618      	mov	r0, r3
 8001168:	f002 fe60 	bl	8003e2c <USB_ReadInterrupts>
 800116c:	4603      	mov	r3, r0
 800116e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001172:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001176:	d104      	bne.n	8001182 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001180:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	4618      	mov	r0, r3
 8001188:	f002 fe50 	bl	8003e2c <USB_ReadInterrupts>
 800118c:	4603      	mov	r3, r0
 800118e:	f003 0302 	and.w	r3, r3, #2
 8001192:	2b02      	cmp	r3, #2
 8001194:	d103      	bne.n	800119e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	2202      	movs	r2, #2
 800119c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4618      	mov	r0, r3
 80011a4:	f002 fe42 	bl	8003e2c <USB_ReadInterrupts>
 80011a8:	4603      	mov	r3, r0
 80011aa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80011ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80011b2:	d117      	bne.n	80011e4 <HAL_HCD_IRQHandler+0xf8>
    {

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	68fa      	ldr	r2, [r7, #12]
 80011be:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80011c2:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80011c6:	6013      	str	r3, [r2, #0]

      /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->DisconnectCallback(hhcd);
#else
      HAL_HCD_Disconnect_Callback(hhcd);
 80011c8:	6878      	ldr	r0, [r7, #4]
 80011ca:	f005 f90f 	bl	80063ec <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	2101      	movs	r1, #1
 80011d4:	4618      	mov	r0, r3
 80011d6:	f002 ff3b 	bl	8004050 <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80011e2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4618      	mov	r0, r3
 80011ea:	f002 fe1f 	bl	8003e2c <USB_ReadInterrupts>
 80011ee:	4603      	mov	r3, r0
 80011f0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80011f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011f8:	d102      	bne.n	8001200 <HAL_HCD_IRQHandler+0x114>
    {
      HCD_Port_IRQHandler(hhcd);
 80011fa:	6878      	ldr	r0, [r7, #4]
 80011fc:	f001 f8ac 	bl	8002358 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4618      	mov	r0, r3
 8001206:	f002 fe11 	bl	8003e2c <USB_ReadInterrupts>
 800120a:	4603      	mov	r3, r0
 800120c:	f003 0308 	and.w	r3, r3, #8
 8001210:	2b08      	cmp	r3, #8
 8001212:	d106      	bne.n	8001222 <HAL_HCD_IRQHandler+0x136>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001214:	6878      	ldr	r0, [r7, #4]
 8001216:	f005 f8cd 	bl	80063b4 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	2208      	movs	r2, #8
 8001220:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4618      	mov	r0, r3
 8001228:	f002 fe00 	bl	8003e2c <USB_ReadInterrupts>
 800122c:	4603      	mov	r3, r0
 800122e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001232:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001236:	d138      	bne.n	80012aa <HAL_HCD_IRQHandler+0x1be>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4618      	mov	r0, r3
 800123e:	f003 f9d9 	bl	80045f4 <USB_HC_ReadInterrupt>
 8001242:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001244:	2300      	movs	r3, #0
 8001246:	617b      	str	r3, [r7, #20]
 8001248:	e025      	b.n	8001296 <HAL_HCD_IRQHandler+0x1aa>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800124a:	697b      	ldr	r3, [r7, #20]
 800124c:	f003 030f 	and.w	r3, r3, #15
 8001250:	68ba      	ldr	r2, [r7, #8]
 8001252:	fa22 f303 	lsr.w	r3, r2, r3
 8001256:	f003 0301 	and.w	r3, r3, #1
 800125a:	2b00      	cmp	r3, #0
 800125c:	d018      	beq.n	8001290 <HAL_HCD_IRQHandler+0x1a4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	015a      	lsls	r2, r3, #5
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	4413      	add	r3, r2
 8001266:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001270:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001274:	d106      	bne.n	8001284 <HAL_HCD_IRQHandler+0x198>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001276:	697b      	ldr	r3, [r7, #20]
 8001278:	b2db      	uxtb	r3, r3
 800127a:	4619      	mov	r1, r3
 800127c:	6878      	ldr	r0, [r7, #4]
 800127e:	f000 f8b3 	bl	80013e8 <HCD_HC_IN_IRQHandler>
 8001282:	e005      	b.n	8001290 <HAL_HCD_IRQHandler+0x1a4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001284:	697b      	ldr	r3, [r7, #20]
 8001286:	b2db      	uxtb	r3, r3
 8001288:	4619      	mov	r1, r3
 800128a:	6878      	ldr	r0, [r7, #4]
 800128c:	f000 fc43 	bl	8001b16 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001290:	697b      	ldr	r3, [r7, #20]
 8001292:	3301      	adds	r3, #1
 8001294:	617b      	str	r3, [r7, #20]
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	689b      	ldr	r3, [r3, #8]
 800129a:	697a      	ldr	r2, [r7, #20]
 800129c:	429a      	cmp	r2, r3
 800129e:	d3d4      	bcc.n	800124a <HAL_HCD_IRQHandler+0x15e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80012a8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	4618      	mov	r0, r3
 80012b0:	f002 fdbc 	bl	8003e2c <USB_ReadInterrupts>
 80012b4:	4603      	mov	r3, r0
 80012b6:	f003 0310 	and.w	r3, r3, #16
 80012ba:	2b10      	cmp	r3, #16
 80012bc:	d101      	bne.n	80012c2 <HAL_HCD_IRQHandler+0x1d6>
 80012be:	2301      	movs	r3, #1
 80012c0:	e000      	b.n	80012c4 <HAL_HCD_IRQHandler+0x1d8>
 80012c2:	2300      	movs	r3, #0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d014      	beq.n	80012f2 <HAL_HCD_IRQHandler+0x206>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	699a      	ldr	r2, [r3, #24]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f022 0210 	bic.w	r2, r2, #16
 80012d6:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80012d8:	6878      	ldr	r0, [r7, #4]
 80012da:	f000 ff91 	bl	8002200 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	699a      	ldr	r2, [r3, #24]
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f042 0210 	orr.w	r2, r2, #16
 80012ec:	619a      	str	r2, [r3, #24]
 80012ee:	e000      	b.n	80012f2 <HAL_HCD_IRQHandler+0x206>
      return;
 80012f0:	bf00      	nop
    }
  }
}
 80012f2:	3718      	adds	r7, #24
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}

080012f8 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8001306:	2b01      	cmp	r3, #1
 8001308:	d101      	bne.n	800130e <HAL_HCD_Start+0x16>
 800130a:	2302      	movs	r3, #2
 800130c:	e013      	b.n	8001336 <HAL_HCD_Start+0x3e>
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	2201      	movs	r2, #1
 8001312:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4618      	mov	r0, r3
 800131c:	f002 fc93 	bl	8003c46 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	2101      	movs	r1, #1
 8001326:	4618      	mov	r0, r3
 8001328:	f002 fecc 	bl	80040c4 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2200      	movs	r2, #0
 8001330:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8001334:	2300      	movs	r3, #0
}
 8001336:	4618      	mov	r0, r3
 8001338:	3708      	adds	r7, #8
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}

0800133e <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800133e:	b580      	push	{r7, lr}
 8001340:	b082      	sub	sp, #8
 8001342:	af00      	add	r7, sp, #0
 8001344:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 800134c:	2b01      	cmp	r3, #1
 800134e:	d101      	bne.n	8001354 <HAL_HCD_Stop+0x16>
 8001350:	2302      	movs	r3, #2
 8001352:	e00d      	b.n	8001370 <HAL_HCD_Stop+0x32>
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	2201      	movs	r2, #1
 8001358:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	4618      	mov	r0, r3
 8001362:	f003 fa93 	bl	800488c <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	2200      	movs	r2, #0
 800136a:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 800136e:	2300      	movs	r3, #0
}
 8001370:	4618      	mov	r0, r3
 8001372:	3708      	adds	r7, #8
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}

08001378 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001378:	b480      	push	{r7}
 800137a:	b083      	sub	sp, #12
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
 8001380:	460b      	mov	r3, r1
 8001382:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001384:	78fa      	ldrb	r2, [r7, #3]
 8001386:	6879      	ldr	r1, [r7, #4]
 8001388:	4613      	mov	r3, r2
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	4413      	add	r3, r2
 800138e:	00db      	lsls	r3, r3, #3
 8001390:	440b      	add	r3, r1
 8001392:	335c      	adds	r3, #92	; 0x5c
 8001394:	781b      	ldrb	r3, [r3, #0]
}
 8001396:	4618      	mov	r0, r3
 8001398:	370c      	adds	r7, #12
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr

080013a2 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80013a2:	b480      	push	{r7}
 80013a4:	b083      	sub	sp, #12
 80013a6:	af00      	add	r7, sp, #0
 80013a8:	6078      	str	r0, [r7, #4]
 80013aa:	460b      	mov	r3, r1
 80013ac:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80013ae:	78fa      	ldrb	r2, [r7, #3]
 80013b0:	6879      	ldr	r1, [r7, #4]
 80013b2:	4613      	mov	r3, r2
 80013b4:	009b      	lsls	r3, r3, #2
 80013b6:	4413      	add	r3, r2
 80013b8:	00db      	lsls	r3, r3, #3
 80013ba:	440b      	add	r3, r1
 80013bc:	334c      	adds	r3, #76	; 0x4c
 80013be:	681b      	ldr	r3, [r3, #0]
}
 80013c0:	4618      	mov	r0, r3
 80013c2:	370c      	adds	r7, #12
 80013c4:	46bd      	mov	sp, r7
 80013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ca:	4770      	bx	lr

080013cc <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4618      	mov	r0, r3
 80013da:	f002 feac 	bl	8004136 <USB_GetCurrentFrame>
 80013de:	4603      	mov	r3, r0
}
 80013e0:	4618      	mov	r0, r3
 80013e2:	3708      	adds	r7, #8
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}

080013e8 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b086      	sub	sp, #24
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
 80013f0:	460b      	mov	r3, r1
 80013f2:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80013fa:	697b      	ldr	r3, [r7, #20]
 80013fc:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80013fe:	78fb      	ldrb	r3, [r7, #3]
 8001400:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	015a      	lsls	r2, r3, #5
 8001406:	693b      	ldr	r3, [r7, #16]
 8001408:	4413      	add	r3, r2
 800140a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800140e:	689b      	ldr	r3, [r3, #8]
 8001410:	f003 0304 	and.w	r3, r3, #4
 8001414:	2b04      	cmp	r3, #4
 8001416:	d119      	bne.n	800144c <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	015a      	lsls	r2, r3, #5
 800141c:	693b      	ldr	r3, [r7, #16]
 800141e:	4413      	add	r3, r2
 8001420:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001424:	461a      	mov	r2, r3
 8001426:	2304      	movs	r3, #4
 8001428:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	015a      	lsls	r2, r3, #5
 800142e:	693b      	ldr	r3, [r7, #16]
 8001430:	4413      	add	r3, r2
 8001432:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001436:	68db      	ldr	r3, [r3, #12]
 8001438:	68fa      	ldr	r2, [r7, #12]
 800143a:	0151      	lsls	r1, r2, #5
 800143c:	693a      	ldr	r2, [r7, #16]
 800143e:	440a      	add	r2, r1
 8001440:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001444:	f043 0302 	orr.w	r3, r3, #2
 8001448:	60d3      	str	r3, [r2, #12]
 800144a:	e095      	b.n	8001578 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	015a      	lsls	r2, r3, #5
 8001450:	693b      	ldr	r3, [r7, #16]
 8001452:	4413      	add	r3, r2
 8001454:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001458:	689b      	ldr	r3, [r3, #8]
 800145a:	f003 0320 	and.w	r3, r3, #32
 800145e:	2b20      	cmp	r3, #32
 8001460:	d109      	bne.n	8001476 <HCD_HC_IN_IRQHandler+0x8e>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	015a      	lsls	r2, r3, #5
 8001466:	693b      	ldr	r3, [r7, #16]
 8001468:	4413      	add	r3, r2
 800146a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800146e:	461a      	mov	r2, r3
 8001470:	2320      	movs	r3, #32
 8001472:	6093      	str	r3, [r2, #8]
 8001474:	e080      	b.n	8001578 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	015a      	lsls	r2, r3, #5
 800147a:	693b      	ldr	r3, [r7, #16]
 800147c:	4413      	add	r3, r2
 800147e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001482:	689b      	ldr	r3, [r3, #8]
 8001484:	f003 0308 	and.w	r3, r3, #8
 8001488:	2b08      	cmp	r3, #8
 800148a:	d134      	bne.n	80014f6 <HCD_HC_IN_IRQHandler+0x10e>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	015a      	lsls	r2, r3, #5
 8001490:	693b      	ldr	r3, [r7, #16]
 8001492:	4413      	add	r3, r2
 8001494:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001498:	68db      	ldr	r3, [r3, #12]
 800149a:	68fa      	ldr	r2, [r7, #12]
 800149c:	0151      	lsls	r1, r2, #5
 800149e:	693a      	ldr	r2, [r7, #16]
 80014a0:	440a      	add	r2, r1
 80014a2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80014a6:	f043 0302 	orr.w	r3, r3, #2
 80014aa:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 80014ac:	6879      	ldr	r1, [r7, #4]
 80014ae:	68fa      	ldr	r2, [r7, #12]
 80014b0:	4613      	mov	r3, r2
 80014b2:	009b      	lsls	r3, r3, #2
 80014b4:	4413      	add	r3, r2
 80014b6:	00db      	lsls	r3, r3, #3
 80014b8:	440b      	add	r3, r1
 80014ba:	335d      	adds	r3, #93	; 0x5d
 80014bc:	2205      	movs	r2, #5
 80014be:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	015a      	lsls	r2, r3, #5
 80014c4:	693b      	ldr	r3, [r7, #16]
 80014c6:	4413      	add	r3, r2
 80014c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80014cc:	461a      	mov	r2, r3
 80014ce:	2310      	movs	r3, #16
 80014d0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	015a      	lsls	r2, r3, #5
 80014d6:	693b      	ldr	r3, [r7, #16]
 80014d8:	4413      	add	r3, r2
 80014da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80014de:	461a      	mov	r2, r3
 80014e0:	2308      	movs	r3, #8
 80014e2:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	68fa      	ldr	r2, [r7, #12]
 80014ea:	b2d2      	uxtb	r2, r2
 80014ec:	4611      	mov	r1, r2
 80014ee:	4618      	mov	r0, r3
 80014f0:	f003 f891 	bl	8004616 <USB_HC_Halt>
 80014f4:	e040      	b.n	8001578 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	015a      	lsls	r2, r3, #5
 80014fa:	693b      	ldr	r3, [r7, #16]
 80014fc:	4413      	add	r3, r2
 80014fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001502:	689b      	ldr	r3, [r3, #8]
 8001504:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001508:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800150c:	d134      	bne.n	8001578 <HCD_HC_IN_IRQHandler+0x190>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	015a      	lsls	r2, r3, #5
 8001512:	693b      	ldr	r3, [r7, #16]
 8001514:	4413      	add	r3, r2
 8001516:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800151a:	68db      	ldr	r3, [r3, #12]
 800151c:	68fa      	ldr	r2, [r7, #12]
 800151e:	0151      	lsls	r1, r2, #5
 8001520:	693a      	ldr	r2, [r7, #16]
 8001522:	440a      	add	r2, r1
 8001524:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001528:	f043 0302 	orr.w	r3, r3, #2
 800152c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	68fa      	ldr	r2, [r7, #12]
 8001534:	b2d2      	uxtb	r2, r2
 8001536:	4611      	mov	r1, r2
 8001538:	4618      	mov	r0, r3
 800153a:	f003 f86c 	bl	8004616 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	015a      	lsls	r2, r3, #5
 8001542:	693b      	ldr	r3, [r7, #16]
 8001544:	4413      	add	r3, r2
 8001546:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800154a:	461a      	mov	r2, r3
 800154c:	2310      	movs	r3, #16
 800154e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8001550:	6879      	ldr	r1, [r7, #4]
 8001552:	68fa      	ldr	r2, [r7, #12]
 8001554:	4613      	mov	r3, r2
 8001556:	009b      	lsls	r3, r3, #2
 8001558:	4413      	add	r3, r2
 800155a:	00db      	lsls	r3, r3, #3
 800155c:	440b      	add	r3, r1
 800155e:	335d      	adds	r3, #93	; 0x5d
 8001560:	2208      	movs	r2, #8
 8001562:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	015a      	lsls	r2, r3, #5
 8001568:	693b      	ldr	r3, [r7, #16]
 800156a:	4413      	add	r3, r2
 800156c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001570:	461a      	mov	r2, r3
 8001572:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001576:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	015a      	lsls	r2, r3, #5
 800157c:	693b      	ldr	r3, [r7, #16]
 800157e:	4413      	add	r3, r2
 8001580:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001584:	689b      	ldr	r3, [r3, #8]
 8001586:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800158a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800158e:	d122      	bne.n	80015d6 <HCD_HC_IN_IRQHandler+0x1ee>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	015a      	lsls	r2, r3, #5
 8001594:	693b      	ldr	r3, [r7, #16]
 8001596:	4413      	add	r3, r2
 8001598:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800159c:	68db      	ldr	r3, [r3, #12]
 800159e:	68fa      	ldr	r2, [r7, #12]
 80015a0:	0151      	lsls	r1, r2, #5
 80015a2:	693a      	ldr	r2, [r7, #16]
 80015a4:	440a      	add	r2, r1
 80015a6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80015aa:	f043 0302 	orr.w	r3, r3, #2
 80015ae:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	68fa      	ldr	r2, [r7, #12]
 80015b6:	b2d2      	uxtb	r2, r2
 80015b8:	4611      	mov	r1, r2
 80015ba:	4618      	mov	r0, r3
 80015bc:	f003 f82b 	bl	8004616 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	015a      	lsls	r2, r3, #5
 80015c4:	693b      	ldr	r3, [r7, #16]
 80015c6:	4413      	add	r3, r2
 80015c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80015cc:	461a      	mov	r2, r3
 80015ce:	f44f 7300 	mov.w	r3, #512	; 0x200
 80015d2:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80015d4:	e29b      	b.n	8001b0e <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	015a      	lsls	r2, r3, #5
 80015da:	693b      	ldr	r3, [r7, #16]
 80015dc:	4413      	add	r3, r2
 80015de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80015e2:	689b      	ldr	r3, [r3, #8]
 80015e4:	f003 0301 	and.w	r3, r3, #1
 80015e8:	2b01      	cmp	r3, #1
 80015ea:	f040 80c1 	bne.w	8001770 <HCD_HC_IN_IRQHandler+0x388>
    if (hhcd->Init.dma_enable != 0U)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	691b      	ldr	r3, [r3, #16]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d01b      	beq.n	800162e <HCD_HC_IN_IRQHandler+0x246>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 80015f6:	6879      	ldr	r1, [r7, #4]
 80015f8:	68fa      	ldr	r2, [r7, #12]
 80015fa:	4613      	mov	r3, r2
 80015fc:	009b      	lsls	r3, r3, #2
 80015fe:	4413      	add	r3, r2
 8001600:	00db      	lsls	r3, r3, #3
 8001602:	440b      	add	r3, r1
 8001604:	3348      	adds	r3, #72	; 0x48
 8001606:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	0159      	lsls	r1, r3, #5
 800160c:	693b      	ldr	r3, [r7, #16]
 800160e:	440b      	add	r3, r1
 8001610:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001614:	691b      	ldr	r3, [r3, #16]
 8001616:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 800161a:	1ad1      	subs	r1, r2, r3
 800161c:	6878      	ldr	r0, [r7, #4]
 800161e:	68fa      	ldr	r2, [r7, #12]
 8001620:	4613      	mov	r3, r2
 8001622:	009b      	lsls	r3, r3, #2
 8001624:	4413      	add	r3, r2
 8001626:	00db      	lsls	r3, r3, #3
 8001628:	4403      	add	r3, r0
 800162a:	334c      	adds	r3, #76	; 0x4c
 800162c:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 800162e:	6879      	ldr	r1, [r7, #4]
 8001630:	68fa      	ldr	r2, [r7, #12]
 8001632:	4613      	mov	r3, r2
 8001634:	009b      	lsls	r3, r3, #2
 8001636:	4413      	add	r3, r2
 8001638:	00db      	lsls	r3, r3, #3
 800163a:	440b      	add	r3, r1
 800163c:	335d      	adds	r3, #93	; 0x5d
 800163e:	2201      	movs	r2, #1
 8001640:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001642:	6879      	ldr	r1, [r7, #4]
 8001644:	68fa      	ldr	r2, [r7, #12]
 8001646:	4613      	mov	r3, r2
 8001648:	009b      	lsls	r3, r3, #2
 800164a:	4413      	add	r3, r2
 800164c:	00db      	lsls	r3, r3, #3
 800164e:	440b      	add	r3, r1
 8001650:	3358      	adds	r3, #88	; 0x58
 8001652:	2200      	movs	r2, #0
 8001654:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	015a      	lsls	r2, r3, #5
 800165a:	693b      	ldr	r3, [r7, #16]
 800165c:	4413      	add	r3, r2
 800165e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001662:	461a      	mov	r2, r3
 8001664:	2301      	movs	r3, #1
 8001666:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001668:	6879      	ldr	r1, [r7, #4]
 800166a:	68fa      	ldr	r2, [r7, #12]
 800166c:	4613      	mov	r3, r2
 800166e:	009b      	lsls	r3, r3, #2
 8001670:	4413      	add	r3, r2
 8001672:	00db      	lsls	r3, r3, #3
 8001674:	440b      	add	r3, r1
 8001676:	333f      	adds	r3, #63	; 0x3f
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d00a      	beq.n	8001694 <HCD_HC_IN_IRQHandler+0x2ac>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800167e:	6879      	ldr	r1, [r7, #4]
 8001680:	68fa      	ldr	r2, [r7, #12]
 8001682:	4613      	mov	r3, r2
 8001684:	009b      	lsls	r3, r3, #2
 8001686:	4413      	add	r3, r2
 8001688:	00db      	lsls	r3, r3, #3
 800168a:	440b      	add	r3, r1
 800168c:	333f      	adds	r3, #63	; 0x3f
 800168e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001690:	2b02      	cmp	r3, #2
 8001692:	d121      	bne.n	80016d8 <HCD_HC_IN_IRQHandler+0x2f0>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	015a      	lsls	r2, r3, #5
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	4413      	add	r3, r2
 800169c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80016a0:	68db      	ldr	r3, [r3, #12]
 80016a2:	68fa      	ldr	r2, [r7, #12]
 80016a4:	0151      	lsls	r1, r2, #5
 80016a6:	693a      	ldr	r2, [r7, #16]
 80016a8:	440a      	add	r2, r1
 80016aa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80016ae:	f043 0302 	orr.w	r3, r3, #2
 80016b2:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	68fa      	ldr	r2, [r7, #12]
 80016ba:	b2d2      	uxtb	r2, r2
 80016bc:	4611      	mov	r1, r2
 80016be:	4618      	mov	r0, r3
 80016c0:	f002 ffa9 	bl	8004616 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	015a      	lsls	r2, r3, #5
 80016c8:	693b      	ldr	r3, [r7, #16]
 80016ca:	4413      	add	r3, r2
 80016cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80016d0:	461a      	mov	r2, r3
 80016d2:	2310      	movs	r3, #16
 80016d4:	6093      	str	r3, [r2, #8]
 80016d6:	e034      	b.n	8001742 <HCD_HC_IN_IRQHandler+0x35a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80016d8:	6879      	ldr	r1, [r7, #4]
 80016da:	68fa      	ldr	r2, [r7, #12]
 80016dc:	4613      	mov	r3, r2
 80016de:	009b      	lsls	r3, r3, #2
 80016e0:	4413      	add	r3, r2
 80016e2:	00db      	lsls	r3, r3, #3
 80016e4:	440b      	add	r3, r1
 80016e6:	333f      	adds	r3, #63	; 0x3f
 80016e8:	781b      	ldrb	r3, [r3, #0]
 80016ea:	2b03      	cmp	r3, #3
 80016ec:	d129      	bne.n	8001742 <HCD_HC_IN_IRQHandler+0x35a>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	015a      	lsls	r2, r3, #5
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	4413      	add	r3, r2
 80016f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	68fa      	ldr	r2, [r7, #12]
 80016fe:	0151      	lsls	r1, r2, #5
 8001700:	693a      	ldr	r2, [r7, #16]
 8001702:	440a      	add	r2, r1
 8001704:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001708:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800170c:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800170e:	6879      	ldr	r1, [r7, #4]
 8001710:	68fa      	ldr	r2, [r7, #12]
 8001712:	4613      	mov	r3, r2
 8001714:	009b      	lsls	r3, r3, #2
 8001716:	4413      	add	r3, r2
 8001718:	00db      	lsls	r3, r3, #3
 800171a:	440b      	add	r3, r1
 800171c:	335c      	adds	r3, #92	; 0x5c
 800171e:	2201      	movs	r2, #1
 8001720:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	b2d8      	uxtb	r0, r3
 8001726:	6879      	ldr	r1, [r7, #4]
 8001728:	68fa      	ldr	r2, [r7, #12]
 800172a:	4613      	mov	r3, r2
 800172c:	009b      	lsls	r3, r3, #2
 800172e:	4413      	add	r3, r2
 8001730:	00db      	lsls	r3, r3, #3
 8001732:	440b      	add	r3, r1
 8001734:	335c      	adds	r3, #92	; 0x5c
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	461a      	mov	r2, r3
 800173a:	4601      	mov	r1, r0
 800173c:	6878      	ldr	r0, [r7, #4]
 800173e:	f004 fe63 	bl	8006408 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 8001742:	6879      	ldr	r1, [r7, #4]
 8001744:	68fa      	ldr	r2, [r7, #12]
 8001746:	4613      	mov	r3, r2
 8001748:	009b      	lsls	r3, r3, #2
 800174a:	4413      	add	r3, r2
 800174c:	00db      	lsls	r3, r3, #3
 800174e:	440b      	add	r3, r1
 8001750:	3350      	adds	r3, #80	; 0x50
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	f083 0301 	eor.w	r3, r3, #1
 8001758:	b2d8      	uxtb	r0, r3
 800175a:	6879      	ldr	r1, [r7, #4]
 800175c:	68fa      	ldr	r2, [r7, #12]
 800175e:	4613      	mov	r3, r2
 8001760:	009b      	lsls	r3, r3, #2
 8001762:	4413      	add	r3, r2
 8001764:	00db      	lsls	r3, r3, #3
 8001766:	440b      	add	r3, r1
 8001768:	3350      	adds	r3, #80	; 0x50
 800176a:	4602      	mov	r2, r0
 800176c:	701a      	strb	r2, [r3, #0]
}
 800176e:	e1ce      	b.n	8001b0e <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	015a      	lsls	r2, r3, #5
 8001774:	693b      	ldr	r3, [r7, #16]
 8001776:	4413      	add	r3, r2
 8001778:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800177c:	689b      	ldr	r3, [r3, #8]
 800177e:	f003 0302 	and.w	r3, r3, #2
 8001782:	2b02      	cmp	r3, #2
 8001784:	f040 80f1 	bne.w	800196a <HCD_HC_IN_IRQHandler+0x582>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	015a      	lsls	r2, r3, #5
 800178c:	693b      	ldr	r3, [r7, #16]
 800178e:	4413      	add	r3, r2
 8001790:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001794:	68db      	ldr	r3, [r3, #12]
 8001796:	68fa      	ldr	r2, [r7, #12]
 8001798:	0151      	lsls	r1, r2, #5
 800179a:	693a      	ldr	r2, [r7, #16]
 800179c:	440a      	add	r2, r1
 800179e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80017a2:	f023 0302 	bic.w	r3, r3, #2
 80017a6:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80017a8:	6879      	ldr	r1, [r7, #4]
 80017aa:	68fa      	ldr	r2, [r7, #12]
 80017ac:	4613      	mov	r3, r2
 80017ae:	009b      	lsls	r3, r3, #2
 80017b0:	4413      	add	r3, r2
 80017b2:	00db      	lsls	r3, r3, #3
 80017b4:	440b      	add	r3, r1
 80017b6:	335d      	adds	r3, #93	; 0x5d
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	2b01      	cmp	r3, #1
 80017bc:	d10a      	bne.n	80017d4 <HCD_HC_IN_IRQHandler+0x3ec>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80017be:	6879      	ldr	r1, [r7, #4]
 80017c0:	68fa      	ldr	r2, [r7, #12]
 80017c2:	4613      	mov	r3, r2
 80017c4:	009b      	lsls	r3, r3, #2
 80017c6:	4413      	add	r3, r2
 80017c8:	00db      	lsls	r3, r3, #3
 80017ca:	440b      	add	r3, r1
 80017cc:	335c      	adds	r3, #92	; 0x5c
 80017ce:	2201      	movs	r2, #1
 80017d0:	701a      	strb	r2, [r3, #0]
 80017d2:	e0b0      	b.n	8001936 <HCD_HC_IN_IRQHandler+0x54e>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80017d4:	6879      	ldr	r1, [r7, #4]
 80017d6:	68fa      	ldr	r2, [r7, #12]
 80017d8:	4613      	mov	r3, r2
 80017da:	009b      	lsls	r3, r3, #2
 80017dc:	4413      	add	r3, r2
 80017de:	00db      	lsls	r3, r3, #3
 80017e0:	440b      	add	r3, r1
 80017e2:	335d      	adds	r3, #93	; 0x5d
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	2b05      	cmp	r3, #5
 80017e8:	d10a      	bne.n	8001800 <HCD_HC_IN_IRQHandler+0x418>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80017ea:	6879      	ldr	r1, [r7, #4]
 80017ec:	68fa      	ldr	r2, [r7, #12]
 80017ee:	4613      	mov	r3, r2
 80017f0:	009b      	lsls	r3, r3, #2
 80017f2:	4413      	add	r3, r2
 80017f4:	00db      	lsls	r3, r3, #3
 80017f6:	440b      	add	r3, r1
 80017f8:	335c      	adds	r3, #92	; 0x5c
 80017fa:	2205      	movs	r2, #5
 80017fc:	701a      	strb	r2, [r3, #0]
 80017fe:	e09a      	b.n	8001936 <HCD_HC_IN_IRQHandler+0x54e>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8001800:	6879      	ldr	r1, [r7, #4]
 8001802:	68fa      	ldr	r2, [r7, #12]
 8001804:	4613      	mov	r3, r2
 8001806:	009b      	lsls	r3, r3, #2
 8001808:	4413      	add	r3, r2
 800180a:	00db      	lsls	r3, r3, #3
 800180c:	440b      	add	r3, r1
 800180e:	335d      	adds	r3, #93	; 0x5d
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	2b06      	cmp	r3, #6
 8001814:	d00a      	beq.n	800182c <HCD_HC_IN_IRQHandler+0x444>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8001816:	6879      	ldr	r1, [r7, #4]
 8001818:	68fa      	ldr	r2, [r7, #12]
 800181a:	4613      	mov	r3, r2
 800181c:	009b      	lsls	r3, r3, #2
 800181e:	4413      	add	r3, r2
 8001820:	00db      	lsls	r3, r3, #3
 8001822:	440b      	add	r3, r1
 8001824:	335d      	adds	r3, #93	; 0x5d
 8001826:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8001828:	2b08      	cmp	r3, #8
 800182a:	d156      	bne.n	80018da <HCD_HC_IN_IRQHandler+0x4f2>
      hhcd->hc[ch_num].ErrCnt++;
 800182c:	6879      	ldr	r1, [r7, #4]
 800182e:	68fa      	ldr	r2, [r7, #12]
 8001830:	4613      	mov	r3, r2
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	4413      	add	r3, r2
 8001836:	00db      	lsls	r3, r3, #3
 8001838:	440b      	add	r3, r1
 800183a:	3358      	adds	r3, #88	; 0x58
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	1c59      	adds	r1, r3, #1
 8001840:	6878      	ldr	r0, [r7, #4]
 8001842:	68fa      	ldr	r2, [r7, #12]
 8001844:	4613      	mov	r3, r2
 8001846:	009b      	lsls	r3, r3, #2
 8001848:	4413      	add	r3, r2
 800184a:	00db      	lsls	r3, r3, #3
 800184c:	4403      	add	r3, r0
 800184e:	3358      	adds	r3, #88	; 0x58
 8001850:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8001852:	6879      	ldr	r1, [r7, #4]
 8001854:	68fa      	ldr	r2, [r7, #12]
 8001856:	4613      	mov	r3, r2
 8001858:	009b      	lsls	r3, r3, #2
 800185a:	4413      	add	r3, r2
 800185c:	00db      	lsls	r3, r3, #3
 800185e:	440b      	add	r3, r1
 8001860:	3358      	adds	r3, #88	; 0x58
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	2b03      	cmp	r3, #3
 8001866:	d914      	bls.n	8001892 <HCD_HC_IN_IRQHandler+0x4aa>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8001868:	6879      	ldr	r1, [r7, #4]
 800186a:	68fa      	ldr	r2, [r7, #12]
 800186c:	4613      	mov	r3, r2
 800186e:	009b      	lsls	r3, r3, #2
 8001870:	4413      	add	r3, r2
 8001872:	00db      	lsls	r3, r3, #3
 8001874:	440b      	add	r3, r1
 8001876:	3358      	adds	r3, #88	; 0x58
 8001878:	2200      	movs	r2, #0
 800187a:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800187c:	6879      	ldr	r1, [r7, #4]
 800187e:	68fa      	ldr	r2, [r7, #12]
 8001880:	4613      	mov	r3, r2
 8001882:	009b      	lsls	r3, r3, #2
 8001884:	4413      	add	r3, r2
 8001886:	00db      	lsls	r3, r3, #3
 8001888:	440b      	add	r3, r1
 800188a:	335c      	adds	r3, #92	; 0x5c
 800188c:	2204      	movs	r2, #4
 800188e:	701a      	strb	r2, [r3, #0]
 8001890:	e009      	b.n	80018a6 <HCD_HC_IN_IRQHandler+0x4be>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8001892:	6879      	ldr	r1, [r7, #4]
 8001894:	68fa      	ldr	r2, [r7, #12]
 8001896:	4613      	mov	r3, r2
 8001898:	009b      	lsls	r3, r3, #2
 800189a:	4413      	add	r3, r2
 800189c:	00db      	lsls	r3, r3, #3
 800189e:	440b      	add	r3, r1
 80018a0:	335c      	adds	r3, #92	; 0x5c
 80018a2:	2202      	movs	r2, #2
 80018a4:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	015a      	lsls	r2, r3, #5
 80018aa:	693b      	ldr	r3, [r7, #16]
 80018ac:	4413      	add	r3, r2
 80018ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80018b6:	68bb      	ldr	r3, [r7, #8]
 80018b8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80018bc:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80018be:	68bb      	ldr	r3, [r7, #8]
 80018c0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80018c4:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	015a      	lsls	r2, r3, #5
 80018ca:	693b      	ldr	r3, [r7, #16]
 80018cc:	4413      	add	r3, r2
 80018ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80018d2:	461a      	mov	r2, r3
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	6013      	str	r3, [r2, #0]
 80018d8:	e02d      	b.n	8001936 <HCD_HC_IN_IRQHandler+0x54e>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80018da:	6879      	ldr	r1, [r7, #4]
 80018dc:	68fa      	ldr	r2, [r7, #12]
 80018de:	4613      	mov	r3, r2
 80018e0:	009b      	lsls	r3, r3, #2
 80018e2:	4413      	add	r3, r2
 80018e4:	00db      	lsls	r3, r3, #3
 80018e6:	440b      	add	r3, r1
 80018e8:	335d      	adds	r3, #93	; 0x5d
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	2b03      	cmp	r3, #3
 80018ee:	d122      	bne.n	8001936 <HCD_HC_IN_IRQHandler+0x54e>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80018f0:	6879      	ldr	r1, [r7, #4]
 80018f2:	68fa      	ldr	r2, [r7, #12]
 80018f4:	4613      	mov	r3, r2
 80018f6:	009b      	lsls	r3, r3, #2
 80018f8:	4413      	add	r3, r2
 80018fa:	00db      	lsls	r3, r3, #3
 80018fc:	440b      	add	r3, r1
 80018fe:	335c      	adds	r3, #92	; 0x5c
 8001900:	2202      	movs	r2, #2
 8001902:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	015a      	lsls	r2, r3, #5
 8001908:	693b      	ldr	r3, [r7, #16]
 800190a:	4413      	add	r3, r2
 800190c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001914:	68bb      	ldr	r3, [r7, #8]
 8001916:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800191a:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001922:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	015a      	lsls	r2, r3, #5
 8001928:	693b      	ldr	r3, [r7, #16]
 800192a:	4413      	add	r3, r2
 800192c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001930:	461a      	mov	r2, r3
 8001932:	68bb      	ldr	r3, [r7, #8]
 8001934:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	015a      	lsls	r2, r3, #5
 800193a:	693b      	ldr	r3, [r7, #16]
 800193c:	4413      	add	r3, r2
 800193e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001942:	461a      	mov	r2, r3
 8001944:	2302      	movs	r3, #2
 8001946:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	b2d8      	uxtb	r0, r3
 800194c:	6879      	ldr	r1, [r7, #4]
 800194e:	68fa      	ldr	r2, [r7, #12]
 8001950:	4613      	mov	r3, r2
 8001952:	009b      	lsls	r3, r3, #2
 8001954:	4413      	add	r3, r2
 8001956:	00db      	lsls	r3, r3, #3
 8001958:	440b      	add	r3, r1
 800195a:	335c      	adds	r3, #92	; 0x5c
 800195c:	781b      	ldrb	r3, [r3, #0]
 800195e:	461a      	mov	r2, r3
 8001960:	4601      	mov	r1, r0
 8001962:	6878      	ldr	r0, [r7, #4]
 8001964:	f004 fd50 	bl	8006408 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8001968:	e0d1      	b.n	8001b0e <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	015a      	lsls	r2, r3, #5
 800196e:	693b      	ldr	r3, [r7, #16]
 8001970:	4413      	add	r3, r2
 8001972:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001976:	689b      	ldr	r3, [r3, #8]
 8001978:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800197c:	2b80      	cmp	r3, #128	; 0x80
 800197e:	d13e      	bne.n	80019fe <HCD_HC_IN_IRQHandler+0x616>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	015a      	lsls	r2, r3, #5
 8001984:	693b      	ldr	r3, [r7, #16]
 8001986:	4413      	add	r3, r2
 8001988:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800198c:	68db      	ldr	r3, [r3, #12]
 800198e:	68fa      	ldr	r2, [r7, #12]
 8001990:	0151      	lsls	r1, r2, #5
 8001992:	693a      	ldr	r2, [r7, #16]
 8001994:	440a      	add	r2, r1
 8001996:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800199a:	f043 0302 	orr.w	r3, r3, #2
 800199e:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 80019a0:	6879      	ldr	r1, [r7, #4]
 80019a2:	68fa      	ldr	r2, [r7, #12]
 80019a4:	4613      	mov	r3, r2
 80019a6:	009b      	lsls	r3, r3, #2
 80019a8:	4413      	add	r3, r2
 80019aa:	00db      	lsls	r3, r3, #3
 80019ac:	440b      	add	r3, r1
 80019ae:	3358      	adds	r3, #88	; 0x58
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	1c59      	adds	r1, r3, #1
 80019b4:	6878      	ldr	r0, [r7, #4]
 80019b6:	68fa      	ldr	r2, [r7, #12]
 80019b8:	4613      	mov	r3, r2
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	4413      	add	r3, r2
 80019be:	00db      	lsls	r3, r3, #3
 80019c0:	4403      	add	r3, r0
 80019c2:	3358      	adds	r3, #88	; 0x58
 80019c4:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80019c6:	6879      	ldr	r1, [r7, #4]
 80019c8:	68fa      	ldr	r2, [r7, #12]
 80019ca:	4613      	mov	r3, r2
 80019cc:	009b      	lsls	r3, r3, #2
 80019ce:	4413      	add	r3, r2
 80019d0:	00db      	lsls	r3, r3, #3
 80019d2:	440b      	add	r3, r1
 80019d4:	335d      	adds	r3, #93	; 0x5d
 80019d6:	2206      	movs	r2, #6
 80019d8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	68fa      	ldr	r2, [r7, #12]
 80019e0:	b2d2      	uxtb	r2, r2
 80019e2:	4611      	mov	r1, r2
 80019e4:	4618      	mov	r0, r3
 80019e6:	f002 fe16 	bl	8004616 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	015a      	lsls	r2, r3, #5
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	4413      	add	r3, r2
 80019f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80019f6:	461a      	mov	r2, r3
 80019f8:	2380      	movs	r3, #128	; 0x80
 80019fa:	6093      	str	r3, [r2, #8]
}
 80019fc:	e087      	b.n	8001b0e <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	015a      	lsls	r2, r3, #5
 8001a02:	693b      	ldr	r3, [r7, #16]
 8001a04:	4413      	add	r3, r2
 8001a06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a0a:	689b      	ldr	r3, [r3, #8]
 8001a0c:	f003 0310 	and.w	r3, r3, #16
 8001a10:	2b10      	cmp	r3, #16
 8001a12:	d17c      	bne.n	8001b0e <HCD_HC_IN_IRQHandler+0x726>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8001a14:	6879      	ldr	r1, [r7, #4]
 8001a16:	68fa      	ldr	r2, [r7, #12]
 8001a18:	4613      	mov	r3, r2
 8001a1a:	009b      	lsls	r3, r3, #2
 8001a1c:	4413      	add	r3, r2
 8001a1e:	00db      	lsls	r3, r3, #3
 8001a20:	440b      	add	r3, r1
 8001a22:	333f      	adds	r3, #63	; 0x3f
 8001a24:	781b      	ldrb	r3, [r3, #0]
 8001a26:	2b03      	cmp	r3, #3
 8001a28:	d122      	bne.n	8001a70 <HCD_HC_IN_IRQHandler+0x688>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8001a2a:	6879      	ldr	r1, [r7, #4]
 8001a2c:	68fa      	ldr	r2, [r7, #12]
 8001a2e:	4613      	mov	r3, r2
 8001a30:	009b      	lsls	r3, r3, #2
 8001a32:	4413      	add	r3, r2
 8001a34:	00db      	lsls	r3, r3, #3
 8001a36:	440b      	add	r3, r1
 8001a38:	3358      	adds	r3, #88	; 0x58
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	015a      	lsls	r2, r3, #5
 8001a42:	693b      	ldr	r3, [r7, #16]
 8001a44:	4413      	add	r3, r2
 8001a46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a4a:	68db      	ldr	r3, [r3, #12]
 8001a4c:	68fa      	ldr	r2, [r7, #12]
 8001a4e:	0151      	lsls	r1, r2, #5
 8001a50:	693a      	ldr	r2, [r7, #16]
 8001a52:	440a      	add	r2, r1
 8001a54:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001a58:	f043 0302 	orr.w	r3, r3, #2
 8001a5c:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	68fa      	ldr	r2, [r7, #12]
 8001a64:	b2d2      	uxtb	r2, r2
 8001a66:	4611      	mov	r1, r2
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f002 fdd4 	bl	8004616 <USB_HC_Halt>
 8001a6e:	e045      	b.n	8001afc <HCD_HC_IN_IRQHandler+0x714>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001a70:	6879      	ldr	r1, [r7, #4]
 8001a72:	68fa      	ldr	r2, [r7, #12]
 8001a74:	4613      	mov	r3, r2
 8001a76:	009b      	lsls	r3, r3, #2
 8001a78:	4413      	add	r3, r2
 8001a7a:	00db      	lsls	r3, r3, #3
 8001a7c:	440b      	add	r3, r1
 8001a7e:	333f      	adds	r3, #63	; 0x3f
 8001a80:	781b      	ldrb	r3, [r3, #0]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d00a      	beq.n	8001a9c <HCD_HC_IN_IRQHandler+0x6b4>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8001a86:	6879      	ldr	r1, [r7, #4]
 8001a88:	68fa      	ldr	r2, [r7, #12]
 8001a8a:	4613      	mov	r3, r2
 8001a8c:	009b      	lsls	r3, r3, #2
 8001a8e:	4413      	add	r3, r2
 8001a90:	00db      	lsls	r3, r3, #3
 8001a92:	440b      	add	r3, r1
 8001a94:	333f      	adds	r3, #63	; 0x3f
 8001a96:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001a98:	2b02      	cmp	r3, #2
 8001a9a:	d12f      	bne.n	8001afc <HCD_HC_IN_IRQHandler+0x714>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8001a9c:	6879      	ldr	r1, [r7, #4]
 8001a9e:	68fa      	ldr	r2, [r7, #12]
 8001aa0:	4613      	mov	r3, r2
 8001aa2:	009b      	lsls	r3, r3, #2
 8001aa4:	4413      	add	r3, r2
 8001aa6:	00db      	lsls	r3, r3, #3
 8001aa8:	440b      	add	r3, r1
 8001aaa:	3358      	adds	r3, #88	; 0x58
 8001aac:	2200      	movs	r2, #0
 8001aae:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	691b      	ldr	r3, [r3, #16]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d121      	bne.n	8001afc <HCD_HC_IN_IRQHandler+0x714>
        hhcd->hc[ch_num].state = HC_NAK;
 8001ab8:	6879      	ldr	r1, [r7, #4]
 8001aba:	68fa      	ldr	r2, [r7, #12]
 8001abc:	4613      	mov	r3, r2
 8001abe:	009b      	lsls	r3, r3, #2
 8001ac0:	4413      	add	r3, r2
 8001ac2:	00db      	lsls	r3, r3, #3
 8001ac4:	440b      	add	r3, r1
 8001ac6:	335d      	adds	r3, #93	; 0x5d
 8001ac8:	2203      	movs	r2, #3
 8001aca:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	015a      	lsls	r2, r3, #5
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	4413      	add	r3, r2
 8001ad4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ad8:	68db      	ldr	r3, [r3, #12]
 8001ada:	68fa      	ldr	r2, [r7, #12]
 8001adc:	0151      	lsls	r1, r2, #5
 8001ade:	693a      	ldr	r2, [r7, #16]
 8001ae0:	440a      	add	r2, r1
 8001ae2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001ae6:	f043 0302 	orr.w	r3, r3, #2
 8001aea:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	68fa      	ldr	r2, [r7, #12]
 8001af2:	b2d2      	uxtb	r2, r2
 8001af4:	4611      	mov	r1, r2
 8001af6:	4618      	mov	r0, r3
 8001af8:	f002 fd8d 	bl	8004616 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	015a      	lsls	r2, r3, #5
 8001b00:	693b      	ldr	r3, [r7, #16]
 8001b02:	4413      	add	r3, r2
 8001b04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b08:	461a      	mov	r2, r3
 8001b0a:	2310      	movs	r3, #16
 8001b0c:	6093      	str	r3, [r2, #8]
}
 8001b0e:	bf00      	nop
 8001b10:	3718      	adds	r7, #24
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}

08001b16 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001b16:	b580      	push	{r7, lr}
 8001b18:	b086      	sub	sp, #24
 8001b1a:	af00      	add	r7, sp, #0
 8001b1c:	6078      	str	r0, [r7, #4]
 8001b1e:	460b      	mov	r3, r1
 8001b20:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8001b2c:	78fb      	ldrb	r3, [r7, #3]
 8001b2e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	015a      	lsls	r2, r3, #5
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	4413      	add	r3, r2
 8001b38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	f003 0304 	and.w	r3, r3, #4
 8001b42:	2b04      	cmp	r3, #4
 8001b44:	d119      	bne.n	8001b7a <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	015a      	lsls	r2, r3, #5
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	4413      	add	r3, r2
 8001b4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b52:	461a      	mov	r2, r3
 8001b54:	2304      	movs	r3, #4
 8001b56:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	015a      	lsls	r2, r3, #5
 8001b5c:	693b      	ldr	r3, [r7, #16]
 8001b5e:	4413      	add	r3, r2
 8001b60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b64:	68db      	ldr	r3, [r3, #12]
 8001b66:	68fa      	ldr	r2, [r7, #12]
 8001b68:	0151      	lsls	r1, r2, #5
 8001b6a:	693a      	ldr	r2, [r7, #16]
 8001b6c:	440a      	add	r2, r1
 8001b6e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001b72:	f043 0302 	orr.w	r3, r3, #2
 8001b76:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8001b78:	e33e      	b.n	80021f8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	015a      	lsls	r2, r3, #5
 8001b7e:	693b      	ldr	r3, [r7, #16]
 8001b80:	4413      	add	r3, r2
 8001b82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	f003 0320 	and.w	r3, r3, #32
 8001b8c:	2b20      	cmp	r3, #32
 8001b8e:	d141      	bne.n	8001c14 <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	015a      	lsls	r2, r3, #5
 8001b94:	693b      	ldr	r3, [r7, #16]
 8001b96:	4413      	add	r3, r2
 8001b98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b9c:	461a      	mov	r2, r3
 8001b9e:	2320      	movs	r3, #32
 8001ba0:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8001ba2:	6879      	ldr	r1, [r7, #4]
 8001ba4:	68fa      	ldr	r2, [r7, #12]
 8001ba6:	4613      	mov	r3, r2
 8001ba8:	009b      	lsls	r3, r3, #2
 8001baa:	4413      	add	r3, r2
 8001bac:	00db      	lsls	r3, r3, #3
 8001bae:	440b      	add	r3, r1
 8001bb0:	333d      	adds	r3, #61	; 0x3d
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	f040 831f 	bne.w	80021f8 <HCD_HC_OUT_IRQHandler+0x6e2>
      hhcd->hc[ch_num].do_ping = 0U;
 8001bba:	6879      	ldr	r1, [r7, #4]
 8001bbc:	68fa      	ldr	r2, [r7, #12]
 8001bbe:	4613      	mov	r3, r2
 8001bc0:	009b      	lsls	r3, r3, #2
 8001bc2:	4413      	add	r3, r2
 8001bc4:	00db      	lsls	r3, r3, #3
 8001bc6:	440b      	add	r3, r1
 8001bc8:	333d      	adds	r3, #61	; 0x3d
 8001bca:	2200      	movs	r2, #0
 8001bcc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8001bce:	6879      	ldr	r1, [r7, #4]
 8001bd0:	68fa      	ldr	r2, [r7, #12]
 8001bd2:	4613      	mov	r3, r2
 8001bd4:	009b      	lsls	r3, r3, #2
 8001bd6:	4413      	add	r3, r2
 8001bd8:	00db      	lsls	r3, r3, #3
 8001bda:	440b      	add	r3, r1
 8001bdc:	335c      	adds	r3, #92	; 0x5c
 8001bde:	2202      	movs	r2, #2
 8001be0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	015a      	lsls	r2, r3, #5
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	4413      	add	r3, r2
 8001bea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bee:	68db      	ldr	r3, [r3, #12]
 8001bf0:	68fa      	ldr	r2, [r7, #12]
 8001bf2:	0151      	lsls	r1, r2, #5
 8001bf4:	693a      	ldr	r2, [r7, #16]
 8001bf6:	440a      	add	r2, r1
 8001bf8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001bfc:	f043 0302 	orr.w	r3, r3, #2
 8001c00:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	68fa      	ldr	r2, [r7, #12]
 8001c08:	b2d2      	uxtb	r2, r2
 8001c0a:	4611      	mov	r1, r2
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f002 fd02 	bl	8004616 <USB_HC_Halt>
}
 8001c12:	e2f1      	b.n	80021f8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	015a      	lsls	r2, r3, #5
 8001c18:	693b      	ldr	r3, [r7, #16]
 8001c1a:	4413      	add	r3, r2
 8001c1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c20:	689b      	ldr	r3, [r3, #8]
 8001c22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c26:	2b40      	cmp	r3, #64	; 0x40
 8001c28:	d13f      	bne.n	8001caa <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 8001c2a:	6879      	ldr	r1, [r7, #4]
 8001c2c:	68fa      	ldr	r2, [r7, #12]
 8001c2e:	4613      	mov	r3, r2
 8001c30:	009b      	lsls	r3, r3, #2
 8001c32:	4413      	add	r3, r2
 8001c34:	00db      	lsls	r3, r3, #3
 8001c36:	440b      	add	r3, r1
 8001c38:	335d      	adds	r3, #93	; 0x5d
 8001c3a:	2204      	movs	r2, #4
 8001c3c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8001c3e:	6879      	ldr	r1, [r7, #4]
 8001c40:	68fa      	ldr	r2, [r7, #12]
 8001c42:	4613      	mov	r3, r2
 8001c44:	009b      	lsls	r3, r3, #2
 8001c46:	4413      	add	r3, r2
 8001c48:	00db      	lsls	r3, r3, #3
 8001c4a:	440b      	add	r3, r1
 8001c4c:	333d      	adds	r3, #61	; 0x3d
 8001c4e:	2201      	movs	r2, #1
 8001c50:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001c52:	6879      	ldr	r1, [r7, #4]
 8001c54:	68fa      	ldr	r2, [r7, #12]
 8001c56:	4613      	mov	r3, r2
 8001c58:	009b      	lsls	r3, r3, #2
 8001c5a:	4413      	add	r3, r2
 8001c5c:	00db      	lsls	r3, r3, #3
 8001c5e:	440b      	add	r3, r1
 8001c60:	3358      	adds	r3, #88	; 0x58
 8001c62:	2200      	movs	r2, #0
 8001c64:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	015a      	lsls	r2, r3, #5
 8001c6a:	693b      	ldr	r3, [r7, #16]
 8001c6c:	4413      	add	r3, r2
 8001c6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c72:	68db      	ldr	r3, [r3, #12]
 8001c74:	68fa      	ldr	r2, [r7, #12]
 8001c76:	0151      	lsls	r1, r2, #5
 8001c78:	693a      	ldr	r2, [r7, #16]
 8001c7a:	440a      	add	r2, r1
 8001c7c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001c80:	f043 0302 	orr.w	r3, r3, #2
 8001c84:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	68fa      	ldr	r2, [r7, #12]
 8001c8c:	b2d2      	uxtb	r2, r2
 8001c8e:	4611      	mov	r1, r2
 8001c90:	4618      	mov	r0, r3
 8001c92:	f002 fcc0 	bl	8004616 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	015a      	lsls	r2, r3, #5
 8001c9a:	693b      	ldr	r3, [r7, #16]
 8001c9c:	4413      	add	r3, r2
 8001c9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ca2:	461a      	mov	r2, r3
 8001ca4:	2340      	movs	r3, #64	; 0x40
 8001ca6:	6093      	str	r3, [r2, #8]
}
 8001ca8:	e2a6      	b.n	80021f8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	015a      	lsls	r2, r3, #5
 8001cae:	693b      	ldr	r3, [r7, #16]
 8001cb0:	4413      	add	r3, r2
 8001cb2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001cbc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001cc0:	d122      	bne.n	8001d08 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	015a      	lsls	r2, r3, #5
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	4413      	add	r3, r2
 8001cca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cce:	68db      	ldr	r3, [r3, #12]
 8001cd0:	68fa      	ldr	r2, [r7, #12]
 8001cd2:	0151      	lsls	r1, r2, #5
 8001cd4:	693a      	ldr	r2, [r7, #16]
 8001cd6:	440a      	add	r2, r1
 8001cd8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001cdc:	f043 0302 	orr.w	r3, r3, #2
 8001ce0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	68fa      	ldr	r2, [r7, #12]
 8001ce8:	b2d2      	uxtb	r2, r2
 8001cea:	4611      	mov	r1, r2
 8001cec:	4618      	mov	r0, r3
 8001cee:	f002 fc92 	bl	8004616 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	015a      	lsls	r2, r3, #5
 8001cf6:	693b      	ldr	r3, [r7, #16]
 8001cf8:	4413      	add	r3, r2
 8001cfa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cfe:	461a      	mov	r2, r3
 8001d00:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d04:	6093      	str	r3, [r2, #8]
}
 8001d06:	e277      	b.n	80021f8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	015a      	lsls	r2, r3, #5
 8001d0c:	693b      	ldr	r3, [r7, #16]
 8001d0e:	4413      	add	r3, r2
 8001d10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	f003 0301 	and.w	r3, r3, #1
 8001d1a:	2b01      	cmp	r3, #1
 8001d1c:	d135      	bne.n	8001d8a <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001d1e:	6879      	ldr	r1, [r7, #4]
 8001d20:	68fa      	ldr	r2, [r7, #12]
 8001d22:	4613      	mov	r3, r2
 8001d24:	009b      	lsls	r3, r3, #2
 8001d26:	4413      	add	r3, r2
 8001d28:	00db      	lsls	r3, r3, #3
 8001d2a:	440b      	add	r3, r1
 8001d2c:	3358      	adds	r3, #88	; 0x58
 8001d2e:	2200      	movs	r2, #0
 8001d30:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	015a      	lsls	r2, r3, #5
 8001d36:	693b      	ldr	r3, [r7, #16]
 8001d38:	4413      	add	r3, r2
 8001d3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	68fa      	ldr	r2, [r7, #12]
 8001d42:	0151      	lsls	r1, r2, #5
 8001d44:	693a      	ldr	r2, [r7, #16]
 8001d46:	440a      	add	r2, r1
 8001d48:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001d4c:	f043 0302 	orr.w	r3, r3, #2
 8001d50:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	68fa      	ldr	r2, [r7, #12]
 8001d58:	b2d2      	uxtb	r2, r2
 8001d5a:	4611      	mov	r1, r2
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f002 fc5a 	bl	8004616 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	015a      	lsls	r2, r3, #5
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	4413      	add	r3, r2
 8001d6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d6e:	461a      	mov	r2, r3
 8001d70:	2301      	movs	r3, #1
 8001d72:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8001d74:	6879      	ldr	r1, [r7, #4]
 8001d76:	68fa      	ldr	r2, [r7, #12]
 8001d78:	4613      	mov	r3, r2
 8001d7a:	009b      	lsls	r3, r3, #2
 8001d7c:	4413      	add	r3, r2
 8001d7e:	00db      	lsls	r3, r3, #3
 8001d80:	440b      	add	r3, r1
 8001d82:	335d      	adds	r3, #93	; 0x5d
 8001d84:	2201      	movs	r2, #1
 8001d86:	701a      	strb	r2, [r3, #0]
}
 8001d88:	e236      	b.n	80021f8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	015a      	lsls	r2, r3, #5
 8001d8e:	693b      	ldr	r3, [r7, #16]
 8001d90:	4413      	add	r3, r2
 8001d92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d96:	689b      	ldr	r3, [r3, #8]
 8001d98:	f003 0308 	and.w	r3, r3, #8
 8001d9c:	2b08      	cmp	r3, #8
 8001d9e:	d12b      	bne.n	8001df8 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	015a      	lsls	r2, r3, #5
 8001da4:	693b      	ldr	r3, [r7, #16]
 8001da6:	4413      	add	r3, r2
 8001da8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dac:	461a      	mov	r2, r3
 8001dae:	2308      	movs	r3, #8
 8001db0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	015a      	lsls	r2, r3, #5
 8001db6:	693b      	ldr	r3, [r7, #16]
 8001db8:	4413      	add	r3, r2
 8001dba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dbe:	68db      	ldr	r3, [r3, #12]
 8001dc0:	68fa      	ldr	r2, [r7, #12]
 8001dc2:	0151      	lsls	r1, r2, #5
 8001dc4:	693a      	ldr	r2, [r7, #16]
 8001dc6:	440a      	add	r2, r1
 8001dc8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001dcc:	f043 0302 	orr.w	r3, r3, #2
 8001dd0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	68fa      	ldr	r2, [r7, #12]
 8001dd8:	b2d2      	uxtb	r2, r2
 8001dda:	4611      	mov	r1, r2
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f002 fc1a 	bl	8004616 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8001de2:	6879      	ldr	r1, [r7, #4]
 8001de4:	68fa      	ldr	r2, [r7, #12]
 8001de6:	4613      	mov	r3, r2
 8001de8:	009b      	lsls	r3, r3, #2
 8001dea:	4413      	add	r3, r2
 8001dec:	00db      	lsls	r3, r3, #3
 8001dee:	440b      	add	r3, r1
 8001df0:	335d      	adds	r3, #93	; 0x5d
 8001df2:	2205      	movs	r2, #5
 8001df4:	701a      	strb	r2, [r3, #0]
}
 8001df6:	e1ff      	b.n	80021f8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	015a      	lsls	r2, r3, #5
 8001dfc:	693b      	ldr	r3, [r7, #16]
 8001dfe:	4413      	add	r3, r2
 8001e00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e04:	689b      	ldr	r3, [r3, #8]
 8001e06:	f003 0310 	and.w	r3, r3, #16
 8001e0a:	2b10      	cmp	r3, #16
 8001e0c:	d155      	bne.n	8001eba <HCD_HC_OUT_IRQHandler+0x3a4>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001e0e:	6879      	ldr	r1, [r7, #4]
 8001e10:	68fa      	ldr	r2, [r7, #12]
 8001e12:	4613      	mov	r3, r2
 8001e14:	009b      	lsls	r3, r3, #2
 8001e16:	4413      	add	r3, r2
 8001e18:	00db      	lsls	r3, r3, #3
 8001e1a:	440b      	add	r3, r1
 8001e1c:	3358      	adds	r3, #88	; 0x58
 8001e1e:	2200      	movs	r2, #0
 8001e20:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8001e22:	6879      	ldr	r1, [r7, #4]
 8001e24:	68fa      	ldr	r2, [r7, #12]
 8001e26:	4613      	mov	r3, r2
 8001e28:	009b      	lsls	r3, r3, #2
 8001e2a:	4413      	add	r3, r2
 8001e2c:	00db      	lsls	r3, r3, #3
 8001e2e:	440b      	add	r3, r1
 8001e30:	335d      	adds	r3, #93	; 0x5d
 8001e32:	2203      	movs	r2, #3
 8001e34:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8001e36:	6879      	ldr	r1, [r7, #4]
 8001e38:	68fa      	ldr	r2, [r7, #12]
 8001e3a:	4613      	mov	r3, r2
 8001e3c:	009b      	lsls	r3, r3, #2
 8001e3e:	4413      	add	r3, r2
 8001e40:	00db      	lsls	r3, r3, #3
 8001e42:	440b      	add	r3, r1
 8001e44:	333d      	adds	r3, #61	; 0x3d
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d114      	bne.n	8001e76 <HCD_HC_OUT_IRQHandler+0x360>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 8001e4c:	6879      	ldr	r1, [r7, #4]
 8001e4e:	68fa      	ldr	r2, [r7, #12]
 8001e50:	4613      	mov	r3, r2
 8001e52:	009b      	lsls	r3, r3, #2
 8001e54:	4413      	add	r3, r2
 8001e56:	00db      	lsls	r3, r3, #3
 8001e58:	440b      	add	r3, r1
 8001e5a:	333c      	adds	r3, #60	; 0x3c
 8001e5c:	781b      	ldrb	r3, [r3, #0]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d109      	bne.n	8001e76 <HCD_HC_OUT_IRQHandler+0x360>
        hhcd->hc[ch_num].do_ping = 1U;
 8001e62:	6879      	ldr	r1, [r7, #4]
 8001e64:	68fa      	ldr	r2, [r7, #12]
 8001e66:	4613      	mov	r3, r2
 8001e68:	009b      	lsls	r3, r3, #2
 8001e6a:	4413      	add	r3, r2
 8001e6c:	00db      	lsls	r3, r3, #3
 8001e6e:	440b      	add	r3, r1
 8001e70:	333d      	adds	r3, #61	; 0x3d
 8001e72:	2201      	movs	r2, #1
 8001e74:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	015a      	lsls	r2, r3, #5
 8001e7a:	693b      	ldr	r3, [r7, #16]
 8001e7c:	4413      	add	r3, r2
 8001e7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e82:	68db      	ldr	r3, [r3, #12]
 8001e84:	68fa      	ldr	r2, [r7, #12]
 8001e86:	0151      	lsls	r1, r2, #5
 8001e88:	693a      	ldr	r2, [r7, #16]
 8001e8a:	440a      	add	r2, r1
 8001e8c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001e90:	f043 0302 	orr.w	r3, r3, #2
 8001e94:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	68fa      	ldr	r2, [r7, #12]
 8001e9c:	b2d2      	uxtb	r2, r2
 8001e9e:	4611      	mov	r1, r2
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f002 fbb8 	bl	8004616 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	015a      	lsls	r2, r3, #5
 8001eaa:	693b      	ldr	r3, [r7, #16]
 8001eac:	4413      	add	r3, r2
 8001eae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001eb2:	461a      	mov	r2, r3
 8001eb4:	2310      	movs	r3, #16
 8001eb6:	6093      	str	r3, [r2, #8]
}
 8001eb8:	e19e      	b.n	80021f8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	015a      	lsls	r2, r3, #5
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	4413      	add	r3, r2
 8001ec2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ec6:	689b      	ldr	r3, [r3, #8]
 8001ec8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ecc:	2b80      	cmp	r3, #128	; 0x80
 8001ece:	d12b      	bne.n	8001f28 <HCD_HC_OUT_IRQHandler+0x412>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	015a      	lsls	r2, r3, #5
 8001ed4:	693b      	ldr	r3, [r7, #16]
 8001ed6:	4413      	add	r3, r2
 8001ed8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001edc:	68db      	ldr	r3, [r3, #12]
 8001ede:	68fa      	ldr	r2, [r7, #12]
 8001ee0:	0151      	lsls	r1, r2, #5
 8001ee2:	693a      	ldr	r2, [r7, #16]
 8001ee4:	440a      	add	r2, r1
 8001ee6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001eea:	f043 0302 	orr.w	r3, r3, #2
 8001eee:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	68fa      	ldr	r2, [r7, #12]
 8001ef6:	b2d2      	uxtb	r2, r2
 8001ef8:	4611      	mov	r1, r2
 8001efa:	4618      	mov	r0, r3
 8001efc:	f002 fb8b 	bl	8004616 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001f00:	6879      	ldr	r1, [r7, #4]
 8001f02:	68fa      	ldr	r2, [r7, #12]
 8001f04:	4613      	mov	r3, r2
 8001f06:	009b      	lsls	r3, r3, #2
 8001f08:	4413      	add	r3, r2
 8001f0a:	00db      	lsls	r3, r3, #3
 8001f0c:	440b      	add	r3, r1
 8001f0e:	335d      	adds	r3, #93	; 0x5d
 8001f10:	2206      	movs	r2, #6
 8001f12:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	015a      	lsls	r2, r3, #5
 8001f18:	693b      	ldr	r3, [r7, #16]
 8001f1a:	4413      	add	r3, r2
 8001f1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f20:	461a      	mov	r2, r3
 8001f22:	2380      	movs	r3, #128	; 0x80
 8001f24:	6093      	str	r3, [r2, #8]
}
 8001f26:	e167      	b.n	80021f8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	015a      	lsls	r2, r3, #5
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	4413      	add	r3, r2
 8001f30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f34:	689b      	ldr	r3, [r3, #8]
 8001f36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f3e:	d135      	bne.n	8001fac <HCD_HC_OUT_IRQHandler+0x496>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	015a      	lsls	r2, r3, #5
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	4413      	add	r3, r2
 8001f48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f4c:	68db      	ldr	r3, [r3, #12]
 8001f4e:	68fa      	ldr	r2, [r7, #12]
 8001f50:	0151      	lsls	r1, r2, #5
 8001f52:	693a      	ldr	r2, [r7, #16]
 8001f54:	440a      	add	r2, r1
 8001f56:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001f5a:	f043 0302 	orr.w	r3, r3, #2
 8001f5e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	68fa      	ldr	r2, [r7, #12]
 8001f66:	b2d2      	uxtb	r2, r2
 8001f68:	4611      	mov	r1, r2
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f002 fb53 	bl	8004616 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	015a      	lsls	r2, r3, #5
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	4413      	add	r3, r2
 8001f78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f7c:	461a      	mov	r2, r3
 8001f7e:	2310      	movs	r3, #16
 8001f80:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	015a      	lsls	r2, r3, #5
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	4413      	add	r3, r2
 8001f8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f8e:	461a      	mov	r2, r3
 8001f90:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f94:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8001f96:	6879      	ldr	r1, [r7, #4]
 8001f98:	68fa      	ldr	r2, [r7, #12]
 8001f9a:	4613      	mov	r3, r2
 8001f9c:	009b      	lsls	r3, r3, #2
 8001f9e:	4413      	add	r3, r2
 8001fa0:	00db      	lsls	r3, r3, #3
 8001fa2:	440b      	add	r3, r1
 8001fa4:	335d      	adds	r3, #93	; 0x5d
 8001fa6:	2208      	movs	r2, #8
 8001fa8:	701a      	strb	r2, [r3, #0]
}
 8001faa:	e125      	b.n	80021f8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	015a      	lsls	r2, r3, #5
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	4413      	add	r3, r2
 8001fb4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fb8:	689b      	ldr	r3, [r3, #8]
 8001fba:	f003 0302 	and.w	r3, r3, #2
 8001fbe:	2b02      	cmp	r3, #2
 8001fc0:	f040 811a 	bne.w	80021f8 <HCD_HC_OUT_IRQHandler+0x6e2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	015a      	lsls	r2, r3, #5
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	4413      	add	r3, r2
 8001fcc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fd0:	68db      	ldr	r3, [r3, #12]
 8001fd2:	68fa      	ldr	r2, [r7, #12]
 8001fd4:	0151      	lsls	r1, r2, #5
 8001fd6:	693a      	ldr	r2, [r7, #16]
 8001fd8:	440a      	add	r2, r1
 8001fda:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001fde:	f023 0302 	bic.w	r3, r3, #2
 8001fe2:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8001fe4:	6879      	ldr	r1, [r7, #4]
 8001fe6:	68fa      	ldr	r2, [r7, #12]
 8001fe8:	4613      	mov	r3, r2
 8001fea:	009b      	lsls	r3, r3, #2
 8001fec:	4413      	add	r3, r2
 8001fee:	00db      	lsls	r3, r3, #3
 8001ff0:	440b      	add	r3, r1
 8001ff2:	335d      	adds	r3, #93	; 0x5d
 8001ff4:	781b      	ldrb	r3, [r3, #0]
 8001ff6:	2b01      	cmp	r3, #1
 8001ff8:	d137      	bne.n	800206a <HCD_HC_OUT_IRQHandler+0x554>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8001ffa:	6879      	ldr	r1, [r7, #4]
 8001ffc:	68fa      	ldr	r2, [r7, #12]
 8001ffe:	4613      	mov	r3, r2
 8002000:	009b      	lsls	r3, r3, #2
 8002002:	4413      	add	r3, r2
 8002004:	00db      	lsls	r3, r3, #3
 8002006:	440b      	add	r3, r1
 8002008:	335c      	adds	r3, #92	; 0x5c
 800200a:	2201      	movs	r2, #1
 800200c:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800200e:	6879      	ldr	r1, [r7, #4]
 8002010:	68fa      	ldr	r2, [r7, #12]
 8002012:	4613      	mov	r3, r2
 8002014:	009b      	lsls	r3, r3, #2
 8002016:	4413      	add	r3, r2
 8002018:	00db      	lsls	r3, r3, #3
 800201a:	440b      	add	r3, r1
 800201c:	333f      	adds	r3, #63	; 0x3f
 800201e:	781b      	ldrb	r3, [r3, #0]
 8002020:	2b02      	cmp	r3, #2
 8002022:	d00b      	beq.n	800203c <HCD_HC_OUT_IRQHandler+0x526>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8002024:	6879      	ldr	r1, [r7, #4]
 8002026:	68fa      	ldr	r2, [r7, #12]
 8002028:	4613      	mov	r3, r2
 800202a:	009b      	lsls	r3, r3, #2
 800202c:	4413      	add	r3, r2
 800202e:	00db      	lsls	r3, r3, #3
 8002030:	440b      	add	r3, r1
 8002032:	333f      	adds	r3, #63	; 0x3f
 8002034:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002036:	2b03      	cmp	r3, #3
 8002038:	f040 80c5 	bne.w	80021c6 <HCD_HC_OUT_IRQHandler+0x6b0>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 800203c:	6879      	ldr	r1, [r7, #4]
 800203e:	68fa      	ldr	r2, [r7, #12]
 8002040:	4613      	mov	r3, r2
 8002042:	009b      	lsls	r3, r3, #2
 8002044:	4413      	add	r3, r2
 8002046:	00db      	lsls	r3, r3, #3
 8002048:	440b      	add	r3, r1
 800204a:	3351      	adds	r3, #81	; 0x51
 800204c:	781b      	ldrb	r3, [r3, #0]
 800204e:	f083 0301 	eor.w	r3, r3, #1
 8002052:	b2d8      	uxtb	r0, r3
 8002054:	6879      	ldr	r1, [r7, #4]
 8002056:	68fa      	ldr	r2, [r7, #12]
 8002058:	4613      	mov	r3, r2
 800205a:	009b      	lsls	r3, r3, #2
 800205c:	4413      	add	r3, r2
 800205e:	00db      	lsls	r3, r3, #3
 8002060:	440b      	add	r3, r1
 8002062:	3351      	adds	r3, #81	; 0x51
 8002064:	4602      	mov	r2, r0
 8002066:	701a      	strb	r2, [r3, #0]
 8002068:	e0ad      	b.n	80021c6 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800206a:	6879      	ldr	r1, [r7, #4]
 800206c:	68fa      	ldr	r2, [r7, #12]
 800206e:	4613      	mov	r3, r2
 8002070:	009b      	lsls	r3, r3, #2
 8002072:	4413      	add	r3, r2
 8002074:	00db      	lsls	r3, r3, #3
 8002076:	440b      	add	r3, r1
 8002078:	335d      	adds	r3, #93	; 0x5d
 800207a:	781b      	ldrb	r3, [r3, #0]
 800207c:	2b03      	cmp	r3, #3
 800207e:	d10a      	bne.n	8002096 <HCD_HC_OUT_IRQHandler+0x580>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002080:	6879      	ldr	r1, [r7, #4]
 8002082:	68fa      	ldr	r2, [r7, #12]
 8002084:	4613      	mov	r3, r2
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	4413      	add	r3, r2
 800208a:	00db      	lsls	r3, r3, #3
 800208c:	440b      	add	r3, r1
 800208e:	335c      	adds	r3, #92	; 0x5c
 8002090:	2202      	movs	r2, #2
 8002092:	701a      	strb	r2, [r3, #0]
 8002094:	e097      	b.n	80021c6 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8002096:	6879      	ldr	r1, [r7, #4]
 8002098:	68fa      	ldr	r2, [r7, #12]
 800209a:	4613      	mov	r3, r2
 800209c:	009b      	lsls	r3, r3, #2
 800209e:	4413      	add	r3, r2
 80020a0:	00db      	lsls	r3, r3, #3
 80020a2:	440b      	add	r3, r1
 80020a4:	335d      	adds	r3, #93	; 0x5d
 80020a6:	781b      	ldrb	r3, [r3, #0]
 80020a8:	2b04      	cmp	r3, #4
 80020aa:	d10a      	bne.n	80020c2 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80020ac:	6879      	ldr	r1, [r7, #4]
 80020ae:	68fa      	ldr	r2, [r7, #12]
 80020b0:	4613      	mov	r3, r2
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	4413      	add	r3, r2
 80020b6:	00db      	lsls	r3, r3, #3
 80020b8:	440b      	add	r3, r1
 80020ba:	335c      	adds	r3, #92	; 0x5c
 80020bc:	2202      	movs	r2, #2
 80020be:	701a      	strb	r2, [r3, #0]
 80020c0:	e081      	b.n	80021c6 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80020c2:	6879      	ldr	r1, [r7, #4]
 80020c4:	68fa      	ldr	r2, [r7, #12]
 80020c6:	4613      	mov	r3, r2
 80020c8:	009b      	lsls	r3, r3, #2
 80020ca:	4413      	add	r3, r2
 80020cc:	00db      	lsls	r3, r3, #3
 80020ce:	440b      	add	r3, r1
 80020d0:	335d      	adds	r3, #93	; 0x5d
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	2b05      	cmp	r3, #5
 80020d6:	d10a      	bne.n	80020ee <HCD_HC_OUT_IRQHandler+0x5d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80020d8:	6879      	ldr	r1, [r7, #4]
 80020da:	68fa      	ldr	r2, [r7, #12]
 80020dc:	4613      	mov	r3, r2
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	4413      	add	r3, r2
 80020e2:	00db      	lsls	r3, r3, #3
 80020e4:	440b      	add	r3, r1
 80020e6:	335c      	adds	r3, #92	; 0x5c
 80020e8:	2205      	movs	r2, #5
 80020ea:	701a      	strb	r2, [r3, #0]
 80020ec:	e06b      	b.n	80021c6 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80020ee:	6879      	ldr	r1, [r7, #4]
 80020f0:	68fa      	ldr	r2, [r7, #12]
 80020f2:	4613      	mov	r3, r2
 80020f4:	009b      	lsls	r3, r3, #2
 80020f6:	4413      	add	r3, r2
 80020f8:	00db      	lsls	r3, r3, #3
 80020fa:	440b      	add	r3, r1
 80020fc:	335d      	adds	r3, #93	; 0x5d
 80020fe:	781b      	ldrb	r3, [r3, #0]
 8002100:	2b06      	cmp	r3, #6
 8002102:	d00a      	beq.n	800211a <HCD_HC_OUT_IRQHandler+0x604>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002104:	6879      	ldr	r1, [r7, #4]
 8002106:	68fa      	ldr	r2, [r7, #12]
 8002108:	4613      	mov	r3, r2
 800210a:	009b      	lsls	r3, r3, #2
 800210c:	4413      	add	r3, r2
 800210e:	00db      	lsls	r3, r3, #3
 8002110:	440b      	add	r3, r1
 8002112:	335d      	adds	r3, #93	; 0x5d
 8002114:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002116:	2b08      	cmp	r3, #8
 8002118:	d155      	bne.n	80021c6 <HCD_HC_OUT_IRQHandler+0x6b0>
      hhcd->hc[ch_num].ErrCnt++;
 800211a:	6879      	ldr	r1, [r7, #4]
 800211c:	68fa      	ldr	r2, [r7, #12]
 800211e:	4613      	mov	r3, r2
 8002120:	009b      	lsls	r3, r3, #2
 8002122:	4413      	add	r3, r2
 8002124:	00db      	lsls	r3, r3, #3
 8002126:	440b      	add	r3, r1
 8002128:	3358      	adds	r3, #88	; 0x58
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	1c59      	adds	r1, r3, #1
 800212e:	6878      	ldr	r0, [r7, #4]
 8002130:	68fa      	ldr	r2, [r7, #12]
 8002132:	4613      	mov	r3, r2
 8002134:	009b      	lsls	r3, r3, #2
 8002136:	4413      	add	r3, r2
 8002138:	00db      	lsls	r3, r3, #3
 800213a:	4403      	add	r3, r0
 800213c:	3358      	adds	r3, #88	; 0x58
 800213e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8002140:	6879      	ldr	r1, [r7, #4]
 8002142:	68fa      	ldr	r2, [r7, #12]
 8002144:	4613      	mov	r3, r2
 8002146:	009b      	lsls	r3, r3, #2
 8002148:	4413      	add	r3, r2
 800214a:	00db      	lsls	r3, r3, #3
 800214c:	440b      	add	r3, r1
 800214e:	3358      	adds	r3, #88	; 0x58
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	2b03      	cmp	r3, #3
 8002154:	d914      	bls.n	8002180 <HCD_HC_OUT_IRQHandler+0x66a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002156:	6879      	ldr	r1, [r7, #4]
 8002158:	68fa      	ldr	r2, [r7, #12]
 800215a:	4613      	mov	r3, r2
 800215c:	009b      	lsls	r3, r3, #2
 800215e:	4413      	add	r3, r2
 8002160:	00db      	lsls	r3, r3, #3
 8002162:	440b      	add	r3, r1
 8002164:	3358      	adds	r3, #88	; 0x58
 8002166:	2200      	movs	r2, #0
 8002168:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800216a:	6879      	ldr	r1, [r7, #4]
 800216c:	68fa      	ldr	r2, [r7, #12]
 800216e:	4613      	mov	r3, r2
 8002170:	009b      	lsls	r3, r3, #2
 8002172:	4413      	add	r3, r2
 8002174:	00db      	lsls	r3, r3, #3
 8002176:	440b      	add	r3, r1
 8002178:	335c      	adds	r3, #92	; 0x5c
 800217a:	2204      	movs	r2, #4
 800217c:	701a      	strb	r2, [r3, #0]
 800217e:	e009      	b.n	8002194 <HCD_HC_OUT_IRQHandler+0x67e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002180:	6879      	ldr	r1, [r7, #4]
 8002182:	68fa      	ldr	r2, [r7, #12]
 8002184:	4613      	mov	r3, r2
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	4413      	add	r3, r2
 800218a:	00db      	lsls	r3, r3, #3
 800218c:	440b      	add	r3, r1
 800218e:	335c      	adds	r3, #92	; 0x5c
 8002190:	2202      	movs	r2, #2
 8002192:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	015a      	lsls	r2, r3, #5
 8002198:	693b      	ldr	r3, [r7, #16]
 800219a:	4413      	add	r3, r2
 800219c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80021aa:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80021b2:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	015a      	lsls	r2, r3, #5
 80021b8:	693b      	ldr	r3, [r7, #16]
 80021ba:	4413      	add	r3, r2
 80021bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021c0:	461a      	mov	r2, r3
 80021c2:	68bb      	ldr	r3, [r7, #8]
 80021c4:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	015a      	lsls	r2, r3, #5
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	4413      	add	r3, r2
 80021ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021d2:	461a      	mov	r2, r3
 80021d4:	2302      	movs	r3, #2
 80021d6:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	b2d8      	uxtb	r0, r3
 80021dc:	6879      	ldr	r1, [r7, #4]
 80021de:	68fa      	ldr	r2, [r7, #12]
 80021e0:	4613      	mov	r3, r2
 80021e2:	009b      	lsls	r3, r3, #2
 80021e4:	4413      	add	r3, r2
 80021e6:	00db      	lsls	r3, r3, #3
 80021e8:	440b      	add	r3, r1
 80021ea:	335c      	adds	r3, #92	; 0x5c
 80021ec:	781b      	ldrb	r3, [r3, #0]
 80021ee:	461a      	mov	r2, r3
 80021f0:	4601      	mov	r1, r0
 80021f2:	6878      	ldr	r0, [r7, #4]
 80021f4:	f004 f908 	bl	8006408 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80021f8:	bf00      	nop
 80021fa:	3718      	adds	r7, #24
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}

08002200 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b08a      	sub	sp, #40	; 0x28
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800220e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002210:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	6a1b      	ldr	r3, [r3, #32]
 8002218:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 800221a:	69fb      	ldr	r3, [r7, #28]
 800221c:	f003 030f 	and.w	r3, r3, #15
 8002220:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8002222:	69fb      	ldr	r3, [r7, #28]
 8002224:	0c5b      	lsrs	r3, r3, #17
 8002226:	f003 030f 	and.w	r3, r3, #15
 800222a:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800222c:	69fb      	ldr	r3, [r7, #28]
 800222e:	091b      	lsrs	r3, r3, #4
 8002230:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002234:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	2b02      	cmp	r3, #2
 800223a:	d003      	beq.n	8002244 <HCD_RXQLVL_IRQHandler+0x44>
 800223c:	2b05      	cmp	r3, #5
 800223e:	f000 8082 	beq.w	8002346 <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8002242:	e083      	b.n	800234c <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8002244:	693b      	ldr	r3, [r7, #16]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d07f      	beq.n	800234a <HCD_RXQLVL_IRQHandler+0x14a>
 800224a:	6879      	ldr	r1, [r7, #4]
 800224c:	69ba      	ldr	r2, [r7, #24]
 800224e:	4613      	mov	r3, r2
 8002250:	009b      	lsls	r3, r3, #2
 8002252:	4413      	add	r3, r2
 8002254:	00db      	lsls	r3, r3, #3
 8002256:	440b      	add	r3, r1
 8002258:	3344      	adds	r3, #68	; 0x44
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d074      	beq.n	800234a <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6818      	ldr	r0, [r3, #0]
 8002264:	6879      	ldr	r1, [r7, #4]
 8002266:	69ba      	ldr	r2, [r7, #24]
 8002268:	4613      	mov	r3, r2
 800226a:	009b      	lsls	r3, r3, #2
 800226c:	4413      	add	r3, r2
 800226e:	00db      	lsls	r3, r3, #3
 8002270:	440b      	add	r3, r1
 8002272:	3344      	adds	r3, #68	; 0x44
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	693a      	ldr	r2, [r7, #16]
 8002278:	b292      	uxth	r2, r2
 800227a:	4619      	mov	r1, r3
 800227c:	f001 fdad 	bl	8003dda <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 8002280:	6879      	ldr	r1, [r7, #4]
 8002282:	69ba      	ldr	r2, [r7, #24]
 8002284:	4613      	mov	r3, r2
 8002286:	009b      	lsls	r3, r3, #2
 8002288:	4413      	add	r3, r2
 800228a:	00db      	lsls	r3, r3, #3
 800228c:	440b      	add	r3, r1
 800228e:	3344      	adds	r3, #68	; 0x44
 8002290:	681a      	ldr	r2, [r3, #0]
 8002292:	693b      	ldr	r3, [r7, #16]
 8002294:	18d1      	adds	r1, r2, r3
 8002296:	6878      	ldr	r0, [r7, #4]
 8002298:	69ba      	ldr	r2, [r7, #24]
 800229a:	4613      	mov	r3, r2
 800229c:	009b      	lsls	r3, r3, #2
 800229e:	4413      	add	r3, r2
 80022a0:	00db      	lsls	r3, r3, #3
 80022a2:	4403      	add	r3, r0
 80022a4:	3344      	adds	r3, #68	; 0x44
 80022a6:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 80022a8:	6879      	ldr	r1, [r7, #4]
 80022aa:	69ba      	ldr	r2, [r7, #24]
 80022ac:	4613      	mov	r3, r2
 80022ae:	009b      	lsls	r3, r3, #2
 80022b0:	4413      	add	r3, r2
 80022b2:	00db      	lsls	r3, r3, #3
 80022b4:	440b      	add	r3, r1
 80022b6:	334c      	adds	r3, #76	; 0x4c
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	18d1      	adds	r1, r2, r3
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	69ba      	ldr	r2, [r7, #24]
 80022c2:	4613      	mov	r3, r2
 80022c4:	009b      	lsls	r3, r3, #2
 80022c6:	4413      	add	r3, r2
 80022c8:	00db      	lsls	r3, r3, #3
 80022ca:	4403      	add	r3, r0
 80022cc:	334c      	adds	r3, #76	; 0x4c
 80022ce:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 80022d0:	69bb      	ldr	r3, [r7, #24]
 80022d2:	015a      	lsls	r2, r3, #5
 80022d4:	6a3b      	ldr	r3, [r7, #32]
 80022d6:	4413      	add	r3, r2
 80022d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022dc:	691a      	ldr	r2, [r3, #16]
 80022de:	4b1d      	ldr	r3, [pc, #116]	; (8002354 <HCD_RXQLVL_IRQHandler+0x154>)
 80022e0:	4013      	ands	r3, r2
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d031      	beq.n	800234a <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 80022e6:	69bb      	ldr	r3, [r7, #24]
 80022e8:	015a      	lsls	r2, r3, #5
 80022ea:	6a3b      	ldr	r3, [r7, #32]
 80022ec:	4413      	add	r3, r2
 80022ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80022fc:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002304:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002306:	69bb      	ldr	r3, [r7, #24]
 8002308:	015a      	lsls	r2, r3, #5
 800230a:	6a3b      	ldr	r3, [r7, #32]
 800230c:	4413      	add	r3, r2
 800230e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002312:	461a      	mov	r2, r3
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 8002318:	6879      	ldr	r1, [r7, #4]
 800231a:	69ba      	ldr	r2, [r7, #24]
 800231c:	4613      	mov	r3, r2
 800231e:	009b      	lsls	r3, r3, #2
 8002320:	4413      	add	r3, r2
 8002322:	00db      	lsls	r3, r3, #3
 8002324:	440b      	add	r3, r1
 8002326:	3350      	adds	r3, #80	; 0x50
 8002328:	781b      	ldrb	r3, [r3, #0]
 800232a:	f083 0301 	eor.w	r3, r3, #1
 800232e:	b2d8      	uxtb	r0, r3
 8002330:	6879      	ldr	r1, [r7, #4]
 8002332:	69ba      	ldr	r2, [r7, #24]
 8002334:	4613      	mov	r3, r2
 8002336:	009b      	lsls	r3, r3, #2
 8002338:	4413      	add	r3, r2
 800233a:	00db      	lsls	r3, r3, #3
 800233c:	440b      	add	r3, r1
 800233e:	3350      	adds	r3, #80	; 0x50
 8002340:	4602      	mov	r2, r0
 8002342:	701a      	strb	r2, [r3, #0]
      break;
 8002344:	e001      	b.n	800234a <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 8002346:	bf00      	nop
 8002348:	e000      	b.n	800234c <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 800234a:	bf00      	nop
  }
}
 800234c:	bf00      	nop
 800234e:	3728      	adds	r7, #40	; 0x28
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}
 8002354:	1ff80000 	.word	0x1ff80000

08002358 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b086      	sub	sp, #24
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8002374:	693b      	ldr	r3, [r7, #16]
 8002376:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800237e:	68bb      	ldr	r3, [r7, #8]
 8002380:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002384:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	f003 0302 	and.w	r3, r3, #2
 800238c:	2b02      	cmp	r3, #2
 800238e:	d113      	bne.n	80023b8 <HCD_Port_IRQHandler+0x60>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	f003 0301 	and.w	r3, r3, #1
 8002396:	2b01      	cmp	r3, #1
 8002398:	d10a      	bne.n	80023b0 <HCD_Port_IRQHandler+0x58>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	699a      	ldr	r2, [r3, #24]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 80023a8:	619a      	str	r2, [r3, #24]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80023aa:	6878      	ldr	r0, [r7, #4]
 80023ac:	f004 f810 	bl	80063d0 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	f043 0302 	orr.w	r3, r3, #2
 80023b6:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	f003 0308 	and.w	r3, r3, #8
 80023be:	2b08      	cmp	r3, #8
 80023c0:	d147      	bne.n	8002452 <HCD_Port_IRQHandler+0xfa>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	f043 0308 	orr.w	r3, r3, #8
 80023c8:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	f003 0304 	and.w	r3, r3, #4
 80023d0:	2b04      	cmp	r3, #4
 80023d2:	d129      	bne.n	8002428 <HCD_Port_IRQHandler+0xd0>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	699b      	ldr	r3, [r3, #24]
 80023d8:	2b02      	cmp	r3, #2
 80023da:	d113      	bne.n	8002404 <HCD_Port_IRQHandler+0xac>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80023e2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80023e6:	d106      	bne.n	80023f6 <HCD_Port_IRQHandler+0x9e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2102      	movs	r1, #2
 80023ee:	4618      	mov	r0, r3
 80023f0:	f001 fe2e 	bl	8004050 <USB_InitFSLSPClkSel>
 80023f4:	e011      	b.n	800241a <HCD_Port_IRQHandler+0xc2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	2101      	movs	r1, #1
 80023fc:	4618      	mov	r0, r3
 80023fe:	f001 fe27 	bl	8004050 <USB_InitFSLSPClkSel>
 8002402:	e00a      	b.n	800241a <HCD_Port_IRQHandler+0xc2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	68db      	ldr	r3, [r3, #12]
 8002408:	2b01      	cmp	r3, #1
 800240a:	d106      	bne.n	800241a <HCD_Port_IRQHandler+0xc2>
        {
          USBx_HOST->HFIR = 60000U;
 800240c:	693b      	ldr	r3, [r7, #16]
 800240e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002412:	461a      	mov	r2, r3
 8002414:	f64e 2360 	movw	r3, #60000	; 0xea60
 8002418:	6053      	str	r3, [r2, #4]
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800241a:	6878      	ldr	r0, [r7, #4]
 800241c:	f004 f802 	bl	8006424 <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 8002420:	6878      	ldr	r0, [r7, #4]
 8002422:	f003 ffd5 	bl	80063d0 <HAL_HCD_Connect_Callback>
 8002426:	e014      	b.n	8002452 <HCD_Port_IRQHandler+0xfa>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8002428:	6878      	ldr	r0, [r7, #4]
 800242a:	f004 f809 	bl	8006440 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800242e:	693b      	ldr	r3, [r7, #16]
 8002430:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	693a      	ldr	r2, [r7, #16]
 8002438:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800243c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002440:	6013      	str	r3, [r2, #0]
                      USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	699a      	ldr	r2, [r3, #24]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002450:	619a      	str	r2, [r3, #24]
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	f003 0320 	and.w	r3, r3, #32
 8002458:	2b20      	cmp	r3, #32
 800245a:	d103      	bne.n	8002464 <HCD_Port_IRQHandler+0x10c>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	f043 0320 	orr.w	r3, r3, #32
 8002462:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8002464:	693b      	ldr	r3, [r7, #16]
 8002466:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800246a:	461a      	mov	r2, r3
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	6013      	str	r3, [r2, #0]
}
 8002470:	bf00      	nop
 8002472:	3718      	adds	r7, #24
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}

08002478 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b084      	sub	sp, #16
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d101      	bne.n	800248a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e10f      	b.n	80026aa <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002490:	b2db      	uxtb	r3, r3
 8002492:	2b00      	cmp	r3, #0
 8002494:	d106      	bne.n	80024a4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2200      	movs	r2, #0
 800249a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	f003 fd40 	bl	8005f24 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2224      	movs	r2, #36	; 0x24
 80024a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f022 0201 	bic.w	r2, r2, #1
 80024ba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80024bc:	f001 f9ac 	bl	8003818 <HAL_RCC_GetPCLK1Freq>
 80024c0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	4a7b      	ldr	r2, [pc, #492]	; (80026b4 <HAL_I2C_Init+0x23c>)
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d807      	bhi.n	80024dc <HAL_I2C_Init+0x64>
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	4a7a      	ldr	r2, [pc, #488]	; (80026b8 <HAL_I2C_Init+0x240>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	bf94      	ite	ls
 80024d4:	2301      	movls	r3, #1
 80024d6:	2300      	movhi	r3, #0
 80024d8:	b2db      	uxtb	r3, r3
 80024da:	e006      	b.n	80024ea <HAL_I2C_Init+0x72>
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	4a77      	ldr	r2, [pc, #476]	; (80026bc <HAL_I2C_Init+0x244>)
 80024e0:	4293      	cmp	r3, r2
 80024e2:	bf94      	ite	ls
 80024e4:	2301      	movls	r3, #1
 80024e6:	2300      	movhi	r3, #0
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e0db      	b.n	80026aa <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	4a72      	ldr	r2, [pc, #456]	; (80026c0 <HAL_I2C_Init+0x248>)
 80024f6:	fba2 2303 	umull	r2, r3, r2, r3
 80024fa:	0c9b      	lsrs	r3, r3, #18
 80024fc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	68ba      	ldr	r2, [r7, #8]
 800250e:	430a      	orrs	r2, r1
 8002510:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	6a1b      	ldr	r3, [r3, #32]
 8002518:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	4a64      	ldr	r2, [pc, #400]	; (80026b4 <HAL_I2C_Init+0x23c>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d802      	bhi.n	800252c <HAL_I2C_Init+0xb4>
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	3301      	adds	r3, #1
 800252a:	e009      	b.n	8002540 <HAL_I2C_Init+0xc8>
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002532:	fb02 f303 	mul.w	r3, r2, r3
 8002536:	4a63      	ldr	r2, [pc, #396]	; (80026c4 <HAL_I2C_Init+0x24c>)
 8002538:	fba2 2303 	umull	r2, r3, r2, r3
 800253c:	099b      	lsrs	r3, r3, #6
 800253e:	3301      	adds	r3, #1
 8002540:	687a      	ldr	r2, [r7, #4]
 8002542:	6812      	ldr	r2, [r2, #0]
 8002544:	430b      	orrs	r3, r1
 8002546:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	69db      	ldr	r3, [r3, #28]
 800254e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002552:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	4956      	ldr	r1, [pc, #344]	; (80026b4 <HAL_I2C_Init+0x23c>)
 800255c:	428b      	cmp	r3, r1
 800255e:	d80d      	bhi.n	800257c <HAL_I2C_Init+0x104>
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	1e59      	subs	r1, r3, #1
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	005b      	lsls	r3, r3, #1
 800256a:	fbb1 f3f3 	udiv	r3, r1, r3
 800256e:	3301      	adds	r3, #1
 8002570:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002574:	2b04      	cmp	r3, #4
 8002576:	bf38      	it	cc
 8002578:	2304      	movcc	r3, #4
 800257a:	e04f      	b.n	800261c <HAL_I2C_Init+0x1a4>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d111      	bne.n	80025a8 <HAL_I2C_Init+0x130>
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	1e58      	subs	r0, r3, #1
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6859      	ldr	r1, [r3, #4]
 800258c:	460b      	mov	r3, r1
 800258e:	005b      	lsls	r3, r3, #1
 8002590:	440b      	add	r3, r1
 8002592:	fbb0 f3f3 	udiv	r3, r0, r3
 8002596:	3301      	adds	r3, #1
 8002598:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800259c:	2b00      	cmp	r3, #0
 800259e:	bf0c      	ite	eq
 80025a0:	2301      	moveq	r3, #1
 80025a2:	2300      	movne	r3, #0
 80025a4:	b2db      	uxtb	r3, r3
 80025a6:	e012      	b.n	80025ce <HAL_I2C_Init+0x156>
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	1e58      	subs	r0, r3, #1
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6859      	ldr	r1, [r3, #4]
 80025b0:	460b      	mov	r3, r1
 80025b2:	009b      	lsls	r3, r3, #2
 80025b4:	440b      	add	r3, r1
 80025b6:	0099      	lsls	r1, r3, #2
 80025b8:	440b      	add	r3, r1
 80025ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80025be:	3301      	adds	r3, #1
 80025c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	bf0c      	ite	eq
 80025c8:	2301      	moveq	r3, #1
 80025ca:	2300      	movne	r3, #0
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d001      	beq.n	80025d6 <HAL_I2C_Init+0x15e>
 80025d2:	2301      	movs	r3, #1
 80025d4:	e022      	b.n	800261c <HAL_I2C_Init+0x1a4>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d10e      	bne.n	80025fc <HAL_I2C_Init+0x184>
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	1e58      	subs	r0, r3, #1
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6859      	ldr	r1, [r3, #4]
 80025e6:	460b      	mov	r3, r1
 80025e8:	005b      	lsls	r3, r3, #1
 80025ea:	440b      	add	r3, r1
 80025ec:	fbb0 f3f3 	udiv	r3, r0, r3
 80025f0:	3301      	adds	r3, #1
 80025f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80025fa:	e00f      	b.n	800261c <HAL_I2C_Init+0x1a4>
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	1e58      	subs	r0, r3, #1
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6859      	ldr	r1, [r3, #4]
 8002604:	460b      	mov	r3, r1
 8002606:	009b      	lsls	r3, r3, #2
 8002608:	440b      	add	r3, r1
 800260a:	0099      	lsls	r1, r3, #2
 800260c:	440b      	add	r3, r1
 800260e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002612:	3301      	adds	r3, #1
 8002614:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002618:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800261c:	6879      	ldr	r1, [r7, #4]
 800261e:	6809      	ldr	r1, [r1, #0]
 8002620:	4313      	orrs	r3, r2
 8002622:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	69da      	ldr	r2, [r3, #28]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6a1b      	ldr	r3, [r3, #32]
 8002636:	431a      	orrs	r2, r3
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	430a      	orrs	r2, r1
 800263e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	689b      	ldr	r3, [r3, #8]
 8002646:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800264a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800264e:	687a      	ldr	r2, [r7, #4]
 8002650:	6911      	ldr	r1, [r2, #16]
 8002652:	687a      	ldr	r2, [r7, #4]
 8002654:	68d2      	ldr	r2, [r2, #12]
 8002656:	4311      	orrs	r1, r2
 8002658:	687a      	ldr	r2, [r7, #4]
 800265a:	6812      	ldr	r2, [r2, #0]
 800265c:	430b      	orrs	r3, r1
 800265e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	68db      	ldr	r3, [r3, #12]
 8002666:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	695a      	ldr	r2, [r3, #20]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	699b      	ldr	r3, [r3, #24]
 8002672:	431a      	orrs	r2, r3
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	430a      	orrs	r2, r1
 800267a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f042 0201 	orr.w	r2, r2, #1
 800268a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2200      	movs	r2, #0
 8002690:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2220      	movs	r2, #32
 8002696:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2200      	movs	r2, #0
 800269e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2200      	movs	r2, #0
 80026a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80026a8:	2300      	movs	r3, #0
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3710      	adds	r7, #16
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	000186a0 	.word	0x000186a0
 80026b8:	001e847f 	.word	0x001e847f
 80026bc:	003d08ff 	.word	0x003d08ff
 80026c0:	431bde83 	.word	0x431bde83
 80026c4:	10624dd3 	.word	0x10624dd3

080026c8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b088      	sub	sp, #32
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d101      	bne.n	80026da <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	e128      	b.n	800292c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d109      	bne.n	80026fa <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2200      	movs	r2, #0
 80026ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	4a90      	ldr	r2, [pc, #576]	; (8002934 <HAL_I2S_Init+0x26c>)
 80026f2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80026f4:	6878      	ldr	r0, [r7, #4]
 80026f6:	f003 fc5d 	bl	8005fb4 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2202      	movs	r2, #2
 80026fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	69db      	ldr	r3, [r3, #28]
 8002708:	687a      	ldr	r2, [r7, #4]
 800270a:	6812      	ldr	r2, [r2, #0]
 800270c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002710:	f023 030f 	bic.w	r3, r3, #15
 8002714:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	2202      	movs	r2, #2
 800271c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	695b      	ldr	r3, [r3, #20]
 8002722:	2b02      	cmp	r3, #2
 8002724:	d060      	beq.n	80027e8 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	68db      	ldr	r3, [r3, #12]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d102      	bne.n	8002734 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800272e:	2310      	movs	r3, #16
 8002730:	617b      	str	r3, [r7, #20]
 8002732:	e001      	b.n	8002738 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002734:	2320      	movs	r3, #32
 8002736:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	2b20      	cmp	r3, #32
 800273e:	d802      	bhi.n	8002746 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	005b      	lsls	r3, r3, #1
 8002744:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8002746:	2001      	movs	r0, #1
 8002748:	f001 f95c 	bl	8003a04 <HAL_RCCEx_GetPeriphCLKFreq>
 800274c:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	691b      	ldr	r3, [r3, #16]
 8002752:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002756:	d125      	bne.n	80027a4 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	68db      	ldr	r3, [r3, #12]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d010      	beq.n	8002782 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	009b      	lsls	r3, r3, #2
 8002764:	68fa      	ldr	r2, [r7, #12]
 8002766:	fbb2 f2f3 	udiv	r2, r2, r3
 800276a:	4613      	mov	r3, r2
 800276c:	009b      	lsls	r3, r3, #2
 800276e:	4413      	add	r3, r2
 8002770:	005b      	lsls	r3, r3, #1
 8002772:	461a      	mov	r2, r3
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	695b      	ldr	r3, [r3, #20]
 8002778:	fbb2 f3f3 	udiv	r3, r2, r3
 800277c:	3305      	adds	r3, #5
 800277e:	613b      	str	r3, [r7, #16]
 8002780:	e01f      	b.n	80027c2 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	00db      	lsls	r3, r3, #3
 8002786:	68fa      	ldr	r2, [r7, #12]
 8002788:	fbb2 f2f3 	udiv	r2, r2, r3
 800278c:	4613      	mov	r3, r2
 800278e:	009b      	lsls	r3, r3, #2
 8002790:	4413      	add	r3, r2
 8002792:	005b      	lsls	r3, r3, #1
 8002794:	461a      	mov	r2, r3
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	695b      	ldr	r3, [r3, #20]
 800279a:	fbb2 f3f3 	udiv	r3, r2, r3
 800279e:	3305      	adds	r3, #5
 80027a0:	613b      	str	r3, [r7, #16]
 80027a2:	e00e      	b.n	80027c2 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80027a4:	68fa      	ldr	r2, [r7, #12]
 80027a6:	697b      	ldr	r3, [r7, #20]
 80027a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80027ac:	4613      	mov	r3, r2
 80027ae:	009b      	lsls	r3, r3, #2
 80027b0:	4413      	add	r3, r2
 80027b2:	005b      	lsls	r3, r3, #1
 80027b4:	461a      	mov	r2, r3
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	695b      	ldr	r3, [r3, #20]
 80027ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80027be:	3305      	adds	r3, #5
 80027c0:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80027c2:	693b      	ldr	r3, [r7, #16]
 80027c4:	4a5c      	ldr	r2, [pc, #368]	; (8002938 <HAL_I2S_Init+0x270>)
 80027c6:	fba2 2303 	umull	r2, r3, r2, r3
 80027ca:	08db      	lsrs	r3, r3, #3
 80027cc:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	f003 0301 	and.w	r3, r3, #1
 80027d4:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80027d6:	693a      	ldr	r2, [r7, #16]
 80027d8:	69bb      	ldr	r3, [r7, #24]
 80027da:	1ad3      	subs	r3, r2, r3
 80027dc:	085b      	lsrs	r3, r3, #1
 80027de:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80027e0:	69bb      	ldr	r3, [r7, #24]
 80027e2:	021b      	lsls	r3, r3, #8
 80027e4:	61bb      	str	r3, [r7, #24]
 80027e6:	e003      	b.n	80027f0 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80027e8:	2302      	movs	r3, #2
 80027ea:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80027ec:	2300      	movs	r3, #0
 80027ee:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80027f0:	69fb      	ldr	r3, [r7, #28]
 80027f2:	2b01      	cmp	r3, #1
 80027f4:	d902      	bls.n	80027fc <HAL_I2S_Init+0x134>
 80027f6:	69fb      	ldr	r3, [r7, #28]
 80027f8:	2bff      	cmp	r3, #255	; 0xff
 80027fa:	d907      	bls.n	800280c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002800:	f043 0210 	orr.w	r2, r3, #16
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	e08f      	b.n	800292c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	691a      	ldr	r2, [r3, #16]
 8002810:	69bb      	ldr	r3, [r7, #24]
 8002812:	ea42 0103 	orr.w	r1, r2, r3
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	69fa      	ldr	r2, [r7, #28]
 800281c:	430a      	orrs	r2, r1
 800281e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	69db      	ldr	r3, [r3, #28]
 8002826:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800282a:	f023 030f 	bic.w	r3, r3, #15
 800282e:	687a      	ldr	r2, [r7, #4]
 8002830:	6851      	ldr	r1, [r2, #4]
 8002832:	687a      	ldr	r2, [r7, #4]
 8002834:	6892      	ldr	r2, [r2, #8]
 8002836:	4311      	orrs	r1, r2
 8002838:	687a      	ldr	r2, [r7, #4]
 800283a:	68d2      	ldr	r2, [r2, #12]
 800283c:	4311      	orrs	r1, r2
 800283e:	687a      	ldr	r2, [r7, #4]
 8002840:	6992      	ldr	r2, [r2, #24]
 8002842:	430a      	orrs	r2, r1
 8002844:	431a      	orrs	r2, r3
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800284e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6a1b      	ldr	r3, [r3, #32]
 8002854:	2b01      	cmp	r3, #1
 8002856:	d161      	bne.n	800291c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	4a38      	ldr	r2, [pc, #224]	; (800293c <HAL_I2S_Init+0x274>)
 800285c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a37      	ldr	r2, [pc, #220]	; (8002940 <HAL_I2S_Init+0x278>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d101      	bne.n	800286c <HAL_I2S_Init+0x1a4>
 8002868:	4b36      	ldr	r3, [pc, #216]	; (8002944 <HAL_I2S_Init+0x27c>)
 800286a:	e001      	b.n	8002870 <HAL_I2S_Init+0x1a8>
 800286c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002870:	69db      	ldr	r3, [r3, #28]
 8002872:	687a      	ldr	r2, [r7, #4]
 8002874:	6812      	ldr	r2, [r2, #0]
 8002876:	4932      	ldr	r1, [pc, #200]	; (8002940 <HAL_I2S_Init+0x278>)
 8002878:	428a      	cmp	r2, r1
 800287a:	d101      	bne.n	8002880 <HAL_I2S_Init+0x1b8>
 800287c:	4a31      	ldr	r2, [pc, #196]	; (8002944 <HAL_I2S_Init+0x27c>)
 800287e:	e001      	b.n	8002884 <HAL_I2S_Init+0x1bc>
 8002880:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8002884:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002888:	f023 030f 	bic.w	r3, r3, #15
 800288c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a2b      	ldr	r2, [pc, #172]	; (8002940 <HAL_I2S_Init+0x278>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d101      	bne.n	800289c <HAL_I2S_Init+0x1d4>
 8002898:	4b2a      	ldr	r3, [pc, #168]	; (8002944 <HAL_I2S_Init+0x27c>)
 800289a:	e001      	b.n	80028a0 <HAL_I2S_Init+0x1d8>
 800289c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80028a0:	2202      	movs	r2, #2
 80028a2:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a25      	ldr	r2, [pc, #148]	; (8002940 <HAL_I2S_Init+0x278>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d101      	bne.n	80028b2 <HAL_I2S_Init+0x1ea>
 80028ae:	4b25      	ldr	r3, [pc, #148]	; (8002944 <HAL_I2S_Init+0x27c>)
 80028b0:	e001      	b.n	80028b6 <HAL_I2S_Init+0x1ee>
 80028b2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80028b6:	69db      	ldr	r3, [r3, #28]
 80028b8:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80028c2:	d003      	beq.n	80028cc <HAL_I2S_Init+0x204>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d103      	bne.n	80028d4 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80028cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80028d0:	613b      	str	r3, [r7, #16]
 80028d2:	e001      	b.n	80028d8 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80028d4:	2300      	movs	r3, #0
 80028d6:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 80028d8:	693b      	ldr	r3, [r7, #16]
 80028da:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	689b      	ldr	r3, [r3, #8]
 80028e0:	b299      	uxth	r1, r3
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	68db      	ldr	r3, [r3, #12]
 80028e6:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	699b      	ldr	r3, [r3, #24]
 80028ec:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 80028ee:	4303      	orrs	r3, r0
 80028f0:	b29b      	uxth	r3, r3
 80028f2:	430b      	orrs	r3, r1
 80028f4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 80028f6:	4313      	orrs	r3, r2
 80028f8:	b29a      	uxth	r2, r3
 80028fa:	897b      	ldrh	r3, [r7, #10]
 80028fc:	4313      	orrs	r3, r2
 80028fe:	b29b      	uxth	r3, r3
 8002900:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002904:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4a0d      	ldr	r2, [pc, #52]	; (8002940 <HAL_I2S_Init+0x278>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d101      	bne.n	8002914 <HAL_I2S_Init+0x24c>
 8002910:	4b0c      	ldr	r3, [pc, #48]	; (8002944 <HAL_I2S_Init+0x27c>)
 8002912:	e001      	b.n	8002918 <HAL_I2S_Init+0x250>
 8002914:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002918:	897a      	ldrh	r2, [r7, #10]
 800291a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2200      	movs	r2, #0
 8002920:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2201      	movs	r2, #1
 8002926:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 800292a:	2300      	movs	r3, #0
}
 800292c:	4618      	mov	r0, r3
 800292e:	3720      	adds	r7, #32
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}
 8002934:	08002a3f 	.word	0x08002a3f
 8002938:	cccccccd 	.word	0xcccccccd
 800293c:	08002b55 	.word	0x08002b55
 8002940:	40003800 	.word	0x40003800
 8002944:	40003400 	.word	0x40003400

08002948 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002948:	b480      	push	{r7}
 800294a:	b083      	sub	sp, #12
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8002950:	bf00      	nop
 8002952:	370c      	adds	r7, #12
 8002954:	46bd      	mov	sp, r7
 8002956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295a:	4770      	bx	lr

0800295c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800295c:	b480      	push	{r7}
 800295e:	b083      	sub	sp, #12
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8002964:	bf00      	nop
 8002966:	370c      	adds	r7, #12
 8002968:	46bd      	mov	sp, r7
 800296a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296e:	4770      	bx	lr

08002970 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002970:	b480      	push	{r7}
 8002972:	b083      	sub	sp, #12
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002978:	bf00      	nop
 800297a:	370c      	adds	r7, #12
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr

08002984 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b082      	sub	sp, #8
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002990:	881a      	ldrh	r2, [r3, #0]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800299c:	1c9a      	adds	r2, r3, #2
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029a6:	b29b      	uxth	r3, r3
 80029a8:	3b01      	subs	r3, #1
 80029aa:	b29a      	uxth	r2, r3
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029b4:	b29b      	uxth	r3, r3
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d10e      	bne.n	80029d8 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	685a      	ldr	r2, [r3, #4]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80029c8:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2201      	movs	r2, #1
 80029ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80029d2:	6878      	ldr	r0, [r7, #4]
 80029d4:	f7ff ffb8 	bl	8002948 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80029d8:	bf00      	nop
 80029da:	3708      	adds	r7, #8
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}

080029e0 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b082      	sub	sp, #8
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	68da      	ldr	r2, [r3, #12]
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029f2:	b292      	uxth	r2, r2
 80029f4:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029fa:	1c9a      	adds	r2, r3, #2
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002a04:	b29b      	uxth	r3, r3
 8002a06:	3b01      	subs	r3, #1
 8002a08:	b29a      	uxth	r2, r3
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002a12:	b29b      	uxth	r3, r3
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d10e      	bne.n	8002a36 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	685a      	ldr	r2, [r3, #4]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002a26:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8002a30:	6878      	ldr	r0, [r7, #4]
 8002a32:	f7ff ff93 	bl	800295c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002a36:	bf00      	nop
 8002a38:	3708      	adds	r7, #8
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}

08002a3e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002a3e:	b580      	push	{r7, lr}
 8002a40:	b086      	sub	sp, #24
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a54:	b2db      	uxtb	r3, r3
 8002a56:	2b04      	cmp	r3, #4
 8002a58:	d13a      	bne.n	8002ad0 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8002a5a:	697b      	ldr	r3, [r7, #20]
 8002a5c:	f003 0301 	and.w	r3, r3, #1
 8002a60:	2b01      	cmp	r3, #1
 8002a62:	d109      	bne.n	8002a78 <I2S_IRQHandler+0x3a>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a6e:	2b40      	cmp	r3, #64	; 0x40
 8002a70:	d102      	bne.n	8002a78 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8002a72:	6878      	ldr	r0, [r7, #4]
 8002a74:	f7ff ffb4 	bl	80029e0 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a7e:	2b40      	cmp	r3, #64	; 0x40
 8002a80:	d126      	bne.n	8002ad0 <I2S_IRQHandler+0x92>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	f003 0320 	and.w	r3, r3, #32
 8002a8c:	2b20      	cmp	r3, #32
 8002a8e:	d11f      	bne.n	8002ad0 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	685a      	ldr	r2, [r3, #4]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002a9e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	613b      	str	r3, [r7, #16]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	68db      	ldr	r3, [r3, #12]
 8002aaa:	613b      	str	r3, [r7, #16]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	689b      	ldr	r3, [r3, #8]
 8002ab2:	613b      	str	r3, [r7, #16]
 8002ab4:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2201      	movs	r2, #1
 8002aba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ac2:	f043 0202 	orr.w	r2, r3, #2
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	f7ff ff50 	bl	8002970 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	2b03      	cmp	r3, #3
 8002ada:	d136      	bne.n	8002b4a <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002adc:	697b      	ldr	r3, [r7, #20]
 8002ade:	f003 0302 	and.w	r3, r3, #2
 8002ae2:	2b02      	cmp	r3, #2
 8002ae4:	d109      	bne.n	8002afa <I2S_IRQHandler+0xbc>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002af0:	2b80      	cmp	r3, #128	; 0x80
 8002af2:	d102      	bne.n	8002afa <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8002af4:	6878      	ldr	r0, [r7, #4]
 8002af6:	f7ff ff45 	bl	8002984 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	f003 0308 	and.w	r3, r3, #8
 8002b00:	2b08      	cmp	r3, #8
 8002b02:	d122      	bne.n	8002b4a <I2S_IRQHandler+0x10c>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	f003 0320 	and.w	r3, r3, #32
 8002b0e:	2b20      	cmp	r3, #32
 8002b10:	d11b      	bne.n	8002b4a <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	685a      	ldr	r2, [r3, #4]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002b20:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002b22:	2300      	movs	r3, #0
 8002b24:	60fb      	str	r3, [r7, #12]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	60fb      	str	r3, [r7, #12]
 8002b2e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2201      	movs	r2, #1
 8002b34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b3c:	f043 0204 	orr.w	r2, r3, #4
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	f7ff ff13 	bl	8002970 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002b4a:	bf00      	nop
 8002b4c:	3718      	adds	r7, #24
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
	...

08002b54 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b088      	sub	sp, #32
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4aa2      	ldr	r2, [pc, #648]	; (8002df4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d101      	bne.n	8002b72 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8002b6e:	4ba2      	ldr	r3, [pc, #648]	; (8002df8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002b70:	e001      	b.n	8002b76 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8002b72:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a9b      	ldr	r2, [pc, #620]	; (8002df4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d101      	bne.n	8002b90 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8002b8c:	4b9a      	ldr	r3, [pc, #616]	; (8002df8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002b8e:	e001      	b.n	8002b94 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8002b90:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ba0:	d004      	beq.n	8002bac <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	f040 8099 	bne.w	8002cde <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	f003 0302 	and.w	r3, r3, #2
 8002bb2:	2b02      	cmp	r3, #2
 8002bb4:	d107      	bne.n	8002bc6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d002      	beq.n	8002bc6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8002bc0:	6878      	ldr	r0, [r7, #4]
 8002bc2:	f000 f925 	bl	8002e10 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8002bc6:	69bb      	ldr	r3, [r7, #24]
 8002bc8:	f003 0301 	and.w	r3, r3, #1
 8002bcc:	2b01      	cmp	r3, #1
 8002bce:	d107      	bne.n	8002be0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8002bd0:	693b      	ldr	r3, [r7, #16]
 8002bd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d002      	beq.n	8002be0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8002bda:	6878      	ldr	r0, [r7, #4]
 8002bdc:	f000 f9c8 	bl	8002f70 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002be0:	69bb      	ldr	r3, [r7, #24]
 8002be2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002be6:	2b40      	cmp	r3, #64	; 0x40
 8002be8:	d13a      	bne.n	8002c60 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8002bea:	693b      	ldr	r3, [r7, #16]
 8002bec:	f003 0320 	and.w	r3, r3, #32
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d035      	beq.n	8002c60 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a7e      	ldr	r2, [pc, #504]	; (8002df4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d101      	bne.n	8002c02 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8002bfe:	4b7e      	ldr	r3, [pc, #504]	; (8002df8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002c00:	e001      	b.n	8002c06 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8002c02:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002c06:	685a      	ldr	r2, [r3, #4]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4979      	ldr	r1, [pc, #484]	; (8002df4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002c0e:	428b      	cmp	r3, r1
 8002c10:	d101      	bne.n	8002c16 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8002c12:	4b79      	ldr	r3, [pc, #484]	; (8002df8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002c14:	e001      	b.n	8002c1a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8002c16:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002c1a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002c1e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	685a      	ldr	r2, [r3, #4]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002c2e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002c30:	2300      	movs	r3, #0
 8002c32:	60fb      	str	r3, [r7, #12]
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	68db      	ldr	r3, [r3, #12]
 8002c3a:	60fb      	str	r3, [r7, #12]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	689b      	ldr	r3, [r3, #8]
 8002c42:	60fb      	str	r3, [r7, #12]
 8002c44:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2201      	movs	r2, #1
 8002c4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c52:	f043 0202 	orr.w	r2, r3, #2
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	f7ff fe88 	bl	8002970 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002c60:	69fb      	ldr	r3, [r7, #28]
 8002c62:	f003 0308 	and.w	r3, r3, #8
 8002c66:	2b08      	cmp	r3, #8
 8002c68:	f040 80be 	bne.w	8002de8 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8002c6c:	697b      	ldr	r3, [r7, #20]
 8002c6e:	f003 0320 	and.w	r3, r3, #32
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	f000 80b8 	beq.w	8002de8 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	685a      	ldr	r2, [r3, #4]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002c86:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a59      	ldr	r2, [pc, #356]	; (8002df4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d101      	bne.n	8002c96 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8002c92:	4b59      	ldr	r3, [pc, #356]	; (8002df8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002c94:	e001      	b.n	8002c9a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8002c96:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002c9a:	685a      	ldr	r2, [r3, #4]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4954      	ldr	r1, [pc, #336]	; (8002df4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002ca2:	428b      	cmp	r3, r1
 8002ca4:	d101      	bne.n	8002caa <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8002ca6:	4b54      	ldr	r3, [pc, #336]	; (8002df8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002ca8:	e001      	b.n	8002cae <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8002caa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002cae:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002cb2:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	60bb      	str	r3, [r7, #8]
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	60bb      	str	r3, [r7, #8]
 8002cc0:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2201      	movs	r2, #1
 8002cc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cce:	f043 0204 	orr.w	r2, r3, #4
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f7ff fe4a 	bl	8002970 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002cdc:	e084      	b.n	8002de8 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8002cde:	69bb      	ldr	r3, [r7, #24]
 8002ce0:	f003 0302 	and.w	r3, r3, #2
 8002ce4:	2b02      	cmp	r3, #2
 8002ce6:	d107      	bne.n	8002cf8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8002ce8:	693b      	ldr	r3, [r7, #16]
 8002cea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d002      	beq.n	8002cf8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8002cf2:	6878      	ldr	r0, [r7, #4]
 8002cf4:	f000 f8be 	bl	8002e74 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8002cf8:	69fb      	ldr	r3, [r7, #28]
 8002cfa:	f003 0301 	and.w	r3, r3, #1
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d107      	bne.n	8002d12 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8002d02:	697b      	ldr	r3, [r7, #20]
 8002d04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d002      	beq.n	8002d12 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8002d0c:	6878      	ldr	r0, [r7, #4]
 8002d0e:	f000 f8fd 	bl	8002f0c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002d12:	69fb      	ldr	r3, [r7, #28]
 8002d14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d18:	2b40      	cmp	r3, #64	; 0x40
 8002d1a:	d12f      	bne.n	8002d7c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	f003 0320 	and.w	r3, r3, #32
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d02a      	beq.n	8002d7c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	685a      	ldr	r2, [r3, #4]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002d34:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a2e      	ldr	r2, [pc, #184]	; (8002df4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d101      	bne.n	8002d44 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8002d40:	4b2d      	ldr	r3, [pc, #180]	; (8002df8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002d42:	e001      	b.n	8002d48 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8002d44:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002d48:	685a      	ldr	r2, [r3, #4]
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4929      	ldr	r1, [pc, #164]	; (8002df4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002d50:	428b      	cmp	r3, r1
 8002d52:	d101      	bne.n	8002d58 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8002d54:	4b28      	ldr	r3, [pc, #160]	; (8002df8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002d56:	e001      	b.n	8002d5c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8002d58:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002d5c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002d60:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2201      	movs	r2, #1
 8002d66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d6e:	f043 0202 	orr.w	r2, r3, #2
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002d76:	6878      	ldr	r0, [r7, #4]
 8002d78:	f7ff fdfa 	bl	8002970 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002d7c:	69bb      	ldr	r3, [r7, #24]
 8002d7e:	f003 0308 	and.w	r3, r3, #8
 8002d82:	2b08      	cmp	r3, #8
 8002d84:	d131      	bne.n	8002dea <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	f003 0320 	and.w	r3, r3, #32
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d02c      	beq.n	8002dea <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a17      	ldr	r2, [pc, #92]	; (8002df4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d101      	bne.n	8002d9e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8002d9a:	4b17      	ldr	r3, [pc, #92]	; (8002df8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002d9c:	e001      	b.n	8002da2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8002d9e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002da2:	685a      	ldr	r2, [r3, #4]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4912      	ldr	r1, [pc, #72]	; (8002df4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002daa:	428b      	cmp	r3, r1
 8002dac:	d101      	bne.n	8002db2 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8002dae:	4b12      	ldr	r3, [pc, #72]	; (8002df8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002db0:	e001      	b.n	8002db6 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8002db2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002db6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002dba:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	685a      	ldr	r2, [r3, #4]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002dca:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2201      	movs	r2, #1
 8002dd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dd8:	f043 0204 	orr.w	r2, r3, #4
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002de0:	6878      	ldr	r0, [r7, #4]
 8002de2:	f7ff fdc5 	bl	8002970 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002de6:	e000      	b.n	8002dea <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002de8:	bf00      	nop
}
 8002dea:	bf00      	nop
 8002dec:	3720      	adds	r7, #32
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	40003800 	.word	0x40003800
 8002df8:	40003400 	.word	0x40003400

08002dfc <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b083      	sub	sp, #12
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8002e04:	bf00      	nop
 8002e06:	370c      	adds	r7, #12
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0e:	4770      	bx	lr

08002e10 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b082      	sub	sp, #8
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e1c:	1c99      	adds	r1, r3, #2
 8002e1e:	687a      	ldr	r2, [r7, #4]
 8002e20:	6251      	str	r1, [r2, #36]	; 0x24
 8002e22:	881a      	ldrh	r2, [r3, #0]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e2e:	b29b      	uxth	r3, r3
 8002e30:	3b01      	subs	r3, #1
 8002e32:	b29a      	uxth	r2, r3
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e3c:	b29b      	uxth	r3, r3
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d113      	bne.n	8002e6a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	685a      	ldr	r2, [r3, #4]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002e50:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002e56:	b29b      	uxth	r3, r3
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d106      	bne.n	8002e6a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2201      	movs	r2, #1
 8002e60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002e64:	6878      	ldr	r0, [r7, #4]
 8002e66:	f7ff ffc9 	bl	8002dfc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002e6a:	bf00      	nop
 8002e6c:	3708      	adds	r7, #8
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}
	...

08002e74 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b082      	sub	sp, #8
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e80:	1c99      	adds	r1, r3, #2
 8002e82:	687a      	ldr	r2, [r7, #4]
 8002e84:	6251      	str	r1, [r2, #36]	; 0x24
 8002e86:	8819      	ldrh	r1, [r3, #0]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a1d      	ldr	r2, [pc, #116]	; (8002f04 <I2SEx_TxISR_I2SExt+0x90>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d101      	bne.n	8002e96 <I2SEx_TxISR_I2SExt+0x22>
 8002e92:	4b1d      	ldr	r3, [pc, #116]	; (8002f08 <I2SEx_TxISR_I2SExt+0x94>)
 8002e94:	e001      	b.n	8002e9a <I2SEx_TxISR_I2SExt+0x26>
 8002e96:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002e9a:	460a      	mov	r2, r1
 8002e9c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ea2:	b29b      	uxth	r3, r3
 8002ea4:	3b01      	subs	r3, #1
 8002ea6:	b29a      	uxth	r2, r3
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002eb0:	b29b      	uxth	r3, r3
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d121      	bne.n	8002efa <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a12      	ldr	r2, [pc, #72]	; (8002f04 <I2SEx_TxISR_I2SExt+0x90>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d101      	bne.n	8002ec4 <I2SEx_TxISR_I2SExt+0x50>
 8002ec0:	4b11      	ldr	r3, [pc, #68]	; (8002f08 <I2SEx_TxISR_I2SExt+0x94>)
 8002ec2:	e001      	b.n	8002ec8 <I2SEx_TxISR_I2SExt+0x54>
 8002ec4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002ec8:	685a      	ldr	r2, [r3, #4]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	490d      	ldr	r1, [pc, #52]	; (8002f04 <I2SEx_TxISR_I2SExt+0x90>)
 8002ed0:	428b      	cmp	r3, r1
 8002ed2:	d101      	bne.n	8002ed8 <I2SEx_TxISR_I2SExt+0x64>
 8002ed4:	4b0c      	ldr	r3, [pc, #48]	; (8002f08 <I2SEx_TxISR_I2SExt+0x94>)
 8002ed6:	e001      	b.n	8002edc <I2SEx_TxISR_I2SExt+0x68>
 8002ed8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002edc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002ee0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002ee6:	b29b      	uxth	r3, r3
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d106      	bne.n	8002efa <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2201      	movs	r2, #1
 8002ef0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002ef4:	6878      	ldr	r0, [r7, #4]
 8002ef6:	f7ff ff81 	bl	8002dfc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002efa:	bf00      	nop
 8002efc:	3708      	adds	r7, #8
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop
 8002f04:	40003800 	.word	0x40003800
 8002f08:	40003400 	.word	0x40003400

08002f0c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b082      	sub	sp, #8
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	68d8      	ldr	r0, [r3, #12]
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f1e:	1c99      	adds	r1, r3, #2
 8002f20:	687a      	ldr	r2, [r7, #4]
 8002f22:	62d1      	str	r1, [r2, #44]	; 0x2c
 8002f24:	b282      	uxth	r2, r0
 8002f26:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002f2c:	b29b      	uxth	r3, r3
 8002f2e:	3b01      	subs	r3, #1
 8002f30:	b29a      	uxth	r2, r3
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002f3a:	b29b      	uxth	r3, r3
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d113      	bne.n	8002f68 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	685a      	ldr	r2, [r3, #4]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002f4e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f54:	b29b      	uxth	r3, r3
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d106      	bne.n	8002f68 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002f62:	6878      	ldr	r0, [r7, #4]
 8002f64:	f7ff ff4a 	bl	8002dfc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002f68:	bf00      	nop
 8002f6a:	3708      	adds	r7, #8
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bd80      	pop	{r7, pc}

08002f70 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b082      	sub	sp, #8
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a20      	ldr	r2, [pc, #128]	; (8003000 <I2SEx_RxISR_I2SExt+0x90>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d101      	bne.n	8002f86 <I2SEx_RxISR_I2SExt+0x16>
 8002f82:	4b20      	ldr	r3, [pc, #128]	; (8003004 <I2SEx_RxISR_I2SExt+0x94>)
 8002f84:	e001      	b.n	8002f8a <I2SEx_RxISR_I2SExt+0x1a>
 8002f86:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002f8a:	68d8      	ldr	r0, [r3, #12]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f90:	1c99      	adds	r1, r3, #2
 8002f92:	687a      	ldr	r2, [r7, #4]
 8002f94:	62d1      	str	r1, [r2, #44]	; 0x2c
 8002f96:	b282      	uxth	r2, r0
 8002f98:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002f9e:	b29b      	uxth	r3, r3
 8002fa0:	3b01      	subs	r3, #1
 8002fa2:	b29a      	uxth	r2, r3
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002fac:	b29b      	uxth	r3, r3
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d121      	bne.n	8002ff6 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	4a12      	ldr	r2, [pc, #72]	; (8003000 <I2SEx_RxISR_I2SExt+0x90>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d101      	bne.n	8002fc0 <I2SEx_RxISR_I2SExt+0x50>
 8002fbc:	4b11      	ldr	r3, [pc, #68]	; (8003004 <I2SEx_RxISR_I2SExt+0x94>)
 8002fbe:	e001      	b.n	8002fc4 <I2SEx_RxISR_I2SExt+0x54>
 8002fc0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002fc4:	685a      	ldr	r2, [r3, #4]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	490d      	ldr	r1, [pc, #52]	; (8003000 <I2SEx_RxISR_I2SExt+0x90>)
 8002fcc:	428b      	cmp	r3, r1
 8002fce:	d101      	bne.n	8002fd4 <I2SEx_RxISR_I2SExt+0x64>
 8002fd0:	4b0c      	ldr	r3, [pc, #48]	; (8003004 <I2SEx_RxISR_I2SExt+0x94>)
 8002fd2:	e001      	b.n	8002fd8 <I2SEx_RxISR_I2SExt+0x68>
 8002fd4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002fd8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002fdc:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fe2:	b29b      	uxth	r3, r3
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d106      	bne.n	8002ff6 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2201      	movs	r2, #1
 8002fec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002ff0:	6878      	ldr	r0, [r7, #4]
 8002ff2:	f7ff ff03 	bl	8002dfc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002ff6:	bf00      	nop
 8002ff8:	3708      	adds	r7, #8
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	bf00      	nop
 8003000:	40003800 	.word	0x40003800
 8003004:	40003400 	.word	0x40003400

08003008 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b086      	sub	sp, #24
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d101      	bne.n	800301a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003016:	2301      	movs	r3, #1
 8003018:	e22d      	b.n	8003476 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f003 0301 	and.w	r3, r3, #1
 8003022:	2b00      	cmp	r3, #0
 8003024:	d075      	beq.n	8003112 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003026:	4ba3      	ldr	r3, [pc, #652]	; (80032b4 <HAL_RCC_OscConfig+0x2ac>)
 8003028:	689b      	ldr	r3, [r3, #8]
 800302a:	f003 030c 	and.w	r3, r3, #12
 800302e:	2b04      	cmp	r3, #4
 8003030:	d00c      	beq.n	800304c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003032:	4ba0      	ldr	r3, [pc, #640]	; (80032b4 <HAL_RCC_OscConfig+0x2ac>)
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800303a:	2b08      	cmp	r3, #8
 800303c:	d112      	bne.n	8003064 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800303e:	4b9d      	ldr	r3, [pc, #628]	; (80032b4 <HAL_RCC_OscConfig+0x2ac>)
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003046:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800304a:	d10b      	bne.n	8003064 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800304c:	4b99      	ldr	r3, [pc, #612]	; (80032b4 <HAL_RCC_OscConfig+0x2ac>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003054:	2b00      	cmp	r3, #0
 8003056:	d05b      	beq.n	8003110 <HAL_RCC_OscConfig+0x108>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d157      	bne.n	8003110 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003060:	2301      	movs	r3, #1
 8003062:	e208      	b.n	8003476 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800306c:	d106      	bne.n	800307c <HAL_RCC_OscConfig+0x74>
 800306e:	4b91      	ldr	r3, [pc, #580]	; (80032b4 <HAL_RCC_OscConfig+0x2ac>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a90      	ldr	r2, [pc, #576]	; (80032b4 <HAL_RCC_OscConfig+0x2ac>)
 8003074:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003078:	6013      	str	r3, [r2, #0]
 800307a:	e01d      	b.n	80030b8 <HAL_RCC_OscConfig+0xb0>
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003084:	d10c      	bne.n	80030a0 <HAL_RCC_OscConfig+0x98>
 8003086:	4b8b      	ldr	r3, [pc, #556]	; (80032b4 <HAL_RCC_OscConfig+0x2ac>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a8a      	ldr	r2, [pc, #552]	; (80032b4 <HAL_RCC_OscConfig+0x2ac>)
 800308c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003090:	6013      	str	r3, [r2, #0]
 8003092:	4b88      	ldr	r3, [pc, #544]	; (80032b4 <HAL_RCC_OscConfig+0x2ac>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a87      	ldr	r2, [pc, #540]	; (80032b4 <HAL_RCC_OscConfig+0x2ac>)
 8003098:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800309c:	6013      	str	r3, [r2, #0]
 800309e:	e00b      	b.n	80030b8 <HAL_RCC_OscConfig+0xb0>
 80030a0:	4b84      	ldr	r3, [pc, #528]	; (80032b4 <HAL_RCC_OscConfig+0x2ac>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a83      	ldr	r2, [pc, #524]	; (80032b4 <HAL_RCC_OscConfig+0x2ac>)
 80030a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030aa:	6013      	str	r3, [r2, #0]
 80030ac:	4b81      	ldr	r3, [pc, #516]	; (80032b4 <HAL_RCC_OscConfig+0x2ac>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a80      	ldr	r2, [pc, #512]	; (80032b4 <HAL_RCC_OscConfig+0x2ac>)
 80030b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80030b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d013      	beq.n	80030e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030c0:	f7fd fa68 	bl	8000594 <HAL_GetTick>
 80030c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030c6:	e008      	b.n	80030da <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80030c8:	f7fd fa64 	bl	8000594 <HAL_GetTick>
 80030cc:	4602      	mov	r2, r0
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	1ad3      	subs	r3, r2, r3
 80030d2:	2b64      	cmp	r3, #100	; 0x64
 80030d4:	d901      	bls.n	80030da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80030d6:	2303      	movs	r3, #3
 80030d8:	e1cd      	b.n	8003476 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030da:	4b76      	ldr	r3, [pc, #472]	; (80032b4 <HAL_RCC_OscConfig+0x2ac>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d0f0      	beq.n	80030c8 <HAL_RCC_OscConfig+0xc0>
 80030e6:	e014      	b.n	8003112 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030e8:	f7fd fa54 	bl	8000594 <HAL_GetTick>
 80030ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030ee:	e008      	b.n	8003102 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80030f0:	f7fd fa50 	bl	8000594 <HAL_GetTick>
 80030f4:	4602      	mov	r2, r0
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	1ad3      	subs	r3, r2, r3
 80030fa:	2b64      	cmp	r3, #100	; 0x64
 80030fc:	d901      	bls.n	8003102 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80030fe:	2303      	movs	r3, #3
 8003100:	e1b9      	b.n	8003476 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003102:	4b6c      	ldr	r3, [pc, #432]	; (80032b4 <HAL_RCC_OscConfig+0x2ac>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800310a:	2b00      	cmp	r3, #0
 800310c:	d1f0      	bne.n	80030f0 <HAL_RCC_OscConfig+0xe8>
 800310e:	e000      	b.n	8003112 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003110:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 0302 	and.w	r3, r3, #2
 800311a:	2b00      	cmp	r3, #0
 800311c:	d063      	beq.n	80031e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800311e:	4b65      	ldr	r3, [pc, #404]	; (80032b4 <HAL_RCC_OscConfig+0x2ac>)
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	f003 030c 	and.w	r3, r3, #12
 8003126:	2b00      	cmp	r3, #0
 8003128:	d00b      	beq.n	8003142 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800312a:	4b62      	ldr	r3, [pc, #392]	; (80032b4 <HAL_RCC_OscConfig+0x2ac>)
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003132:	2b08      	cmp	r3, #8
 8003134:	d11c      	bne.n	8003170 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003136:	4b5f      	ldr	r3, [pc, #380]	; (80032b4 <HAL_RCC_OscConfig+0x2ac>)
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800313e:	2b00      	cmp	r3, #0
 8003140:	d116      	bne.n	8003170 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003142:	4b5c      	ldr	r3, [pc, #368]	; (80032b4 <HAL_RCC_OscConfig+0x2ac>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f003 0302 	and.w	r3, r3, #2
 800314a:	2b00      	cmp	r3, #0
 800314c:	d005      	beq.n	800315a <HAL_RCC_OscConfig+0x152>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	68db      	ldr	r3, [r3, #12]
 8003152:	2b01      	cmp	r3, #1
 8003154:	d001      	beq.n	800315a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e18d      	b.n	8003476 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800315a:	4b56      	ldr	r3, [pc, #344]	; (80032b4 <HAL_RCC_OscConfig+0x2ac>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	691b      	ldr	r3, [r3, #16]
 8003166:	00db      	lsls	r3, r3, #3
 8003168:	4952      	ldr	r1, [pc, #328]	; (80032b4 <HAL_RCC_OscConfig+0x2ac>)
 800316a:	4313      	orrs	r3, r2
 800316c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800316e:	e03a      	b.n	80031e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d020      	beq.n	80031ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003178:	4b4f      	ldr	r3, [pc, #316]	; (80032b8 <HAL_RCC_OscConfig+0x2b0>)
 800317a:	2201      	movs	r2, #1
 800317c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800317e:	f7fd fa09 	bl	8000594 <HAL_GetTick>
 8003182:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003184:	e008      	b.n	8003198 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003186:	f7fd fa05 	bl	8000594 <HAL_GetTick>
 800318a:	4602      	mov	r2, r0
 800318c:	693b      	ldr	r3, [r7, #16]
 800318e:	1ad3      	subs	r3, r2, r3
 8003190:	2b02      	cmp	r3, #2
 8003192:	d901      	bls.n	8003198 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003194:	2303      	movs	r3, #3
 8003196:	e16e      	b.n	8003476 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003198:	4b46      	ldr	r3, [pc, #280]	; (80032b4 <HAL_RCC_OscConfig+0x2ac>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f003 0302 	and.w	r3, r3, #2
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d0f0      	beq.n	8003186 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031a4:	4b43      	ldr	r3, [pc, #268]	; (80032b4 <HAL_RCC_OscConfig+0x2ac>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	691b      	ldr	r3, [r3, #16]
 80031b0:	00db      	lsls	r3, r3, #3
 80031b2:	4940      	ldr	r1, [pc, #256]	; (80032b4 <HAL_RCC_OscConfig+0x2ac>)
 80031b4:	4313      	orrs	r3, r2
 80031b6:	600b      	str	r3, [r1, #0]
 80031b8:	e015      	b.n	80031e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80031ba:	4b3f      	ldr	r3, [pc, #252]	; (80032b8 <HAL_RCC_OscConfig+0x2b0>)
 80031bc:	2200      	movs	r2, #0
 80031be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031c0:	f7fd f9e8 	bl	8000594 <HAL_GetTick>
 80031c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031c6:	e008      	b.n	80031da <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80031c8:	f7fd f9e4 	bl	8000594 <HAL_GetTick>
 80031cc:	4602      	mov	r2, r0
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	1ad3      	subs	r3, r2, r3
 80031d2:	2b02      	cmp	r3, #2
 80031d4:	d901      	bls.n	80031da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80031d6:	2303      	movs	r3, #3
 80031d8:	e14d      	b.n	8003476 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031da:	4b36      	ldr	r3, [pc, #216]	; (80032b4 <HAL_RCC_OscConfig+0x2ac>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f003 0302 	and.w	r3, r3, #2
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d1f0      	bne.n	80031c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f003 0308 	and.w	r3, r3, #8
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d030      	beq.n	8003254 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	695b      	ldr	r3, [r3, #20]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d016      	beq.n	8003228 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031fa:	4b30      	ldr	r3, [pc, #192]	; (80032bc <HAL_RCC_OscConfig+0x2b4>)
 80031fc:	2201      	movs	r2, #1
 80031fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003200:	f7fd f9c8 	bl	8000594 <HAL_GetTick>
 8003204:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003206:	e008      	b.n	800321a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003208:	f7fd f9c4 	bl	8000594 <HAL_GetTick>
 800320c:	4602      	mov	r2, r0
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	1ad3      	subs	r3, r2, r3
 8003212:	2b02      	cmp	r3, #2
 8003214:	d901      	bls.n	800321a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003216:	2303      	movs	r3, #3
 8003218:	e12d      	b.n	8003476 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800321a:	4b26      	ldr	r3, [pc, #152]	; (80032b4 <HAL_RCC_OscConfig+0x2ac>)
 800321c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800321e:	f003 0302 	and.w	r3, r3, #2
 8003222:	2b00      	cmp	r3, #0
 8003224:	d0f0      	beq.n	8003208 <HAL_RCC_OscConfig+0x200>
 8003226:	e015      	b.n	8003254 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003228:	4b24      	ldr	r3, [pc, #144]	; (80032bc <HAL_RCC_OscConfig+0x2b4>)
 800322a:	2200      	movs	r2, #0
 800322c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800322e:	f7fd f9b1 	bl	8000594 <HAL_GetTick>
 8003232:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003234:	e008      	b.n	8003248 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003236:	f7fd f9ad 	bl	8000594 <HAL_GetTick>
 800323a:	4602      	mov	r2, r0
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	1ad3      	subs	r3, r2, r3
 8003240:	2b02      	cmp	r3, #2
 8003242:	d901      	bls.n	8003248 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003244:	2303      	movs	r3, #3
 8003246:	e116      	b.n	8003476 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003248:	4b1a      	ldr	r3, [pc, #104]	; (80032b4 <HAL_RCC_OscConfig+0x2ac>)
 800324a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800324c:	f003 0302 	and.w	r3, r3, #2
 8003250:	2b00      	cmp	r3, #0
 8003252:	d1f0      	bne.n	8003236 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f003 0304 	and.w	r3, r3, #4
 800325c:	2b00      	cmp	r3, #0
 800325e:	f000 80a0 	beq.w	80033a2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003262:	2300      	movs	r3, #0
 8003264:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003266:	4b13      	ldr	r3, [pc, #76]	; (80032b4 <HAL_RCC_OscConfig+0x2ac>)
 8003268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800326a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800326e:	2b00      	cmp	r3, #0
 8003270:	d10f      	bne.n	8003292 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003272:	2300      	movs	r3, #0
 8003274:	60fb      	str	r3, [r7, #12]
 8003276:	4b0f      	ldr	r3, [pc, #60]	; (80032b4 <HAL_RCC_OscConfig+0x2ac>)
 8003278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800327a:	4a0e      	ldr	r2, [pc, #56]	; (80032b4 <HAL_RCC_OscConfig+0x2ac>)
 800327c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003280:	6413      	str	r3, [r2, #64]	; 0x40
 8003282:	4b0c      	ldr	r3, [pc, #48]	; (80032b4 <HAL_RCC_OscConfig+0x2ac>)
 8003284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003286:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800328a:	60fb      	str	r3, [r7, #12]
 800328c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800328e:	2301      	movs	r3, #1
 8003290:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003292:	4b0b      	ldr	r3, [pc, #44]	; (80032c0 <HAL_RCC_OscConfig+0x2b8>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800329a:	2b00      	cmp	r3, #0
 800329c:	d121      	bne.n	80032e2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800329e:	4b08      	ldr	r3, [pc, #32]	; (80032c0 <HAL_RCC_OscConfig+0x2b8>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a07      	ldr	r2, [pc, #28]	; (80032c0 <HAL_RCC_OscConfig+0x2b8>)
 80032a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032aa:	f7fd f973 	bl	8000594 <HAL_GetTick>
 80032ae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032b0:	e011      	b.n	80032d6 <HAL_RCC_OscConfig+0x2ce>
 80032b2:	bf00      	nop
 80032b4:	40023800 	.word	0x40023800
 80032b8:	42470000 	.word	0x42470000
 80032bc:	42470e80 	.word	0x42470e80
 80032c0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032c4:	f7fd f966 	bl	8000594 <HAL_GetTick>
 80032c8:	4602      	mov	r2, r0
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	2b02      	cmp	r3, #2
 80032d0:	d901      	bls.n	80032d6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80032d2:	2303      	movs	r3, #3
 80032d4:	e0cf      	b.n	8003476 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032d6:	4b6a      	ldr	r3, [pc, #424]	; (8003480 <HAL_RCC_OscConfig+0x478>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d0f0      	beq.n	80032c4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d106      	bne.n	80032f8 <HAL_RCC_OscConfig+0x2f0>
 80032ea:	4b66      	ldr	r3, [pc, #408]	; (8003484 <HAL_RCC_OscConfig+0x47c>)
 80032ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032ee:	4a65      	ldr	r2, [pc, #404]	; (8003484 <HAL_RCC_OscConfig+0x47c>)
 80032f0:	f043 0301 	orr.w	r3, r3, #1
 80032f4:	6713      	str	r3, [r2, #112]	; 0x70
 80032f6:	e01c      	b.n	8003332 <HAL_RCC_OscConfig+0x32a>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	689b      	ldr	r3, [r3, #8]
 80032fc:	2b05      	cmp	r3, #5
 80032fe:	d10c      	bne.n	800331a <HAL_RCC_OscConfig+0x312>
 8003300:	4b60      	ldr	r3, [pc, #384]	; (8003484 <HAL_RCC_OscConfig+0x47c>)
 8003302:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003304:	4a5f      	ldr	r2, [pc, #380]	; (8003484 <HAL_RCC_OscConfig+0x47c>)
 8003306:	f043 0304 	orr.w	r3, r3, #4
 800330a:	6713      	str	r3, [r2, #112]	; 0x70
 800330c:	4b5d      	ldr	r3, [pc, #372]	; (8003484 <HAL_RCC_OscConfig+0x47c>)
 800330e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003310:	4a5c      	ldr	r2, [pc, #368]	; (8003484 <HAL_RCC_OscConfig+0x47c>)
 8003312:	f043 0301 	orr.w	r3, r3, #1
 8003316:	6713      	str	r3, [r2, #112]	; 0x70
 8003318:	e00b      	b.n	8003332 <HAL_RCC_OscConfig+0x32a>
 800331a:	4b5a      	ldr	r3, [pc, #360]	; (8003484 <HAL_RCC_OscConfig+0x47c>)
 800331c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800331e:	4a59      	ldr	r2, [pc, #356]	; (8003484 <HAL_RCC_OscConfig+0x47c>)
 8003320:	f023 0301 	bic.w	r3, r3, #1
 8003324:	6713      	str	r3, [r2, #112]	; 0x70
 8003326:	4b57      	ldr	r3, [pc, #348]	; (8003484 <HAL_RCC_OscConfig+0x47c>)
 8003328:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800332a:	4a56      	ldr	r2, [pc, #344]	; (8003484 <HAL_RCC_OscConfig+0x47c>)
 800332c:	f023 0304 	bic.w	r3, r3, #4
 8003330:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	689b      	ldr	r3, [r3, #8]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d015      	beq.n	8003366 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800333a:	f7fd f92b 	bl	8000594 <HAL_GetTick>
 800333e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003340:	e00a      	b.n	8003358 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003342:	f7fd f927 	bl	8000594 <HAL_GetTick>
 8003346:	4602      	mov	r2, r0
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	1ad3      	subs	r3, r2, r3
 800334c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003350:	4293      	cmp	r3, r2
 8003352:	d901      	bls.n	8003358 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003354:	2303      	movs	r3, #3
 8003356:	e08e      	b.n	8003476 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003358:	4b4a      	ldr	r3, [pc, #296]	; (8003484 <HAL_RCC_OscConfig+0x47c>)
 800335a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800335c:	f003 0302 	and.w	r3, r3, #2
 8003360:	2b00      	cmp	r3, #0
 8003362:	d0ee      	beq.n	8003342 <HAL_RCC_OscConfig+0x33a>
 8003364:	e014      	b.n	8003390 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003366:	f7fd f915 	bl	8000594 <HAL_GetTick>
 800336a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800336c:	e00a      	b.n	8003384 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800336e:	f7fd f911 	bl	8000594 <HAL_GetTick>
 8003372:	4602      	mov	r2, r0
 8003374:	693b      	ldr	r3, [r7, #16]
 8003376:	1ad3      	subs	r3, r2, r3
 8003378:	f241 3288 	movw	r2, #5000	; 0x1388
 800337c:	4293      	cmp	r3, r2
 800337e:	d901      	bls.n	8003384 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003380:	2303      	movs	r3, #3
 8003382:	e078      	b.n	8003476 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003384:	4b3f      	ldr	r3, [pc, #252]	; (8003484 <HAL_RCC_OscConfig+0x47c>)
 8003386:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003388:	f003 0302 	and.w	r3, r3, #2
 800338c:	2b00      	cmp	r3, #0
 800338e:	d1ee      	bne.n	800336e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003390:	7dfb      	ldrb	r3, [r7, #23]
 8003392:	2b01      	cmp	r3, #1
 8003394:	d105      	bne.n	80033a2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003396:	4b3b      	ldr	r3, [pc, #236]	; (8003484 <HAL_RCC_OscConfig+0x47c>)
 8003398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800339a:	4a3a      	ldr	r2, [pc, #232]	; (8003484 <HAL_RCC_OscConfig+0x47c>)
 800339c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033a0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	699b      	ldr	r3, [r3, #24]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d064      	beq.n	8003474 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80033aa:	4b36      	ldr	r3, [pc, #216]	; (8003484 <HAL_RCC_OscConfig+0x47c>)
 80033ac:	689b      	ldr	r3, [r3, #8]
 80033ae:	f003 030c 	and.w	r3, r3, #12
 80033b2:	2b08      	cmp	r3, #8
 80033b4:	d05c      	beq.n	8003470 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	699b      	ldr	r3, [r3, #24]
 80033ba:	2b02      	cmp	r3, #2
 80033bc:	d141      	bne.n	8003442 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033be:	4b32      	ldr	r3, [pc, #200]	; (8003488 <HAL_RCC_OscConfig+0x480>)
 80033c0:	2200      	movs	r2, #0
 80033c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033c4:	f7fd f8e6 	bl	8000594 <HAL_GetTick>
 80033c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033ca:	e008      	b.n	80033de <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033cc:	f7fd f8e2 	bl	8000594 <HAL_GetTick>
 80033d0:	4602      	mov	r2, r0
 80033d2:	693b      	ldr	r3, [r7, #16]
 80033d4:	1ad3      	subs	r3, r2, r3
 80033d6:	2b02      	cmp	r3, #2
 80033d8:	d901      	bls.n	80033de <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 80033da:	2303      	movs	r3, #3
 80033dc:	e04b      	b.n	8003476 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033de:	4b29      	ldr	r3, [pc, #164]	; (8003484 <HAL_RCC_OscConfig+0x47c>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d1f0      	bne.n	80033cc <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	69da      	ldr	r2, [r3, #28]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6a1b      	ldr	r3, [r3, #32]
 80033f2:	431a      	orrs	r2, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f8:	019b      	lsls	r3, r3, #6
 80033fa:	431a      	orrs	r2, r3
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003400:	085b      	lsrs	r3, r3, #1
 8003402:	3b01      	subs	r3, #1
 8003404:	041b      	lsls	r3, r3, #16
 8003406:	431a      	orrs	r2, r3
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800340c:	061b      	lsls	r3, r3, #24
 800340e:	491d      	ldr	r1, [pc, #116]	; (8003484 <HAL_RCC_OscConfig+0x47c>)
 8003410:	4313      	orrs	r3, r2
 8003412:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003414:	4b1c      	ldr	r3, [pc, #112]	; (8003488 <HAL_RCC_OscConfig+0x480>)
 8003416:	2201      	movs	r2, #1
 8003418:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800341a:	f7fd f8bb 	bl	8000594 <HAL_GetTick>
 800341e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003420:	e008      	b.n	8003434 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003422:	f7fd f8b7 	bl	8000594 <HAL_GetTick>
 8003426:	4602      	mov	r2, r0
 8003428:	693b      	ldr	r3, [r7, #16]
 800342a:	1ad3      	subs	r3, r2, r3
 800342c:	2b02      	cmp	r3, #2
 800342e:	d901      	bls.n	8003434 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8003430:	2303      	movs	r3, #3
 8003432:	e020      	b.n	8003476 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003434:	4b13      	ldr	r3, [pc, #76]	; (8003484 <HAL_RCC_OscConfig+0x47c>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800343c:	2b00      	cmp	r3, #0
 800343e:	d0f0      	beq.n	8003422 <HAL_RCC_OscConfig+0x41a>
 8003440:	e018      	b.n	8003474 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003442:	4b11      	ldr	r3, [pc, #68]	; (8003488 <HAL_RCC_OscConfig+0x480>)
 8003444:	2200      	movs	r2, #0
 8003446:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003448:	f7fd f8a4 	bl	8000594 <HAL_GetTick>
 800344c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800344e:	e008      	b.n	8003462 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003450:	f7fd f8a0 	bl	8000594 <HAL_GetTick>
 8003454:	4602      	mov	r2, r0
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	1ad3      	subs	r3, r2, r3
 800345a:	2b02      	cmp	r3, #2
 800345c:	d901      	bls.n	8003462 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800345e:	2303      	movs	r3, #3
 8003460:	e009      	b.n	8003476 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003462:	4b08      	ldr	r3, [pc, #32]	; (8003484 <HAL_RCC_OscConfig+0x47c>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800346a:	2b00      	cmp	r3, #0
 800346c:	d1f0      	bne.n	8003450 <HAL_RCC_OscConfig+0x448>
 800346e:	e001      	b.n	8003474 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8003470:	2301      	movs	r3, #1
 8003472:	e000      	b.n	8003476 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8003474:	2300      	movs	r3, #0
}
 8003476:	4618      	mov	r0, r3
 8003478:	3718      	adds	r7, #24
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}
 800347e:	bf00      	nop
 8003480:	40007000 	.word	0x40007000
 8003484:	40023800 	.word	0x40023800
 8003488:	42470060 	.word	0x42470060

0800348c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b084      	sub	sp, #16
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
 8003494:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d101      	bne.n	80034a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800349c:	2301      	movs	r3, #1
 800349e:	e0ca      	b.n	8003636 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80034a0:	4b67      	ldr	r3, [pc, #412]	; (8003640 <HAL_RCC_ClockConfig+0x1b4>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f003 030f 	and.w	r3, r3, #15
 80034a8:	683a      	ldr	r2, [r7, #0]
 80034aa:	429a      	cmp	r2, r3
 80034ac:	d90c      	bls.n	80034c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034ae:	4b64      	ldr	r3, [pc, #400]	; (8003640 <HAL_RCC_ClockConfig+0x1b4>)
 80034b0:	683a      	ldr	r2, [r7, #0]
 80034b2:	b2d2      	uxtb	r2, r2
 80034b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034b6:	4b62      	ldr	r3, [pc, #392]	; (8003640 <HAL_RCC_ClockConfig+0x1b4>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f003 030f 	and.w	r3, r3, #15
 80034be:	683a      	ldr	r2, [r7, #0]
 80034c0:	429a      	cmp	r2, r3
 80034c2:	d001      	beq.n	80034c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80034c4:	2301      	movs	r3, #1
 80034c6:	e0b6      	b.n	8003636 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f003 0302 	and.w	r3, r3, #2
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d020      	beq.n	8003516 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f003 0304 	and.w	r3, r3, #4
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d005      	beq.n	80034ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034e0:	4b58      	ldr	r3, [pc, #352]	; (8003644 <HAL_RCC_ClockConfig+0x1b8>)
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	4a57      	ldr	r2, [pc, #348]	; (8003644 <HAL_RCC_ClockConfig+0x1b8>)
 80034e6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80034ea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f003 0308 	and.w	r3, r3, #8
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d005      	beq.n	8003504 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80034f8:	4b52      	ldr	r3, [pc, #328]	; (8003644 <HAL_RCC_ClockConfig+0x1b8>)
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	4a51      	ldr	r2, [pc, #324]	; (8003644 <HAL_RCC_ClockConfig+0x1b8>)
 80034fe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003502:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003504:	4b4f      	ldr	r3, [pc, #316]	; (8003644 <HAL_RCC_ClockConfig+0x1b8>)
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	494c      	ldr	r1, [pc, #304]	; (8003644 <HAL_RCC_ClockConfig+0x1b8>)
 8003512:	4313      	orrs	r3, r2
 8003514:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 0301 	and.w	r3, r3, #1
 800351e:	2b00      	cmp	r3, #0
 8003520:	d044      	beq.n	80035ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	2b01      	cmp	r3, #1
 8003528:	d107      	bne.n	800353a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800352a:	4b46      	ldr	r3, [pc, #280]	; (8003644 <HAL_RCC_ClockConfig+0x1b8>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003532:	2b00      	cmp	r3, #0
 8003534:	d119      	bne.n	800356a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e07d      	b.n	8003636 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	2b02      	cmp	r3, #2
 8003540:	d003      	beq.n	800354a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003546:	2b03      	cmp	r3, #3
 8003548:	d107      	bne.n	800355a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800354a:	4b3e      	ldr	r3, [pc, #248]	; (8003644 <HAL_RCC_ClockConfig+0x1b8>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003552:	2b00      	cmp	r3, #0
 8003554:	d109      	bne.n	800356a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003556:	2301      	movs	r3, #1
 8003558:	e06d      	b.n	8003636 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800355a:	4b3a      	ldr	r3, [pc, #232]	; (8003644 <HAL_RCC_ClockConfig+0x1b8>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 0302 	and.w	r3, r3, #2
 8003562:	2b00      	cmp	r3, #0
 8003564:	d101      	bne.n	800356a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	e065      	b.n	8003636 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800356a:	4b36      	ldr	r3, [pc, #216]	; (8003644 <HAL_RCC_ClockConfig+0x1b8>)
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	f023 0203 	bic.w	r2, r3, #3
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	4933      	ldr	r1, [pc, #204]	; (8003644 <HAL_RCC_ClockConfig+0x1b8>)
 8003578:	4313      	orrs	r3, r2
 800357a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800357c:	f7fd f80a 	bl	8000594 <HAL_GetTick>
 8003580:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003582:	e00a      	b.n	800359a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003584:	f7fd f806 	bl	8000594 <HAL_GetTick>
 8003588:	4602      	mov	r2, r0
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	1ad3      	subs	r3, r2, r3
 800358e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003592:	4293      	cmp	r3, r2
 8003594:	d901      	bls.n	800359a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003596:	2303      	movs	r3, #3
 8003598:	e04d      	b.n	8003636 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800359a:	4b2a      	ldr	r3, [pc, #168]	; (8003644 <HAL_RCC_ClockConfig+0x1b8>)
 800359c:	689b      	ldr	r3, [r3, #8]
 800359e:	f003 020c 	and.w	r2, r3, #12
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	009b      	lsls	r3, r3, #2
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d1eb      	bne.n	8003584 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80035ac:	4b24      	ldr	r3, [pc, #144]	; (8003640 <HAL_RCC_ClockConfig+0x1b4>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f003 030f 	and.w	r3, r3, #15
 80035b4:	683a      	ldr	r2, [r7, #0]
 80035b6:	429a      	cmp	r2, r3
 80035b8:	d20c      	bcs.n	80035d4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035ba:	4b21      	ldr	r3, [pc, #132]	; (8003640 <HAL_RCC_ClockConfig+0x1b4>)
 80035bc:	683a      	ldr	r2, [r7, #0]
 80035be:	b2d2      	uxtb	r2, r2
 80035c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035c2:	4b1f      	ldr	r3, [pc, #124]	; (8003640 <HAL_RCC_ClockConfig+0x1b4>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 030f 	and.w	r3, r3, #15
 80035ca:	683a      	ldr	r2, [r7, #0]
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d001      	beq.n	80035d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	e030      	b.n	8003636 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0304 	and.w	r3, r3, #4
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d008      	beq.n	80035f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035e0:	4b18      	ldr	r3, [pc, #96]	; (8003644 <HAL_RCC_ClockConfig+0x1b8>)
 80035e2:	689b      	ldr	r3, [r3, #8]
 80035e4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	4915      	ldr	r1, [pc, #84]	; (8003644 <HAL_RCC_ClockConfig+0x1b8>)
 80035ee:	4313      	orrs	r3, r2
 80035f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f003 0308 	and.w	r3, r3, #8
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d009      	beq.n	8003612 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035fe:	4b11      	ldr	r3, [pc, #68]	; (8003644 <HAL_RCC_ClockConfig+0x1b8>)
 8003600:	689b      	ldr	r3, [r3, #8]
 8003602:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	691b      	ldr	r3, [r3, #16]
 800360a:	00db      	lsls	r3, r3, #3
 800360c:	490d      	ldr	r1, [pc, #52]	; (8003644 <HAL_RCC_ClockConfig+0x1b8>)
 800360e:	4313      	orrs	r3, r2
 8003610:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003612:	f000 f81d 	bl	8003650 <HAL_RCC_GetSysClockFreq>
 8003616:	4601      	mov	r1, r0
 8003618:	4b0a      	ldr	r3, [pc, #40]	; (8003644 <HAL_RCC_ClockConfig+0x1b8>)
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	091b      	lsrs	r3, r3, #4
 800361e:	f003 030f 	and.w	r3, r3, #15
 8003622:	4a09      	ldr	r2, [pc, #36]	; (8003648 <HAL_RCC_ClockConfig+0x1bc>)
 8003624:	5cd3      	ldrb	r3, [r2, r3]
 8003626:	fa21 f303 	lsr.w	r3, r1, r3
 800362a:	4a08      	ldr	r2, [pc, #32]	; (800364c <HAL_RCC_ClockConfig+0x1c0>)
 800362c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 800362e:	2000      	movs	r0, #0
 8003630:	f7fc ff6c 	bl	800050c <HAL_InitTick>

  return HAL_OK;
 8003634:	2300      	movs	r3, #0
}
 8003636:	4618      	mov	r0, r3
 8003638:	3710      	adds	r7, #16
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop
 8003640:	40023c00 	.word	0x40023c00
 8003644:	40023800 	.word	0x40023800
 8003648:	08006a18 	.word	0x08006a18
 800364c:	20000028 	.word	0x20000028

08003650 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003650:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003652:	b085      	sub	sp, #20
 8003654:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003656:	2300      	movs	r3, #0
 8003658:	607b      	str	r3, [r7, #4]
 800365a:	2300      	movs	r3, #0
 800365c:	60fb      	str	r3, [r7, #12]
 800365e:	2300      	movs	r3, #0
 8003660:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003662:	2300      	movs	r3, #0
 8003664:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003666:	4b63      	ldr	r3, [pc, #396]	; (80037f4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	f003 030c 	and.w	r3, r3, #12
 800366e:	2b04      	cmp	r3, #4
 8003670:	d007      	beq.n	8003682 <HAL_RCC_GetSysClockFreq+0x32>
 8003672:	2b08      	cmp	r3, #8
 8003674:	d008      	beq.n	8003688 <HAL_RCC_GetSysClockFreq+0x38>
 8003676:	2b00      	cmp	r3, #0
 8003678:	f040 80b4 	bne.w	80037e4 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800367c:	4b5e      	ldr	r3, [pc, #376]	; (80037f8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800367e:	60bb      	str	r3, [r7, #8]
       break;
 8003680:	e0b3      	b.n	80037ea <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003682:	4b5e      	ldr	r3, [pc, #376]	; (80037fc <HAL_RCC_GetSysClockFreq+0x1ac>)
 8003684:	60bb      	str	r3, [r7, #8]
      break;
 8003686:	e0b0      	b.n	80037ea <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003688:	4b5a      	ldr	r3, [pc, #360]	; (80037f4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003690:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003692:	4b58      	ldr	r3, [pc, #352]	; (80037f4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800369a:	2b00      	cmp	r3, #0
 800369c:	d04a      	beq.n	8003734 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800369e:	4b55      	ldr	r3, [pc, #340]	; (80037f4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	099b      	lsrs	r3, r3, #6
 80036a4:	f04f 0400 	mov.w	r4, #0
 80036a8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80036ac:	f04f 0200 	mov.w	r2, #0
 80036b0:	ea03 0501 	and.w	r5, r3, r1
 80036b4:	ea04 0602 	and.w	r6, r4, r2
 80036b8:	4629      	mov	r1, r5
 80036ba:	4632      	mov	r2, r6
 80036bc:	f04f 0300 	mov.w	r3, #0
 80036c0:	f04f 0400 	mov.w	r4, #0
 80036c4:	0154      	lsls	r4, r2, #5
 80036c6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80036ca:	014b      	lsls	r3, r1, #5
 80036cc:	4619      	mov	r1, r3
 80036ce:	4622      	mov	r2, r4
 80036d0:	1b49      	subs	r1, r1, r5
 80036d2:	eb62 0206 	sbc.w	r2, r2, r6
 80036d6:	f04f 0300 	mov.w	r3, #0
 80036da:	f04f 0400 	mov.w	r4, #0
 80036de:	0194      	lsls	r4, r2, #6
 80036e0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80036e4:	018b      	lsls	r3, r1, #6
 80036e6:	1a5b      	subs	r3, r3, r1
 80036e8:	eb64 0402 	sbc.w	r4, r4, r2
 80036ec:	f04f 0100 	mov.w	r1, #0
 80036f0:	f04f 0200 	mov.w	r2, #0
 80036f4:	00e2      	lsls	r2, r4, #3
 80036f6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80036fa:	00d9      	lsls	r1, r3, #3
 80036fc:	460b      	mov	r3, r1
 80036fe:	4614      	mov	r4, r2
 8003700:	195b      	adds	r3, r3, r5
 8003702:	eb44 0406 	adc.w	r4, r4, r6
 8003706:	f04f 0100 	mov.w	r1, #0
 800370a:	f04f 0200 	mov.w	r2, #0
 800370e:	0262      	lsls	r2, r4, #9
 8003710:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8003714:	0259      	lsls	r1, r3, #9
 8003716:	460b      	mov	r3, r1
 8003718:	4614      	mov	r4, r2
 800371a:	4618      	mov	r0, r3
 800371c:	4621      	mov	r1, r4
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	f04f 0400 	mov.w	r4, #0
 8003724:	461a      	mov	r2, r3
 8003726:	4623      	mov	r3, r4
 8003728:	f7fc fd4e 	bl	80001c8 <__aeabi_uldivmod>
 800372c:	4603      	mov	r3, r0
 800372e:	460c      	mov	r4, r1
 8003730:	60fb      	str	r3, [r7, #12]
 8003732:	e049      	b.n	80037c8 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003734:	4b2f      	ldr	r3, [pc, #188]	; (80037f4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	099b      	lsrs	r3, r3, #6
 800373a:	f04f 0400 	mov.w	r4, #0
 800373e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003742:	f04f 0200 	mov.w	r2, #0
 8003746:	ea03 0501 	and.w	r5, r3, r1
 800374a:	ea04 0602 	and.w	r6, r4, r2
 800374e:	4629      	mov	r1, r5
 8003750:	4632      	mov	r2, r6
 8003752:	f04f 0300 	mov.w	r3, #0
 8003756:	f04f 0400 	mov.w	r4, #0
 800375a:	0154      	lsls	r4, r2, #5
 800375c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003760:	014b      	lsls	r3, r1, #5
 8003762:	4619      	mov	r1, r3
 8003764:	4622      	mov	r2, r4
 8003766:	1b49      	subs	r1, r1, r5
 8003768:	eb62 0206 	sbc.w	r2, r2, r6
 800376c:	f04f 0300 	mov.w	r3, #0
 8003770:	f04f 0400 	mov.w	r4, #0
 8003774:	0194      	lsls	r4, r2, #6
 8003776:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800377a:	018b      	lsls	r3, r1, #6
 800377c:	1a5b      	subs	r3, r3, r1
 800377e:	eb64 0402 	sbc.w	r4, r4, r2
 8003782:	f04f 0100 	mov.w	r1, #0
 8003786:	f04f 0200 	mov.w	r2, #0
 800378a:	00e2      	lsls	r2, r4, #3
 800378c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003790:	00d9      	lsls	r1, r3, #3
 8003792:	460b      	mov	r3, r1
 8003794:	4614      	mov	r4, r2
 8003796:	195b      	adds	r3, r3, r5
 8003798:	eb44 0406 	adc.w	r4, r4, r6
 800379c:	f04f 0100 	mov.w	r1, #0
 80037a0:	f04f 0200 	mov.w	r2, #0
 80037a4:	02a2      	lsls	r2, r4, #10
 80037a6:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80037aa:	0299      	lsls	r1, r3, #10
 80037ac:	460b      	mov	r3, r1
 80037ae:	4614      	mov	r4, r2
 80037b0:	4618      	mov	r0, r3
 80037b2:	4621      	mov	r1, r4
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	f04f 0400 	mov.w	r4, #0
 80037ba:	461a      	mov	r2, r3
 80037bc:	4623      	mov	r3, r4
 80037be:	f7fc fd03 	bl	80001c8 <__aeabi_uldivmod>
 80037c2:	4603      	mov	r3, r0
 80037c4:	460c      	mov	r4, r1
 80037c6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80037c8:	4b0a      	ldr	r3, [pc, #40]	; (80037f4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	0c1b      	lsrs	r3, r3, #16
 80037ce:	f003 0303 	and.w	r3, r3, #3
 80037d2:	3301      	adds	r3, #1
 80037d4:	005b      	lsls	r3, r3, #1
 80037d6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80037d8:	68fa      	ldr	r2, [r7, #12]
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80037e0:	60bb      	str	r3, [r7, #8]
      break;
 80037e2:	e002      	b.n	80037ea <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80037e4:	4b04      	ldr	r3, [pc, #16]	; (80037f8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80037e6:	60bb      	str	r3, [r7, #8]
      break;
 80037e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80037ea:	68bb      	ldr	r3, [r7, #8]
}
 80037ec:	4618      	mov	r0, r3
 80037ee:	3714      	adds	r7, #20
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80037f4:	40023800 	.word	0x40023800
 80037f8:	00f42400 	.word	0x00f42400
 80037fc:	007a1200 	.word	0x007a1200

08003800 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003800:	b480      	push	{r7}
 8003802:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003804:	4b03      	ldr	r3, [pc, #12]	; (8003814 <HAL_RCC_GetHCLKFreq+0x14>)
 8003806:	681b      	ldr	r3, [r3, #0]
}
 8003808:	4618      	mov	r0, r3
 800380a:	46bd      	mov	sp, r7
 800380c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003810:	4770      	bx	lr
 8003812:	bf00      	nop
 8003814:	20000028 	.word	0x20000028

08003818 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800381c:	f7ff fff0 	bl	8003800 <HAL_RCC_GetHCLKFreq>
 8003820:	4601      	mov	r1, r0
 8003822:	4b05      	ldr	r3, [pc, #20]	; (8003838 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003824:	689b      	ldr	r3, [r3, #8]
 8003826:	0a9b      	lsrs	r3, r3, #10
 8003828:	f003 0307 	and.w	r3, r3, #7
 800382c:	4a03      	ldr	r2, [pc, #12]	; (800383c <HAL_RCC_GetPCLK1Freq+0x24>)
 800382e:	5cd3      	ldrb	r3, [r2, r3]
 8003830:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003834:	4618      	mov	r0, r3
 8003836:	bd80      	pop	{r7, pc}
 8003838:	40023800 	.word	0x40023800
 800383c:	08006a28 	.word	0x08006a28

08003840 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b086      	sub	sp, #24
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003848:	2300      	movs	r3, #0
 800384a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800384c:	2300      	movs	r3, #0
 800384e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f003 0301 	and.w	r3, r3, #1
 8003858:	2b00      	cmp	r3, #0
 800385a:	d105      	bne.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003864:	2b00      	cmp	r3, #0
 8003866:	d035      	beq.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003868:	4b62      	ldr	r3, [pc, #392]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800386a:	2200      	movs	r2, #0
 800386c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800386e:	f7fc fe91 	bl	8000594 <HAL_GetTick>
 8003872:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003874:	e008      	b.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003876:	f7fc fe8d 	bl	8000594 <HAL_GetTick>
 800387a:	4602      	mov	r2, r0
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	1ad3      	subs	r3, r2, r3
 8003880:	2b02      	cmp	r3, #2
 8003882:	d901      	bls.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003884:	2303      	movs	r3, #3
 8003886:	e0b0      	b.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003888:	4b5b      	ldr	r3, [pc, #364]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003890:	2b00      	cmp	r3, #0
 8003892:	d1f0      	bne.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	019a      	lsls	r2, r3, #6
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	689b      	ldr	r3, [r3, #8]
 800389e:	071b      	lsls	r3, r3, #28
 80038a0:	4955      	ldr	r1, [pc, #340]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80038a2:	4313      	orrs	r3, r2
 80038a4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80038a8:	4b52      	ldr	r3, [pc, #328]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80038aa:	2201      	movs	r2, #1
 80038ac:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80038ae:	f7fc fe71 	bl	8000594 <HAL_GetTick>
 80038b2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80038b4:	e008      	b.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80038b6:	f7fc fe6d 	bl	8000594 <HAL_GetTick>
 80038ba:	4602      	mov	r2, r0
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	1ad3      	subs	r3, r2, r3
 80038c0:	2b02      	cmp	r3, #2
 80038c2:	d901      	bls.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80038c4:	2303      	movs	r3, #3
 80038c6:	e090      	b.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80038c8:	4b4b      	ldr	r3, [pc, #300]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d0f0      	beq.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f003 0302 	and.w	r3, r3, #2
 80038dc:	2b00      	cmp	r3, #0
 80038de:	f000 8083 	beq.w	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80038e2:	2300      	movs	r3, #0
 80038e4:	60fb      	str	r3, [r7, #12]
 80038e6:	4b44      	ldr	r3, [pc, #272]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80038e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ea:	4a43      	ldr	r2, [pc, #268]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80038ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038f0:	6413      	str	r3, [r2, #64]	; 0x40
 80038f2:	4b41      	ldr	r3, [pc, #260]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80038f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038fa:	60fb      	str	r3, [r7, #12]
 80038fc:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80038fe:	4b3f      	ldr	r3, [pc, #252]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a3e      	ldr	r2, [pc, #248]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003904:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003908:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800390a:	f7fc fe43 	bl	8000594 <HAL_GetTick>
 800390e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003910:	e008      	b.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003912:	f7fc fe3f 	bl	8000594 <HAL_GetTick>
 8003916:	4602      	mov	r2, r0
 8003918:	697b      	ldr	r3, [r7, #20]
 800391a:	1ad3      	subs	r3, r2, r3
 800391c:	2b02      	cmp	r3, #2
 800391e:	d901      	bls.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8003920:	2303      	movs	r3, #3
 8003922:	e062      	b.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003924:	4b35      	ldr	r3, [pc, #212]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800392c:	2b00      	cmp	r3, #0
 800392e:	d0f0      	beq.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003930:	4b31      	ldr	r3, [pc, #196]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003932:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003934:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003938:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d02f      	beq.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	68db      	ldr	r3, [r3, #12]
 8003944:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003948:	693a      	ldr	r2, [r7, #16]
 800394a:	429a      	cmp	r2, r3
 800394c:	d028      	beq.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800394e:	4b2a      	ldr	r3, [pc, #168]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003950:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003952:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003956:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003958:	4b29      	ldr	r3, [pc, #164]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800395a:	2201      	movs	r2, #1
 800395c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800395e:	4b28      	ldr	r3, [pc, #160]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003960:	2200      	movs	r2, #0
 8003962:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003964:	4a24      	ldr	r2, [pc, #144]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800396a:	4b23      	ldr	r3, [pc, #140]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800396c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800396e:	f003 0301 	and.w	r3, r3, #1
 8003972:	2b01      	cmp	r3, #1
 8003974:	d114      	bne.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003976:	f7fc fe0d 	bl	8000594 <HAL_GetTick>
 800397a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800397c:	e00a      	b.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800397e:	f7fc fe09 	bl	8000594 <HAL_GetTick>
 8003982:	4602      	mov	r2, r0
 8003984:	697b      	ldr	r3, [r7, #20]
 8003986:	1ad3      	subs	r3, r2, r3
 8003988:	f241 3288 	movw	r2, #5000	; 0x1388
 800398c:	4293      	cmp	r3, r2
 800398e:	d901      	bls.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8003990:	2303      	movs	r3, #3
 8003992:	e02a      	b.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003994:	4b18      	ldr	r3, [pc, #96]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003996:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003998:	f003 0302 	and.w	r3, r3, #2
 800399c:	2b00      	cmp	r3, #0
 800399e:	d0ee      	beq.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	68db      	ldr	r3, [r3, #12]
 80039a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039a8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80039ac:	d10d      	bne.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80039ae:	4b12      	ldr	r3, [pc, #72]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	68db      	ldr	r3, [r3, #12]
 80039ba:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80039be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039c2:	490d      	ldr	r1, [pc, #52]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80039c4:	4313      	orrs	r3, r2
 80039c6:	608b      	str	r3, [r1, #8]
 80039c8:	e005      	b.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80039ca:	4b0b      	ldr	r3, [pc, #44]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	4a0a      	ldr	r2, [pc, #40]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80039d0:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80039d4:	6093      	str	r3, [r2, #8]
 80039d6:	4b08      	ldr	r3, [pc, #32]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80039d8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	68db      	ldr	r3, [r3, #12]
 80039de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039e2:	4905      	ldr	r1, [pc, #20]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80039e4:	4313      	orrs	r3, r2
 80039e6:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80039e8:	2300      	movs	r3, #0
}
 80039ea:	4618      	mov	r0, r3
 80039ec:	3718      	adds	r7, #24
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	42470068 	.word	0x42470068
 80039f8:	40023800 	.word	0x40023800
 80039fc:	40007000 	.word	0x40007000
 8003a00:	42470e40 	.word	0x42470e40

08003a04 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003a04:	b480      	push	{r7}
 8003a06:	b087      	sub	sp, #28
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8003a10:	2300      	movs	r3, #0
 8003a12:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8003a14:	2300      	movs	r3, #0
 8003a16:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2b01      	cmp	r3, #1
 8003a20:	d13d      	bne.n	8003a9e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8003a22:	4b22      	ldr	r3, [pc, #136]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8003a24:	689b      	ldr	r3, [r3, #8]
 8003a26:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003a2a:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d004      	beq.n	8003a3c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8003a32:	2b01      	cmp	r3, #1
 8003a34:	d12f      	bne.n	8003a96 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8003a36:	4b1e      	ldr	r3, [pc, #120]	; (8003ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8003a38:	617b      	str	r3, [r7, #20]
          break;
 8003a3a:	e02f      	b.n	8003a9c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003a3c:	4b1b      	ldr	r3, [pc, #108]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a44:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a48:	d108      	bne.n	8003a5c <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003a4a:	4b18      	ldr	r3, [pc, #96]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003a52:	4a18      	ldr	r2, [pc, #96]	; (8003ab4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003a54:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a58:	613b      	str	r3, [r7, #16]
 8003a5a:	e007      	b.n	8003a6c <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003a5c:	4b13      	ldr	r3, [pc, #76]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003a64:	4a14      	ldr	r2, [pc, #80]	; (8003ab8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8003a66:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a6a:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8003a6c:	4b0f      	ldr	r3, [pc, #60]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8003a6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a72:	099b      	lsrs	r3, r3, #6
 8003a74:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003a78:	693b      	ldr	r3, [r7, #16]
 8003a7a:	fb02 f303 	mul.w	r3, r2, r3
 8003a7e:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8003a80:	4b0a      	ldr	r3, [pc, #40]	; (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8003a82:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a86:	0f1b      	lsrs	r3, r3, #28
 8003a88:	f003 0307 	and.w	r3, r3, #7
 8003a8c:	68ba      	ldr	r2, [r7, #8]
 8003a8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a92:	617b      	str	r3, [r7, #20]
          break;
 8003a94:	e002      	b.n	8003a9c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8003a96:	2300      	movs	r3, #0
 8003a98:	617b      	str	r3, [r7, #20]
          break;
 8003a9a:	bf00      	nop
        }
      }
      break;
 8003a9c:	bf00      	nop
    }
  }
  return frequency;
 8003a9e:	697b      	ldr	r3, [r7, #20]
}
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	371c      	adds	r7, #28
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aaa:	4770      	bx	lr
 8003aac:	40023800 	.word	0x40023800
 8003ab0:	00bb8000 	.word	0x00bb8000
 8003ab4:	007a1200 	.word	0x007a1200
 8003ab8:	00f42400 	.word	0x00f42400

08003abc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b082      	sub	sp, #8
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d101      	bne.n	8003ace <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	e056      	b.n	8003b7c <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003ada:	b2db      	uxtb	r3, r3
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d106      	bne.n	8003aee <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003ae8:	6878      	ldr	r0, [r7, #4]
 8003aea:	f002 facb 	bl	8006084 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2202      	movs	r2, #2
 8003af2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b04:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	685a      	ldr	r2, [r3, #4]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	431a      	orrs	r2, r3
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	68db      	ldr	r3, [r3, #12]
 8003b14:	431a      	orrs	r2, r3
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	691b      	ldr	r3, [r3, #16]
 8003b1a:	431a      	orrs	r2, r3
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	695b      	ldr	r3, [r3, #20]
 8003b20:	431a      	orrs	r2, r3
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	699b      	ldr	r3, [r3, #24]
 8003b26:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b2a:	431a      	orrs	r2, r3
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	69db      	ldr	r3, [r3, #28]
 8003b30:	431a      	orrs	r2, r3
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6a1b      	ldr	r3, [r3, #32]
 8003b36:	ea42 0103 	orr.w	r1, r2, r3
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	430a      	orrs	r2, r1
 8003b44:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	699b      	ldr	r3, [r3, #24]
 8003b4a:	0c1b      	lsrs	r3, r3, #16
 8003b4c:	f003 0104 	and.w	r1, r3, #4
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	430a      	orrs	r2, r1
 8003b5a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	69da      	ldr	r2, [r3, #28]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b6a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2201      	movs	r2, #1
 8003b76:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003b7a:	2300      	movs	r3, #0
}
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	3708      	adds	r7, #8
 8003b80:	46bd      	mov	sp, r7
 8003b82:	bd80      	pop	{r7, pc}

08003b84 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003b84:	b084      	sub	sp, #16
 8003b86:	b580      	push	{r7, lr}
 8003b88:	b084      	sub	sp, #16
 8003b8a:	af00      	add	r7, sp, #0
 8003b8c:	6078      	str	r0, [r7, #4]
 8003b8e:	f107 001c 	add.w	r0, r7, #28
 8003b92:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003b96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b98:	2b01      	cmp	r3, #1
 8003b9a:	d122      	bne.n	8003be2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ba0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	68db      	ldr	r3, [r3, #12]
 8003bac:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8003bb0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003bb4:	687a      	ldr	r2, [r7, #4]
 8003bb6:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	68db      	ldr	r3, [r3, #12]
 8003bbc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003bc4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003bc6:	2b01      	cmp	r3, #1
 8003bc8:	d105      	bne.n	8003bd6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	68db      	ldr	r3, [r3, #12]
 8003bce:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8003bd6:	6878      	ldr	r0, [r7, #4]
 8003bd8:	f000 f94a 	bl	8003e70 <USB_CoreReset>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	73fb      	strb	r3, [r7, #15]
 8003be0:	e01a      	b.n	8003c18 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	68db      	ldr	r3, [r3, #12]
 8003be6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	f000 f93e 	bl	8003e70 <USB_CoreReset>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003bf8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d106      	bne.n	8003c0c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c02:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	639a      	str	r2, [r3, #56]	; 0x38
 8003c0a:	e005      	b.n	8003c18 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c10:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003c18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c1a:	2b01      	cmp	r3, #1
 8003c1c:	d10b      	bne.n	8003c36 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	689b      	ldr	r3, [r3, #8]
 8003c22:	f043 0206 	orr.w	r2, r3, #6
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	689b      	ldr	r3, [r3, #8]
 8003c2e:	f043 0220 	orr.w	r2, r3, #32
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003c36:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c38:	4618      	mov	r0, r3
 8003c3a:	3710      	adds	r7, #16
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003c42:	b004      	add	sp, #16
 8003c44:	4770      	bx	lr

08003c46 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003c46:	b480      	push	{r7}
 8003c48:	b083      	sub	sp, #12
 8003c4a:	af00      	add	r7, sp, #0
 8003c4c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	689b      	ldr	r3, [r3, #8]
 8003c52:	f043 0201 	orr.w	r2, r3, #1
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003c5a:	2300      	movs	r3, #0
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	370c      	adds	r7, #12
 8003c60:	46bd      	mov	sp, r7
 8003c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c66:	4770      	bx	lr

08003c68 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b083      	sub	sp, #12
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	f023 0201 	bic.w	r2, r3, #1
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003c7c:	2300      	movs	r3, #0
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	370c      	adds	r7, #12
 8003c82:	46bd      	mov	sp, r7
 8003c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c88:	4770      	bx	lr

08003c8a <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003c8a:	b580      	push	{r7, lr}
 8003c8c:	b082      	sub	sp, #8
 8003c8e:	af00      	add	r7, sp, #0
 8003c90:	6078      	str	r0, [r7, #4]
 8003c92:	460b      	mov	r3, r1
 8003c94:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	68db      	ldr	r3, [r3, #12]
 8003c9a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003ca2:	78fb      	ldrb	r3, [r7, #3]
 8003ca4:	2b01      	cmp	r3, #1
 8003ca6:	d106      	bne.n	8003cb6 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	68db      	ldr	r3, [r3, #12]
 8003cac:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	60da      	str	r2, [r3, #12]
 8003cb4:	e00b      	b.n	8003cce <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8003cb6:	78fb      	ldrb	r3, [r7, #3]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d106      	bne.n	8003cca <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	68db      	ldr	r3, [r3, #12]
 8003cc0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	60da      	str	r2, [r3, #12]
 8003cc8:	e001      	b.n	8003cce <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e003      	b.n	8003cd6 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8003cce:	2032      	movs	r0, #50	; 0x32
 8003cd0:	f7fc fc6c 	bl	80005ac <HAL_Delay>

  return HAL_OK;
 8003cd4:	2300      	movs	r3, #0
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	3708      	adds	r7, #8
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
	...

08003ce0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b085      	sub	sp, #20
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
 8003ce8:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8003cea:	2300      	movs	r3, #0
 8003cec:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	019b      	lsls	r3, r3, #6
 8003cf2:	f043 0220 	orr.w	r2, r3, #32
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	3301      	adds	r3, #1
 8003cfe:	60fb      	str	r3, [r7, #12]
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	4a09      	ldr	r2, [pc, #36]	; (8003d28 <USB_FlushTxFifo+0x48>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d901      	bls.n	8003d0c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8003d08:	2303      	movs	r3, #3
 8003d0a:	e006      	b.n	8003d1a <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	691b      	ldr	r3, [r3, #16]
 8003d10:	f003 0320 	and.w	r3, r3, #32
 8003d14:	2b20      	cmp	r3, #32
 8003d16:	d0f0      	beq.n	8003cfa <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8003d18:	2300      	movs	r3, #0
}
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	3714      	adds	r7, #20
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d24:	4770      	bx	lr
 8003d26:	bf00      	nop
 8003d28:	00030d40 	.word	0x00030d40

08003d2c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b085      	sub	sp, #20
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8003d34:	2300      	movs	r3, #0
 8003d36:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2210      	movs	r2, #16
 8003d3c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	3301      	adds	r3, #1
 8003d42:	60fb      	str	r3, [r7, #12]
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	4a09      	ldr	r2, [pc, #36]	; (8003d6c <USB_FlushRxFifo+0x40>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d901      	bls.n	8003d50 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8003d4c:	2303      	movs	r3, #3
 8003d4e:	e006      	b.n	8003d5e <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	691b      	ldr	r3, [r3, #16]
 8003d54:	f003 0310 	and.w	r3, r3, #16
 8003d58:	2b10      	cmp	r3, #16
 8003d5a:	d0f0      	beq.n	8003d3e <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8003d5c:	2300      	movs	r3, #0
}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	3714      	adds	r7, #20
 8003d62:	46bd      	mov	sp, r7
 8003d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d68:	4770      	bx	lr
 8003d6a:	bf00      	nop
 8003d6c:	00030d40 	.word	0x00030d40

08003d70 <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b089      	sub	sp, #36	; 0x24
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	60f8      	str	r0, [r7, #12]
 8003d78:	60b9      	str	r1, [r7, #8]
 8003d7a:	4611      	mov	r1, r2
 8003d7c:	461a      	mov	r2, r3
 8003d7e:	460b      	mov	r3, r1
 8003d80:	71fb      	strb	r3, [r7, #7]
 8003d82:	4613      	mov	r3, r2
 8003d84:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8003d8e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d11a      	bne.n	8003dcc <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8003d96:	88bb      	ldrh	r3, [r7, #4]
 8003d98:	3303      	adds	r3, #3
 8003d9a:	089b      	lsrs	r3, r3, #2
 8003d9c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8003d9e:	2300      	movs	r3, #0
 8003da0:	61bb      	str	r3, [r7, #24]
 8003da2:	e00f      	b.n	8003dc4 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8003da4:	79fb      	ldrb	r3, [r7, #7]
 8003da6:	031a      	lsls	r2, r3, #12
 8003da8:	697b      	ldr	r3, [r7, #20]
 8003daa:	4413      	add	r3, r2
 8003dac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003db0:	461a      	mov	r2, r3
 8003db2:	69fb      	ldr	r3, [r7, #28]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	6013      	str	r3, [r2, #0]
      pSrc++;
 8003db8:	69fb      	ldr	r3, [r7, #28]
 8003dba:	3304      	adds	r3, #4
 8003dbc:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8003dbe:	69bb      	ldr	r3, [r7, #24]
 8003dc0:	3301      	adds	r3, #1
 8003dc2:	61bb      	str	r3, [r7, #24]
 8003dc4:	69ba      	ldr	r2, [r7, #24]
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	429a      	cmp	r2, r3
 8003dca:	d3eb      	bcc.n	8003da4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8003dcc:	2300      	movs	r3, #0
}
 8003dce:	4618      	mov	r0, r3
 8003dd0:	3724      	adds	r7, #36	; 0x24
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd8:	4770      	bx	lr

08003dda <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8003dda:	b480      	push	{r7}
 8003ddc:	b089      	sub	sp, #36	; 0x24
 8003dde:	af00      	add	r7, sp, #0
 8003de0:	60f8      	str	r0, [r7, #12]
 8003de2:	60b9      	str	r1, [r7, #8]
 8003de4:	4613      	mov	r3, r2
 8003de6:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8003df0:	88fb      	ldrh	r3, [r7, #6]
 8003df2:	3303      	adds	r3, #3
 8003df4:	089b      	lsrs	r3, r3, #2
 8003df6:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8003df8:	2300      	movs	r3, #0
 8003dfa:	61bb      	str	r3, [r7, #24]
 8003dfc:	e00b      	b.n	8003e16 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e04:	681a      	ldr	r2, [r3, #0]
 8003e06:	69fb      	ldr	r3, [r7, #28]
 8003e08:	601a      	str	r2, [r3, #0]
    pDest++;
 8003e0a:	69fb      	ldr	r3, [r7, #28]
 8003e0c:	3304      	adds	r3, #4
 8003e0e:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8003e10:	69bb      	ldr	r3, [r7, #24]
 8003e12:	3301      	adds	r3, #1
 8003e14:	61bb      	str	r3, [r7, #24]
 8003e16:	69ba      	ldr	r2, [r7, #24]
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	429a      	cmp	r2, r3
 8003e1c:	d3ef      	bcc.n	8003dfe <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8003e1e:	69fb      	ldr	r3, [r7, #28]
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	3724      	adds	r7, #36	; 0x24
 8003e24:	46bd      	mov	sp, r7
 8003e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2a:	4770      	bx	lr

08003e2c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b085      	sub	sp, #20
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	695b      	ldr	r3, [r3, #20]
 8003e38:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	699b      	ldr	r3, [r3, #24]
 8003e3e:	68fa      	ldr	r2, [r7, #12]
 8003e40:	4013      	ands	r3, r2
 8003e42:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8003e44:	68fb      	ldr	r3, [r7, #12]
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	3714      	adds	r7, #20
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e50:	4770      	bx	lr

08003e52 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8003e52:	b480      	push	{r7}
 8003e54:	b083      	sub	sp, #12
 8003e56:	af00      	add	r7, sp, #0
 8003e58:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	695b      	ldr	r3, [r3, #20]
 8003e5e:	f003 0301 	and.w	r3, r3, #1
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	370c      	adds	r7, #12
 8003e66:	46bd      	mov	sp, r7
 8003e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6c:	4770      	bx	lr
	...

08003e70 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b085      	sub	sp, #20
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8003e78:	2300      	movs	r3, #0
 8003e7a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	3301      	adds	r3, #1
 8003e80:	60fb      	str	r3, [r7, #12]
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	4a13      	ldr	r2, [pc, #76]	; (8003ed4 <USB_CoreReset+0x64>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d901      	bls.n	8003e8e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8003e8a:	2303      	movs	r3, #3
 8003e8c:	e01b      	b.n	8003ec6 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	691b      	ldr	r3, [r3, #16]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	daf2      	bge.n	8003e7c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8003e96:	2300      	movs	r3, #0
 8003e98:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	691b      	ldr	r3, [r3, #16]
 8003e9e:	f043 0201 	orr.w	r2, r3, #1
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	3301      	adds	r3, #1
 8003eaa:	60fb      	str	r3, [r7, #12]
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	4a09      	ldr	r2, [pc, #36]	; (8003ed4 <USB_CoreReset+0x64>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d901      	bls.n	8003eb8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8003eb4:	2303      	movs	r3, #3
 8003eb6:	e006      	b.n	8003ec6 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	691b      	ldr	r3, [r3, #16]
 8003ebc:	f003 0301 	and.w	r3, r3, #1
 8003ec0:	2b01      	cmp	r3, #1
 8003ec2:	d0f0      	beq.n	8003ea6 <USB_CoreReset+0x36>

  return HAL_OK;
 8003ec4:	2300      	movs	r3, #0
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3714      	adds	r7, #20
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed0:	4770      	bx	lr
 8003ed2:	bf00      	nop
 8003ed4:	00030d40 	.word	0x00030d40

08003ed8 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003ed8:	b084      	sub	sp, #16
 8003eda:	b580      	push	{r7, lr}
 8003edc:	b084      	sub	sp, #16
 8003ede:	af00      	add	r7, sp, #0
 8003ee0:	6078      	str	r0, [r7, #4]
 8003ee2:	f107 001c 	add.w	r0, r7, #28
 8003ee6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8003eee:	68bb      	ldr	r3, [r7, #8]
 8003ef0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8003ef4:	461a      	mov	r2, r3
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003efe:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f0a:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f16:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d018      	beq.n	8003f5c <USB_HostInit+0x84>
  {
    if (cfg.speed == USB_OTG_SPEED_FULL)
 8003f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f2c:	2b03      	cmp	r3, #3
 8003f2e:	d10a      	bne.n	8003f46 <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	68ba      	ldr	r2, [r7, #8]
 8003f3a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003f3e:	f043 0304 	orr.w	r3, r3, #4
 8003f42:	6013      	str	r3, [r2, #0]
 8003f44:	e014      	b.n	8003f70 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	68ba      	ldr	r2, [r7, #8]
 8003f50:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003f54:	f023 0304 	bic.w	r3, r3, #4
 8003f58:	6013      	str	r3, [r2, #0]
 8003f5a:	e009      	b.n	8003f70 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	68ba      	ldr	r2, [r7, #8]
 8003f66:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003f6a:	f023 0304 	bic.w	r3, r3, #4
 8003f6e:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8003f70:	2110      	movs	r1, #16
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	f7ff feb4 	bl	8003ce0 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8003f78:	6878      	ldr	r0, [r7, #4]
 8003f7a:	f7ff fed7 	bl	8003d2c <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8003f7e:	2300      	movs	r3, #0
 8003f80:	60fb      	str	r3, [r7, #12]
 8003f82:	e015      	b.n	8003fb0 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	015a      	lsls	r2, r3, #5
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	4413      	add	r3, r2
 8003f8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f90:	461a      	mov	r2, r3
 8003f92:	f04f 33ff 	mov.w	r3, #4294967295
 8003f96:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	015a      	lsls	r2, r3, #5
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	4413      	add	r3, r2
 8003fa0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fa4:	461a      	mov	r2, r3
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	3301      	adds	r3, #1
 8003fae:	60fb      	str	r3, [r7, #12]
 8003fb0:	6a3b      	ldr	r3, [r7, #32]
 8003fb2:	68fa      	ldr	r2, [r7, #12]
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	d3e5      	bcc.n	8003f84 <USB_HostInit+0xac>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 8003fb8:	2101      	movs	r1, #1
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	f000 f882 	bl	80040c4 <USB_DriveVbus>

  HAL_Delay(200U);
 8003fc0:	20c8      	movs	r0, #200	; 0xc8
 8003fc2:	f7fc faf3 	bl	80005ac <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	f04f 32ff 	mov.w	r2, #4294967295
 8003fd2:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d00b      	beq.n	8003ff8 <USB_HostInit+0x120>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003fe6:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	4a14      	ldr	r2, [pc, #80]	; (800403c <USB_HostInit+0x164>)
 8003fec:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	4a13      	ldr	r2, [pc, #76]	; (8004040 <USB_HostInit+0x168>)
 8003ff2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8003ff6:	e009      	b.n	800400c <USB_HostInit+0x134>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2280      	movs	r2, #128	; 0x80
 8003ffc:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	4a10      	ldr	r2, [pc, #64]	; (8004044 <USB_HostInit+0x16c>)
 8004002:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	4a10      	ldr	r2, [pc, #64]	; (8004048 <USB_HostInit+0x170>)
 8004008:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800400c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800400e:	2b00      	cmp	r3, #0
 8004010:	d105      	bne.n	800401e <USB_HostInit+0x146>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	699b      	ldr	r3, [r3, #24]
 8004016:	f043 0210 	orr.w	r2, r3, #16
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	699a      	ldr	r2, [r3, #24]
 8004022:	4b0a      	ldr	r3, [pc, #40]	; (800404c <USB_HostInit+0x174>)
 8004024:	4313      	orrs	r3, r2
 8004026:	687a      	ldr	r2, [r7, #4]
 8004028:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 800402a:	2300      	movs	r3, #0
}
 800402c:	4618      	mov	r0, r3
 800402e:	3710      	adds	r7, #16
 8004030:	46bd      	mov	sp, r7
 8004032:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004036:	b004      	add	sp, #16
 8004038:	4770      	bx	lr
 800403a:	bf00      	nop
 800403c:	01000200 	.word	0x01000200
 8004040:	00e00300 	.word	0x00e00300
 8004044:	00600080 	.word	0x00600080
 8004048:	004000e0 	.word	0x004000e0
 800404c:	a3200008 	.word	0xa3200008

08004050 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8004050:	b480      	push	{r7}
 8004052:	b085      	sub	sp, #20
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
 8004058:	460b      	mov	r3, r1
 800405a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	68fa      	ldr	r2, [r7, #12]
 800406a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800406e:	f023 0303 	bic.w	r3, r3, #3
 8004072:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	78fb      	ldrb	r3, [r7, #3]
 800407e:	f003 0303 	and.w	r3, r3, #3
 8004082:	68f9      	ldr	r1, [r7, #12]
 8004084:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004088:	4313      	orrs	r3, r2
 800408a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800408c:	78fb      	ldrb	r3, [r7, #3]
 800408e:	2b01      	cmp	r3, #1
 8004090:	d107      	bne.n	80040a2 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004098:	461a      	mov	r2, r3
 800409a:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800409e:	6053      	str	r3, [r2, #4]
 80040a0:	e009      	b.n	80040b6 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 80040a2:	78fb      	ldrb	r3, [r7, #3]
 80040a4:	2b02      	cmp	r3, #2
 80040a6:	d106      	bne.n	80040b6 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80040ae:	461a      	mov	r2, r3
 80040b0:	f241 7370 	movw	r3, #6000	; 0x1770
 80040b4:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 80040b6:	2300      	movs	r3, #0
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	3714      	adds	r7, #20
 80040bc:	46bd      	mov	sp, r7
 80040be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c2:	4770      	bx	lr

080040c4 <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b085      	sub	sp, #20
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
 80040cc:	460b      	mov	r3, r1
 80040ce:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80040d4:	2300      	movs	r3, #0
 80040d6:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80040e2:	68bb      	ldr	r3, [r7, #8]
 80040e4:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80040e8:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d109      	bne.n	8004108 <USB_DriveVbus+0x44>
 80040f4:	78fb      	ldrb	r3, [r7, #3]
 80040f6:	2b01      	cmp	r3, #1
 80040f8:	d106      	bne.n	8004108 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80040fa:	68bb      	ldr	r3, [r7, #8]
 80040fc:	68fa      	ldr	r2, [r7, #12]
 80040fe:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004102:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004106:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800410e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004112:	d109      	bne.n	8004128 <USB_DriveVbus+0x64>
 8004114:	78fb      	ldrb	r3, [r7, #3]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d106      	bne.n	8004128 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	68fa      	ldr	r2, [r7, #12]
 800411e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004122:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004126:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8004128:	2300      	movs	r3, #0
}
 800412a:	4618      	mov	r0, r3
 800412c:	3714      	adds	r7, #20
 800412e:	46bd      	mov	sp, r7
 8004130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004134:	4770      	bx	lr

08004136 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8004136:	b480      	push	{r7}
 8004138:	b085      	sub	sp, #20
 800413a:	af00      	add	r7, sp, #0
 800413c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	b29b      	uxth	r3, r3
}
 800414c:	4618      	mov	r0, r3
 800414e:	3714      	adds	r7, #20
 8004150:	46bd      	mov	sp, r7
 8004152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004156:	4770      	bx	lr

08004158 <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 8004158:	b480      	push	{r7}
 800415a:	b087      	sub	sp, #28
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
 8004160:	4608      	mov	r0, r1
 8004162:	4611      	mov	r1, r2
 8004164:	461a      	mov	r2, r3
 8004166:	4603      	mov	r3, r0
 8004168:	70fb      	strb	r3, [r7, #3]
 800416a:	460b      	mov	r3, r1
 800416c:	70bb      	strb	r3, [r7, #2]
 800416e:	4613      	mov	r3, r2
 8004170:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8004172:	2300      	movs	r3, #0
 8004174:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800417a:	78fb      	ldrb	r3, [r7, #3]
 800417c:	015a      	lsls	r2, r3, #5
 800417e:	68bb      	ldr	r3, [r7, #8]
 8004180:	4413      	add	r3, r2
 8004182:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004186:	461a      	mov	r2, r3
 8004188:	f04f 33ff 	mov.w	r3, #4294967295
 800418c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800418e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004192:	2b03      	cmp	r3, #3
 8004194:	d87e      	bhi.n	8004294 <USB_HC_Init+0x13c>
 8004196:	a201      	add	r2, pc, #4	; (adr r2, 800419c <USB_HC_Init+0x44>)
 8004198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800419c:	080041ad 	.word	0x080041ad
 80041a0:	08004257 	.word	0x08004257
 80041a4:	080041ad 	.word	0x080041ad
 80041a8:	08004219 	.word	0x08004219
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80041ac:	78fb      	ldrb	r3, [r7, #3]
 80041ae:	015a      	lsls	r2, r3, #5
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	4413      	add	r3, r2
 80041b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041b8:	461a      	mov	r2, r3
 80041ba:	f240 439d 	movw	r3, #1181	; 0x49d
 80041be:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80041c0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	da10      	bge.n	80041ea <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80041c8:	78fb      	ldrb	r3, [r7, #3]
 80041ca:	015a      	lsls	r2, r3, #5
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	4413      	add	r3, r2
 80041d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041d4:	68db      	ldr	r3, [r3, #12]
 80041d6:	78fa      	ldrb	r2, [r7, #3]
 80041d8:	0151      	lsls	r1, r2, #5
 80041da:	68ba      	ldr	r2, [r7, #8]
 80041dc:	440a      	add	r2, r1
 80041de:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80041e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041e6:	60d3      	str	r3, [r2, #12]
        if ((USBx->CID & (0x1U << 8)) != 0U)
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
        }
      }
      break;
 80041e8:	e057      	b.n	800429a <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d051      	beq.n	800429a <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 80041f6:	78fb      	ldrb	r3, [r7, #3]
 80041f8:	015a      	lsls	r2, r3, #5
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	4413      	add	r3, r2
 80041fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004202:	68db      	ldr	r3, [r3, #12]
 8004204:	78fa      	ldrb	r2, [r7, #3]
 8004206:	0151      	lsls	r1, r2, #5
 8004208:	68ba      	ldr	r2, [r7, #8]
 800420a:	440a      	add	r2, r1
 800420c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004210:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004214:	60d3      	str	r3, [r2, #12]
      break;
 8004216:	e040      	b.n	800429a <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004218:	78fb      	ldrb	r3, [r7, #3]
 800421a:	015a      	lsls	r2, r3, #5
 800421c:	68bb      	ldr	r3, [r7, #8]
 800421e:	4413      	add	r3, r2
 8004220:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004224:	461a      	mov	r2, r3
 8004226:	f240 639d 	movw	r3, #1693	; 0x69d
 800422a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800422c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004230:	2b00      	cmp	r3, #0
 8004232:	da34      	bge.n	800429e <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8004234:	78fb      	ldrb	r3, [r7, #3]
 8004236:	015a      	lsls	r2, r3, #5
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	4413      	add	r3, r2
 800423c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004240:	68db      	ldr	r3, [r3, #12]
 8004242:	78fa      	ldrb	r2, [r7, #3]
 8004244:	0151      	lsls	r1, r2, #5
 8004246:	68ba      	ldr	r2, [r7, #8]
 8004248:	440a      	add	r2, r1
 800424a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800424e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004252:	60d3      	str	r3, [r2, #12]
      }

      break;
 8004254:	e023      	b.n	800429e <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004256:	78fb      	ldrb	r3, [r7, #3]
 8004258:	015a      	lsls	r2, r3, #5
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	4413      	add	r3, r2
 800425e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004262:	461a      	mov	r2, r3
 8004264:	f240 2325 	movw	r3, #549	; 0x225
 8004268:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800426a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800426e:	2b00      	cmp	r3, #0
 8004270:	da17      	bge.n	80042a2 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8004272:	78fb      	ldrb	r3, [r7, #3]
 8004274:	015a      	lsls	r2, r3, #5
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	4413      	add	r3, r2
 800427a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800427e:	68db      	ldr	r3, [r3, #12]
 8004280:	78fa      	ldrb	r2, [r7, #3]
 8004282:	0151      	lsls	r1, r2, #5
 8004284:	68ba      	ldr	r2, [r7, #8]
 8004286:	440a      	add	r2, r1
 8004288:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800428c:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8004290:	60d3      	str	r3, [r2, #12]
      }
      break;
 8004292:	e006      	b.n	80042a2 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8004294:	2301      	movs	r3, #1
 8004296:	75fb      	strb	r3, [r7, #23]
      break;
 8004298:	e004      	b.n	80042a4 <USB_HC_Init+0x14c>
      break;
 800429a:	bf00      	nop
 800429c:	e002      	b.n	80042a4 <USB_HC_Init+0x14c>
      break;
 800429e:	bf00      	nop
 80042a0:	e000      	b.n	80042a4 <USB_HC_Init+0x14c>
      break;
 80042a2:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80042a4:	68bb      	ldr	r3, [r7, #8]
 80042a6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80042aa:	699a      	ldr	r2, [r3, #24]
 80042ac:	78fb      	ldrb	r3, [r7, #3]
 80042ae:	f003 030f 	and.w	r3, r3, #15
 80042b2:	2101      	movs	r1, #1
 80042b4:	fa01 f303 	lsl.w	r3, r1, r3
 80042b8:	68b9      	ldr	r1, [r7, #8]
 80042ba:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80042be:	4313      	orrs	r3, r2
 80042c0:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	699b      	ldr	r3, [r3, #24]
 80042c6:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80042ce:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	da03      	bge.n	80042de <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80042d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80042da:	613b      	str	r3, [r7, #16]
 80042dc:	e001      	b.n	80042e2 <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 80042de:	2300      	movs	r3, #0
 80042e0:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 80042e2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80042e6:	2b02      	cmp	r3, #2
 80042e8:	d103      	bne.n	80042f2 <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80042ea:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80042ee:	60fb      	str	r3, [r7, #12]
 80042f0:	e001      	b.n	80042f6 <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80042f2:	2300      	movs	r3, #0
 80042f4:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80042f6:	787b      	ldrb	r3, [r7, #1]
 80042f8:	059b      	lsls	r3, r3, #22
 80042fa:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80042fe:	78bb      	ldrb	r3, [r7, #2]
 8004300:	02db      	lsls	r3, r3, #11
 8004302:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004306:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8004308:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800430c:	049b      	lsls	r3, r3, #18
 800430e:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8004312:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004314:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004316:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800431a:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004320:	78fb      	ldrb	r3, [r7, #3]
 8004322:	0159      	lsls	r1, r3, #5
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	440b      	add	r3, r1
 8004328:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800432c:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004332:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8004334:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004338:	2b03      	cmp	r3, #3
 800433a:	d10f      	bne.n	800435c <USB_HC_Init+0x204>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800433c:	78fb      	ldrb	r3, [r7, #3]
 800433e:	015a      	lsls	r2, r3, #5
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	4413      	add	r3, r2
 8004344:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	78fa      	ldrb	r2, [r7, #3]
 800434c:	0151      	lsls	r1, r2, #5
 800434e:	68ba      	ldr	r2, [r7, #8]
 8004350:	440a      	add	r2, r1
 8004352:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004356:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800435a:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800435c:	7dfb      	ldrb	r3, [r7, #23]
}
 800435e:	4618      	mov	r0, r3
 8004360:	371c      	adds	r7, #28
 8004362:	46bd      	mov	sp, r7
 8004364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004368:	4770      	bx	lr
 800436a:	bf00      	nop

0800436c <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b08c      	sub	sp, #48	; 0x30
 8004370:	af02      	add	r7, sp, #8
 8004372:	60f8      	str	r0, [r7, #12]
 8004374:	60b9      	str	r1, [r7, #8]
 8004376:	4613      	mov	r3, r2
 8004378:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	785b      	ldrb	r3, [r3, #1]
 8004382:	61fb      	str	r3, [r7, #28]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8004384:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004388:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800438e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004392:	2b00      	cmp	r3, #0
 8004394:	d028      	beq.n	80043e8 <USB_HC_StartXfer+0x7c>
 8004396:	68bb      	ldr	r3, [r7, #8]
 8004398:	791b      	ldrb	r3, [r3, #4]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d124      	bne.n	80043e8 <USB_HC_StartXfer+0x7c>
  {
    if ((dma == 0U) && (hc->do_ping == 1U))
 800439e:	79fb      	ldrb	r3, [r7, #7]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d10b      	bne.n	80043bc <USB_HC_StartXfer+0x50>
 80043a4:	68bb      	ldr	r3, [r7, #8]
 80043a6:	795b      	ldrb	r3, [r3, #5]
 80043a8:	2b01      	cmp	r3, #1
 80043aa:	d107      	bne.n	80043bc <USB_HC_StartXfer+0x50>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	785b      	ldrb	r3, [r3, #1]
 80043b0:	4619      	mov	r1, r3
 80043b2:	68f8      	ldr	r0, [r7, #12]
 80043b4:	f000 fa2e 	bl	8004814 <USB_DoPing>
      return HAL_OK;
 80043b8:	2300      	movs	r3, #0
 80043ba:	e112      	b.n	80045e2 <USB_HC_StartXfer+0x276>
    }
    else if (dma == 1U)
 80043bc:	79fb      	ldrb	r3, [r7, #7]
 80043be:	2b01      	cmp	r3, #1
 80043c0:	d112      	bne.n	80043e8 <USB_HC_StartXfer+0x7c>
    {
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 80043c2:	69fb      	ldr	r3, [r7, #28]
 80043c4:	015a      	lsls	r2, r3, #5
 80043c6:	6a3b      	ldr	r3, [r7, #32]
 80043c8:	4413      	add	r3, r2
 80043ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043ce:	68db      	ldr	r3, [r3, #12]
 80043d0:	69fa      	ldr	r2, [r7, #28]
 80043d2:	0151      	lsls	r1, r2, #5
 80043d4:	6a3a      	ldr	r2, [r7, #32]
 80043d6:	440a      	add	r2, r1
 80043d8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80043dc:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 80043e0:	60d3      	str	r3, [r2, #12]
      hc->do_ping = 0U;
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	2200      	movs	r2, #0
 80043e6:	715a      	strb	r2, [r3, #5]
      /* ... */
    }
  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	691b      	ldr	r3, [r3, #16]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d018      	beq.n	8004422 <USB_HC_StartXfer+0xb6>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	691b      	ldr	r3, [r3, #16]
 80043f4:	68ba      	ldr	r2, [r7, #8]
 80043f6:	8912      	ldrh	r2, [r2, #8]
 80043f8:	4413      	add	r3, r2
 80043fa:	3b01      	subs	r3, #1
 80043fc:	68ba      	ldr	r2, [r7, #8]
 80043fe:	8912      	ldrh	r2, [r2, #8]
 8004400:	fbb3 f3f2 	udiv	r3, r3, r2
 8004404:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8004406:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8004408:	8b7b      	ldrh	r3, [r7, #26]
 800440a:	429a      	cmp	r2, r3
 800440c:	d90b      	bls.n	8004426 <USB_HC_StartXfer+0xba>
    {
      num_packets = max_hc_pkt_count;
 800440e:	8b7b      	ldrh	r3, [r7, #26]
 8004410:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8004412:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004414:	68ba      	ldr	r2, [r7, #8]
 8004416:	8912      	ldrh	r2, [r2, #8]
 8004418:	fb02 f203 	mul.w	r2, r2, r3
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	611a      	str	r2, [r3, #16]
 8004420:	e001      	b.n	8004426 <USB_HC_StartXfer+0xba>
    }
  }
  else
  {
    num_packets = 1U;
 8004422:	2301      	movs	r3, #1
 8004424:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  if (hc->ep_is_in != 0U)
 8004426:	68bb      	ldr	r3, [r7, #8]
 8004428:	78db      	ldrb	r3, [r3, #3]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d006      	beq.n	800443c <USB_HC_StartXfer+0xd0>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800442e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004430:	68ba      	ldr	r2, [r7, #8]
 8004432:	8912      	ldrh	r2, [r2, #8]
 8004434:	fb02 f203 	mul.w	r2, r2, r3
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	691b      	ldr	r3, [r3, #16]
 8004440:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8004444:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004446:	04d9      	lsls	r1, r3, #19
 8004448:	4b68      	ldr	r3, [pc, #416]	; (80045ec <USB_HC_StartXfer+0x280>)
 800444a:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800444c:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	7a9b      	ldrb	r3, [r3, #10]
 8004452:	075b      	lsls	r3, r3, #29
 8004454:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8004458:	69f9      	ldr	r1, [r7, #28]
 800445a:	0148      	lsls	r0, r1, #5
 800445c:	6a39      	ldr	r1, [r7, #32]
 800445e:	4401      	add	r1, r0
 8004460:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8004464:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8004466:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8004468:	79fb      	ldrb	r3, [r7, #7]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d009      	beq.n	8004482 <USB_HC_StartXfer+0x116>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800446e:	68bb      	ldr	r3, [r7, #8]
 8004470:	68d9      	ldr	r1, [r3, #12]
 8004472:	69fb      	ldr	r3, [r7, #28]
 8004474:	015a      	lsls	r2, r3, #5
 8004476:	6a3b      	ldr	r3, [r7, #32]
 8004478:	4413      	add	r3, r2
 800447a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800447e:	460a      	mov	r2, r1
 8004480:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8004482:	6a3b      	ldr	r3, [r7, #32]
 8004484:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	f003 0301 	and.w	r3, r3, #1
 800448e:	2b00      	cmp	r3, #0
 8004490:	bf0c      	ite	eq
 8004492:	2301      	moveq	r3, #1
 8004494:	2300      	movne	r3, #0
 8004496:	b2db      	uxtb	r3, r3
 8004498:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800449a:	69fb      	ldr	r3, [r7, #28]
 800449c:	015a      	lsls	r2, r3, #5
 800449e:	6a3b      	ldr	r3, [r7, #32]
 80044a0:	4413      	add	r3, r2
 80044a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	69fa      	ldr	r2, [r7, #28]
 80044aa:	0151      	lsls	r1, r2, #5
 80044ac:	6a3a      	ldr	r2, [r7, #32]
 80044ae:	440a      	add	r2, r1
 80044b0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80044b4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80044b8:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80044ba:	69fb      	ldr	r3, [r7, #28]
 80044bc:	015a      	lsls	r2, r3, #5
 80044be:	6a3b      	ldr	r3, [r7, #32]
 80044c0:	4413      	add	r3, r2
 80044c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80044c6:	681a      	ldr	r2, [r3, #0]
 80044c8:	7e7b      	ldrb	r3, [r7, #25]
 80044ca:	075b      	lsls	r3, r3, #29
 80044cc:	69f9      	ldr	r1, [r7, #28]
 80044ce:	0148      	lsls	r0, r1, #5
 80044d0:	6a39      	ldr	r1, [r7, #32]
 80044d2:	4401      	add	r1, r0
 80044d4:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 80044d8:	4313      	orrs	r3, r2
 80044da:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80044dc:	69fb      	ldr	r3, [r7, #28]
 80044de:	015a      	lsls	r2, r3, #5
 80044e0:	6a3b      	ldr	r3, [r7, #32]
 80044e2:	4413      	add	r3, r2
 80044e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a41      	ldr	r2, [pc, #260]	; (80045f0 <USB_HC_StartXfer+0x284>)
 80044ec:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80044ee:	4b40      	ldr	r3, [pc, #256]	; (80045f0 <USB_HC_StartXfer+0x284>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80044f6:	4a3e      	ldr	r2, [pc, #248]	; (80045f0 <USB_HC_StartXfer+0x284>)
 80044f8:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	78db      	ldrb	r3, [r3, #3]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d006      	beq.n	8004510 <USB_HC_StartXfer+0x1a4>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8004502:	4b3b      	ldr	r3, [pc, #236]	; (80045f0 <USB_HC_StartXfer+0x284>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800450a:	4a39      	ldr	r2, [pc, #228]	; (80045f0 <USB_HC_StartXfer+0x284>)
 800450c:	6013      	str	r3, [r2, #0]
 800450e:	e005      	b.n	800451c <USB_HC_StartXfer+0x1b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8004510:	4b37      	ldr	r3, [pc, #220]	; (80045f0 <USB_HC_StartXfer+0x284>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004518:	4a35      	ldr	r2, [pc, #212]	; (80045f0 <USB_HC_StartXfer+0x284>)
 800451a:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800451c:	4b34      	ldr	r3, [pc, #208]	; (80045f0 <USB_HC_StartXfer+0x284>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004524:	4a32      	ldr	r2, [pc, #200]	; (80045f0 <USB_HC_StartXfer+0x284>)
 8004526:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004528:	69fb      	ldr	r3, [r7, #28]
 800452a:	015a      	lsls	r2, r3, #5
 800452c:	6a3b      	ldr	r3, [r7, #32]
 800452e:	4413      	add	r3, r2
 8004530:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004534:	461a      	mov	r2, r3
 8004536:	4b2e      	ldr	r3, [pc, #184]	; (80045f0 <USB_HC_StartXfer+0x284>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	6013      	str	r3, [r2, #0]

  if (dma == 0U) /* Slave mode */
 800453c:	79fb      	ldrb	r3, [r7, #7]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d14e      	bne.n	80045e0 <USB_HC_StartXfer+0x274>
  {
    if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8004542:	68bb      	ldr	r3, [r7, #8]
 8004544:	78db      	ldrb	r3, [r3, #3]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d14a      	bne.n	80045e0 <USB_HC_StartXfer+0x274>
 800454a:	68bb      	ldr	r3, [r7, #8]
 800454c:	691b      	ldr	r3, [r3, #16]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d046      	beq.n	80045e0 <USB_HC_StartXfer+0x274>
    {
      switch (hc->ep_type)
 8004552:	68bb      	ldr	r3, [r7, #8]
 8004554:	79db      	ldrb	r3, [r3, #7]
 8004556:	2b03      	cmp	r3, #3
 8004558:	d830      	bhi.n	80045bc <USB_HC_StartXfer+0x250>
 800455a:	a201      	add	r2, pc, #4	; (adr r2, 8004560 <USB_HC_StartXfer+0x1f4>)
 800455c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004560:	08004571 	.word	0x08004571
 8004564:	08004595 	.word	0x08004595
 8004568:	08004571 	.word	0x08004571
 800456c:	08004595 	.word	0x08004595
      {
        /* Non periodic transfer */
        case EP_TYPE_CTRL:
        case EP_TYPE_BULK:

          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	691b      	ldr	r3, [r3, #16]
 8004574:	3303      	adds	r3, #3
 8004576:	089b      	lsrs	r3, r3, #2
 8004578:	82fb      	strh	r3, [r7, #22]

          /* check if there is enough space in FIFO space */
          if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800457a:	8afa      	ldrh	r2, [r7, #22]
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004580:	b29b      	uxth	r3, r3
 8004582:	429a      	cmp	r2, r3
 8004584:	d91c      	bls.n	80045c0 <USB_HC_StartXfer+0x254>
          {
            /* need to process data in nptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	699b      	ldr	r3, [r3, #24]
 800458a:	f043 0220 	orr.w	r2, r3, #32
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	619a      	str	r2, [r3, #24]
          }
          break;
 8004592:	e015      	b.n	80045c0 <USB_HC_StartXfer+0x254>

        /* Periodic transfer */
        case EP_TYPE_INTR:
        case EP_TYPE_ISOC:
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	691b      	ldr	r3, [r3, #16]
 8004598:	3303      	adds	r3, #3
 800459a:	089b      	lsrs	r3, r3, #2
 800459c:	82fb      	strh	r3, [r7, #22]
          /* check if there is enough space in FIFO space */
          if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800459e:	8afa      	ldrh	r2, [r7, #22]
 80045a0:	6a3b      	ldr	r3, [r7, #32]
 80045a2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80045a6:	691b      	ldr	r3, [r3, #16]
 80045a8:	b29b      	uxth	r3, r3
 80045aa:	429a      	cmp	r2, r3
 80045ac:	d90a      	bls.n	80045c4 <USB_HC_StartXfer+0x258>
          {
            /* need to process data in ptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	699b      	ldr	r3, [r3, #24]
 80045b2:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	619a      	str	r2, [r3, #24]
          }
          break;
 80045ba:	e003      	b.n	80045c4 <USB_HC_StartXfer+0x258>

        default:
          break;
 80045bc:	bf00      	nop
 80045be:	e002      	b.n	80045c6 <USB_HC_StartXfer+0x25a>
          break;
 80045c0:	bf00      	nop
 80045c2:	e000      	b.n	80045c6 <USB_HC_StartXfer+0x25a>
          break;
 80045c4:	bf00      	nop
      }

      /* Write packet into the Tx FIFO. */
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	68d9      	ldr	r1, [r3, #12]
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	785a      	ldrb	r2, [r3, #1]
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	691b      	ldr	r3, [r3, #16]
 80045d2:	b298      	uxth	r0, r3
 80045d4:	2300      	movs	r3, #0
 80045d6:	9300      	str	r3, [sp, #0]
 80045d8:	4603      	mov	r3, r0
 80045da:	68f8      	ldr	r0, [r7, #12]
 80045dc:	f7ff fbc8 	bl	8003d70 <USB_WritePacket>
    }
  }

  return HAL_OK;
 80045e0:	2300      	movs	r3, #0
}
 80045e2:	4618      	mov	r0, r3
 80045e4:	3728      	adds	r7, #40	; 0x28
 80045e6:	46bd      	mov	sp, r7
 80045e8:	bd80      	pop	{r7, pc}
 80045ea:	bf00      	nop
 80045ec:	1ff80000 	.word	0x1ff80000
 80045f0:	200000ac 	.word	0x200000ac

080045f4 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80045f4:	b480      	push	{r7}
 80045f6:	b085      	sub	sp, #20
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004606:	695b      	ldr	r3, [r3, #20]
 8004608:	b29b      	uxth	r3, r3
}
 800460a:	4618      	mov	r0, r3
 800460c:	3714      	adds	r7, #20
 800460e:	46bd      	mov	sp, r7
 8004610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004614:	4770      	bx	lr

08004616 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8004616:	b480      	push	{r7}
 8004618:	b087      	sub	sp, #28
 800461a:	af00      	add	r7, sp, #0
 800461c:	6078      	str	r0, [r7, #4]
 800461e:	460b      	mov	r3, r1
 8004620:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 8004626:	78fb      	ldrb	r3, [r7, #3]
 8004628:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800462a:	2300      	movs	r3, #0
 800462c:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	015a      	lsls	r2, r3, #5
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	4413      	add	r3, r2
 8004636:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	0c9b      	lsrs	r3, r3, #18
 800463e:	f003 0303 	and.w	r3, r3, #3
 8004642:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d002      	beq.n	8004650 <USB_HC_Halt+0x3a>
 800464a:	68bb      	ldr	r3, [r7, #8]
 800464c:	2b02      	cmp	r3, #2
 800464e:	d16c      	bne.n	800472a <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	015a      	lsls	r2, r3, #5
 8004654:	693b      	ldr	r3, [r7, #16]
 8004656:	4413      	add	r3, r2
 8004658:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	68fa      	ldr	r2, [r7, #12]
 8004660:	0151      	lsls	r1, r2, #5
 8004662:	693a      	ldr	r2, [r7, #16]
 8004664:	440a      	add	r2, r1
 8004666:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800466a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800466e:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004674:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004678:	2b00      	cmp	r3, #0
 800467a:	d143      	bne.n	8004704 <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	015a      	lsls	r2, r3, #5
 8004680:	693b      	ldr	r3, [r7, #16]
 8004682:	4413      	add	r3, r2
 8004684:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	68fa      	ldr	r2, [r7, #12]
 800468c:	0151      	lsls	r1, r2, #5
 800468e:	693a      	ldr	r2, [r7, #16]
 8004690:	440a      	add	r2, r1
 8004692:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004696:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800469a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	015a      	lsls	r2, r3, #5
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	4413      	add	r3, r2
 80046a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	68fa      	ldr	r2, [r7, #12]
 80046ac:	0151      	lsls	r1, r2, #5
 80046ae:	693a      	ldr	r2, [r7, #16]
 80046b0:	440a      	add	r2, r1
 80046b2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80046b6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80046ba:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	015a      	lsls	r2, r3, #5
 80046c0:	693b      	ldr	r3, [r7, #16]
 80046c2:	4413      	add	r3, r2
 80046c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	68fa      	ldr	r2, [r7, #12]
 80046cc:	0151      	lsls	r1, r2, #5
 80046ce:	693a      	ldr	r2, [r7, #16]
 80046d0:	440a      	add	r2, r1
 80046d2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80046d6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80046da:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 80046dc:	697b      	ldr	r3, [r7, #20]
 80046de:	3301      	adds	r3, #1
 80046e0:	617b      	str	r3, [r7, #20]
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80046e8:	d81d      	bhi.n	8004726 <USB_HC_Halt+0x110>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	015a      	lsls	r2, r3, #5
 80046ee:	693b      	ldr	r3, [r7, #16]
 80046f0:	4413      	add	r3, r2
 80046f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80046fc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004700:	d0ec      	beq.n	80046dc <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8004702:	e080      	b.n	8004806 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	015a      	lsls	r2, r3, #5
 8004708:	693b      	ldr	r3, [r7, #16]
 800470a:	4413      	add	r3, r2
 800470c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	68fa      	ldr	r2, [r7, #12]
 8004714:	0151      	lsls	r1, r2, #5
 8004716:	693a      	ldr	r2, [r7, #16]
 8004718:	440a      	add	r2, r1
 800471a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800471e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004722:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8004724:	e06f      	b.n	8004806 <USB_HC_Halt+0x1f0>
          break;
 8004726:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8004728:	e06d      	b.n	8004806 <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	015a      	lsls	r2, r3, #5
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	4413      	add	r3, r2
 8004732:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	68fa      	ldr	r2, [r7, #12]
 800473a:	0151      	lsls	r1, r2, #5
 800473c:	693a      	ldr	r2, [r7, #16]
 800473e:	440a      	add	r2, r1
 8004740:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004744:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004748:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800474a:	693b      	ldr	r3, [r7, #16]
 800474c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004750:	691b      	ldr	r3, [r3, #16]
 8004752:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004756:	2b00      	cmp	r3, #0
 8004758:	d143      	bne.n	80047e2 <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	015a      	lsls	r2, r3, #5
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	4413      	add	r3, r2
 8004762:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	68fa      	ldr	r2, [r7, #12]
 800476a:	0151      	lsls	r1, r2, #5
 800476c:	693a      	ldr	r2, [r7, #16]
 800476e:	440a      	add	r2, r1
 8004770:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004774:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004778:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	015a      	lsls	r2, r3, #5
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	4413      	add	r3, r2
 8004782:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	68fa      	ldr	r2, [r7, #12]
 800478a:	0151      	lsls	r1, r2, #5
 800478c:	693a      	ldr	r2, [r7, #16]
 800478e:	440a      	add	r2, r1
 8004790:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004794:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004798:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	015a      	lsls	r2, r3, #5
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	4413      	add	r3, r2
 80047a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	68fa      	ldr	r2, [r7, #12]
 80047aa:	0151      	lsls	r1, r2, #5
 80047ac:	693a      	ldr	r2, [r7, #16]
 80047ae:	440a      	add	r2, r1
 80047b0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80047b4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80047b8:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 80047ba:	697b      	ldr	r3, [r7, #20]
 80047bc:	3301      	adds	r3, #1
 80047be:	617b      	str	r3, [r7, #20]
 80047c0:	697b      	ldr	r3, [r7, #20]
 80047c2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80047c6:	d81d      	bhi.n	8004804 <USB_HC_Halt+0x1ee>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	015a      	lsls	r2, r3, #5
 80047cc:	693b      	ldr	r3, [r7, #16]
 80047ce:	4413      	add	r3, r2
 80047d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80047da:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80047de:	d0ec      	beq.n	80047ba <USB_HC_Halt+0x1a4>
 80047e0:	e011      	b.n	8004806 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	015a      	lsls	r2, r3, #5
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	4413      	add	r3, r2
 80047ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	68fa      	ldr	r2, [r7, #12]
 80047f2:	0151      	lsls	r1, r2, #5
 80047f4:	693a      	ldr	r2, [r7, #16]
 80047f6:	440a      	add	r2, r1
 80047f8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80047fc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004800:	6013      	str	r3, [r2, #0]
 8004802:	e000      	b.n	8004806 <USB_HC_Halt+0x1f0>
          break;
 8004804:	bf00      	nop
    }
  }

  return HAL_OK;
 8004806:	2300      	movs	r3, #0
}
 8004808:	4618      	mov	r0, r3
 800480a:	371c      	adds	r7, #28
 800480c:	46bd      	mov	sp, r7
 800480e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004812:	4770      	bx	lr

08004814 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8004814:	b480      	push	{r7}
 8004816:	b087      	sub	sp, #28
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
 800481c:	460b      	mov	r3, r1
 800481e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8004824:	78fb      	ldrb	r3, [r7, #3]
 8004826:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8004828:	2301      	movs	r3, #1
 800482a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	04da      	lsls	r2, r3, #19
 8004830:	4b15      	ldr	r3, [pc, #84]	; (8004888 <USB_DoPing+0x74>)
 8004832:	4013      	ands	r3, r2
 8004834:	693a      	ldr	r2, [r7, #16]
 8004836:	0151      	lsls	r1, r2, #5
 8004838:	697a      	ldr	r2, [r7, #20]
 800483a:	440a      	add	r2, r1
 800483c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004840:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004844:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8004846:	693b      	ldr	r3, [r7, #16]
 8004848:	015a      	lsls	r2, r3, #5
 800484a:	697b      	ldr	r3, [r7, #20]
 800484c:	4413      	add	r3, r2
 800484e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800485c:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800485e:	68bb      	ldr	r3, [r7, #8]
 8004860:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004864:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8004866:	693b      	ldr	r3, [r7, #16]
 8004868:	015a      	lsls	r2, r3, #5
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	4413      	add	r3, r2
 800486e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004872:	461a      	mov	r2, r3
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8004878:	2300      	movs	r3, #0
}
 800487a:	4618      	mov	r0, r3
 800487c:	371c      	adds	r7, #28
 800487e:	46bd      	mov	sp, r7
 8004880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004884:	4770      	bx	lr
 8004886:	bf00      	nop
 8004888:	1ff80000 	.word	0x1ff80000

0800488c <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b086      	sub	sp, #24
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8004898:	2300      	movs	r3, #0
 800489a:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 800489c:	6878      	ldr	r0, [r7, #4]
 800489e:	f7ff f9e3 	bl	8003c68 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 80048a2:	2110      	movs	r1, #16
 80048a4:	6878      	ldr	r0, [r7, #4]
 80048a6:	f7ff fa1b 	bl	8003ce0 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 80048aa:	6878      	ldr	r0, [r7, #4]
 80048ac:	f7ff fa3e 	bl	8003d2c <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80048b0:	2300      	movs	r3, #0
 80048b2:	613b      	str	r3, [r7, #16]
 80048b4:	e01f      	b.n	80048f6 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	015a      	lsls	r2, r3, #5
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	4413      	add	r3, r2
 80048be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80048c6:	68bb      	ldr	r3, [r7, #8]
 80048c8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80048cc:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80048d4:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80048dc:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 80048de:	693b      	ldr	r3, [r7, #16]
 80048e0:	015a      	lsls	r2, r3, #5
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	4413      	add	r3, r2
 80048e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048ea:	461a      	mov	r2, r3
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	3301      	adds	r3, #1
 80048f4:	613b      	str	r3, [r7, #16]
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	2b0f      	cmp	r3, #15
 80048fa:	d9dc      	bls.n	80048b6 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80048fc:	2300      	movs	r3, #0
 80048fe:	613b      	str	r3, [r7, #16]
 8004900:	e034      	b.n	800496c <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	015a      	lsls	r2, r3, #5
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	4413      	add	r3, r2
 800490a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004918:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004920:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004928:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800492a:	693b      	ldr	r3, [r7, #16]
 800492c:	015a      	lsls	r2, r3, #5
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	4413      	add	r3, r2
 8004932:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004936:	461a      	mov	r2, r3
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	3301      	adds	r3, #1
 8004940:	617b      	str	r3, [r7, #20]
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004948:	d80c      	bhi.n	8004964 <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800494a:	693b      	ldr	r3, [r7, #16]
 800494c:	015a      	lsls	r2, r3, #5
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	4413      	add	r3, r2
 8004952:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800495c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004960:	d0ec      	beq.n	800493c <USB_StopHost+0xb0>
 8004962:	e000      	b.n	8004966 <USB_StopHost+0xda>
        break;
 8004964:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8004966:	693b      	ldr	r3, [r7, #16]
 8004968:	3301      	adds	r3, #1
 800496a:	613b      	str	r3, [r7, #16]
 800496c:	693b      	ldr	r3, [r7, #16]
 800496e:	2b0f      	cmp	r3, #15
 8004970:	d9c7      	bls.n	8004902 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004978:	461a      	mov	r2, r3
 800497a:	f04f 33ff 	mov.w	r3, #4294967295
 800497e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	f04f 32ff 	mov.w	r2, #4294967295
 8004986:	615a      	str	r2, [r3, #20]
  (void)USB_EnableGlobalInt(USBx);
 8004988:	6878      	ldr	r0, [r7, #4]
 800498a:	f7ff f95c 	bl	8003c46 <USB_EnableGlobalInt>

  return HAL_OK;
 800498e:	2300      	movs	r3, #0
}
 8004990:	4618      	mov	r0, r3
 8004992:	3718      	adds	r7, #24
 8004994:	46bd      	mov	sp, r7
 8004996:	bd80      	pop	{r7, pc}

08004998 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit (USBH_HandleTypeDef *phost)
{
 8004998:	b590      	push	{r4, r7, lr}
 800499a:	b089      	sub	sp, #36	; 0x24
 800499c:	af04      	add	r7, sp, #16
 800499e:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status = USBH_FAIL ;
 80049a0:	2302      	movs	r3, #2
 80049a2:	73fb      	strb	r3, [r7, #15]
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost,
 80049a4:	2301      	movs	r3, #1
 80049a6:	2202      	movs	r2, #2
 80049a8:	2102      	movs	r1, #2
 80049aa:	6878      	ldr	r0, [r7, #4]
 80049ac:	f000 fc3a 	bl	8005224 <USBH_FindInterface>
 80049b0:	4603      	mov	r3, r0
 80049b2:	73bb      	strb	r3, [r7, #14]
                                 COMMUNICATION_INTERFACE_CLASS_CODE,
                                 ABSTRACT_CONTROL_MODEL,
                                 COMMON_AT_COMMAND);

  if(interface == 0xFFU) /* No Valid Interface */
 80049b4:	7bbb      	ldrb	r3, [r7, #14]
 80049b6:	2bff      	cmp	r3, #255	; 0xff
 80049b8:	f000 812a 	beq.w	8004c10 <USBH_CDC_InterfaceInit+0x278>
  {
    USBH_DbgLog ("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
  }
  else
  {
    USBH_SelectInterface (phost, interface);
 80049bc:	7bbb      	ldrb	r3, [r7, #14]
 80049be:	4619      	mov	r1, r3
 80049c0:	6878      	ldr	r0, [r7, #4]
 80049c2:	f000 fc13 	bl	80051ec <USBH_SelectInterface>
    phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc (sizeof(CDC_HandleTypeDef));
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	f8d3 4378 	ldr.w	r4, [r3, #888]	; 0x378
 80049cc:	2050      	movs	r0, #80	; 0x50
 80049ce:	f001 ff43 	bl	8006858 <malloc>
 80049d2:	4603      	mov	r3, r0
 80049d4:	61e3      	str	r3, [r4, #28]
    CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80049dc:	69db      	ldr	r3, [r3, #28]
 80049de:	60bb      	str	r3, [r7, #8]

    /*Collect the notification endpoint address and length*/
    if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 80049e0:	7bbb      	ldrb	r3, [r7, #14]
 80049e2:	687a      	ldr	r2, [r7, #4]
 80049e4:	211a      	movs	r1, #26
 80049e6:	fb01 f303 	mul.w	r3, r1, r3
 80049ea:	4413      	add	r3, r2
 80049ec:	f203 334a 	addw	r3, r3, #842	; 0x34a
 80049f0:	781b      	ldrb	r3, [r3, #0]
 80049f2:	b25b      	sxtb	r3, r3
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	da15      	bge.n	8004a24 <USBH_CDC_InterfaceInit+0x8c>
    {
      CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80049f8:	7bbb      	ldrb	r3, [r7, #14]
 80049fa:	687a      	ldr	r2, [r7, #4]
 80049fc:	211a      	movs	r1, #26
 80049fe:	fb01 f303 	mul.w	r3, r1, r3
 8004a02:	4413      	add	r3, r2
 8004a04:	f203 334a 	addw	r3, r3, #842	; 0x34a
 8004a08:	781a      	ldrb	r2, [r3, #0]
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	705a      	strb	r2, [r3, #1]
      CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8004a0e:	7bbb      	ldrb	r3, [r7, #14]
 8004a10:	687a      	ldr	r2, [r7, #4]
 8004a12:	211a      	movs	r1, #26
 8004a14:	fb01 f303 	mul.w	r3, r1, r3
 8004a18:	4413      	add	r3, r2
 8004a1a:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 8004a1e:	881a      	ldrh	r2, [r3, #0]
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	815a      	strh	r2, [r3, #10]
    }

    /*Allocate the length for host channel number in*/
    CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	785b      	ldrb	r3, [r3, #1]
 8004a28:	4619      	mov	r1, r3
 8004a2a:	6878      	ldr	r0, [r7, #4]
 8004a2c:	f000 ff9f 	bl	800596e <USBH_AllocPipe>
 8004a30:	4603      	mov	r3, r0
 8004a32:	461a      	mov	r2, r3
 8004a34:	68bb      	ldr	r3, [r7, #8]
 8004a36:	701a      	strb	r2, [r3, #0]

    /* Open pipe for Notification endpoint */
    USBH_OpenPipe  (phost,
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	7819      	ldrb	r1, [r3, #0]
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	7858      	ldrb	r0, [r3, #1]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8004a4c:	68ba      	ldr	r2, [r7, #8]
 8004a4e:	8952      	ldrh	r2, [r2, #10]
 8004a50:	9202      	str	r2, [sp, #8]
 8004a52:	2203      	movs	r2, #3
 8004a54:	9201      	str	r2, [sp, #4]
 8004a56:	9300      	str	r3, [sp, #0]
 8004a58:	4623      	mov	r3, r4
 8004a5a:	4602      	mov	r2, r0
 8004a5c:	6878      	ldr	r0, [r7, #4]
 8004a5e:	f000 ff57 	bl	8005910 <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_INTR,
                    CDC_Handle->CommItf.NotifEpSize);

    USBH_LL_SetToggle (phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8004a62:	68bb      	ldr	r3, [r7, #8]
 8004a64:	781b      	ldrb	r3, [r3, #0]
 8004a66:	2200      	movs	r2, #0
 8004a68:	4619      	mov	r1, r3
 8004a6a:	6878      	ldr	r0, [r7, #4]
 8004a6c:	f001 fe24 	bl	80066b8 <USBH_LL_SetToggle>

    interface = USBH_FindInterface(phost,
 8004a70:	2300      	movs	r3, #0
 8004a72:	2200      	movs	r2, #0
 8004a74:	210a      	movs	r1, #10
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f000 fbd4 	bl	8005224 <USBH_FindInterface>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	73bb      	strb	r3, [r7, #14]
                                   DATA_INTERFACE_CLASS_CODE,
                                   RESERVED,
                                   NO_CLASS_SPECIFIC_PROTOCOL_CODE);

    if(interface == 0xFFU) /* No Valid Interface */
 8004a80:	7bbb      	ldrb	r3, [r7, #14]
 8004a82:	2bff      	cmp	r3, #255	; 0xff
 8004a84:	f000 80c4 	beq.w	8004c10 <USBH_CDC_InterfaceInit+0x278>
      USBH_DbgLog ("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    }
    else
    {
      /*Collect the class specific endpoint address and length*/
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8004a88:	7bbb      	ldrb	r3, [r7, #14]
 8004a8a:	687a      	ldr	r2, [r7, #4]
 8004a8c:	211a      	movs	r1, #26
 8004a8e:	fb01 f303 	mul.w	r3, r1, r3
 8004a92:	4413      	add	r3, r2
 8004a94:	f203 334a 	addw	r3, r3, #842	; 0x34a
 8004a98:	781b      	ldrb	r3, [r3, #0]
 8004a9a:	b25b      	sxtb	r3, r3
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	da16      	bge.n	8004ace <USBH_CDC_InterfaceInit+0x136>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8004aa0:	7bbb      	ldrb	r3, [r7, #14]
 8004aa2:	687a      	ldr	r2, [r7, #4]
 8004aa4:	211a      	movs	r1, #26
 8004aa6:	fb01 f303 	mul.w	r3, r1, r3
 8004aaa:	4413      	add	r3, r2
 8004aac:	f203 334a 	addw	r3, r3, #842	; 0x34a
 8004ab0:	781a      	ldrb	r2, [r3, #0]
 8004ab2:	68bb      	ldr	r3, [r7, #8]
 8004ab4:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8004ab6:	7bbb      	ldrb	r3, [r7, #14]
 8004ab8:	687a      	ldr	r2, [r7, #4]
 8004aba:	211a      	movs	r1, #26
 8004abc:	fb01 f303 	mul.w	r3, r1, r3
 8004ac0:	4413      	add	r3, r2
 8004ac2:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 8004ac6:	881a      	ldrh	r2, [r3, #0]
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	835a      	strh	r2, [r3, #26]
 8004acc:	e015      	b.n	8004afa <USBH_CDC_InterfaceInit+0x162>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8004ace:	7bbb      	ldrb	r3, [r7, #14]
 8004ad0:	687a      	ldr	r2, [r7, #4]
 8004ad2:	211a      	movs	r1, #26
 8004ad4:	fb01 f303 	mul.w	r3, r1, r3
 8004ad8:	4413      	add	r3, r2
 8004ada:	f203 334a 	addw	r3, r3, #842	; 0x34a
 8004ade:	781a      	ldrb	r2, [r3, #0]
 8004ae0:	68bb      	ldr	r3, [r7, #8]
 8004ae2:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8004ae4:	7bbb      	ldrb	r3, [r7, #14]
 8004ae6:	687a      	ldr	r2, [r7, #4]
 8004ae8:	211a      	movs	r1, #26
 8004aea:	fb01 f303 	mul.w	r3, r1, r3
 8004aee:	4413      	add	r3, r2
 8004af0:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 8004af4:	881a      	ldrh	r2, [r3, #0]
 8004af6:	68bb      	ldr	r3, [r7, #8]
 8004af8:	831a      	strh	r2, [r3, #24]
      }

      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 8004afa:	7bbb      	ldrb	r3, [r7, #14]
 8004afc:	687a      	ldr	r2, [r7, #4]
 8004afe:	211a      	movs	r1, #26
 8004b00:	fb01 f303 	mul.w	r3, r1, r3
 8004b04:	4413      	add	r3, r2
 8004b06:	f203 3352 	addw	r3, r3, #850	; 0x352
 8004b0a:	781b      	ldrb	r3, [r3, #0]
 8004b0c:	b25b      	sxtb	r3, r3
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	da16      	bge.n	8004b40 <USBH_CDC_InterfaceInit+0x1a8>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8004b12:	7bbb      	ldrb	r3, [r7, #14]
 8004b14:	687a      	ldr	r2, [r7, #4]
 8004b16:	211a      	movs	r1, #26
 8004b18:	fb01 f303 	mul.w	r3, r1, r3
 8004b1c:	4413      	add	r3, r2
 8004b1e:	f203 3352 	addw	r3, r3, #850	; 0x352
 8004b22:	781a      	ldrb	r2, [r3, #0]
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8004b28:	7bbb      	ldrb	r3, [r7, #14]
 8004b2a:	687a      	ldr	r2, [r7, #4]
 8004b2c:	211a      	movs	r1, #26
 8004b2e:	fb01 f303 	mul.w	r3, r1, r3
 8004b32:	4413      	add	r3, r2
 8004b34:	f503 7355 	add.w	r3, r3, #852	; 0x354
 8004b38:	881a      	ldrh	r2, [r3, #0]
 8004b3a:	68bb      	ldr	r3, [r7, #8]
 8004b3c:	835a      	strh	r2, [r3, #26]
 8004b3e:	e015      	b.n	8004b6c <USBH_CDC_InterfaceInit+0x1d4>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8004b40:	7bbb      	ldrb	r3, [r7, #14]
 8004b42:	687a      	ldr	r2, [r7, #4]
 8004b44:	211a      	movs	r1, #26
 8004b46:	fb01 f303 	mul.w	r3, r1, r3
 8004b4a:	4413      	add	r3, r2
 8004b4c:	f203 3352 	addw	r3, r3, #850	; 0x352
 8004b50:	781a      	ldrb	r2, [r3, #0]
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8004b56:	7bbb      	ldrb	r3, [r7, #14]
 8004b58:	687a      	ldr	r2, [r7, #4]
 8004b5a:	211a      	movs	r1, #26
 8004b5c:	fb01 f303 	mul.w	r3, r1, r3
 8004b60:	4413      	add	r3, r2
 8004b62:	f503 7355 	add.w	r3, r3, #852	; 0x354
 8004b66:	881a      	ldrh	r2, [r3, #0]
 8004b68:	68bb      	ldr	r3, [r7, #8]
 8004b6a:	831a      	strh	r2, [r3, #24]
      }

      /*Allocate the length for host channel number out*/
      CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	7b9b      	ldrb	r3, [r3, #14]
 8004b70:	4619      	mov	r1, r3
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	f000 fefb 	bl	800596e <USBH_AllocPipe>
 8004b78:	4603      	mov	r3, r0
 8004b7a:	461a      	mov	r2, r3
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	735a      	strb	r2, [r3, #13]

      /*Allocate the length for host channel number in*/
      CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	7bdb      	ldrb	r3, [r3, #15]
 8004b84:	4619      	mov	r1, r3
 8004b86:	6878      	ldr	r0, [r7, #4]
 8004b88:	f000 fef1 	bl	800596e <USBH_AllocPipe>
 8004b8c:	4603      	mov	r3, r0
 8004b8e:	461a      	mov	r2, r3
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	731a      	strb	r2, [r3, #12]

      /* Open channel for OUT endpoint */
      USBH_OpenPipe  (phost,
 8004b94:	68bb      	ldr	r3, [r7, #8]
 8004b96:	7b59      	ldrb	r1, [r3, #13]
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	7b98      	ldrb	r0, [r3, #14]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8004ba8:	68ba      	ldr	r2, [r7, #8]
 8004baa:	8b12      	ldrh	r2, [r2, #24]
 8004bac:	9202      	str	r2, [sp, #8]
 8004bae:	2202      	movs	r2, #2
 8004bb0:	9201      	str	r2, [sp, #4]
 8004bb2:	9300      	str	r3, [sp, #0]
 8004bb4:	4623      	mov	r3, r4
 8004bb6:	4602      	mov	r2, r0
 8004bb8:	6878      	ldr	r0, [r7, #4]
 8004bba:	f000 fea9 	bl	8005910 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);
      /* Open channel for IN endpoint */
      USBH_OpenPipe  (phost,
 8004bbe:	68bb      	ldr	r3, [r7, #8]
 8004bc0:	7b19      	ldrb	r1, [r3, #12]
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	7bd8      	ldrb	r0, [r3, #15]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8004bd2:	68ba      	ldr	r2, [r7, #8]
 8004bd4:	8b52      	ldrh	r2, [r2, #26]
 8004bd6:	9202      	str	r2, [sp, #8]
 8004bd8:	2202      	movs	r2, #2
 8004bda:	9201      	str	r2, [sp, #4]
 8004bdc:	9300      	str	r3, [sp, #0]
 8004bde:	4623      	mov	r3, r4
 8004be0:	4602      	mov	r2, r0
 8004be2:	6878      	ldr	r0, [r7, #4]
 8004be4:	f000 fe94 	bl	8005910 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

      CDC_Handle->state = CDC_IDLE_STATE;
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	2200      	movs	r2, #0
 8004bec:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.OutPipe, 0U);
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	7b5b      	ldrb	r3, [r3, #13]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	4619      	mov	r1, r3
 8004bf8:	6878      	ldr	r0, [r7, #4]
 8004bfa:	f001 fd5d 	bl	80066b8 <USBH_LL_SetToggle>
      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.InPipe, 0U);
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	7b1b      	ldrb	r3, [r3, #12]
 8004c02:	2200      	movs	r2, #0
 8004c04:	4619      	mov	r1, r3
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	f001 fd56 	bl	80066b8 <USBH_LL_SetToggle>
      status = USBH_OK;
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	73fb      	strb	r3, [r7, #15]
    }
  }
  return status;
 8004c10:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	3714      	adds	r7, #20
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd90      	pop	{r4, r7, pc}

08004c1a <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 8004c1a:	b580      	push	{r7, lr}
 8004c1c:	b084      	sub	sp, #16
 8004c1e:	af00      	add	r7, sp, #0
 8004c20:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8004c28:	69db      	ldr	r3, [r3, #28]
 8004c2a:	60fb      	str	r3, [r7, #12]

  if ( CDC_Handle->CommItf.NotifPipe)
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	781b      	ldrb	r3, [r3, #0]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d00e      	beq.n	8004c52 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	781b      	ldrb	r3, [r3, #0]
 8004c38:	4619      	mov	r1, r3
 8004c3a:	6878      	ldr	r0, [r7, #4]
 8004c3c:	f000 fe87 	bl	800594e <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->CommItf.NotifPipe);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	781b      	ldrb	r3, [r3, #0]
 8004c44:	4619      	mov	r1, r3
 8004c46:	6878      	ldr	r0, [r7, #4]
 8004c48:	f000 feaf 	bl	80059aa <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	701a      	strb	r2, [r3, #0]
  }

  if ( CDC_Handle->DataItf.InPipe)
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	7b1b      	ldrb	r3, [r3, #12]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d00e      	beq.n	8004c78 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	7b1b      	ldrb	r3, [r3, #12]
 8004c5e:	4619      	mov	r1, r3
 8004c60:	6878      	ldr	r0, [r7, #4]
 8004c62:	f000 fe74 	bl	800594e <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.InPipe);
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	7b1b      	ldrb	r3, [r3, #12]
 8004c6a:	4619      	mov	r1, r3
 8004c6c:	6878      	ldr	r0, [r7, #4]
 8004c6e:	f000 fe9c 	bl	80059aa <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	2200      	movs	r2, #0
 8004c76:	731a      	strb	r2, [r3, #12]
  }

  if ( CDC_Handle->DataItf.OutPipe)
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	7b5b      	ldrb	r3, [r3, #13]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d00e      	beq.n	8004c9e <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	7b5b      	ldrb	r3, [r3, #13]
 8004c84:	4619      	mov	r1, r3
 8004c86:	6878      	ldr	r0, [r7, #4]
 8004c88:	f000 fe61 	bl	800594e <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.OutPipe);
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	7b5b      	ldrb	r3, [r3, #13]
 8004c90:	4619      	mov	r1, r3
 8004c92:	6878      	ldr	r0, [r7, #4]
 8004c94:	f000 fe89 	bl	80059aa <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	735a      	strb	r2, [r3, #13]
  }

  if(phost->pActiveClass->pData)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8004ca4:	69db      	ldr	r3, [r3, #28]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d00b      	beq.n	8004cc2 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free (phost->pActiveClass->pData);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8004cb0:	69db      	ldr	r3, [r3, #28]
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	f001 fdd8 	bl	8006868 <free>
    phost->pActiveClass->pData = 0U;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8004cc2:	2300      	movs	r3, #0
}
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	3710      	adds	r7, #16
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	bd80      	pop	{r7, pc}

08004ccc <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest (USBH_HandleTypeDef *phost)
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	b084      	sub	sp, #16
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_FAIL ;
 8004cd4:	2302      	movs	r3, #2
 8004cd6:	73fb      	strb	r3, [r7, #15]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8004cde:	69db      	ldr	r3, [r3, #28]
 8004ce0:	60bb      	str	r3, [r7, #8]

  /*Issue the get line coding request*/
  status =   GetLineCoding(phost, &CDC_Handle->LineCoding);
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	3340      	adds	r3, #64	; 0x40
 8004ce6:	4619      	mov	r1, r3
 8004ce8:	6878      	ldr	r0, [r7, #4]
 8004cea:	f000 f8b2 	bl	8004e52 <GetLineCoding>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	73fb      	strb	r3, [r7, #15]
  if(status == USBH_OK)
 8004cf2:	7bfb      	ldrb	r3, [r7, #15]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d105      	bne.n	8004d04 <USBH_CDC_ClassRequest+0x38>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8004cfe:	2102      	movs	r1, #2
 8004d00:	6878      	ldr	r0, [r7, #4]
 8004d02:	4798      	blx	r3
  }
  return status;
 8004d04:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	3710      	adds	r7, #16
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}
	...

08004d10 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process (USBH_HandleTypeDef *phost)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b084      	sub	sp, #16
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8004d26:	69db      	ldr	r3, [r3, #28]
 8004d28:	60bb      	str	r3, [r7, #8]

  switch(CDC_Handle->state)
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8004d30:	2b04      	cmp	r3, #4
 8004d32:	d877      	bhi.n	8004e24 <USBH_CDC_Process+0x114>
 8004d34:	a201      	add	r2, pc, #4	; (adr r2, 8004d3c <USBH_CDC_Process+0x2c>)
 8004d36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d3a:	bf00      	nop
 8004d3c:	08004d51 	.word	0x08004d51
 8004d40:	08004d57 	.word	0x08004d57
 8004d44:	08004d87 	.word	0x08004d87
 8004d48:	08004dfb 	.word	0x08004dfb
 8004d4c:	08004e09 	.word	0x08004e09
  {

  case CDC_IDLE_STATE:
    status = USBH_OK;
 8004d50:	2300      	movs	r3, #0
 8004d52:	73fb      	strb	r3, [r7, #15]
    break;
 8004d54:	e06d      	b.n	8004e32 <USBH_CDC_Process+0x122>

  case CDC_SET_LINE_CODING_STATE:
    req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d5a:	4619      	mov	r1, r3
 8004d5c:	6878      	ldr	r0, [r7, #4]
 8004d5e:	f000 f897 	bl	8004e90 <SetLineCoding>
 8004d62:	4603      	mov	r3, r0
 8004d64:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 8004d66:	7bbb      	ldrb	r3, [r7, #14]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d104      	bne.n	8004d76 <USBH_CDC_Process+0x66>
    {
      CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	2202      	movs	r2, #2
 8004d70:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 8004d74:	e058      	b.n	8004e28 <USBH_CDC_Process+0x118>
      if(req_status != USBH_BUSY)
 8004d76:	7bbb      	ldrb	r3, [r7, #14]
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	d055      	beq.n	8004e28 <USBH_CDC_Process+0x118>
        CDC_Handle->state = CDC_ERROR_STATE;
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	2204      	movs	r2, #4
 8004d80:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 8004d84:	e050      	b.n	8004e28 <USBH_CDC_Process+0x118>


  case CDC_GET_LAST_LINE_CODING_STATE:
    req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8004d86:	68bb      	ldr	r3, [r7, #8]
 8004d88:	3340      	adds	r3, #64	; 0x40
 8004d8a:	4619      	mov	r1, r3
 8004d8c:	6878      	ldr	r0, [r7, #4]
 8004d8e:	f000 f860 	bl	8004e52 <GetLineCoding>
 8004d92:	4603      	mov	r3, r0
 8004d94:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 8004d96:	7bbb      	ldrb	r3, [r7, #14]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d126      	bne.n	8004dea <USBH_CDC_Process+0xda>
    {
      CDC_Handle->state = CDC_IDLE_STATE;
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8004daa:	68bb      	ldr	r3, [r7, #8]
 8004dac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004dae:	791b      	ldrb	r3, [r3, #4]
 8004db0:	429a      	cmp	r2, r3
 8004db2:	d13b      	bne.n	8004e2c <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004dbe:	799b      	ldrb	r3, [r3, #6]
      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8004dc0:	429a      	cmp	r2, r3
 8004dc2:	d133      	bne.n	8004e2c <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004dce:	795b      	ldrb	r3, [r3, #5]
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8004dd0:	429a      	cmp	r2, r3
 8004dd2:	d12b      	bne.n	8004e2c <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ddc:	681b      	ldr	r3, [r3, #0]
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8004dde:	429a      	cmp	r2, r3
 8004de0:	d124      	bne.n	8004e2c <USBH_CDC_Process+0x11c>
      {
        USBH_CDC_LineCodingChanged(phost);
 8004de2:	6878      	ldr	r0, [r7, #4]
 8004de4:	f000 f95a 	bl	800509c <USBH_CDC_LineCodingChanged>
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 8004de8:	e020      	b.n	8004e2c <USBH_CDC_Process+0x11c>
      if(req_status != USBH_BUSY)
 8004dea:	7bbb      	ldrb	r3, [r7, #14]
 8004dec:	2b01      	cmp	r3, #1
 8004dee:	d01d      	beq.n	8004e2c <USBH_CDC_Process+0x11c>
        CDC_Handle->state = CDC_ERROR_STATE;
 8004df0:	68bb      	ldr	r3, [r7, #8]
 8004df2:	2204      	movs	r2, #4
 8004df4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 8004df8:	e018      	b.n	8004e2c <USBH_CDC_Process+0x11c>

  case CDC_TRANSFER_DATA:
    CDC_ProcessTransmission(phost);
 8004dfa:	6878      	ldr	r0, [r7, #4]
 8004dfc:	f000 f867 	bl	8004ece <CDC_ProcessTransmission>
    CDC_ProcessReception(phost);
 8004e00:	6878      	ldr	r0, [r7, #4]
 8004e02:	f000 f8dc 	bl	8004fbe <CDC_ProcessReception>
    break;
 8004e06:	e014      	b.n	8004e32 <USBH_CDC_Process+0x122>

  case CDC_ERROR_STATE:
    req_status = USBH_ClrFeature(phost, 0x00U);
 8004e08:	2100      	movs	r1, #0
 8004e0a:	6878      	ldr	r0, [r7, #4]
 8004e0c:	f000 fb08 	bl	8005420 <USBH_ClrFeature>
 8004e10:	4603      	mov	r3, r0
 8004e12:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK )
 8004e14:	7bbb      	ldrb	r3, [r7, #14]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d10a      	bne.n	8004e30 <USBH_CDC_Process+0x120>
    {
      /*Change the state to waiting*/
      CDC_Handle->state = CDC_IDLE_STATE ;
 8004e1a:	68bb      	ldr	r3, [r7, #8]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    }
    break;
 8004e22:	e005      	b.n	8004e30 <USBH_CDC_Process+0x120>

  default:
    break;
 8004e24:	bf00      	nop
 8004e26:	e004      	b.n	8004e32 <USBH_CDC_Process+0x122>
    break;
 8004e28:	bf00      	nop
 8004e2a:	e002      	b.n	8004e32 <USBH_CDC_Process+0x122>
    break;
 8004e2c:	bf00      	nop
 8004e2e:	e000      	b.n	8004e32 <USBH_CDC_Process+0x122>
    break;
 8004e30:	bf00      	nop

  }

  return status;
 8004e32:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e34:	4618      	mov	r0, r3
 8004e36:	3710      	adds	r7, #16
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bd80      	pop	{r7, pc}

08004e3c <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess (USBH_HandleTypeDef *phost)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b083      	sub	sp, #12
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
  return USBH_OK;
 8004e44:	2300      	movs	r3, #0
}
 8004e46:	4618      	mov	r0, r3
 8004e48:	370c      	adds	r7, #12
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e50:	4770      	bx	lr

08004e52 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8004e52:	b580      	push	{r7, lr}
 8004e54:	b082      	sub	sp, #8
 8004e56:	af00      	add	r7, sp, #0
 8004e58:	6078      	str	r0, [r7, #4]
 8004e5a:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	22a1      	movs	r2, #161	; 0xa1
 8004e60:	741a      	strb	r2, [r3, #16]
                              USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2221      	movs	r2, #33	; 0x21
 8004e66:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2200      	movs	r2, #0
 8004e72:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2207      	movs	r2, #7
 8004e78:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	2207      	movs	r2, #7
 8004e7e:	4619      	mov	r1, r3
 8004e80:	6878      	ldr	r0, [r7, #4]
 8004e82:	f000 faf1 	bl	8005468 <USBH_CtlReq>
 8004e86:	4603      	mov	r3, r0
}
 8004e88:	4618      	mov	r0, r3
 8004e8a:	3708      	adds	r7, #8
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	bd80      	pop	{r7, pc}

08004e90 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b082      	sub	sp, #8
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
 8004e98:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2221      	movs	r2, #33	; 0x21
 8004e9e:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2220      	movs	r2, #32
 8004ea4:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2207      	movs	r2, #7
 8004eb6:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	2207      	movs	r2, #7
 8004ebc:	4619      	mov	r1, r3
 8004ebe:	6878      	ldr	r0, [r7, #4]
 8004ec0:	f000 fad2 	bl	8005468 <USBH_CtlReq>
 8004ec4:	4603      	mov	r3, r0
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	3708      	adds	r7, #8
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bd80      	pop	{r7, pc}

08004ece <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8004ece:	b580      	push	{r7, lr}
 8004ed0:	b086      	sub	sp, #24
 8004ed2:	af02      	add	r7, sp, #8
 8004ed4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8004edc:	69db      	ldr	r3, [r3, #28]
 8004ede:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8004eea:	2b01      	cmp	r3, #1
 8004eec:	d002      	beq.n	8004ef4 <CDC_ProcessTransmission+0x26>
 8004eee:	2b02      	cmp	r3, #2
 8004ef0:	d025      	beq.n	8004f3e <CDC_ProcessTransmission+0x70>
      }
    }
    break;

  default:
    break;
 8004ef2:	e060      	b.n	8004fb6 <CDC_ProcessTransmission+0xe8>
    if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ef8:	68fa      	ldr	r2, [r7, #12]
 8004efa:	8b12      	ldrh	r2, [r2, #24]
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d90c      	bls.n	8004f1a <CDC_ProcessTransmission+0x4c>
      USBH_BulkSendData (phost,
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	69d9      	ldr	r1, [r3, #28]
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	8b1a      	ldrh	r2, [r3, #24]
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	7b58      	ldrb	r0, [r3, #13]
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	9300      	str	r3, [sp, #0]
 8004f10:	4603      	mov	r3, r0
 8004f12:	6878      	ldr	r0, [r7, #4]
 8004f14:	f000 fcb9 	bl	800588a <USBH_BulkSendData>
 8004f18:	e00c      	b.n	8004f34 <CDC_ProcessTransmission+0x66>
      USBH_BulkSendData (phost,
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	69d9      	ldr	r1, [r3, #28]
                         (uint16_t)CDC_Handle->TxDataLength,
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      USBH_BulkSendData (phost,
 8004f22:	b29a      	uxth	r2, r3
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	7b58      	ldrb	r0, [r3, #13]
 8004f28:	2301      	movs	r3, #1
 8004f2a:	9300      	str	r3, [sp, #0]
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	6878      	ldr	r0, [r7, #4]
 8004f30:	f000 fcab 	bl	800588a <USBH_BulkSendData>
    CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	2202      	movs	r2, #2
 8004f38:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 8004f3c:	e03b      	b.n	8004fb6 <CDC_ProcessTransmission+0xe8>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	7b5b      	ldrb	r3, [r3, #13]
 8004f42:	4619      	mov	r1, r3
 8004f44:	6878      	ldr	r0, [r7, #4]
 8004f46:	f001 fb8d 	bl	8006664 <USBH_LL_GetURBState>
 8004f4a:	4603      	mov	r3, r0
 8004f4c:	72fb      	strb	r3, [r7, #11]
    if (URB_Status == USBH_URB_DONE)
 8004f4e:	7afb      	ldrb	r3, [r7, #11]
 8004f50:	2b01      	cmp	r3, #1
 8004f52:	d128      	bne.n	8004fa6 <CDC_ProcessTransmission+0xd8>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f58:	68fa      	ldr	r2, [r7, #12]
 8004f5a:	8b12      	ldrh	r2, [r2, #24]
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d90e      	bls.n	8004f7e <CDC_ProcessTransmission+0xb0>
        CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f64:	68fa      	ldr	r2, [r7, #12]
 8004f66:	8b12      	ldrh	r2, [r2, #24]
 8004f68:	1a9a      	subs	r2, r3, r2
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	625a      	str	r2, [r3, #36]	; 0x24
        CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	69db      	ldr	r3, [r3, #28]
 8004f72:	68fa      	ldr	r2, [r7, #12]
 8004f74:	8b12      	ldrh	r2, [r2, #24]
 8004f76:	441a      	add	r2, r3
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	61da      	str	r2, [r3, #28]
 8004f7c:	e002      	b.n	8004f84 <CDC_ProcessTransmission+0xb6>
        CDC_Handle->TxDataLength = 0U;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	2200      	movs	r2, #0
 8004f82:	625a      	str	r2, [r3, #36]	; 0x24
      if (CDC_Handle->TxDataLength > 0U)
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d004      	beq.n	8004f96 <CDC_ProcessTransmission+0xc8>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	2201      	movs	r2, #1
 8004f90:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 8004f94:	e00e      	b.n	8004fb4 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_IDLE;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        USBH_CDC_TransmitCallback(phost);
 8004f9e:	6878      	ldr	r0, [r7, #4]
 8004fa0:	f000 f868 	bl	8005074 <USBH_CDC_TransmitCallback>
    break;
 8004fa4:	e006      	b.n	8004fb4 <CDC_ProcessTransmission+0xe6>
      if (URB_Status == USBH_URB_NOTREADY)
 8004fa6:	7afb      	ldrb	r3, [r7, #11]
 8004fa8:	2b02      	cmp	r3, #2
 8004faa:	d103      	bne.n	8004fb4 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 8004fb4:	bf00      	nop
  }
}
 8004fb6:	bf00      	nop
 8004fb8:	3710      	adds	r7, #16
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	bd80      	pop	{r7, pc}

08004fbe <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8004fbe:	b580      	push	{r7, lr}
 8004fc0:	b086      	sub	sp, #24
 8004fc2:	af00      	add	r7, sp, #0
 8004fc4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8004fcc:	69db      	ldr	r3, [r3, #28]
 8004fce:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch(CDC_Handle->data_rx_state)
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8004fda:	2b03      	cmp	r3, #3
 8004fdc:	d002      	beq.n	8004fe4 <CDC_ProcessReception+0x26>
 8004fde:	2b04      	cmp	r3, #4
 8004fe0:	d00e      	beq.n	8005000 <CDC_ProcessReception+0x42>
#endif
    }
    break;

  default:
    break;
 8004fe2:	e043      	b.n	800506c <CDC_ProcessReception+0xae>
    USBH_BulkReceiveData (phost,
 8004fe4:	697b      	ldr	r3, [r7, #20]
 8004fe6:	6a19      	ldr	r1, [r3, #32]
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	8b5a      	ldrh	r2, [r3, #26]
 8004fec:	697b      	ldr	r3, [r7, #20]
 8004fee:	7b1b      	ldrb	r3, [r3, #12]
 8004ff0:	6878      	ldr	r0, [r7, #4]
 8004ff2:	f000 fc6f 	bl	80058d4 <USBH_BulkReceiveData>
    CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	2204      	movs	r2, #4
 8004ffa:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 8004ffe:	e035      	b.n	800506c <CDC_ProcessReception+0xae>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	7b1b      	ldrb	r3, [r3, #12]
 8005004:	4619      	mov	r1, r3
 8005006:	6878      	ldr	r0, [r7, #4]
 8005008:	f001 fb2c 	bl	8006664 <USBH_LL_GetURBState>
 800500c:	4603      	mov	r3, r0
 800500e:	74fb      	strb	r3, [r7, #19]
    if(URB_Status == USBH_URB_DONE)
 8005010:	7cfb      	ldrb	r3, [r7, #19]
 8005012:	2b01      	cmp	r3, #1
 8005014:	d129      	bne.n	800506a <CDC_ProcessReception+0xac>
      length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8005016:	697b      	ldr	r3, [r7, #20]
 8005018:	7b1b      	ldrb	r3, [r3, #12]
 800501a:	4619      	mov	r1, r3
 800501c:	6878      	ldr	r0, [r7, #4]
 800501e:	f001 fa8f 	bl	8006540 <USBH_LL_GetLastXferSize>
 8005022:	60f8      	str	r0, [r7, #12]
      if(((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005028:	68fa      	ldr	r2, [r7, #12]
 800502a:	429a      	cmp	r2, r3
 800502c:	d016      	beq.n	800505c <CDC_ProcessReception+0x9e>
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	8b5b      	ldrh	r3, [r3, #26]
 8005032:	461a      	mov	r2, r3
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	4293      	cmp	r3, r2
 8005038:	d910      	bls.n	800505c <CDC_ProcessReception+0x9e>
        CDC_Handle->RxDataLength -= length ;
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	1ad2      	subs	r2, r2, r3
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	629a      	str	r2, [r3, #40]	; 0x28
        CDC_Handle->pRxData += length;
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	6a1a      	ldr	r2, [r3, #32]
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	441a      	add	r2, r3
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	621a      	str	r2, [r3, #32]
        CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8005052:	697b      	ldr	r3, [r7, #20]
 8005054:	2203      	movs	r2, #3
 8005056:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 800505a:	e006      	b.n	800506a <CDC_ProcessReception+0xac>
        CDC_Handle->data_rx_state = CDC_IDLE;
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	2200      	movs	r2, #0
 8005060:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
        USBH_CDC_ReceiveCallback(phost);
 8005064:	6878      	ldr	r0, [r7, #4]
 8005066:	f000 f80f 	bl	8005088 <USBH_CDC_ReceiveCallback>
    break;
 800506a:	bf00      	nop
  }
}
 800506c:	bf00      	nop
 800506e:	3718      	adds	r7, #24
 8005070:	46bd      	mov	sp, r7
 8005072:	bd80      	pop	{r7, pc}

08005074 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8005074:	b480      	push	{r7}
 8005076:	b083      	sub	sp, #12
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]

}
 800507c:	bf00      	nop
 800507e:	370c      	adds	r7, #12
 8005080:	46bd      	mov	sp, r7
 8005082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005086:	4770      	bx	lr

08005088 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8005088:	b480      	push	{r7}
 800508a:	b083      	sub	sp, #12
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]

}
 8005090:	bf00      	nop
 8005092:	370c      	adds	r7, #12
 8005094:	46bd      	mov	sp, r7
 8005096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509a:	4770      	bx	lr

0800509c <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800509c:	b480      	push	{r7}
 800509e:	b083      	sub	sp, #12
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]

}
 80050a4:	bf00      	nop
 80050a6:	370c      	adds	r7, #12
 80050a8:	46bd      	mov	sp, r7
 80050aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ae:	4770      	bx	lr

080050b0 <USBH_Init>:
  * @param  phost: Host Handle
  * @param  pUsrFunc: User Callback
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost, void (*pUsrFunc)(USBH_HandleTypeDef *phost, uint8_t id), uint8_t id)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b084      	sub	sp, #16
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	60f8      	str	r0, [r7, #12]
 80050b8:	60b9      	str	r1, [r7, #8]
 80050ba:	4613      	mov	r3, r2
 80050bc:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(phost == NULL)
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d101      	bne.n	80050c8 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80050c4:	2302      	movs	r3, #2
 80050c6:	e019      	b.n	80050fc <USBH_Init+0x4c>
  }

  /* Set DRiver ID */
  phost->id = id;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	79fa      	ldrb	r2, [r7, #7]
 80050cc:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	2200      	movs	r2, #0
 80050d4:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
  phost->ClassNumber = 0U;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2200      	movs	r2, #0
 80050dc:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 80050e0:	68f8      	ldr	r0, [r7, #12]
 80050e2:	f000 f80f 	bl	8005104 <DeInitStateMachine>

  /* Assign User process */
  if(pUsrFunc != NULL)
 80050e6:	68bb      	ldr	r3, [r7, #8]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d003      	beq.n	80050f4 <USBH_Init+0x44>
  {
    phost->pUser = pUsrFunc;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	68ba      	ldr	r2, [r7, #8]
 80050f0:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 80050f4:	68f8      	ldr	r0, [r7, #12]
 80050f6:	f001 f9b1 	bl	800645c <USBH_LL_Init>

  return USBH_OK;
 80050fa:	2300      	movs	r3, #0
}
 80050fc:	4618      	mov	r0, r3
 80050fe:	3710      	adds	r7, #16
 8005100:	46bd      	mov	sp, r7
 8005102:	bd80      	pop	{r7, pc}

08005104 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8005104:	b480      	push	{r7}
 8005106:	b085      	sub	sp, #20
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800510c:	2300      	movs	r3, #0
 800510e:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 8005110:	e008      	b.n	8005124 <DeInitStateMachine+0x20>
  {
    phost->Pipes[i] = 0U;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	68fa      	ldr	r2, [r7, #12]
 8005116:	32e0      	adds	r2, #224	; 0xe0
 8005118:	2100      	movs	r1, #0
 800511a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	3301      	adds	r3, #1
 8005122:	60fb      	str	r3, [r7, #12]
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	2b0e      	cmp	r3, #14
 8005128:	d9f3      	bls.n	8005112 <DeInitStateMachine+0xe>
  }

  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 800512a:	2300      	movs	r3, #0
 800512c:	60fb      	str	r3, [r7, #12]
 800512e:	e009      	b.n	8005144 <DeInitStateMachine+0x40>
  {
    phost->device.Data[i] = 0U;
 8005130:	687a      	ldr	r2, [r7, #4]
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	4413      	add	r3, r2
 8005136:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800513a:	2200      	movs	r2, #0
 800513c:	701a      	strb	r2, [r3, #0]
  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	3301      	adds	r3, #1
 8005142:	60fb      	str	r3, [r7, #12]
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800514a:	d3f1      	bcc.n	8005130 <DeInitStateMachine+0x2c>
  }

  phost->gState = HOST_IDLE;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2200      	movs	r2, #0
 8005150:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2200      	movs	r2, #0
 8005156:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2201      	movs	r2, #1
 800515c:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2200      	movs	r2, #0
 8005162:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc

  phost->Control.state = CTRL_SETUP;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2201      	movs	r2, #1
 800516a:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2240      	movs	r2, #64	; 0x40
 8005170:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2200      	movs	r2, #0
 8005176:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2200      	movs	r2, #0
 800517c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed   = USBH_SPEED_FULL;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2201      	movs	r2, #1
 8005184:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

  return USBH_OK;
 8005188:	2300      	movs	r3, #0
}
 800518a:	4618      	mov	r0, r3
 800518c:	3714      	adds	r7, #20
 800518e:	46bd      	mov	sp, r7
 8005190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005194:	4770      	bx	lr

08005196 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8005196:	b480      	push	{r7}
 8005198:	b085      	sub	sp, #20
 800519a:	af00      	add	r7, sp, #0
 800519c:	6078      	str	r0, [r7, #4]
 800519e:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef   status = USBH_OK;
 80051a0:	2300      	movs	r3, #0
 80051a2:	73fb      	strb	r3, [r7, #15]

  if(pclass != 0)
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d017      	beq.n	80051da <USBH_RegisterClass+0x44>
  {
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d10f      	bne.n	80051d4 <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80051ba:	1c59      	adds	r1, r3, #1
 80051bc:	687a      	ldr	r2, [r7, #4]
 80051be:	f8c2 137c 	str.w	r1, [r2, #892]	; 0x37c
 80051c2:	687a      	ldr	r2, [r7, #4]
 80051c4:	33dc      	adds	r3, #220	; 0xdc
 80051c6:	009b      	lsls	r3, r3, #2
 80051c8:	4413      	add	r3, r2
 80051ca:	683a      	ldr	r2, [r7, #0]
 80051cc:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 80051ce:	2300      	movs	r3, #0
 80051d0:	73fb      	strb	r3, [r7, #15]
 80051d2:	e004      	b.n	80051de <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 80051d4:	2302      	movs	r3, #2
 80051d6:	73fb      	strb	r3, [r7, #15]
 80051d8:	e001      	b.n	80051de <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 80051da:	2302      	movs	r3, #2
 80051dc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80051de:	7bfb      	ldrb	r3, [r7, #15]
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	3714      	adds	r7, #20
 80051e4:	46bd      	mov	sp, r7
 80051e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ea:	4770      	bx	lr

080051ec <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b085      	sub	sp, #20
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
 80051f4:	460b      	mov	r3, r1
 80051f6:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_OK;
 80051f8:	2300      	movs	r3, #0
 80051fa:	73fb      	strb	r3, [r7, #15]

  if(interface < phost->device.CfgDesc.bNumInterfaces)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 8005202:	78fa      	ldrb	r2, [r7, #3]
 8005204:	429a      	cmp	r2, r3
 8005206:	d204      	bcs.n	8005212 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	78fa      	ldrb	r2, [r7, #3]
 800520c:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 8005210:	e001      	b.n	8005216 <USBH_SelectInterface+0x2a>
    USBH_UsrLog ("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol );
  }
  else
  {
    USBH_ErrLog ("Cannot Select This Interface.");
    status = USBH_FAIL;
 8005212:	2302      	movs	r3, #2
 8005214:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8005216:	7bfb      	ldrb	r3, [r7, #15]
}
 8005218:	4618      	mov	r0, r3
 800521a:	3714      	adds	r7, #20
 800521c:	46bd      	mov	sp, r7
 800521e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005222:	4770      	bx	lr

08005224 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8005224:	b480      	push	{r7}
 8005226:	b087      	sub	sp, #28
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
 800522c:	4608      	mov	r0, r1
 800522e:	4611      	mov	r1, r2
 8005230:	461a      	mov	r2, r3
 8005232:	4603      	mov	r3, r0
 8005234:	70fb      	strb	r3, [r7, #3]
 8005236:	460b      	mov	r3, r1
 8005238:	70bb      	strb	r3, [r7, #2]
 800523a:	4613      	mov	r3, r2
 800523c:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_CfgDescTypeDef          *pcfg ;
  uint8_t                        if_ix = 0U;
 800523e:	2300      	movs	r3, #0
 8005240:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8005242:	2300      	movs	r3, #0
 8005244:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	f503 734d 	add.w	r3, r3, #820	; 0x334
 800524c:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800524e:	e025      	b.n	800529c <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8005250:	7dfb      	ldrb	r3, [r7, #23]
 8005252:	221a      	movs	r2, #26
 8005254:	fb02 f303 	mul.w	r3, r2, r3
 8005258:	3308      	adds	r3, #8
 800525a:	68fa      	ldr	r2, [r7, #12]
 800525c:	4413      	add	r3, r2
 800525e:	3302      	adds	r3, #2
 8005260:	613b      	str	r3, [r7, #16]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 8005262:	693b      	ldr	r3, [r7, #16]
 8005264:	795b      	ldrb	r3, [r3, #5]
 8005266:	78fa      	ldrb	r2, [r7, #3]
 8005268:	429a      	cmp	r2, r3
 800526a:	d002      	beq.n	8005272 <USBH_FindInterface+0x4e>
 800526c:	78fb      	ldrb	r3, [r7, #3]
 800526e:	2bff      	cmp	r3, #255	; 0xff
 8005270:	d111      	bne.n	8005296 <USBH_FindInterface+0x72>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 8005272:	693b      	ldr	r3, [r7, #16]
 8005274:	799b      	ldrb	r3, [r3, #6]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 8005276:	78ba      	ldrb	r2, [r7, #2]
 8005278:	429a      	cmp	r2, r3
 800527a:	d002      	beq.n	8005282 <USBH_FindInterface+0x5e>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800527c:	78bb      	ldrb	r3, [r7, #2]
 800527e:	2bff      	cmp	r3, #255	; 0xff
 8005280:	d109      	bne.n	8005296 <USBH_FindInterface+0x72>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8005282:	693b      	ldr	r3, [r7, #16]
 8005284:	79db      	ldrb	r3, [r3, #7]
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 8005286:	787a      	ldrb	r2, [r7, #1]
 8005288:	429a      	cmp	r2, r3
 800528a:	d002      	beq.n	8005292 <USBH_FindInterface+0x6e>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800528c:	787b      	ldrb	r3, [r7, #1]
 800528e:	2bff      	cmp	r3, #255	; 0xff
 8005290:	d101      	bne.n	8005296 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8005292:	7dfb      	ldrb	r3, [r7, #23]
 8005294:	e006      	b.n	80052a4 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8005296:	7dfb      	ldrb	r3, [r7, #23]
 8005298:	3301      	adds	r3, #1
 800529a:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800529c:	7dfb      	ldrb	r3, [r7, #23]
 800529e:	2b01      	cmp	r3, #1
 80052a0:	d9d6      	bls.n	8005250 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 80052a2:	23ff      	movs	r3, #255	; 0xff
}
 80052a4:	4618      	mov	r0, r3
 80052a6:	371c      	adds	r7, #28
 80052a8:	46bd      	mov	sp, r7
 80052aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ae:	4770      	bx	lr

080052b0 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start  (USBH_HandleTypeDef *phost)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b082      	sub	sp, #8
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 80052b8:	6878      	ldr	r0, [r7, #4]
 80052ba:	f001 f90b 	bl	80064d4 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS (phost, TRUE);
 80052be:	2101      	movs	r1, #1
 80052c0:	6878      	ldr	r0, [r7, #4]
 80052c2:	f001 f9e2 	bl	800668a <USBH_LL_DriverVBUS>

  return USBH_OK;
 80052c6:	2300      	movs	r3, #0
}
 80052c8:	4618      	mov	r0, r3
 80052ca:	3708      	adds	r7, #8
 80052cc:	46bd      	mov	sp, r7
 80052ce:	bd80      	pop	{r7, pc}

080052d0 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer  (USBH_HandleTypeDef *phost, uint32_t time)
{
 80052d0:	b480      	push	{r7}
 80052d2:	b083      	sub	sp, #12
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
 80052d8:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	683a      	ldr	r2, [r7, #0]
 80052de:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
}
 80052e2:	bf00      	nop
 80052e4:	370c      	adds	r7, #12
 80052e6:	46bd      	mov	sp, r7
 80052e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ec:	4770      	bx	lr

080052ee <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer  (USBH_HandleTypeDef *phost)
{
 80052ee:	b580      	push	{r7, lr}
 80052f0:	b082      	sub	sp, #8
 80052f2:	af00      	add	r7, sp, #0
 80052f4:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 80052fc:	1c5a      	adds	r2, r3, #1
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
  USBH_HandleSof(phost);
 8005304:	6878      	ldr	r0, [r7, #4]
 8005306:	f000 f804 	bl	8005312 <USBH_HandleSof>
}
 800530a:	bf00      	nop
 800530c:	3708      	adds	r7, #8
 800530e:	46bd      	mov	sp, r7
 8005310:	bd80      	pop	{r7, pc}

08005312 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 8005312:	b580      	push	{r7, lr}
 8005314:	b082      	sub	sp, #8
 8005316:	af00      	add	r7, sp, #0
 8005318:	6078      	str	r0, [r7, #4]
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	781b      	ldrb	r3, [r3, #0]
 800531e:	b2db      	uxtb	r3, r3
 8005320:	2b0b      	cmp	r3, #11
 8005322:	d10a      	bne.n	800533a <USBH_HandleSof+0x28>
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800532a:	2b00      	cmp	r3, #0
 800532c:	d005      	beq.n	800533a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005334:	699b      	ldr	r3, [r3, #24]
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	4798      	blx	r3
  }
}
 800533a:	bf00      	nop
 800533c:	3708      	adds	r7, #8
 800533e:	46bd      	mov	sp, r7
 8005340:	bd80      	pop	{r7, pc}

08005342 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled (USBH_HandleTypeDef *phost)
{
 8005342:	b480      	push	{r7}
 8005344:	b083      	sub	sp, #12
 8005346:	af00      	add	r7, sp, #0
 8005348:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2201      	movs	r2, #1
 800534e:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 8005352:	bf00      	nop
}
 8005354:	370c      	adds	r7, #12
 8005356:	46bd      	mov	sp, r7
 8005358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535c:	4770      	bx	lr

0800535e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled (USBH_HandleTypeDef *phost)
{
 800535e:	b480      	push	{r7}
 8005360:	b083      	sub	sp, #12
 8005362:	af00      	add	r7, sp, #0
 8005364:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2200      	movs	r2, #0
 800536a:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 800536e:	bf00      	nop
}
 8005370:	370c      	adds	r7, #12
 8005372:	46bd      	mov	sp, r7
 8005374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005378:	4770      	bx	lr

0800537a <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect (USBH_HandleTypeDef *phost)
{
 800537a:	b580      	push	{r7, lr}
 800537c:	b082      	sub	sp, #8
 800537e:	af00      	add	r7, sp, #0
 8005380:	6078      	str	r0, [r7, #4]
  if(phost->gState == HOST_IDLE )
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	781b      	ldrb	r3, [r3, #0]
 8005386:	b2db      	uxtb	r3, r3
 8005388:	2b00      	cmp	r3, #0
 800538a:	d10f      	bne.n	80053ac <USBH_LL_Connect+0x32>
  {
    phost->device.is_connected = 1U;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2201      	movs	r2, #1
 8005390:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

    if(phost->pUser != NULL)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800539a:	2b00      	cmp	r3, #0
 800539c:	d00e      	beq.n	80053bc <USBH_LL_Connect+0x42>
    {
      phost->pUser(phost, HOST_USER_CONNECTION);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80053a4:	2104      	movs	r1, #4
 80053a6:	6878      	ldr	r0, [r7, #4]
 80053a8:	4798      	blx	r3
 80053aa:	e007      	b.n	80053bc <USBH_LL_Connect+0x42>
    }
  }
  else
  {
    if (phost->device.PortEnabled == 1U)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80053b2:	2b01      	cmp	r3, #1
 80053b4:	d102      	bne.n	80053bc <USBH_LL_Connect+0x42>
    {
      phost->gState = HOST_DEV_ATTACHED;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2202      	movs	r2, #2
 80053ba:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 80053bc:	2300      	movs	r3, #0
}
 80053be:	4618      	mov	r0, r3
 80053c0:	3708      	adds	r7, #8
 80053c2:	46bd      	mov	sp, r7
 80053c4:	bd80      	pop	{r7, pc}

080053c6 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 80053c6:	b580      	push	{r7, lr}
 80053c8:	b082      	sub	sp, #8
 80053ca:	af00      	add	r7, sp, #0
 80053cc:	6078      	str	r0, [r7, #4]
  /*Stop Host */
  USBH_LL_Stop(phost);
 80053ce:	6878      	ldr	r0, [r7, #4]
 80053d0:	f001 f89b 	bl	800650a <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	791b      	ldrb	r3, [r3, #4]
 80053d8:	4619      	mov	r1, r3
 80053da:	6878      	ldr	r0, [r7, #4]
 80053dc:	f000 fae5 	bl	80059aa <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	795b      	ldrb	r3, [r3, #5]
 80053e4:	4619      	mov	r1, r3
 80053e6:	6878      	ldr	r0, [r7, #4]
 80053e8:	f000 fadf 	bl	80059aa <USBH_FreePipe>

  phost->device.is_connected = 0U;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2200      	movs	r2, #0
 80053f0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  if(phost->pUser != NULL)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d005      	beq.n	800540a <USBH_LL_Disconnect+0x44>
  {
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8005404:	2105      	movs	r1, #5
 8005406:	6878      	ldr	r0, [r7, #4]
 8005408:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected");

  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800540a:	6878      	ldr	r0, [r7, #4]
 800540c:	f001 f862 	bl	80064d4 <USBH_LL_Start>

  phost->gState = HOST_DEV_DISCONNECTED;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2203      	movs	r2, #3
 8005414:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8005416:	2300      	movs	r3, #0
}
 8005418:	4618      	mov	r0, r3
 800541a:	3708      	adds	r7, #8
 800541c:	46bd      	mov	sp, r7
 800541e:	bd80      	pop	{r7, pc}

08005420 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b082      	sub	sp, #8
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
 8005428:	460b      	mov	r3, r1
 800542a:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	789b      	ldrb	r3, [r3, #2]
 8005430:	2b01      	cmp	r3, #1
 8005432:	d10f      	bne.n	8005454 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2202      	movs	r2, #2
 8005438:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2201      	movs	r2, #1
 800543e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2200      	movs	r2, #0
 8005444:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8005446:	78fb      	ldrb	r3, [r7, #3]
 8005448:	b29a      	uxth	r2, r3
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2200      	movs	r2, #0
 8005452:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U , 0U);
 8005454:	2200      	movs	r2, #0
 8005456:	2100      	movs	r1, #0
 8005458:	6878      	ldr	r0, [r7, #4]
 800545a:	f000 f805 	bl	8005468 <USBH_CtlReq>
 800545e:	4603      	mov	r3, r0
}
 8005460:	4618      	mov	r0, r3
 8005462:	3708      	adds	r7, #8
 8005464:	46bd      	mov	sp, r7
 8005466:	bd80      	pop	{r7, pc}

08005468 <USBH_CtlReq>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost,
                             uint8_t             *buff,
                             uint16_t            length)
{
 8005468:	b580      	push	{r7, lr}
 800546a:	b086      	sub	sp, #24
 800546c:	af00      	add	r7, sp, #0
 800546e:	60f8      	str	r0, [r7, #12]
 8005470:	60b9      	str	r1, [r7, #8]
 8005472:	4613      	mov	r3, r2
 8005474:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8005476:	2301      	movs	r3, #1
 8005478:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	789b      	ldrb	r3, [r3, #2]
 800547e:	2b01      	cmp	r3, #1
 8005480:	d002      	beq.n	8005488 <USBH_CtlReq+0x20>
 8005482:	2b02      	cmp	r3, #2
 8005484:	d00f      	beq.n	80054a6 <USBH_CtlReq+0x3e>
      }
    }
    break;

  default:
    break;
 8005486:	e034      	b.n	80054f2 <USBH_CtlReq+0x8a>
    phost->Control.buff = buff;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	68ba      	ldr	r2, [r7, #8]
 800548c:	609a      	str	r2, [r3, #8]
    phost->Control.length = length;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	88fa      	ldrh	r2, [r7, #6]
 8005492:	819a      	strh	r2, [r3, #12]
    phost->Control.state = CTRL_SETUP;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	2201      	movs	r2, #1
 8005498:	761a      	strb	r2, [r3, #24]
    phost->RequestState = CMD_WAIT;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2202      	movs	r2, #2
 800549e:	709a      	strb	r2, [r3, #2]
    status = USBH_BUSY;
 80054a0:	2301      	movs	r3, #1
 80054a2:	75fb      	strb	r3, [r7, #23]
    break;
 80054a4:	e025      	b.n	80054f2 <USBH_CtlReq+0x8a>
    status = USBH_HandleControl(phost);
 80054a6:	68f8      	ldr	r0, [r7, #12]
 80054a8:	f000 f828 	bl	80054fc <USBH_HandleControl>
 80054ac:	4603      	mov	r3, r0
 80054ae:	75fb      	strb	r3, [r7, #23]
    if (status == USBH_OK)
 80054b0:	7dfb      	ldrb	r3, [r7, #23]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d108      	bne.n	80054c8 <USBH_CtlReq+0x60>
      phost->RequestState = CMD_SEND;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2201      	movs	r2, #1
 80054ba:	709a      	strb	r2, [r3, #2]
      phost->Control.state =CTRL_IDLE;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	2200      	movs	r2, #0
 80054c0:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 80054c2:	2300      	movs	r3, #0
 80054c4:	75fb      	strb	r3, [r7, #23]
    break;
 80054c6:	e013      	b.n	80054f0 <USBH_CtlReq+0x88>
    else if (status == USBH_NOT_SUPPORTED)
 80054c8:	7dfb      	ldrb	r3, [r7, #23]
 80054ca:	2b03      	cmp	r3, #3
 80054cc:	d108      	bne.n	80054e0 <USBH_CtlReq+0x78>
      phost->RequestState = CMD_SEND;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	2201      	movs	r2, #1
 80054d2:	709a      	strb	r2, [r3, #2]
      phost->Control.state = CTRL_IDLE;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	2200      	movs	r2, #0
 80054d8:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 80054da:	2303      	movs	r3, #3
 80054dc:	75fb      	strb	r3, [r7, #23]
    break;
 80054de:	e007      	b.n	80054f0 <USBH_CtlReq+0x88>
      if (status == USBH_FAIL)
 80054e0:	7dfb      	ldrb	r3, [r7, #23]
 80054e2:	2b02      	cmp	r3, #2
 80054e4:	d104      	bne.n	80054f0 <USBH_CtlReq+0x88>
        phost->RequestState = CMD_SEND;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2201      	movs	r2, #1
 80054ea:	709a      	strb	r2, [r3, #2]
        status = USBH_FAIL;
 80054ec:	2302      	movs	r3, #2
 80054ee:	75fb      	strb	r3, [r7, #23]
    break;
 80054f0:	bf00      	nop
  }
  return status;
 80054f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80054f4:	4618      	mov	r0, r3
 80054f6:	3718      	adds	r7, #24
 80054f8:	46bd      	mov	sp, r7
 80054fa:	bd80      	pop	{r7, pc}

080054fc <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b086      	sub	sp, #24
 8005500:	af02      	add	r7, sp, #8
 8005502:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8005504:	2301      	movs	r3, #1
 8005506:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8005508:	2300      	movs	r3, #0
 800550a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	7e1b      	ldrb	r3, [r3, #24]
 8005510:	3b01      	subs	r3, #1
 8005512:	2b0a      	cmp	r3, #10
 8005514:	f200 814c 	bhi.w	80057b0 <USBH_HandleControl+0x2b4>
 8005518:	a201      	add	r2, pc, #4	; (adr r2, 8005520 <USBH_HandleControl+0x24>)
 800551a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800551e:	bf00      	nop
 8005520:	0800554d 	.word	0x0800554d
 8005524:	08005567 	.word	0x08005567
 8005528:	080055d1 	.word	0x080055d1
 800552c:	080055f7 	.word	0x080055f7
 8005530:	0800562f 	.word	0x0800562f
 8005534:	0800565b 	.word	0x0800565b
 8005538:	080056ad 	.word	0x080056ad
 800553c:	080056cf 	.word	0x080056cf
 8005540:	0800570b 	.word	0x0800570b
 8005544:	08005733 	.word	0x08005733
 8005548:	08005771 	.word	0x08005771
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup (phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	f103 0110 	add.w	r1, r3, #16
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	795b      	ldrb	r3, [r3, #5]
 8005556:	461a      	mov	r2, r3
 8005558:	6878      	ldr	r0, [r7, #4]
 800555a:	f000 f939 	bl	80057d0 <USBH_CtlSendSetup>
	                     phost->Control.pipe_out);

    phost->Control.state = CTRL_SETUP_WAIT;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2202      	movs	r2, #2
 8005562:	761a      	strb	r2, [r3, #24]
    break;
 8005564:	e12f      	b.n	80057c6 <USBH_HandleControl+0x2ca>

  case CTRL_SETUP_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	795b      	ldrb	r3, [r3, #5]
 800556a:	4619      	mov	r1, r3
 800556c:	6878      	ldr	r0, [r7, #4]
 800556e:	f001 f879 	bl	8006664 <USBH_LL_GetURBState>
 8005572:	4603      	mov	r3, r0
 8005574:	73bb      	strb	r3, [r7, #14]
    /* case SETUP packet sent successfully */
    if(URB_Status == USBH_URB_DONE)
 8005576:	7bbb      	ldrb	r3, [r7, #14]
 8005578:	2b01      	cmp	r3, #1
 800557a:	d11e      	bne.n	80055ba <USBH_HandleControl+0xbe>
    {
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	7c1b      	ldrb	r3, [r3, #16]
 8005580:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005584:	737b      	strb	r3, [r7, #13]

      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0U)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	8adb      	ldrh	r3, [r3, #22]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d00a      	beq.n	80055a4 <USBH_HandleControl+0xa8>
      {
        if (direction == USB_D2H)
 800558e:	7b7b      	ldrb	r3, [r7, #13]
 8005590:	2b80      	cmp	r3, #128	; 0x80
 8005592:	d103      	bne.n	800559c <USBH_HandleControl+0xa0>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_DATA_IN;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2203      	movs	r2, #3
 8005598:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800559a:	e10b      	b.n	80057b4 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_DATA_OUT;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2205      	movs	r2, #5
 80055a0:	761a      	strb	r2, [r3, #24]
    break;
 80055a2:	e107      	b.n	80057b4 <USBH_HandleControl+0x2b8>
        if (direction == USB_D2H)
 80055a4:	7b7b      	ldrb	r3, [r7, #13]
 80055a6:	2b80      	cmp	r3, #128	; 0x80
 80055a8:	d103      	bne.n	80055b2 <USBH_HandleControl+0xb6>
          phost->Control.state = CTRL_STATUS_OUT;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2209      	movs	r2, #9
 80055ae:	761a      	strb	r2, [r3, #24]
    break;
 80055b0:	e100      	b.n	80057b4 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_STATUS_IN;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2207      	movs	r2, #7
 80055b6:	761a      	strb	r2, [r3, #24]
    break;
 80055b8:	e0fc      	b.n	80057b4 <USBH_HandleControl+0x2b8>
      if((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 80055ba:	7bbb      	ldrb	r3, [r7, #14]
 80055bc:	2b04      	cmp	r3, #4
 80055be:	d003      	beq.n	80055c8 <USBH_HandleControl+0xcc>
 80055c0:	7bbb      	ldrb	r3, [r7, #14]
 80055c2:	2b02      	cmp	r3, #2
 80055c4:	f040 80f6 	bne.w	80057b4 <USBH_HandleControl+0x2b8>
        phost->Control.state = CTRL_ERROR;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	220b      	movs	r2, #11
 80055cc:	761a      	strb	r2, [r3, #24]
    break;
 80055ce:	e0f1      	b.n	80057b4 <USBH_HandleControl+0x2b8>

  case CTRL_DATA_IN:
    /* Issue an IN token */
    phost->Control.timer = (uint16_t)phost->Timer;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 80055d6:	b29a      	uxth	r2, r3
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	81da      	strh	r2, [r3, #14]
    USBH_CtlReceiveData(phost,
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6899      	ldr	r1, [r3, #8]
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	899a      	ldrh	r2, [r3, #12]
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	791b      	ldrb	r3, [r3, #4]
 80055e8:	6878      	ldr	r0, [r7, #4]
 80055ea:	f000 f930 	bl	800584e <USBH_CtlReceiveData>
                        phost->Control.buff,
                        phost->Control.length,
                        phost->Control.pipe_in);

    phost->Control.state = CTRL_DATA_IN_WAIT;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2204      	movs	r2, #4
 80055f2:	761a      	strb	r2, [r3, #24]
    break;
 80055f4:	e0e7      	b.n	80057c6 <USBH_HandleControl+0x2ca>

  case CTRL_DATA_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	791b      	ldrb	r3, [r3, #4]
 80055fa:	4619      	mov	r1, r3
 80055fc:	6878      	ldr	r0, [r7, #4]
 80055fe:	f001 f831 	bl	8006664 <USBH_LL_GetURBState>
 8005602:	4603      	mov	r3, r0
 8005604:	73bb      	strb	r3, [r7, #14]

    /* check is DATA packet transferred successfully */
    if  (URB_Status == USBH_URB_DONE)
 8005606:	7bbb      	ldrb	r3, [r7, #14]
 8005608:	2b01      	cmp	r3, #1
 800560a:	d102      	bne.n	8005612 <USBH_HandleControl+0x116>
    {
      phost->Control.state = CTRL_STATUS_OUT;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2209      	movs	r2, #9
 8005610:	761a      	strb	r2, [r3, #24]
#endif
#endif
    }

    /* manage error cases*/
    if  (URB_Status == USBH_URB_STALL)
 8005612:	7bbb      	ldrb	r3, [r7, #14]
 8005614:	2b05      	cmp	r3, #5
 8005616:	d102      	bne.n	800561e <USBH_HandleControl+0x122>
    {
      /* In stall case, return to previous machine state*/
      status = USBH_NOT_SUPPORTED;
 8005618:	2303      	movs	r3, #3
 800561a:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800561c:	e0cc      	b.n	80057b8 <USBH_HandleControl+0x2bc>
      if (URB_Status == USBH_URB_ERROR)
 800561e:	7bbb      	ldrb	r3, [r7, #14]
 8005620:	2b04      	cmp	r3, #4
 8005622:	f040 80c9 	bne.w	80057b8 <USBH_HandleControl+0x2bc>
        phost->Control.state = CTRL_ERROR;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	220b      	movs	r2, #11
 800562a:	761a      	strb	r2, [r3, #24]
    break;
 800562c:	e0c4      	b.n	80057b8 <USBH_HandleControl+0x2bc>

  case CTRL_DATA_OUT:

    USBH_CtlSendData (phost,
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6899      	ldr	r1, [r3, #8]
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	899a      	ldrh	r2, [r3, #12]
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	7958      	ldrb	r0, [r3, #5]
 800563a:	2301      	movs	r3, #1
 800563c:	9300      	str	r3, [sp, #0]
 800563e:	4603      	mov	r3, r0
 8005640:	6878      	ldr	r0, [r7, #4]
 8005642:	f000 f8df 	bl	8005804 <USBH_CtlSendData>
                      phost->Control.buff,
                      phost->Control.length ,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800564c:	b29a      	uxth	r2, r3
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2206      	movs	r2, #6
 8005656:	761a      	strb	r2, [r3, #24]
    break;
 8005658:	e0b5      	b.n	80057c6 <USBH_HandleControl+0x2ca>

  case CTRL_DATA_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	795b      	ldrb	r3, [r3, #5]
 800565e:	4619      	mov	r1, r3
 8005660:	6878      	ldr	r0, [r7, #4]
 8005662:	f000 ffff 	bl	8006664 <USBH_LL_GetURBState>
 8005666:	4603      	mov	r3, r0
 8005668:	73bb      	strb	r3, [r7, #14]

    if  (URB_Status == USBH_URB_DONE)
 800566a:	7bbb      	ldrb	r3, [r7, #14]
 800566c:	2b01      	cmp	r3, #1
 800566e:	d103      	bne.n	8005678 <USBH_HandleControl+0x17c>
    { /* If the Setup Pkt is sent successful, then change the state */
      phost->Control.state = CTRL_STATUS_IN;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2207      	movs	r2, #7
 8005674:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8005676:	e0a1      	b.n	80057bc <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_STALL)
 8005678:	7bbb      	ldrb	r3, [r7, #14]
 800567a:	2b05      	cmp	r3, #5
 800567c:	d105      	bne.n	800568a <USBH_HandleControl+0x18e>
      phost->Control.state = CTRL_STALLED;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	220c      	movs	r2, #12
 8005682:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 8005684:	2303      	movs	r3, #3
 8005686:	73fb      	strb	r3, [r7, #15]
    break;
 8005688:	e098      	b.n	80057bc <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800568a:	7bbb      	ldrb	r3, [r7, #14]
 800568c:	2b02      	cmp	r3, #2
 800568e:	d103      	bne.n	8005698 <USBH_HandleControl+0x19c>
      phost->Control.state = CTRL_DATA_OUT;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2205      	movs	r2, #5
 8005694:	761a      	strb	r2, [r3, #24]
    break;
 8005696:	e091      	b.n	80057bc <USBH_HandleControl+0x2c0>
      if (URB_Status == USBH_URB_ERROR)
 8005698:	7bbb      	ldrb	r3, [r7, #14]
 800569a:	2b04      	cmp	r3, #4
 800569c:	f040 808e 	bne.w	80057bc <USBH_HandleControl+0x2c0>
        phost->Control.state = CTRL_ERROR;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	220b      	movs	r2, #11
 80056a4:	761a      	strb	r2, [r3, #24]
        status = USBH_FAIL;
 80056a6:	2302      	movs	r3, #2
 80056a8:	73fb      	strb	r3, [r7, #15]
    break;
 80056aa:	e087      	b.n	80057bc <USBH_HandleControl+0x2c0>


  case CTRL_STATUS_IN:
    /* Send 0 bytes out packet */
    USBH_CtlReceiveData (phost,
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	791b      	ldrb	r3, [r3, #4]
 80056b0:	2200      	movs	r2, #0
 80056b2:	2100      	movs	r1, #0
 80056b4:	6878      	ldr	r0, [r7, #4]
 80056b6:	f000 f8ca 	bl	800584e <USBH_CtlReceiveData>
                         0U,
                         0U,
                         phost->Control.pipe_in);
    phost->Control.timer = (uint16_t)phost->Timer;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 80056c0:	b29a      	uxth	r2, r3
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2208      	movs	r2, #8
 80056ca:	761a      	strb	r2, [r3, #24]

    break;
 80056cc:	e07b      	b.n	80057c6 <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	791b      	ldrb	r3, [r3, #4]
 80056d2:	4619      	mov	r1, r3
 80056d4:	6878      	ldr	r0, [r7, #4]
 80056d6:	f000 ffc5 	bl	8006664 <USBH_LL_GetURBState>
 80056da:	4603      	mov	r3, r0
 80056dc:	73bb      	strb	r3, [r7, #14]

    if  ( URB_Status == USBH_URB_DONE)
 80056de:	7bbb      	ldrb	r3, [r7, #14]
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	d105      	bne.n	80056f0 <USBH_HandleControl+0x1f4>
    { /* Control transfers completed, Exit the State Machine */
      phost->Control.state = CTRL_COMPLETE;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	220d      	movs	r2, #13
 80056e8:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 80056ea:	2300      	movs	r3, #0
 80056ec:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 80056ee:	e067      	b.n	80057c0 <USBH_HandleControl+0x2c4>
    else if (URB_Status == USBH_URB_ERROR)
 80056f0:	7bbb      	ldrb	r3, [r7, #14]
 80056f2:	2b04      	cmp	r3, #4
 80056f4:	d103      	bne.n	80056fe <USBH_HandleControl+0x202>
      phost->Control.state = CTRL_ERROR;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	220b      	movs	r2, #11
 80056fa:	761a      	strb	r2, [r3, #24]
    break;
 80056fc:	e060      	b.n	80057c0 <USBH_HandleControl+0x2c4>
      if(URB_Status == USBH_URB_STALL)
 80056fe:	7bbb      	ldrb	r3, [r7, #14]
 8005700:	2b05      	cmp	r3, #5
 8005702:	d15d      	bne.n	80057c0 <USBH_HandleControl+0x2c4>
        status = USBH_NOT_SUPPORTED;
 8005704:	2303      	movs	r3, #3
 8005706:	73fb      	strb	r3, [r7, #15]
    break;
 8005708:	e05a      	b.n	80057c0 <USBH_HandleControl+0x2c4>

  case CTRL_STATUS_OUT:
    USBH_CtlSendData (phost,
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	795a      	ldrb	r2, [r3, #5]
 800570e:	2301      	movs	r3, #1
 8005710:	9300      	str	r3, [sp, #0]
 8005712:	4613      	mov	r3, r2
 8005714:	2200      	movs	r2, #0
 8005716:	2100      	movs	r1, #0
 8005718:	6878      	ldr	r0, [r7, #4]
 800571a:	f000 f873 	bl	8005804 <USBH_CtlSendData>
                      0U,
                      0U,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8005724:	b29a      	uxth	r2, r3
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	220a      	movs	r2, #10
 800572e:	761a      	strb	r2, [r3, #24]
    break;
 8005730:	e049      	b.n	80057c6 <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	795b      	ldrb	r3, [r3, #5]
 8005736:	4619      	mov	r1, r3
 8005738:	6878      	ldr	r0, [r7, #4]
 800573a:	f000 ff93 	bl	8006664 <USBH_LL_GetURBState>
 800573e:	4603      	mov	r3, r0
 8005740:	73bb      	strb	r3, [r7, #14]
    if  (URB_Status == USBH_URB_DONE)
 8005742:	7bbb      	ldrb	r3, [r7, #14]
 8005744:	2b01      	cmp	r3, #1
 8005746:	d105      	bne.n	8005754 <USBH_HandleControl+0x258>
    {
      status = USBH_OK;
 8005748:	2300      	movs	r3, #0
 800574a:	73fb      	strb	r3, [r7, #15]
      phost->Control.state = CTRL_COMPLETE;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	220d      	movs	r2, #13
 8005750:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

    }
    break;
 8005752:	e037      	b.n	80057c4 <USBH_HandleControl+0x2c8>
    else if  (URB_Status == USBH_URB_NOTREADY)
 8005754:	7bbb      	ldrb	r3, [r7, #14]
 8005756:	2b02      	cmp	r3, #2
 8005758:	d103      	bne.n	8005762 <USBH_HandleControl+0x266>
      phost->Control.state = CTRL_STATUS_OUT;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2209      	movs	r2, #9
 800575e:	761a      	strb	r2, [r3, #24]
    break;
 8005760:	e030      	b.n	80057c4 <USBH_HandleControl+0x2c8>
      if (URB_Status == USBH_URB_ERROR)
 8005762:	7bbb      	ldrb	r3, [r7, #14]
 8005764:	2b04      	cmp	r3, #4
 8005766:	d12d      	bne.n	80057c4 <USBH_HandleControl+0x2c8>
        phost->Control.state = CTRL_ERROR;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	220b      	movs	r2, #11
 800576c:	761a      	strb	r2, [r3, #24]
    break;
 800576e:	e029      	b.n	80057c4 <USBH_HandleControl+0x2c8>
    PID; i.e., recovery actions via some other pipe are not required for control
    endpoints. For the Default Control Pipe, a device reset will ultimately be
    required to clear the halt or error condition if the next Setup PID is not
    accepted.
    */
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	7e5b      	ldrb	r3, [r3, #25]
 8005774:	3301      	adds	r3, #1
 8005776:	b2da      	uxtb	r2, r3
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	765a      	strb	r2, [r3, #25]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	7e5b      	ldrb	r3, [r3, #25]
 8005780:	2b02      	cmp	r3, #2
 8005782:	d809      	bhi.n	8005798 <USBH_HandleControl+0x29c>
    {
      /* try to recover control */
      USBH_LL_Stop(phost);
 8005784:	6878      	ldr	r0, [r7, #4]
 8005786:	f000 fec0 	bl	800650a <USBH_LL_Stop>

      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2201      	movs	r2, #1
 800578e:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_SEND;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2201      	movs	r2, #1
 8005794:	709a      	strb	r2, [r3, #2]
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
      phost->Control.errorcount = 0U;
      USBH_ErrLog("Control error");
      status = USBH_FAIL;
    }
    break;
 8005796:	e016      	b.n	80057c6 <USBH_HandleControl+0x2ca>
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800579e:	2106      	movs	r1, #6
 80057a0:	6878      	ldr	r0, [r7, #4]
 80057a2:	4798      	blx	r3
      phost->Control.errorcount = 0U;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2200      	movs	r2, #0
 80057a8:	765a      	strb	r2, [r3, #25]
      status = USBH_FAIL;
 80057aa:	2302      	movs	r3, #2
 80057ac:	73fb      	strb	r3, [r7, #15]
    break;
 80057ae:	e00a      	b.n	80057c6 <USBH_HandleControl+0x2ca>

  default:
    break;
 80057b0:	bf00      	nop
 80057b2:	e008      	b.n	80057c6 <USBH_HandleControl+0x2ca>
    break;
 80057b4:	bf00      	nop
 80057b6:	e006      	b.n	80057c6 <USBH_HandleControl+0x2ca>
    break;
 80057b8:	bf00      	nop
 80057ba:	e004      	b.n	80057c6 <USBH_HandleControl+0x2ca>
    break;
 80057bc:	bf00      	nop
 80057be:	e002      	b.n	80057c6 <USBH_HandleControl+0x2ca>
    break;
 80057c0:	bf00      	nop
 80057c2:	e000      	b.n	80057c6 <USBH_HandleControl+0x2ca>
    break;
 80057c4:	bf00      	nop
  }
  return status;
 80057c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80057c8:	4618      	mov	r0, r3
 80057ca:	3710      	adds	r7, #16
 80057cc:	46bd      	mov	sp, r7
 80057ce:	bd80      	pop	{r7, pc}

080057d0 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t pipe_num)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b088      	sub	sp, #32
 80057d4:	af04      	add	r7, sp, #16
 80057d6:	60f8      	str	r0, [r7, #12]
 80057d8:	60b9      	str	r1, [r7, #8]
 80057da:	4613      	mov	r3, r2
 80057dc:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 80057de:	79f9      	ldrb	r1, [r7, #7]
 80057e0:	2300      	movs	r3, #0
 80057e2:	9303      	str	r3, [sp, #12]
 80057e4:	2308      	movs	r3, #8
 80057e6:	9302      	str	r3, [sp, #8]
 80057e8:	68bb      	ldr	r3, [r7, #8]
 80057ea:	9301      	str	r3, [sp, #4]
 80057ec:	2300      	movs	r3, #0
 80057ee:	9300      	str	r3, [sp, #0]
 80057f0:	2300      	movs	r3, #0
 80057f2:	2200      	movs	r2, #0
 80057f4:	68f8      	ldr	r0, [r7, #12]
 80057f6:	f000 ff04 	bl	8006602 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 80057fa:	2300      	movs	r3, #0
}
 80057fc:	4618      	mov	r0, r3
 80057fe:	3710      	adds	r7, #16
 8005800:	46bd      	mov	sp, r7
 8005802:	bd80      	pop	{r7, pc}

08005804 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b088      	sub	sp, #32
 8005808:	af04      	add	r7, sp, #16
 800580a:	60f8      	str	r0, [r7, #12]
 800580c:	60b9      	str	r1, [r7, #8]
 800580e:	4611      	mov	r1, r2
 8005810:	461a      	mov	r2, r3
 8005812:	460b      	mov	r3, r1
 8005814:	80fb      	strh	r3, [r7, #6]
 8005816:	4613      	mov	r3, r2
 8005818:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005820:	2b00      	cmp	r3, #0
 8005822:	d001      	beq.n	8005828 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8005824:	2300      	movs	r3, #0
 8005826:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8005828:	7979      	ldrb	r1, [r7, #5]
 800582a:	7e3b      	ldrb	r3, [r7, #24]
 800582c:	9303      	str	r3, [sp, #12]
 800582e:	88fb      	ldrh	r3, [r7, #6]
 8005830:	9302      	str	r3, [sp, #8]
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	9301      	str	r3, [sp, #4]
 8005836:	2301      	movs	r3, #1
 8005838:	9300      	str	r3, [sp, #0]
 800583a:	2300      	movs	r3, #0
 800583c:	2200      	movs	r2, #0
 800583e:	68f8      	ldr	r0, [r7, #12]
 8005840:	f000 fedf 	bl	8006602 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8005844:	2300      	movs	r3, #0
}
 8005846:	4618      	mov	r0, r3
 8005848:	3710      	adds	r7, #16
 800584a:	46bd      	mov	sp, r7
 800584c:	bd80      	pop	{r7, pc}

0800584e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t* buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800584e:	b580      	push	{r7, lr}
 8005850:	b088      	sub	sp, #32
 8005852:	af04      	add	r7, sp, #16
 8005854:	60f8      	str	r0, [r7, #12]
 8005856:	60b9      	str	r1, [r7, #8]
 8005858:	4611      	mov	r1, r2
 800585a:	461a      	mov	r2, r3
 800585c:	460b      	mov	r3, r1
 800585e:	80fb      	strh	r3, [r7, #6]
 8005860:	4613      	mov	r3, r2
 8005862:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8005864:	7979      	ldrb	r1, [r7, #5]
 8005866:	2300      	movs	r3, #0
 8005868:	9303      	str	r3, [sp, #12]
 800586a:	88fb      	ldrh	r3, [r7, #6]
 800586c:	9302      	str	r3, [sp, #8]
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	9301      	str	r3, [sp, #4]
 8005872:	2301      	movs	r3, #1
 8005874:	9300      	str	r3, [sp, #0]
 8005876:	2300      	movs	r3, #0
 8005878:	2201      	movs	r2, #1
 800587a:	68f8      	ldr	r0, [r7, #12]
 800587c:	f000 fec1 	bl	8006602 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8005880:	2300      	movs	r3, #0

}
 8005882:	4618      	mov	r0, r3
 8005884:	3710      	adds	r7, #16
 8005886:	46bd      	mov	sp, r7
 8005888:	bd80      	pop	{r7, pc}

0800588a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping)
{
 800588a:	b580      	push	{r7, lr}
 800588c:	b088      	sub	sp, #32
 800588e:	af04      	add	r7, sp, #16
 8005890:	60f8      	str	r0, [r7, #12]
 8005892:	60b9      	str	r1, [r7, #8]
 8005894:	4611      	mov	r1, r2
 8005896:	461a      	mov	r2, r3
 8005898:	460b      	mov	r3, r1
 800589a:	80fb      	strh	r3, [r7, #6]
 800589c:	4613      	mov	r3, r2
 800589e:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d001      	beq.n	80058ae <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 80058aa:	2300      	movs	r3, #0
 80058ac:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 80058ae:	7979      	ldrb	r1, [r7, #5]
 80058b0:	7e3b      	ldrb	r3, [r7, #24]
 80058b2:	9303      	str	r3, [sp, #12]
 80058b4:	88fb      	ldrh	r3, [r7, #6]
 80058b6:	9302      	str	r3, [sp, #8]
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	9301      	str	r3, [sp, #4]
 80058bc:	2301      	movs	r3, #1
 80058be:	9300      	str	r3, [sp, #0]
 80058c0:	2302      	movs	r3, #2
 80058c2:	2200      	movs	r2, #0
 80058c4:	68f8      	ldr	r0, [r7, #12]
 80058c6:	f000 fe9c 	bl	8006602 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 80058ca:	2300      	movs	r3, #0
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	3710      	adds	r7, #16
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bd80      	pop	{r7, pc}

080058d4 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b088      	sub	sp, #32
 80058d8:	af04      	add	r7, sp, #16
 80058da:	60f8      	str	r0, [r7, #12]
 80058dc:	60b9      	str	r1, [r7, #8]
 80058de:	4611      	mov	r1, r2
 80058e0:	461a      	mov	r2, r3
 80058e2:	460b      	mov	r3, r1
 80058e4:	80fb      	strh	r3, [r7, #6]
 80058e6:	4613      	mov	r3, r2
 80058e8:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 80058ea:	7979      	ldrb	r1, [r7, #5]
 80058ec:	2300      	movs	r3, #0
 80058ee:	9303      	str	r3, [sp, #12]
 80058f0:	88fb      	ldrh	r3, [r7, #6]
 80058f2:	9302      	str	r3, [sp, #8]
 80058f4:	68bb      	ldr	r3, [r7, #8]
 80058f6:	9301      	str	r3, [sp, #4]
 80058f8:	2301      	movs	r3, #1
 80058fa:	9300      	str	r3, [sp, #0]
 80058fc:	2302      	movs	r3, #2
 80058fe:	2201      	movs	r2, #1
 8005900:	68f8      	ldr	r0, [r7, #12]
 8005902:	f000 fe7e 	bl	8006602 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8005906:	2300      	movs	r3, #0
}
 8005908:	4618      	mov	r0, r3
 800590a:	3710      	adds	r7, #16
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}

08005910 <USBH_OpenPipe>:
                            uint8_t epnum,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b086      	sub	sp, #24
 8005914:	af04      	add	r7, sp, #16
 8005916:	6078      	str	r0, [r7, #4]
 8005918:	4608      	mov	r0, r1
 800591a:	4611      	mov	r1, r2
 800591c:	461a      	mov	r2, r3
 800591e:	4603      	mov	r3, r0
 8005920:	70fb      	strb	r3, [r7, #3]
 8005922:	460b      	mov	r3, r1
 8005924:	70bb      	strb	r3, [r7, #2]
 8005926:	4613      	mov	r3, r2
 8005928:	707b      	strb	r3, [r7, #1]

  USBH_LL_OpenPipe(phost,
 800592a:	7878      	ldrb	r0, [r7, #1]
 800592c:	78ba      	ldrb	r2, [r7, #2]
 800592e:	78f9      	ldrb	r1, [r7, #3]
 8005930:	8b3b      	ldrh	r3, [r7, #24]
 8005932:	9302      	str	r3, [sp, #8]
 8005934:	7d3b      	ldrb	r3, [r7, #20]
 8005936:	9301      	str	r3, [sp, #4]
 8005938:	7c3b      	ldrb	r3, [r7, #16]
 800593a:	9300      	str	r3, [sp, #0]
 800593c:	4603      	mov	r3, r0
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	f000 fe11 	bl	8006566 <USBH_LL_OpenPipe>
                        dev_address,
                        speed,
                        ep_type,
                        mps);

  return USBH_OK;
 8005944:	2300      	movs	r3, #0

}
 8005946:	4618      	mov	r0, r3
 8005948:	3708      	adds	r7, #8
 800594a:	46bd      	mov	sp, r7
 800594c:	bd80      	pop	{r7, pc}

0800594e <USBH_ClosePipe>:
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe  (USBH_HandleTypeDef *phost,
                            uint8_t pipe_num)
{
 800594e:	b580      	push	{r7, lr}
 8005950:	b082      	sub	sp, #8
 8005952:	af00      	add	r7, sp, #0
 8005954:	6078      	str	r0, [r7, #4]
 8005956:	460b      	mov	r3, r1
 8005958:	70fb      	strb	r3, [r7, #3]

  USBH_LL_ClosePipe(phost, pipe_num);
 800595a:	78fb      	ldrb	r3, [r7, #3]
 800595c:	4619      	mov	r1, r3
 800595e:	6878      	ldr	r0, [r7, #4]
 8005960:	f000 fe30 	bl	80065c4 <USBH_LL_ClosePipe>

  return USBH_OK;
 8005964:	2300      	movs	r3, #0

}
 8005966:	4618      	mov	r0, r3
 8005968:	3708      	adds	r7, #8
 800596a:	46bd      	mov	sp, r7
 800596c:	bd80      	pop	{r7, pc}

0800596e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe  (USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800596e:	b580      	push	{r7, lr}
 8005970:	b084      	sub	sp, #16
 8005972:	af00      	add	r7, sp, #0
 8005974:	6078      	str	r0, [r7, #4]
 8005976:	460b      	mov	r3, r1
 8005978:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800597a:	6878      	ldr	r0, [r7, #4]
 800597c:	f000 f831 	bl	80059e2 <USBH_GetFreePipe>
 8005980:	4603      	mov	r3, r0
 8005982:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8005984:	89fb      	ldrh	r3, [r7, #14]
 8005986:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800598a:	4293      	cmp	r3, r2
 800598c:	d007      	beq.n	800599e <USBH_AllocPipe+0x30>
  {
	phost->Pipes[pipe] = 0x8000U | ep_addr;
 800598e:	78fb      	ldrb	r3, [r7, #3]
 8005990:	89fa      	ldrh	r2, [r7, #14]
 8005992:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	32e0      	adds	r2, #224	; 0xe0
 800599a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  return (uint8_t)pipe;
 800599e:	89fb      	ldrh	r3, [r7, #14]
 80059a0:	b2db      	uxtb	r3, r3
}
 80059a2:	4618      	mov	r0, r3
 80059a4:	3710      	adds	r7, #16
 80059a6:	46bd      	mov	sp, r7
 80059a8:	bd80      	pop	{r7, pc}

080059aa <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 80059aa:	b480      	push	{r7}
 80059ac:	b083      	sub	sp, #12
 80059ae:	af00      	add	r7, sp, #0
 80059b0:	6078      	str	r0, [r7, #4]
 80059b2:	460b      	mov	r3, r1
 80059b4:	70fb      	strb	r3, [r7, #3]
   if(idx < 11U)
 80059b6:	78fb      	ldrb	r3, [r7, #3]
 80059b8:	2b0a      	cmp	r3, #10
 80059ba:	d80b      	bhi.n	80059d4 <USBH_FreePipe+0x2a>
   {
	 phost->Pipes[idx] &= 0x7FFFU;
 80059bc:	78fa      	ldrb	r2, [r7, #3]
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	32e0      	adds	r2, #224	; 0xe0
 80059c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059c6:	78fa      	ldrb	r2, [r7, #3]
 80059c8:	f3c3 010e 	ubfx	r1, r3, #0, #15
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	32e0      	adds	r2, #224	; 0xe0
 80059d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   }
   return USBH_OK;
 80059d4:	2300      	movs	r3, #0
}
 80059d6:	4618      	mov	r0, r3
 80059d8:	370c      	adds	r7, #12
 80059da:	46bd      	mov	sp, r7
 80059dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e0:	4770      	bx	lr

080059e2 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
 80059e2:	b480      	push	{r7}
 80059e4:	b085      	sub	sp, #20
 80059e6:	af00      	add	r7, sp, #0
 80059e8:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80059ea:	2300      	movs	r3, #0
 80059ec:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 80059ee:	2300      	movs	r3, #0
 80059f0:	73fb      	strb	r3, [r7, #15]
 80059f2:	e00e      	b.n	8005a12 <USBH_GetFreePipe+0x30>
  {
	if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80059f4:	7bfa      	ldrb	r2, [r7, #15]
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	32e0      	adds	r2, #224	; 0xe0
 80059fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059fe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d102      	bne.n	8005a0c <USBH_GetFreePipe+0x2a>
	{
	   return (uint16_t)idx;
 8005a06:	7bfb      	ldrb	r3, [r7, #15]
 8005a08:	b29b      	uxth	r3, r3
 8005a0a:	e007      	b.n	8005a1c <USBH_GetFreePipe+0x3a>
  for (idx = 0U ; idx < 11U ; idx++)
 8005a0c:	7bfb      	ldrb	r3, [r7, #15]
 8005a0e:	3301      	adds	r3, #1
 8005a10:	73fb      	strb	r3, [r7, #15]
 8005a12:	7bfb      	ldrb	r3, [r7, #15]
 8005a14:	2b0a      	cmp	r3, #10
 8005a16:	d9ed      	bls.n	80059f4 <USBH_GetFreePipe+0x12>
	}
  }
  return 0xFFFFU;
 8005a18:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	3714      	adds	r7, #20
 8005a20:	46bd      	mov	sp, r7
 8005a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a26:	4770      	bx	lr

08005a28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b082      	sub	sp, #8
 8005a2c:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005a2e:	f7fa fd4b 	bl	80004c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005a32:	f000 f835 	bl	8005aa0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005a36:	f000 f947 	bl	8005cc8 <MX_GPIO_Init>
  MX_I2C1_Init();
 8005a3a:	f000 f8b1 	bl	8005ba0 <MX_I2C1_Init>
  MX_I2S3_Init();
 8005a3e:	f000 f8dd 	bl	8005bfc <MX_I2S3_Init>
  MX_SPI1_Init();
 8005a42:	f000 f90b 	bl	8005c5c <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8005a46:	f000 fbff 	bl	8006248 <MX_USB_HOST_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int isPress = 0;
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	607b      	str	r3, [r7, #4]
  while (1)
  {
    /* USER CODE END WHILE */
    if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == 1 && isPress==0) {
 8005a4e:	2101      	movs	r1, #1
 8005a50:	4811      	ldr	r0, [pc, #68]	; (8005a98 <main+0x70>)
 8005a52:	f7fb f879 	bl	8000b48 <HAL_GPIO_ReadPin>
 8005a56:	4603      	mov	r3, r0
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	d10c      	bne.n	8005a76 <main+0x4e>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d109      	bne.n	8005a76 <main+0x4e>
    	HAL_GPIO_TogglePin(GPIOD, 1<<14);
 8005a62:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005a66:	480d      	ldr	r0, [pc, #52]	; (8005a9c <main+0x74>)
 8005a68:	f7fb f89f 	bl	8000baa <HAL_GPIO_TogglePin>
    	isPress = 1;
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	607b      	str	r3, [r7, #4]
    	HAL_Delay(100);
 8005a70:	2064      	movs	r0, #100	; 0x64
 8005a72:	f7fa fd9b 	bl	80005ac <HAL_Delay>
    }

    if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == 0 && isPress==1) {
 8005a76:	2101      	movs	r1, #1
 8005a78:	4807      	ldr	r0, [pc, #28]	; (8005a98 <main+0x70>)
 8005a7a:	f7fb f865 	bl	8000b48 <HAL_GPIO_ReadPin>
 8005a7e:	4603      	mov	r3, r0
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d1e4      	bne.n	8005a4e <main+0x26>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2b01      	cmp	r3, #1
 8005a88:	d1e1      	bne.n	8005a4e <main+0x26>
    	isPress=0;
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	607b      	str	r3, [r7, #4]
    	HAL_Delay(100);
 8005a8e:	2064      	movs	r0, #100	; 0x64
 8005a90:	f7fa fd8c 	bl	80005ac <HAL_Delay>
    if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == 1 && isPress==0) {
 8005a94:	e7db      	b.n	8005a4e <main+0x26>
 8005a96:	bf00      	nop
 8005a98:	40020000 	.word	0x40020000
 8005a9c:	40020c00 	.word	0x40020c00

08005aa0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b098      	sub	sp, #96	; 0x60
 8005aa4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005aa6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005aaa:	2230      	movs	r2, #48	; 0x30
 8005aac:	2100      	movs	r1, #0
 8005aae:	4618      	mov	r0, r3
 8005ab0:	f000 fee2 	bl	8006878 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005ab4:	f107 031c 	add.w	r3, r7, #28
 8005ab8:	2200      	movs	r2, #0
 8005aba:	601a      	str	r2, [r3, #0]
 8005abc:	605a      	str	r2, [r3, #4]
 8005abe:	609a      	str	r2, [r3, #8]
 8005ac0:	60da      	str	r2, [r3, #12]
 8005ac2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005ac4:	f107 030c 	add.w	r3, r7, #12
 8005ac8:	2200      	movs	r2, #0
 8005aca:	601a      	str	r2, [r3, #0]
 8005acc:	605a      	str	r2, [r3, #4]
 8005ace:	609a      	str	r2, [r3, #8]
 8005ad0:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	60bb      	str	r3, [r7, #8]
 8005ad6:	4b30      	ldr	r3, [pc, #192]	; (8005b98 <SystemClock_Config+0xf8>)
 8005ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ada:	4a2f      	ldr	r2, [pc, #188]	; (8005b98 <SystemClock_Config+0xf8>)
 8005adc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ae0:	6413      	str	r3, [r2, #64]	; 0x40
 8005ae2:	4b2d      	ldr	r3, [pc, #180]	; (8005b98 <SystemClock_Config+0xf8>)
 8005ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ae6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005aea:	60bb      	str	r3, [r7, #8]
 8005aec:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005aee:	2300      	movs	r3, #0
 8005af0:	607b      	str	r3, [r7, #4]
 8005af2:	4b2a      	ldr	r3, [pc, #168]	; (8005b9c <SystemClock_Config+0xfc>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4a29      	ldr	r2, [pc, #164]	; (8005b9c <SystemClock_Config+0xfc>)
 8005af8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005afc:	6013      	str	r3, [r2, #0]
 8005afe:	4b27      	ldr	r3, [pc, #156]	; (8005b9c <SystemClock_Config+0xfc>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005b06:	607b      	str	r3, [r7, #4]
 8005b08:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005b0e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005b12:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005b14:	2302      	movs	r3, #2
 8005b16:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005b18:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005b1c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8005b1e:	2304      	movs	r3, #4
 8005b20:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 120;
 8005b22:	2378      	movs	r3, #120	; 0x78
 8005b24:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV6;
 8005b26:	2306      	movs	r3, #6
 8005b28:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8005b2a:	2305      	movs	r3, #5
 8005b2c:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005b2e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005b32:	4618      	mov	r0, r3
 8005b34:	f7fd fa68 	bl	8003008 <HAL_RCC_OscConfig>
 8005b38:	4603      	mov	r3, r0
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d001      	beq.n	8005b42 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8005b3e:	f000 f9c1 	bl	8005ec4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005b42:	230f      	movs	r3, #15
 8005b44:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005b46:	2302      	movs	r3, #2
 8005b48:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8005b4e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8005b52:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8005b54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005b58:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8005b5a:	f107 031c 	add.w	r3, r7, #28
 8005b5e:	2101      	movs	r1, #1
 8005b60:	4618      	mov	r0, r3
 8005b62:	f7fd fc93 	bl	800348c <HAL_RCC_ClockConfig>
 8005b66:	4603      	mov	r3, r0
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d001      	beq.n	8005b70 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8005b6c:	f000 f9aa 	bl	8005ec4 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8005b70:	2301      	movs	r3, #1
 8005b72:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 8005b74:	2332      	movs	r3, #50	; 0x32
 8005b76:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8005b78:	2302      	movs	r3, #2
 8005b7a:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005b7c:	f107 030c 	add.w	r3, r7, #12
 8005b80:	4618      	mov	r0, r3
 8005b82:	f7fd fe5d 	bl	8003840 <HAL_RCCEx_PeriphCLKConfig>
 8005b86:	4603      	mov	r3, r0
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d001      	beq.n	8005b90 <SystemClock_Config+0xf0>
  {
    Error_Handler();
 8005b8c:	f000 f99a 	bl	8005ec4 <Error_Handler>
  }
}
 8005b90:	bf00      	nop
 8005b92:	3760      	adds	r7, #96	; 0x60
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bd80      	pop	{r7, pc}
 8005b98:	40023800 	.word	0x40023800
 8005b9c:	40007000 	.word	0x40007000

08005ba0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8005ba4:	4b12      	ldr	r3, [pc, #72]	; (8005bf0 <MX_I2C1_Init+0x50>)
 8005ba6:	4a13      	ldr	r2, [pc, #76]	; (8005bf4 <MX_I2C1_Init+0x54>)
 8005ba8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8005baa:	4b11      	ldr	r3, [pc, #68]	; (8005bf0 <MX_I2C1_Init+0x50>)
 8005bac:	4a12      	ldr	r2, [pc, #72]	; (8005bf8 <MX_I2C1_Init+0x58>)
 8005bae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8005bb0:	4b0f      	ldr	r3, [pc, #60]	; (8005bf0 <MX_I2C1_Init+0x50>)
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8005bb6:	4b0e      	ldr	r3, [pc, #56]	; (8005bf0 <MX_I2C1_Init+0x50>)
 8005bb8:	2200      	movs	r2, #0
 8005bba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005bbc:	4b0c      	ldr	r3, [pc, #48]	; (8005bf0 <MX_I2C1_Init+0x50>)
 8005bbe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005bc2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005bc4:	4b0a      	ldr	r3, [pc, #40]	; (8005bf0 <MX_I2C1_Init+0x50>)
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8005bca:	4b09      	ldr	r3, [pc, #36]	; (8005bf0 <MX_I2C1_Init+0x50>)
 8005bcc:	2200      	movs	r2, #0
 8005bce:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005bd0:	4b07      	ldr	r3, [pc, #28]	; (8005bf0 <MX_I2C1_Init+0x50>)
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005bd6:	4b06      	ldr	r3, [pc, #24]	; (8005bf0 <MX_I2C1_Init+0x50>)
 8005bd8:	2200      	movs	r2, #0
 8005bda:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8005bdc:	4804      	ldr	r0, [pc, #16]	; (8005bf0 <MX_I2C1_Init+0x50>)
 8005bde:	f7fc fc4b 	bl	8002478 <HAL_I2C_Init>
 8005be2:	4603      	mov	r3, r0
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d001      	beq.n	8005bec <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8005be8:	f000 f96c 	bl	8005ec4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8005bec:	bf00      	nop
 8005bee:	bd80      	pop	{r7, pc}
 8005bf0:	200000c4 	.word	0x200000c4
 8005bf4:	40005400 	.word	0x40005400
 8005bf8:	000186a0 	.word	0x000186a0

08005bfc <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8005c00:	4b13      	ldr	r3, [pc, #76]	; (8005c50 <MX_I2S3_Init+0x54>)
 8005c02:	4a14      	ldr	r2, [pc, #80]	; (8005c54 <MX_I2S3_Init+0x58>)
 8005c04:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8005c06:	4b12      	ldr	r3, [pc, #72]	; (8005c50 <MX_I2S3_Init+0x54>)
 8005c08:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c0c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8005c0e:	4b10      	ldr	r3, [pc, #64]	; (8005c50 <MX_I2S3_Init+0x54>)
 8005c10:	2200      	movs	r2, #0
 8005c12:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8005c14:	4b0e      	ldr	r3, [pc, #56]	; (8005c50 <MX_I2S3_Init+0x54>)
 8005c16:	2200      	movs	r2, #0
 8005c18:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8005c1a:	4b0d      	ldr	r3, [pc, #52]	; (8005c50 <MX_I2S3_Init+0x54>)
 8005c1c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c20:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8005c22:	4b0b      	ldr	r3, [pc, #44]	; (8005c50 <MX_I2S3_Init+0x54>)
 8005c24:	4a0c      	ldr	r2, [pc, #48]	; (8005c58 <MX_I2S3_Init+0x5c>)
 8005c26:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8005c28:	4b09      	ldr	r3, [pc, #36]	; (8005c50 <MX_I2S3_Init+0x54>)
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8005c2e:	4b08      	ldr	r3, [pc, #32]	; (8005c50 <MX_I2S3_Init+0x54>)
 8005c30:	2200      	movs	r2, #0
 8005c32:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8005c34:	4b06      	ldr	r3, [pc, #24]	; (8005c50 <MX_I2S3_Init+0x54>)
 8005c36:	2200      	movs	r2, #0
 8005c38:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8005c3a:	4805      	ldr	r0, [pc, #20]	; (8005c50 <MX_I2S3_Init+0x54>)
 8005c3c:	f7fc fd44 	bl	80026c8 <HAL_I2S_Init>
 8005c40:	4603      	mov	r3, r0
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d001      	beq.n	8005c4a <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8005c46:	f000 f93d 	bl	8005ec4 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8005c4a:	bf00      	nop
 8005c4c:	bd80      	pop	{r7, pc}
 8005c4e:	bf00      	nop
 8005c50:	20000170 	.word	0x20000170
 8005c54:	40003c00 	.word	0x40003c00
 8005c58:	00017700 	.word	0x00017700

08005c5c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8005c60:	4b17      	ldr	r3, [pc, #92]	; (8005cc0 <MX_SPI1_Init+0x64>)
 8005c62:	4a18      	ldr	r2, [pc, #96]	; (8005cc4 <MX_SPI1_Init+0x68>)
 8005c64:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8005c66:	4b16      	ldr	r3, [pc, #88]	; (8005cc0 <MX_SPI1_Init+0x64>)
 8005c68:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005c6c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8005c6e:	4b14      	ldr	r3, [pc, #80]	; (8005cc0 <MX_SPI1_Init+0x64>)
 8005c70:	2200      	movs	r2, #0
 8005c72:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8005c74:	4b12      	ldr	r3, [pc, #72]	; (8005cc0 <MX_SPI1_Init+0x64>)
 8005c76:	2200      	movs	r2, #0
 8005c78:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005c7a:	4b11      	ldr	r3, [pc, #68]	; (8005cc0 <MX_SPI1_Init+0x64>)
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005c80:	4b0f      	ldr	r3, [pc, #60]	; (8005cc0 <MX_SPI1_Init+0x64>)
 8005c82:	2200      	movs	r2, #0
 8005c84:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8005c86:	4b0e      	ldr	r3, [pc, #56]	; (8005cc0 <MX_SPI1_Init+0x64>)
 8005c88:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c8c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005c8e:	4b0c      	ldr	r3, [pc, #48]	; (8005cc0 <MX_SPI1_Init+0x64>)
 8005c90:	2200      	movs	r2, #0
 8005c92:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005c94:	4b0a      	ldr	r3, [pc, #40]	; (8005cc0 <MX_SPI1_Init+0x64>)
 8005c96:	2200      	movs	r2, #0
 8005c98:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8005c9a:	4b09      	ldr	r3, [pc, #36]	; (8005cc0 <MX_SPI1_Init+0x64>)
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005ca0:	4b07      	ldr	r3, [pc, #28]	; (8005cc0 <MX_SPI1_Init+0x64>)
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8005ca6:	4b06      	ldr	r3, [pc, #24]	; (8005cc0 <MX_SPI1_Init+0x64>)
 8005ca8:	220a      	movs	r2, #10
 8005caa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8005cac:	4804      	ldr	r0, [pc, #16]	; (8005cc0 <MX_SPI1_Init+0x64>)
 8005cae:	f7fd ff05 	bl	8003abc <HAL_SPI_Init>
 8005cb2:	4603      	mov	r3, r0
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d001      	beq.n	8005cbc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8005cb8:	f000 f904 	bl	8005ec4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8005cbc:	bf00      	nop
 8005cbe:	bd80      	pop	{r7, pc}
 8005cc0:	20000118 	.word	0x20000118
 8005cc4:	40013000 	.word	0x40013000

08005cc8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b08c      	sub	sp, #48	; 0x30
 8005ccc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005cce:	f107 031c 	add.w	r3, r7, #28
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	601a      	str	r2, [r3, #0]
 8005cd6:	605a      	str	r2, [r3, #4]
 8005cd8:	609a      	str	r2, [r3, #8]
 8005cda:	60da      	str	r2, [r3, #12]
 8005cdc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8005cde:	2300      	movs	r3, #0
 8005ce0:	61bb      	str	r3, [r7, #24]
 8005ce2:	4b71      	ldr	r3, [pc, #452]	; (8005ea8 <MX_GPIO_Init+0x1e0>)
 8005ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ce6:	4a70      	ldr	r2, [pc, #448]	; (8005ea8 <MX_GPIO_Init+0x1e0>)
 8005ce8:	f043 0310 	orr.w	r3, r3, #16
 8005cec:	6313      	str	r3, [r2, #48]	; 0x30
 8005cee:	4b6e      	ldr	r3, [pc, #440]	; (8005ea8 <MX_GPIO_Init+0x1e0>)
 8005cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cf2:	f003 0310 	and.w	r3, r3, #16
 8005cf6:	61bb      	str	r3, [r7, #24]
 8005cf8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	617b      	str	r3, [r7, #20]
 8005cfe:	4b6a      	ldr	r3, [pc, #424]	; (8005ea8 <MX_GPIO_Init+0x1e0>)
 8005d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d02:	4a69      	ldr	r2, [pc, #420]	; (8005ea8 <MX_GPIO_Init+0x1e0>)
 8005d04:	f043 0304 	orr.w	r3, r3, #4
 8005d08:	6313      	str	r3, [r2, #48]	; 0x30
 8005d0a:	4b67      	ldr	r3, [pc, #412]	; (8005ea8 <MX_GPIO_Init+0x1e0>)
 8005d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d0e:	f003 0304 	and.w	r3, r3, #4
 8005d12:	617b      	str	r3, [r7, #20]
 8005d14:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005d16:	2300      	movs	r3, #0
 8005d18:	613b      	str	r3, [r7, #16]
 8005d1a:	4b63      	ldr	r3, [pc, #396]	; (8005ea8 <MX_GPIO_Init+0x1e0>)
 8005d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d1e:	4a62      	ldr	r2, [pc, #392]	; (8005ea8 <MX_GPIO_Init+0x1e0>)
 8005d20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d24:	6313      	str	r3, [r2, #48]	; 0x30
 8005d26:	4b60      	ldr	r3, [pc, #384]	; (8005ea8 <MX_GPIO_Init+0x1e0>)
 8005d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d2e:	613b      	str	r3, [r7, #16]
 8005d30:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005d32:	2300      	movs	r3, #0
 8005d34:	60fb      	str	r3, [r7, #12]
 8005d36:	4b5c      	ldr	r3, [pc, #368]	; (8005ea8 <MX_GPIO_Init+0x1e0>)
 8005d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d3a:	4a5b      	ldr	r2, [pc, #364]	; (8005ea8 <MX_GPIO_Init+0x1e0>)
 8005d3c:	f043 0301 	orr.w	r3, r3, #1
 8005d40:	6313      	str	r3, [r2, #48]	; 0x30
 8005d42:	4b59      	ldr	r3, [pc, #356]	; (8005ea8 <MX_GPIO_Init+0x1e0>)
 8005d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d46:	f003 0301 	and.w	r3, r3, #1
 8005d4a:	60fb      	str	r3, [r7, #12]
 8005d4c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005d4e:	2300      	movs	r3, #0
 8005d50:	60bb      	str	r3, [r7, #8]
 8005d52:	4b55      	ldr	r3, [pc, #340]	; (8005ea8 <MX_GPIO_Init+0x1e0>)
 8005d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d56:	4a54      	ldr	r2, [pc, #336]	; (8005ea8 <MX_GPIO_Init+0x1e0>)
 8005d58:	f043 0302 	orr.w	r3, r3, #2
 8005d5c:	6313      	str	r3, [r2, #48]	; 0x30
 8005d5e:	4b52      	ldr	r3, [pc, #328]	; (8005ea8 <MX_GPIO_Init+0x1e0>)
 8005d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d62:	f003 0302 	and.w	r3, r3, #2
 8005d66:	60bb      	str	r3, [r7, #8]
 8005d68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	607b      	str	r3, [r7, #4]
 8005d6e:	4b4e      	ldr	r3, [pc, #312]	; (8005ea8 <MX_GPIO_Init+0x1e0>)
 8005d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d72:	4a4d      	ldr	r2, [pc, #308]	; (8005ea8 <MX_GPIO_Init+0x1e0>)
 8005d74:	f043 0308 	orr.w	r3, r3, #8
 8005d78:	6313      	str	r3, [r2, #48]	; 0x30
 8005d7a:	4b4b      	ldr	r3, [pc, #300]	; (8005ea8 <MX_GPIO_Init+0x1e0>)
 8005d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d7e:	f003 0308 	and.w	r3, r3, #8
 8005d82:	607b      	str	r3, [r7, #4]
 8005d84:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8005d86:	2200      	movs	r2, #0
 8005d88:	2108      	movs	r1, #8
 8005d8a:	4848      	ldr	r0, [pc, #288]	; (8005eac <MX_GPIO_Init+0x1e4>)
 8005d8c:	f7fa fef4 	bl	8000b78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8005d90:	2201      	movs	r2, #1
 8005d92:	2101      	movs	r1, #1
 8005d94:	4846      	ldr	r0, [pc, #280]	; (8005eb0 <MX_GPIO_Init+0x1e8>)
 8005d96:	f7fa feef 	bl	8000b78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	f24f 0110 	movw	r1, #61456	; 0xf010
 8005da0:	4844      	ldr	r0, [pc, #272]	; (8005eb4 <MX_GPIO_Init+0x1ec>)
 8005da2:	f7fa fee9 	bl	8000b78 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8005da6:	2308      	movs	r3, #8
 8005da8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005daa:	2301      	movs	r3, #1
 8005dac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005dae:	2300      	movs	r3, #0
 8005db0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005db2:	2300      	movs	r3, #0
 8005db4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8005db6:	f107 031c 	add.w	r3, r7, #28
 8005dba:	4619      	mov	r1, r3
 8005dbc:	483b      	ldr	r0, [pc, #236]	; (8005eac <MX_GPIO_Init+0x1e4>)
 8005dbe:	f7fa fd29 	bl	8000814 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005dca:	2300      	movs	r3, #0
 8005dcc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005dce:	2300      	movs	r3, #0
 8005dd0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8005dd2:	f107 031c 	add.w	r3, r7, #28
 8005dd6:	4619      	mov	r1, r3
 8005dd8:	4835      	ldr	r0, [pc, #212]	; (8005eb0 <MX_GPIO_Init+0x1e8>)
 8005dda:	f7fa fd1b 	bl	8000814 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8005dde:	2308      	movs	r3, #8
 8005de0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005de2:	2302      	movs	r3, #2
 8005de4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005de6:	2300      	movs	r3, #0
 8005de8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005dea:	2300      	movs	r3, #0
 8005dec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005dee:	2305      	movs	r3, #5
 8005df0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8005df2:	f107 031c 	add.w	r3, r7, #28
 8005df6:	4619      	mov	r1, r3
 8005df8:	482d      	ldr	r0, [pc, #180]	; (8005eb0 <MX_GPIO_Init+0x1e8>)
 8005dfa:	f7fa fd0b 	bl	8000814 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8005dfe:	2301      	movs	r3, #1
 8005e00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8005e02:	4b2d      	ldr	r3, [pc, #180]	; (8005eb8 <MX_GPIO_Init+0x1f0>)
 8005e04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e06:	2300      	movs	r3, #0
 8005e08:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8005e0a:	f107 031c 	add.w	r3, r7, #28
 8005e0e:	4619      	mov	r1, r3
 8005e10:	482a      	ldr	r0, [pc, #168]	; (8005ebc <MX_GPIO_Init+0x1f4>)
 8005e12:	f7fa fcff 	bl	8000814 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8005e16:	2304      	movs	r3, #4
 8005e18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8005e22:	f107 031c 	add.w	r3, r7, #28
 8005e26:	4619      	mov	r1, r3
 8005e28:	4825      	ldr	r0, [pc, #148]	; (8005ec0 <MX_GPIO_Init+0x1f8>)
 8005e2a:	f7fa fcf3 	bl	8000814 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8005e2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005e32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e34:	2302      	movs	r3, #2
 8005e36:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e38:	2300      	movs	r3, #0
 8005e3a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005e40:	2305      	movs	r3, #5
 8005e42:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8005e44:	f107 031c 	add.w	r3, r7, #28
 8005e48:	4619      	mov	r1, r3
 8005e4a:	481d      	ldr	r0, [pc, #116]	; (8005ec0 <MX_GPIO_Init+0x1f8>)
 8005e4c:	f7fa fce2 	bl	8000814 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin 
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 8005e50:	f24f 0310 	movw	r3, #61456	; 0xf010
 8005e54:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005e56:	2301      	movs	r3, #1
 8005e58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005e62:	f107 031c 	add.w	r3, r7, #28
 8005e66:	4619      	mov	r1, r3
 8005e68:	4812      	ldr	r0, [pc, #72]	; (8005eb4 <MX_GPIO_Init+0x1ec>)
 8005e6a:	f7fa fcd3 	bl	8000814 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8005e6e:	2320      	movs	r3, #32
 8005e70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005e72:	2300      	movs	r3, #0
 8005e74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e76:	2300      	movs	r3, #0
 8005e78:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8005e7a:	f107 031c 	add.w	r3, r7, #28
 8005e7e:	4619      	mov	r1, r3
 8005e80:	480c      	ldr	r0, [pc, #48]	; (8005eb4 <MX_GPIO_Init+0x1ec>)
 8005e82:	f7fa fcc7 	bl	8000814 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8005e86:	2302      	movs	r3, #2
 8005e88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8005e8a:	4b0b      	ldr	r3, [pc, #44]	; (8005eb8 <MX_GPIO_Init+0x1f0>)
 8005e8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8005e92:	f107 031c 	add.w	r3, r7, #28
 8005e96:	4619      	mov	r1, r3
 8005e98:	4804      	ldr	r0, [pc, #16]	; (8005eac <MX_GPIO_Init+0x1e4>)
 8005e9a:	f7fa fcbb 	bl	8000814 <HAL_GPIO_Init>

}
 8005e9e:	bf00      	nop
 8005ea0:	3730      	adds	r7, #48	; 0x30
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bd80      	pop	{r7, pc}
 8005ea6:	bf00      	nop
 8005ea8:	40023800 	.word	0x40023800
 8005eac:	40021000 	.word	0x40021000
 8005eb0:	40020800 	.word	0x40020800
 8005eb4:	40020c00 	.word	0x40020c00
 8005eb8:	10120000 	.word	0x10120000
 8005ebc:	40020000 	.word	0x40020000
 8005ec0:	40020400 	.word	0x40020400

08005ec4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8005ec8:	bf00      	nop
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed0:	4770      	bx	lr
	...

08005ed4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b082      	sub	sp, #8
 8005ed8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005eda:	2300      	movs	r3, #0
 8005edc:	607b      	str	r3, [r7, #4]
 8005ede:	4b10      	ldr	r3, [pc, #64]	; (8005f20 <HAL_MspInit+0x4c>)
 8005ee0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ee2:	4a0f      	ldr	r2, [pc, #60]	; (8005f20 <HAL_MspInit+0x4c>)
 8005ee4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005ee8:	6453      	str	r3, [r2, #68]	; 0x44
 8005eea:	4b0d      	ldr	r3, [pc, #52]	; (8005f20 <HAL_MspInit+0x4c>)
 8005eec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005eee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005ef2:	607b      	str	r3, [r7, #4]
 8005ef4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	603b      	str	r3, [r7, #0]
 8005efa:	4b09      	ldr	r3, [pc, #36]	; (8005f20 <HAL_MspInit+0x4c>)
 8005efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005efe:	4a08      	ldr	r2, [pc, #32]	; (8005f20 <HAL_MspInit+0x4c>)
 8005f00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f04:	6413      	str	r3, [r2, #64]	; 0x40
 8005f06:	4b06      	ldr	r3, [pc, #24]	; (8005f20 <HAL_MspInit+0x4c>)
 8005f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f0e:	603b      	str	r3, [r7, #0]
 8005f10:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8005f12:	2007      	movs	r0, #7
 8005f14:	f7fa fc3c 	bl	8000790 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005f18:	bf00      	nop
 8005f1a:	3708      	adds	r7, #8
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bd80      	pop	{r7, pc}
 8005f20:	40023800 	.word	0x40023800

08005f24 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	b08a      	sub	sp, #40	; 0x28
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f2c:	f107 0314 	add.w	r3, r7, #20
 8005f30:	2200      	movs	r2, #0
 8005f32:	601a      	str	r2, [r3, #0]
 8005f34:	605a      	str	r2, [r3, #4]
 8005f36:	609a      	str	r2, [r3, #8]
 8005f38:	60da      	str	r2, [r3, #12]
 8005f3a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4a19      	ldr	r2, [pc, #100]	; (8005fa8 <HAL_I2C_MspInit+0x84>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d12c      	bne.n	8005fa0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005f46:	2300      	movs	r3, #0
 8005f48:	613b      	str	r3, [r7, #16]
 8005f4a:	4b18      	ldr	r3, [pc, #96]	; (8005fac <HAL_I2C_MspInit+0x88>)
 8005f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f4e:	4a17      	ldr	r2, [pc, #92]	; (8005fac <HAL_I2C_MspInit+0x88>)
 8005f50:	f043 0302 	orr.w	r3, r3, #2
 8005f54:	6313      	str	r3, [r2, #48]	; 0x30
 8005f56:	4b15      	ldr	r3, [pc, #84]	; (8005fac <HAL_I2C_MspInit+0x88>)
 8005f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f5a:	f003 0302 	and.w	r3, r3, #2
 8005f5e:	613b      	str	r3, [r7, #16]
 8005f60:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8005f62:	f44f 7310 	mov.w	r3, #576	; 0x240
 8005f66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005f68:	2312      	movs	r3, #18
 8005f6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f70:	2300      	movs	r3, #0
 8005f72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005f74:	2304      	movs	r3, #4
 8005f76:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005f78:	f107 0314 	add.w	r3, r7, #20
 8005f7c:	4619      	mov	r1, r3
 8005f7e:	480c      	ldr	r0, [pc, #48]	; (8005fb0 <HAL_I2C_MspInit+0x8c>)
 8005f80:	f7fa fc48 	bl	8000814 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005f84:	2300      	movs	r3, #0
 8005f86:	60fb      	str	r3, [r7, #12]
 8005f88:	4b08      	ldr	r3, [pc, #32]	; (8005fac <HAL_I2C_MspInit+0x88>)
 8005f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f8c:	4a07      	ldr	r2, [pc, #28]	; (8005fac <HAL_I2C_MspInit+0x88>)
 8005f8e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005f92:	6413      	str	r3, [r2, #64]	; 0x40
 8005f94:	4b05      	ldr	r3, [pc, #20]	; (8005fac <HAL_I2C_MspInit+0x88>)
 8005f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005f9c:	60fb      	str	r3, [r7, #12]
 8005f9e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8005fa0:	bf00      	nop
 8005fa2:	3728      	adds	r7, #40	; 0x28
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	bd80      	pop	{r7, pc}
 8005fa8:	40005400 	.word	0x40005400
 8005fac:	40023800 	.word	0x40023800
 8005fb0:	40020400 	.word	0x40020400

08005fb4 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b08a      	sub	sp, #40	; 0x28
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005fbc:	f107 0314 	add.w	r3, r7, #20
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	601a      	str	r2, [r3, #0]
 8005fc4:	605a      	str	r2, [r3, #4]
 8005fc6:	609a      	str	r2, [r3, #8]
 8005fc8:	60da      	str	r2, [r3, #12]
 8005fca:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI3)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4a28      	ldr	r2, [pc, #160]	; (8006074 <HAL_I2S_MspInit+0xc0>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d14a      	bne.n	800606c <HAL_I2S_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	613b      	str	r3, [r7, #16]
 8005fda:	4b27      	ldr	r3, [pc, #156]	; (8006078 <HAL_I2S_MspInit+0xc4>)
 8005fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fde:	4a26      	ldr	r2, [pc, #152]	; (8006078 <HAL_I2S_MspInit+0xc4>)
 8005fe0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005fe4:	6413      	str	r3, [r2, #64]	; 0x40
 8005fe6:	4b24      	ldr	r3, [pc, #144]	; (8006078 <HAL_I2S_MspInit+0xc4>)
 8005fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005fee:	613b      	str	r3, [r7, #16]
 8005ff0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	60fb      	str	r3, [r7, #12]
 8005ff6:	4b20      	ldr	r3, [pc, #128]	; (8006078 <HAL_I2S_MspInit+0xc4>)
 8005ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ffa:	4a1f      	ldr	r2, [pc, #124]	; (8006078 <HAL_I2S_MspInit+0xc4>)
 8005ffc:	f043 0301 	orr.w	r3, r3, #1
 8006000:	6313      	str	r3, [r2, #48]	; 0x30
 8006002:	4b1d      	ldr	r3, [pc, #116]	; (8006078 <HAL_I2S_MspInit+0xc4>)
 8006004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006006:	f003 0301 	and.w	r3, r3, #1
 800600a:	60fb      	str	r3, [r7, #12]
 800600c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800600e:	2300      	movs	r3, #0
 8006010:	60bb      	str	r3, [r7, #8]
 8006012:	4b19      	ldr	r3, [pc, #100]	; (8006078 <HAL_I2S_MspInit+0xc4>)
 8006014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006016:	4a18      	ldr	r2, [pc, #96]	; (8006078 <HAL_I2S_MspInit+0xc4>)
 8006018:	f043 0304 	orr.w	r3, r3, #4
 800601c:	6313      	str	r3, [r2, #48]	; 0x30
 800601e:	4b16      	ldr	r3, [pc, #88]	; (8006078 <HAL_I2S_MspInit+0xc4>)
 8006020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006022:	f003 0304 	and.w	r3, r3, #4
 8006026:	60bb      	str	r3, [r7, #8]
 8006028:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD 
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 800602a:	2310      	movs	r3, #16
 800602c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800602e:	2302      	movs	r3, #2
 8006030:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006032:	2300      	movs	r3, #0
 8006034:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006036:	2300      	movs	r3, #0
 8006038:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800603a:	2306      	movs	r3, #6
 800603c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800603e:	f107 0314 	add.w	r3, r7, #20
 8006042:	4619      	mov	r1, r3
 8006044:	480d      	ldr	r0, [pc, #52]	; (800607c <HAL_I2S_MspInit+0xc8>)
 8006046:	f7fa fbe5 	bl	8000814 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 800604a:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 800604e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006050:	2302      	movs	r3, #2
 8006052:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006054:	2300      	movs	r3, #0
 8006056:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006058:	2300      	movs	r3, #0
 800605a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800605c:	2306      	movs	r3, #6
 800605e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006060:	f107 0314 	add.w	r3, r7, #20
 8006064:	4619      	mov	r1, r3
 8006066:	4806      	ldr	r0, [pc, #24]	; (8006080 <HAL_I2S_MspInit+0xcc>)
 8006068:	f7fa fbd4 	bl	8000814 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800606c:	bf00      	nop
 800606e:	3728      	adds	r7, #40	; 0x28
 8006070:	46bd      	mov	sp, r7
 8006072:	bd80      	pop	{r7, pc}
 8006074:	40003c00 	.word	0x40003c00
 8006078:	40023800 	.word	0x40023800
 800607c:	40020000 	.word	0x40020000
 8006080:	40020800 	.word	0x40020800

08006084 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b08a      	sub	sp, #40	; 0x28
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800608c:	f107 0314 	add.w	r3, r7, #20
 8006090:	2200      	movs	r2, #0
 8006092:	601a      	str	r2, [r3, #0]
 8006094:	605a      	str	r2, [r3, #4]
 8006096:	609a      	str	r2, [r3, #8]
 8006098:	60da      	str	r2, [r3, #12]
 800609a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4a19      	ldr	r2, [pc, #100]	; (8006108 <HAL_SPI_MspInit+0x84>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d12b      	bne.n	80060fe <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80060a6:	2300      	movs	r3, #0
 80060a8:	613b      	str	r3, [r7, #16]
 80060aa:	4b18      	ldr	r3, [pc, #96]	; (800610c <HAL_SPI_MspInit+0x88>)
 80060ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060ae:	4a17      	ldr	r2, [pc, #92]	; (800610c <HAL_SPI_MspInit+0x88>)
 80060b0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80060b4:	6453      	str	r3, [r2, #68]	; 0x44
 80060b6:	4b15      	ldr	r3, [pc, #84]	; (800610c <HAL_SPI_MspInit+0x88>)
 80060b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060ba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80060be:	613b      	str	r3, [r7, #16]
 80060c0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80060c2:	2300      	movs	r3, #0
 80060c4:	60fb      	str	r3, [r7, #12]
 80060c6:	4b11      	ldr	r3, [pc, #68]	; (800610c <HAL_SPI_MspInit+0x88>)
 80060c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060ca:	4a10      	ldr	r2, [pc, #64]	; (800610c <HAL_SPI_MspInit+0x88>)
 80060cc:	f043 0301 	orr.w	r3, r3, #1
 80060d0:	6313      	str	r3, [r2, #48]	; 0x30
 80060d2:	4b0e      	ldr	r3, [pc, #56]	; (800610c <HAL_SPI_MspInit+0x88>)
 80060d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060d6:	f003 0301 	and.w	r3, r3, #1
 80060da:	60fb      	str	r3, [r7, #12]
 80060dc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80060de:	23e0      	movs	r3, #224	; 0xe0
 80060e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060e2:	2302      	movs	r3, #2
 80060e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060e6:	2300      	movs	r3, #0
 80060e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80060ea:	2300      	movs	r3, #0
 80060ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80060ee:	2305      	movs	r3, #5
 80060f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80060f2:	f107 0314 	add.w	r3, r7, #20
 80060f6:	4619      	mov	r1, r3
 80060f8:	4805      	ldr	r0, [pc, #20]	; (8006110 <HAL_SPI_MspInit+0x8c>)
 80060fa:	f7fa fb8b 	bl	8000814 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80060fe:	bf00      	nop
 8006100:	3728      	adds	r7, #40	; 0x28
 8006102:	46bd      	mov	sp, r7
 8006104:	bd80      	pop	{r7, pc}
 8006106:	bf00      	nop
 8006108:	40013000 	.word	0x40013000
 800610c:	40023800 	.word	0x40023800
 8006110:	40020000 	.word	0x40020000

08006114 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006114:	b480      	push	{r7}
 8006116:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8006118:	bf00      	nop
 800611a:	46bd      	mov	sp, r7
 800611c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006120:	4770      	bx	lr

08006122 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006122:	b480      	push	{r7}
 8006124:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006126:	e7fe      	b.n	8006126 <HardFault_Handler+0x4>

08006128 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006128:	b480      	push	{r7}
 800612a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800612c:	e7fe      	b.n	800612c <MemManage_Handler+0x4>

0800612e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800612e:	b480      	push	{r7}
 8006130:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006132:	e7fe      	b.n	8006132 <BusFault_Handler+0x4>

08006134 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006134:	b480      	push	{r7}
 8006136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006138:	e7fe      	b.n	8006138 <UsageFault_Handler+0x4>

0800613a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800613a:	b480      	push	{r7}
 800613c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800613e:	bf00      	nop
 8006140:	46bd      	mov	sp, r7
 8006142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006146:	4770      	bx	lr

08006148 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006148:	b480      	push	{r7}
 800614a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800614c:	bf00      	nop
 800614e:	46bd      	mov	sp, r7
 8006150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006154:	4770      	bx	lr

08006156 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006156:	b480      	push	{r7}
 8006158:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800615a:	bf00      	nop
 800615c:	46bd      	mov	sp, r7
 800615e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006162:	4770      	bx	lr

08006164 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006164:	b580      	push	{r7, lr}
 8006166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006168:	f7fa fa00 	bl	800056c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800616c:	bf00      	nop
 800616e:	bd80      	pop	{r7, pc}

08006170 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8006174:	4802      	ldr	r0, [pc, #8]	; (8006180 <OTG_FS_IRQHandler+0x10>)
 8006176:	f7fa ffb9 	bl	80010ec <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800617a:	bf00      	nop
 800617c:	bd80      	pop	{r7, pc}
 800617e:	bf00      	nop
 8006180:	20000584 	.word	0x20000584

08006184 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b084      	sub	sp, #16
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800618c:	4b11      	ldr	r3, [pc, #68]	; (80061d4 <_sbrk+0x50>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d102      	bne.n	800619a <_sbrk+0x16>
		heap_end = &end;
 8006194:	4b0f      	ldr	r3, [pc, #60]	; (80061d4 <_sbrk+0x50>)
 8006196:	4a10      	ldr	r2, [pc, #64]	; (80061d8 <_sbrk+0x54>)
 8006198:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800619a:	4b0e      	ldr	r3, [pc, #56]	; (80061d4 <_sbrk+0x50>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80061a0:	4b0c      	ldr	r3, [pc, #48]	; (80061d4 <_sbrk+0x50>)
 80061a2:	681a      	ldr	r2, [r3, #0]
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	4413      	add	r3, r2
 80061a8:	466a      	mov	r2, sp
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d907      	bls.n	80061be <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80061ae:	f000 fb29 	bl	8006804 <__errno>
 80061b2:	4602      	mov	r2, r0
 80061b4:	230c      	movs	r3, #12
 80061b6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80061b8:	f04f 33ff 	mov.w	r3, #4294967295
 80061bc:	e006      	b.n	80061cc <_sbrk+0x48>
	}

	heap_end += incr;
 80061be:	4b05      	ldr	r3, [pc, #20]	; (80061d4 <_sbrk+0x50>)
 80061c0:	681a      	ldr	r2, [r3, #0]
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	4413      	add	r3, r2
 80061c6:	4a03      	ldr	r2, [pc, #12]	; (80061d4 <_sbrk+0x50>)
 80061c8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80061ca:	68fb      	ldr	r3, [r7, #12]
}
 80061cc:	4618      	mov	r0, r3
 80061ce:	3710      	adds	r7, #16
 80061d0:	46bd      	mov	sp, r7
 80061d2:	bd80      	pop	{r7, pc}
 80061d4:	200000b0 	.word	0x200000b0
 80061d8:	20000850 	.word	0x20000850

080061dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80061dc:	b480      	push	{r7}
 80061de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80061e0:	4b16      	ldr	r3, [pc, #88]	; (800623c <SystemInit+0x60>)
 80061e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061e6:	4a15      	ldr	r2, [pc, #84]	; (800623c <SystemInit+0x60>)
 80061e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80061ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80061f0:	4b13      	ldr	r3, [pc, #76]	; (8006240 <SystemInit+0x64>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4a12      	ldr	r2, [pc, #72]	; (8006240 <SystemInit+0x64>)
 80061f6:	f043 0301 	orr.w	r3, r3, #1
 80061fa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80061fc:	4b10      	ldr	r3, [pc, #64]	; (8006240 <SystemInit+0x64>)
 80061fe:	2200      	movs	r2, #0
 8006200:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8006202:	4b0f      	ldr	r3, [pc, #60]	; (8006240 <SystemInit+0x64>)
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	4a0e      	ldr	r2, [pc, #56]	; (8006240 <SystemInit+0x64>)
 8006208:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800620c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006210:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8006212:	4b0b      	ldr	r3, [pc, #44]	; (8006240 <SystemInit+0x64>)
 8006214:	4a0b      	ldr	r2, [pc, #44]	; (8006244 <SystemInit+0x68>)
 8006216:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8006218:	4b09      	ldr	r3, [pc, #36]	; (8006240 <SystemInit+0x64>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4a08      	ldr	r2, [pc, #32]	; (8006240 <SystemInit+0x64>)
 800621e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006222:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8006224:	4b06      	ldr	r3, [pc, #24]	; (8006240 <SystemInit+0x64>)
 8006226:	2200      	movs	r2, #0
 8006228:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800622a:	4b04      	ldr	r3, [pc, #16]	; (800623c <SystemInit+0x60>)
 800622c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006230:	609a      	str	r2, [r3, #8]
#endif
}
 8006232:	bf00      	nop
 8006234:	46bd      	mov	sp, r7
 8006236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623a:	4770      	bx	lr
 800623c:	e000ed00 	.word	0xe000ed00
 8006240:	40023800 	.word	0x40023800
 8006244:	24003010 	.word	0x24003010

08006248 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  
  /* USER CODE END USB_HOST_Init_PreTreatment */
  
  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800624c:	2201      	movs	r2, #1
 800624e:	490e      	ldr	r1, [pc, #56]	; (8006288 <MX_USB_HOST_Init+0x40>)
 8006250:	480e      	ldr	r0, [pc, #56]	; (800628c <MX_USB_HOST_Init+0x44>)
 8006252:	f7fe ff2d 	bl	80050b0 <USBH_Init>
 8006256:	4603      	mov	r3, r0
 8006258:	2b00      	cmp	r3, #0
 800625a:	d001      	beq.n	8006260 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800625c:	f7ff fe32 	bl	8005ec4 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8006260:	490b      	ldr	r1, [pc, #44]	; (8006290 <MX_USB_HOST_Init+0x48>)
 8006262:	480a      	ldr	r0, [pc, #40]	; (800628c <MX_USB_HOST_Init+0x44>)
 8006264:	f7fe ff97 	bl	8005196 <USBH_RegisterClass>
 8006268:	4603      	mov	r3, r0
 800626a:	2b00      	cmp	r3, #0
 800626c:	d001      	beq.n	8006272 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800626e:	f7ff fe29 	bl	8005ec4 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8006272:	4806      	ldr	r0, [pc, #24]	; (800628c <MX_USB_HOST_Init+0x44>)
 8006274:	f7ff f81c 	bl	80052b0 <USBH_Start>
 8006278:	4603      	mov	r3, r0
 800627a:	2b00      	cmp	r3, #0
 800627c:	d001      	beq.n	8006282 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800627e:	f7ff fe21 	bl	8005ec4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8006282:	bf00      	nop
 8006284:	bd80      	pop	{r7, pc}
 8006286:	bf00      	nop
 8006288:	08006295 	.word	0x08006295
 800628c:	200001b8 	.word	0x200001b8
 8006290:	20000008 	.word	0x20000008

08006294 <USBH_UserProcess>:
}
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8006294:	b480      	push	{r7}
 8006296:	b083      	sub	sp, #12
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
 800629c:	460b      	mov	r3, r1
 800629e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 80062a0:	78fb      	ldrb	r3, [r7, #3]
 80062a2:	3b01      	subs	r3, #1
 80062a4:	2b04      	cmp	r3, #4
 80062a6:	d819      	bhi.n	80062dc <USBH_UserProcess+0x48>
 80062a8:	a201      	add	r2, pc, #4	; (adr r2, 80062b0 <USBH_UserProcess+0x1c>)
 80062aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062ae:	bf00      	nop
 80062b0:	080062dd 	.word	0x080062dd
 80062b4:	080062cd 	.word	0x080062cd
 80062b8:	080062dd 	.word	0x080062dd
 80062bc:	080062d5 	.word	0x080062d5
 80062c0:	080062c5 	.word	0x080062c5
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 80062c4:	4b09      	ldr	r3, [pc, #36]	; (80062ec <USBH_UserProcess+0x58>)
 80062c6:	2203      	movs	r2, #3
 80062c8:	701a      	strb	r2, [r3, #0]
  break;
 80062ca:	e008      	b.n	80062de <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80062cc:	4b07      	ldr	r3, [pc, #28]	; (80062ec <USBH_UserProcess+0x58>)
 80062ce:	2202      	movs	r2, #2
 80062d0:	701a      	strb	r2, [r3, #0]
  break;
 80062d2:	e004      	b.n	80062de <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 80062d4:	4b05      	ldr	r3, [pc, #20]	; (80062ec <USBH_UserProcess+0x58>)
 80062d6:	2201      	movs	r2, #1
 80062d8:	701a      	strb	r2, [r3, #0]
  break;
 80062da:	e000      	b.n	80062de <USBH_UserProcess+0x4a>

  default:
  break;
 80062dc:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 80062de:	bf00      	nop
 80062e0:	370c      	adds	r7, #12
 80062e2:	46bd      	mov	sp, r7
 80062e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e8:	4770      	bx	lr
 80062ea:	bf00      	nop
 80062ec:	200000b4 	.word	0x200000b4

080062f0 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b08a      	sub	sp, #40	; 0x28
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80062f8:	f107 0314 	add.w	r3, r7, #20
 80062fc:	2200      	movs	r2, #0
 80062fe:	601a      	str	r2, [r3, #0]
 8006300:	605a      	str	r2, [r3, #4]
 8006302:	609a      	str	r2, [r3, #8]
 8006304:	60da      	str	r2, [r3, #12]
 8006306:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006310:	d147      	bne.n	80063a2 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006312:	2300      	movs	r3, #0
 8006314:	613b      	str	r3, [r7, #16]
 8006316:	4b25      	ldr	r3, [pc, #148]	; (80063ac <HAL_HCD_MspInit+0xbc>)
 8006318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800631a:	4a24      	ldr	r2, [pc, #144]	; (80063ac <HAL_HCD_MspInit+0xbc>)
 800631c:	f043 0301 	orr.w	r3, r3, #1
 8006320:	6313      	str	r3, [r2, #48]	; 0x30
 8006322:	4b22      	ldr	r3, [pc, #136]	; (80063ac <HAL_HCD_MspInit+0xbc>)
 8006324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006326:	f003 0301 	and.w	r3, r3, #1
 800632a:	613b      	str	r3, [r7, #16]
 800632c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800632e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006332:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006334:	2300      	movs	r3, #0
 8006336:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006338:	2300      	movs	r3, #0
 800633a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800633c:	f107 0314 	add.w	r3, r7, #20
 8006340:	4619      	mov	r1, r3
 8006342:	481b      	ldr	r0, [pc, #108]	; (80063b0 <HAL_HCD_MspInit+0xc0>)
 8006344:	f7fa fa66 	bl	8000814 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8006348:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800634c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800634e:	2302      	movs	r3, #2
 8006350:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006352:	2300      	movs	r3, #0
 8006354:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006356:	2300      	movs	r3, #0
 8006358:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800635a:	230a      	movs	r3, #10
 800635c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800635e:	f107 0314 	add.w	r3, r7, #20
 8006362:	4619      	mov	r1, r3
 8006364:	4812      	ldr	r0, [pc, #72]	; (80063b0 <HAL_HCD_MspInit+0xc0>)
 8006366:	f7fa fa55 	bl	8000814 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800636a:	4b10      	ldr	r3, [pc, #64]	; (80063ac <HAL_HCD_MspInit+0xbc>)
 800636c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800636e:	4a0f      	ldr	r2, [pc, #60]	; (80063ac <HAL_HCD_MspInit+0xbc>)
 8006370:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006374:	6353      	str	r3, [r2, #52]	; 0x34
 8006376:	2300      	movs	r3, #0
 8006378:	60fb      	str	r3, [r7, #12]
 800637a:	4b0c      	ldr	r3, [pc, #48]	; (80063ac <HAL_HCD_MspInit+0xbc>)
 800637c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800637e:	4a0b      	ldr	r2, [pc, #44]	; (80063ac <HAL_HCD_MspInit+0xbc>)
 8006380:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006384:	6453      	str	r3, [r2, #68]	; 0x44
 8006386:	4b09      	ldr	r3, [pc, #36]	; (80063ac <HAL_HCD_MspInit+0xbc>)
 8006388:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800638a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800638e:	60fb      	str	r3, [r7, #12]
 8006390:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8006392:	2200      	movs	r2, #0
 8006394:	2100      	movs	r1, #0
 8006396:	2043      	movs	r0, #67	; 0x43
 8006398:	f7fa fa05 	bl	80007a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800639c:	2043      	movs	r0, #67	; 0x43
 800639e:	f7fa fa1e 	bl	80007de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80063a2:	bf00      	nop
 80063a4:	3728      	adds	r7, #40	; 0x28
 80063a6:	46bd      	mov	sp, r7
 80063a8:	bd80      	pop	{r7, pc}
 80063aa:	bf00      	nop
 80063ac:	40023800 	.word	0x40023800
 80063b0:	40020000 	.word	0x40020000

080063b4 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b082      	sub	sp, #8
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80063c2:	4618      	mov	r0, r3
 80063c4:	f7fe ff93 	bl	80052ee <USBH_LL_IncTimer>
}
 80063c8:	bf00      	nop
 80063ca:	3708      	adds	r7, #8
 80063cc:	46bd      	mov	sp, r7
 80063ce:	bd80      	pop	{r7, pc}

080063d0 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80063d0:	b580      	push	{r7, lr}
 80063d2:	b082      	sub	sp, #8
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80063de:	4618      	mov	r0, r3
 80063e0:	f7fe ffcb 	bl	800537a <USBH_LL_Connect>
}
 80063e4:	bf00      	nop
 80063e6:	3708      	adds	r7, #8
 80063e8:	46bd      	mov	sp, r7
 80063ea:	bd80      	pop	{r7, pc}

080063ec <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b082      	sub	sp, #8
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80063fa:	4618      	mov	r0, r3
 80063fc:	f7fe ffe3 	bl	80053c6 <USBH_LL_Disconnect>
}
 8006400:	bf00      	nop
 8006402:	3708      	adds	r7, #8
 8006404:	46bd      	mov	sp, r7
 8006406:	bd80      	pop	{r7, pc}

08006408 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8006408:	b480      	push	{r7}
 800640a:	b083      	sub	sp, #12
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
 8006410:	460b      	mov	r3, r1
 8006412:	70fb      	strb	r3, [r7, #3]
 8006414:	4613      	mov	r3, r2
 8006416:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8006418:	bf00      	nop
 800641a:	370c      	adds	r7, #12
 800641c:	46bd      	mov	sp, r7
 800641e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006422:	4770      	bx	lr

08006424 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b082      	sub	sp, #8
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006432:	4618      	mov	r0, r3
 8006434:	f7fe ff85 	bl	8005342 <USBH_LL_PortEnabled>
} 
 8006438:	bf00      	nop
 800643a:	3708      	adds	r7, #8
 800643c:	46bd      	mov	sp, r7
 800643e:	bd80      	pop	{r7, pc}

08006440 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b082      	sub	sp, #8
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800644e:	4618      	mov	r0, r3
 8006450:	f7fe ff85 	bl	800535e <USBH_LL_PortDisabled>
} 
 8006454:	bf00      	nop
 8006456:	3708      	adds	r7, #8
 8006458:	46bd      	mov	sp, r7
 800645a:	bd80      	pop	{r7, pc}

0800645c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b082      	sub	sp, #8
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 800646a:	2b01      	cmp	r3, #1
 800646c:	d12a      	bne.n	80064c4 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800646e:	4a18      	ldr	r2, [pc, #96]	; (80064d0 <USBH_LL_Init+0x74>)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	4a15      	ldr	r2, [pc, #84]	; (80064d0 <USBH_LL_Init+0x74>)
 800647a:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800647e:	4b14      	ldr	r3, [pc, #80]	; (80064d0 <USBH_LL_Init+0x74>)
 8006480:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8006484:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8006486:	4b12      	ldr	r3, [pc, #72]	; (80064d0 <USBH_LL_Init+0x74>)
 8006488:	2208      	movs	r2, #8
 800648a:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800648c:	4b10      	ldr	r3, [pc, #64]	; (80064d0 <USBH_LL_Init+0x74>)
 800648e:	2201      	movs	r2, #1
 8006490:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8006492:	4b0f      	ldr	r3, [pc, #60]	; (80064d0 <USBH_LL_Init+0x74>)
 8006494:	2200      	movs	r2, #0
 8006496:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8006498:	4b0d      	ldr	r3, [pc, #52]	; (80064d0 <USBH_LL_Init+0x74>)
 800649a:	2202      	movs	r2, #2
 800649c:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800649e:	4b0c      	ldr	r3, [pc, #48]	; (80064d0 <USBH_LL_Init+0x74>)
 80064a0:	2200      	movs	r2, #0
 80064a2:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 80064a4:	480a      	ldr	r0, [pc, #40]	; (80064d0 <USBH_LL_Init+0x74>)
 80064a6:	f7fa fb9b 	bl	8000be0 <HAL_HCD_Init>
 80064aa:	4603      	mov	r3, r0
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d001      	beq.n	80064b4 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 80064b0:	f7ff fd08 	bl	8005ec4 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 80064b4:	4806      	ldr	r0, [pc, #24]	; (80064d0 <USBH_LL_Init+0x74>)
 80064b6:	f7fa ff89 	bl	80013cc <HAL_HCD_GetCurrentFrame>
 80064ba:	4603      	mov	r3, r0
 80064bc:	4619      	mov	r1, r3
 80064be:	6878      	ldr	r0, [r7, #4]
 80064c0:	f7fe ff06 	bl	80052d0 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 80064c4:	2300      	movs	r3, #0
}
 80064c6:	4618      	mov	r0, r3
 80064c8:	3708      	adds	r7, #8
 80064ca:	46bd      	mov	sp, r7
 80064cc:	bd80      	pop	{r7, pc}
 80064ce:	bf00      	nop
 80064d0:	20000584 	.word	0x20000584

080064d4 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b084      	sub	sp, #16
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80064dc:	2300      	movs	r3, #0
 80064de:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80064e0:	2300      	movs	r3, #0
 80064e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80064ea:	4618      	mov	r0, r3
 80064ec:	f7fa ff04 	bl	80012f8 <HAL_HCD_Start>
 80064f0:	4603      	mov	r3, r0
 80064f2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80064f4:	7bfb      	ldrb	r3, [r7, #15]
 80064f6:	4618      	mov	r0, r3
 80064f8:	f000 f912 	bl	8006720 <USBH_Get_USB_Status>
 80064fc:	4603      	mov	r3, r0
 80064fe:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8006500:	7bbb      	ldrb	r3, [r7, #14]
}
 8006502:	4618      	mov	r0, r3
 8006504:	3710      	adds	r7, #16
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}

0800650a <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800650a:	b580      	push	{r7, lr}
 800650c:	b084      	sub	sp, #16
 800650e:	af00      	add	r7, sp, #0
 8006510:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006512:	2300      	movs	r3, #0
 8006514:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8006516:	2300      	movs	r3, #0
 8006518:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006520:	4618      	mov	r0, r3
 8006522:	f7fa ff0c 	bl	800133e <HAL_HCD_Stop>
 8006526:	4603      	mov	r3, r0
 8006528:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800652a:	7bfb      	ldrb	r3, [r7, #15]
 800652c:	4618      	mov	r0, r3
 800652e:	f000 f8f7 	bl	8006720 <USBH_Get_USB_Status>
 8006532:	4603      	mov	r3, r0
 8006534:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 8006536:	7bbb      	ldrb	r3, [r7, #14]
}
 8006538:	4618      	mov	r0, r3
 800653a:	3710      	adds	r7, #16
 800653c:	46bd      	mov	sp, r7
 800653e:	bd80      	pop	{r7, pc}

08006540 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b082      	sub	sp, #8
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
 8006548:	460b      	mov	r3, r1
 800654a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006552:	78fa      	ldrb	r2, [r7, #3]
 8006554:	4611      	mov	r1, r2
 8006556:	4618      	mov	r0, r3
 8006558:	f7fa ff23 	bl	80013a2 <HAL_HCD_HC_GetXferCount>
 800655c:	4603      	mov	r3, r0
}
 800655e:	4618      	mov	r0, r3
 8006560:	3708      	adds	r7, #8
 8006562:	46bd      	mov	sp, r7
 8006564:	bd80      	pop	{r7, pc}

08006566 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8006566:	b590      	push	{r4, r7, lr}
 8006568:	b089      	sub	sp, #36	; 0x24
 800656a:	af04      	add	r7, sp, #16
 800656c:	6078      	str	r0, [r7, #4]
 800656e:	4608      	mov	r0, r1
 8006570:	4611      	mov	r1, r2
 8006572:	461a      	mov	r2, r3
 8006574:	4603      	mov	r3, r0
 8006576:	70fb      	strb	r3, [r7, #3]
 8006578:	460b      	mov	r3, r1
 800657a:	70bb      	strb	r3, [r7, #2]
 800657c:	4613      	mov	r3, r2
 800657e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006580:	2300      	movs	r3, #0
 8006582:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8006584:	2300      	movs	r3, #0
 8006586:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800658e:	787c      	ldrb	r4, [r7, #1]
 8006590:	78ba      	ldrb	r2, [r7, #2]
 8006592:	78f9      	ldrb	r1, [r7, #3]
 8006594:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006596:	9302      	str	r3, [sp, #8]
 8006598:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800659c:	9301      	str	r3, [sp, #4]
 800659e:	f897 3020 	ldrb.w	r3, [r7, #32]
 80065a2:	9300      	str	r3, [sp, #0]
 80065a4:	4623      	mov	r3, r4
 80065a6:	f7fa fb7d 	bl	8000ca4 <HAL_HCD_HC_Init>
 80065aa:	4603      	mov	r3, r0
 80065ac:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 80065ae:	7bfb      	ldrb	r3, [r7, #15]
 80065b0:	4618      	mov	r0, r3
 80065b2:	f000 f8b5 	bl	8006720 <USBH_Get_USB_Status>
 80065b6:	4603      	mov	r3, r0
 80065b8:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 80065ba:	7bbb      	ldrb	r3, [r7, #14]
}
 80065bc:	4618      	mov	r0, r3
 80065be:	3714      	adds	r7, #20
 80065c0:	46bd      	mov	sp, r7
 80065c2:	bd90      	pop	{r4, r7, pc}

080065c4 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b084      	sub	sp, #16
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
 80065cc:	460b      	mov	r3, r1
 80065ce:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80065d0:	2300      	movs	r3, #0
 80065d2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80065d4:	2300      	movs	r3, #0
 80065d6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80065de:	78fa      	ldrb	r2, [r7, #3]
 80065e0:	4611      	mov	r1, r2
 80065e2:	4618      	mov	r0, r3
 80065e4:	f7fa fbf6 	bl	8000dd4 <HAL_HCD_HC_Halt>
 80065e8:	4603      	mov	r3, r0
 80065ea:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80065ec:	7bfb      	ldrb	r3, [r7, #15]
 80065ee:	4618      	mov	r0, r3
 80065f0:	f000 f896 	bl	8006720 <USBH_Get_USB_Status>
 80065f4:	4603      	mov	r3, r0
 80065f6:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 80065f8:	7bbb      	ldrb	r3, [r7, #14]
}
 80065fa:	4618      	mov	r0, r3
 80065fc:	3710      	adds	r7, #16
 80065fe:	46bd      	mov	sp, r7
 8006600:	bd80      	pop	{r7, pc}

08006602 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8006602:	b590      	push	{r4, r7, lr}
 8006604:	b089      	sub	sp, #36	; 0x24
 8006606:	af04      	add	r7, sp, #16
 8006608:	6078      	str	r0, [r7, #4]
 800660a:	4608      	mov	r0, r1
 800660c:	4611      	mov	r1, r2
 800660e:	461a      	mov	r2, r3
 8006610:	4603      	mov	r3, r0
 8006612:	70fb      	strb	r3, [r7, #3]
 8006614:	460b      	mov	r3, r1
 8006616:	70bb      	strb	r3, [r7, #2]
 8006618:	4613      	mov	r3, r2
 800661a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800661c:	2300      	movs	r3, #0
 800661e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8006620:	2300      	movs	r3, #0
 8006622:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800662a:	787c      	ldrb	r4, [r7, #1]
 800662c:	78ba      	ldrb	r2, [r7, #2]
 800662e:	78f9      	ldrb	r1, [r7, #3]
 8006630:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8006634:	9303      	str	r3, [sp, #12]
 8006636:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006638:	9302      	str	r3, [sp, #8]
 800663a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800663c:	9301      	str	r3, [sp, #4]
 800663e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006642:	9300      	str	r3, [sp, #0]
 8006644:	4623      	mov	r3, r4
 8006646:	f7fa fbe9 	bl	8000e1c <HAL_HCD_HC_SubmitRequest>
 800664a:	4603      	mov	r3, r0
 800664c:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800664e:	7bfb      	ldrb	r3, [r7, #15]
 8006650:	4618      	mov	r0, r3
 8006652:	f000 f865 	bl	8006720 <USBH_Get_USB_Status>
 8006656:	4603      	mov	r3, r0
 8006658:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800665a:	7bbb      	ldrb	r3, [r7, #14]
}
 800665c:	4618      	mov	r0, r3
 800665e:	3714      	adds	r7, #20
 8006660:	46bd      	mov	sp, r7
 8006662:	bd90      	pop	{r4, r7, pc}

08006664 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b082      	sub	sp, #8
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
 800666c:	460b      	mov	r3, r1
 800666e:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006676:	78fa      	ldrb	r2, [r7, #3]
 8006678:	4611      	mov	r1, r2
 800667a:	4618      	mov	r0, r3
 800667c:	f7fa fe7c 	bl	8001378 <HAL_HCD_HC_GetURBState>
 8006680:	4603      	mov	r3, r0
}
 8006682:	4618      	mov	r0, r3
 8006684:	3708      	adds	r7, #8
 8006686:	46bd      	mov	sp, r7
 8006688:	bd80      	pop	{r7, pc}

0800668a <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800668a:	b580      	push	{r7, lr}
 800668c:	b082      	sub	sp, #8
 800668e:	af00      	add	r7, sp, #0
 8006690:	6078      	str	r0, [r7, #4]
 8006692:	460b      	mov	r3, r1
 8006694:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 800669c:	2b01      	cmp	r3, #1
 800669e:	d103      	bne.n	80066a8 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 80066a0:	78fb      	ldrb	r3, [r7, #3]
 80066a2:	4618      	mov	r0, r3
 80066a4:	f000 f868 	bl	8006778 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 80066a8:	20c8      	movs	r0, #200	; 0xc8
 80066aa:	f7f9 ff7f 	bl	80005ac <HAL_Delay>
  return USBH_OK;
 80066ae:	2300      	movs	r3, #0
}
 80066b0:	4618      	mov	r0, r3
 80066b2:	3708      	adds	r7, #8
 80066b4:	46bd      	mov	sp, r7
 80066b6:	bd80      	pop	{r7, pc}

080066b8 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 80066b8:	b480      	push	{r7}
 80066ba:	b085      	sub	sp, #20
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
 80066c0:	460b      	mov	r3, r1
 80066c2:	70fb      	strb	r3, [r7, #3]
 80066c4:	4613      	mov	r3, r2
 80066c6:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80066ce:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 80066d0:	78fa      	ldrb	r2, [r7, #3]
 80066d2:	68f9      	ldr	r1, [r7, #12]
 80066d4:	4613      	mov	r3, r2
 80066d6:	009b      	lsls	r3, r3, #2
 80066d8:	4413      	add	r3, r2
 80066da:	00db      	lsls	r3, r3, #3
 80066dc:	440b      	add	r3, r1
 80066de:	333b      	adds	r3, #59	; 0x3b
 80066e0:	781b      	ldrb	r3, [r3, #0]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d00a      	beq.n	80066fc <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 80066e6:	78fa      	ldrb	r2, [r7, #3]
 80066e8:	68f9      	ldr	r1, [r7, #12]
 80066ea:	4613      	mov	r3, r2
 80066ec:	009b      	lsls	r3, r3, #2
 80066ee:	4413      	add	r3, r2
 80066f0:	00db      	lsls	r3, r3, #3
 80066f2:	440b      	add	r3, r1
 80066f4:	3350      	adds	r3, #80	; 0x50
 80066f6:	78ba      	ldrb	r2, [r7, #2]
 80066f8:	701a      	strb	r2, [r3, #0]
 80066fa:	e009      	b.n	8006710 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 80066fc:	78fa      	ldrb	r2, [r7, #3]
 80066fe:	68f9      	ldr	r1, [r7, #12]
 8006700:	4613      	mov	r3, r2
 8006702:	009b      	lsls	r3, r3, #2
 8006704:	4413      	add	r3, r2
 8006706:	00db      	lsls	r3, r3, #3
 8006708:	440b      	add	r3, r1
 800670a:	3351      	adds	r3, #81	; 0x51
 800670c:	78ba      	ldrb	r2, [r7, #2]
 800670e:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8006710:	2300      	movs	r3, #0
}
 8006712:	4618      	mov	r0, r3
 8006714:	3714      	adds	r7, #20
 8006716:	46bd      	mov	sp, r7
 8006718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671c:	4770      	bx	lr
	...

08006720 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8006720:	b480      	push	{r7}
 8006722:	b085      	sub	sp, #20
 8006724:	af00      	add	r7, sp, #0
 8006726:	4603      	mov	r3, r0
 8006728:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800672a:	2300      	movs	r3, #0
 800672c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800672e:	79fb      	ldrb	r3, [r7, #7]
 8006730:	2b03      	cmp	r3, #3
 8006732:	d817      	bhi.n	8006764 <USBH_Get_USB_Status+0x44>
 8006734:	a201      	add	r2, pc, #4	; (adr r2, 800673c <USBH_Get_USB_Status+0x1c>)
 8006736:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800673a:	bf00      	nop
 800673c:	0800674d 	.word	0x0800674d
 8006740:	08006753 	.word	0x08006753
 8006744:	08006759 	.word	0x08006759
 8006748:	0800675f 	.word	0x0800675f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800674c:	2300      	movs	r3, #0
 800674e:	73fb      	strb	r3, [r7, #15]
    break;
 8006750:	e00b      	b.n	800676a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8006752:	2302      	movs	r3, #2
 8006754:	73fb      	strb	r3, [r7, #15]
    break;
 8006756:	e008      	b.n	800676a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8006758:	2301      	movs	r3, #1
 800675a:	73fb      	strb	r3, [r7, #15]
    break;
 800675c:	e005      	b.n	800676a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800675e:	2302      	movs	r3, #2
 8006760:	73fb      	strb	r3, [r7, #15]
    break;
 8006762:	e002      	b.n	800676a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8006764:	2302      	movs	r3, #2
 8006766:	73fb      	strb	r3, [r7, #15]
    break;
 8006768:	bf00      	nop
  }
  return usb_status;
 800676a:	7bfb      	ldrb	r3, [r7, #15]
}
 800676c:	4618      	mov	r0, r3
 800676e:	3714      	adds	r7, #20
 8006770:	46bd      	mov	sp, r7
 8006772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006776:	4770      	bx	lr

08006778 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 8006778:	b580      	push	{r7, lr}
 800677a:	b084      	sub	sp, #16
 800677c:	af00      	add	r7, sp, #0
 800677e:	4603      	mov	r3, r0
 8006780:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state; 
 8006782:	79fb      	ldrb	r3, [r7, #7]
 8006784:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8006786:	79fb      	ldrb	r3, [r7, #7]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d102      	bne.n	8006792 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */ 	     
    data = GPIO_PIN_SET;
 800678c:	2301      	movs	r3, #1
 800678e:	73fb      	strb	r3, [r7, #15]
 8006790:	e001      	b.n	8006796 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 8006792:	2300      	movs	r3, #0
 8006794:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8006796:	7bfb      	ldrb	r3, [r7, #15]
 8006798:	461a      	mov	r2, r3
 800679a:	2101      	movs	r1, #1
 800679c:	4803      	ldr	r0, [pc, #12]	; (80067ac <MX_DriverVbusFS+0x34>)
 800679e:	f7fa f9eb 	bl	8000b78 <HAL_GPIO_WritePin>
}
 80067a2:	bf00      	nop
 80067a4:	3710      	adds	r7, #16
 80067a6:	46bd      	mov	sp, r7
 80067a8:	bd80      	pop	{r7, pc}
 80067aa:	bf00      	nop
 80067ac:	40020800 	.word	0x40020800

080067b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80067b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80067e8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80067b4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80067b6:	e003      	b.n	80067c0 <LoopCopyDataInit>

080067b8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80067b8:	4b0c      	ldr	r3, [pc, #48]	; (80067ec <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80067ba:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80067bc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80067be:	3104      	adds	r1, #4

080067c0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80067c0:	480b      	ldr	r0, [pc, #44]	; (80067f0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80067c2:	4b0c      	ldr	r3, [pc, #48]	; (80067f4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80067c4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80067c6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80067c8:	d3f6      	bcc.n	80067b8 <CopyDataInit>
  ldr  r2, =_sbss
 80067ca:	4a0b      	ldr	r2, [pc, #44]	; (80067f8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80067cc:	e002      	b.n	80067d4 <LoopFillZerobss>

080067ce <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80067ce:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80067d0:	f842 3b04 	str.w	r3, [r2], #4

080067d4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80067d4:	4b09      	ldr	r3, [pc, #36]	; (80067fc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80067d6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80067d8:	d3f9      	bcc.n	80067ce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80067da:	f7ff fcff 	bl	80061dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80067de:	f000 f817 	bl	8006810 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80067e2:	f7ff f921 	bl	8005a28 <main>
  bx  lr    
 80067e6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80067e8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80067ec:	08006a40 	.word	0x08006a40
  ldr  r0, =_sdata
 80067f0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80067f4:	20000090 	.word	0x20000090
  ldr  r2, =_sbss
 80067f8:	20000090 	.word	0x20000090
  ldr  r3, = _ebss
 80067fc:	2000084c 	.word	0x2000084c

08006800 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006800:	e7fe      	b.n	8006800 <ADC_IRQHandler>
	...

08006804 <__errno>:
 8006804:	4b01      	ldr	r3, [pc, #4]	; (800680c <__errno+0x8>)
 8006806:	6818      	ldr	r0, [r3, #0]
 8006808:	4770      	bx	lr
 800680a:	bf00      	nop
 800680c:	2000002c 	.word	0x2000002c

08006810 <__libc_init_array>:
 8006810:	b570      	push	{r4, r5, r6, lr}
 8006812:	4e0d      	ldr	r6, [pc, #52]	; (8006848 <__libc_init_array+0x38>)
 8006814:	4c0d      	ldr	r4, [pc, #52]	; (800684c <__libc_init_array+0x3c>)
 8006816:	1ba4      	subs	r4, r4, r6
 8006818:	10a4      	asrs	r4, r4, #2
 800681a:	2500      	movs	r5, #0
 800681c:	42a5      	cmp	r5, r4
 800681e:	d109      	bne.n	8006834 <__libc_init_array+0x24>
 8006820:	4e0b      	ldr	r6, [pc, #44]	; (8006850 <__libc_init_array+0x40>)
 8006822:	4c0c      	ldr	r4, [pc, #48]	; (8006854 <__libc_init_array+0x44>)
 8006824:	f000 f8ea 	bl	80069fc <_init>
 8006828:	1ba4      	subs	r4, r4, r6
 800682a:	10a4      	asrs	r4, r4, #2
 800682c:	2500      	movs	r5, #0
 800682e:	42a5      	cmp	r5, r4
 8006830:	d105      	bne.n	800683e <__libc_init_array+0x2e>
 8006832:	bd70      	pop	{r4, r5, r6, pc}
 8006834:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006838:	4798      	blx	r3
 800683a:	3501      	adds	r5, #1
 800683c:	e7ee      	b.n	800681c <__libc_init_array+0xc>
 800683e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006842:	4798      	blx	r3
 8006844:	3501      	adds	r5, #1
 8006846:	e7f2      	b.n	800682e <__libc_init_array+0x1e>
 8006848:	08006a38 	.word	0x08006a38
 800684c:	08006a38 	.word	0x08006a38
 8006850:	08006a38 	.word	0x08006a38
 8006854:	08006a3c 	.word	0x08006a3c

08006858 <malloc>:
 8006858:	4b02      	ldr	r3, [pc, #8]	; (8006864 <malloc+0xc>)
 800685a:	4601      	mov	r1, r0
 800685c:	6818      	ldr	r0, [r3, #0]
 800685e:	f000 b861 	b.w	8006924 <_malloc_r>
 8006862:	bf00      	nop
 8006864:	2000002c 	.word	0x2000002c

08006868 <free>:
 8006868:	4b02      	ldr	r3, [pc, #8]	; (8006874 <free+0xc>)
 800686a:	4601      	mov	r1, r0
 800686c:	6818      	ldr	r0, [r3, #0]
 800686e:	f000 b80b 	b.w	8006888 <_free_r>
 8006872:	bf00      	nop
 8006874:	2000002c 	.word	0x2000002c

08006878 <memset>:
 8006878:	4402      	add	r2, r0
 800687a:	4603      	mov	r3, r0
 800687c:	4293      	cmp	r3, r2
 800687e:	d100      	bne.n	8006882 <memset+0xa>
 8006880:	4770      	bx	lr
 8006882:	f803 1b01 	strb.w	r1, [r3], #1
 8006886:	e7f9      	b.n	800687c <memset+0x4>

08006888 <_free_r>:
 8006888:	b538      	push	{r3, r4, r5, lr}
 800688a:	4605      	mov	r5, r0
 800688c:	2900      	cmp	r1, #0
 800688e:	d045      	beq.n	800691c <_free_r+0x94>
 8006890:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006894:	1f0c      	subs	r4, r1, #4
 8006896:	2b00      	cmp	r3, #0
 8006898:	bfb8      	it	lt
 800689a:	18e4      	addlt	r4, r4, r3
 800689c:	f000 f8ac 	bl	80069f8 <__malloc_lock>
 80068a0:	4a1f      	ldr	r2, [pc, #124]	; (8006920 <_free_r+0x98>)
 80068a2:	6813      	ldr	r3, [r2, #0]
 80068a4:	4610      	mov	r0, r2
 80068a6:	b933      	cbnz	r3, 80068b6 <_free_r+0x2e>
 80068a8:	6063      	str	r3, [r4, #4]
 80068aa:	6014      	str	r4, [r2, #0]
 80068ac:	4628      	mov	r0, r5
 80068ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80068b2:	f000 b8a2 	b.w	80069fa <__malloc_unlock>
 80068b6:	42a3      	cmp	r3, r4
 80068b8:	d90c      	bls.n	80068d4 <_free_r+0x4c>
 80068ba:	6821      	ldr	r1, [r4, #0]
 80068bc:	1862      	adds	r2, r4, r1
 80068be:	4293      	cmp	r3, r2
 80068c0:	bf04      	itt	eq
 80068c2:	681a      	ldreq	r2, [r3, #0]
 80068c4:	685b      	ldreq	r3, [r3, #4]
 80068c6:	6063      	str	r3, [r4, #4]
 80068c8:	bf04      	itt	eq
 80068ca:	1852      	addeq	r2, r2, r1
 80068cc:	6022      	streq	r2, [r4, #0]
 80068ce:	6004      	str	r4, [r0, #0]
 80068d0:	e7ec      	b.n	80068ac <_free_r+0x24>
 80068d2:	4613      	mov	r3, r2
 80068d4:	685a      	ldr	r2, [r3, #4]
 80068d6:	b10a      	cbz	r2, 80068dc <_free_r+0x54>
 80068d8:	42a2      	cmp	r2, r4
 80068da:	d9fa      	bls.n	80068d2 <_free_r+0x4a>
 80068dc:	6819      	ldr	r1, [r3, #0]
 80068de:	1858      	adds	r0, r3, r1
 80068e0:	42a0      	cmp	r0, r4
 80068e2:	d10b      	bne.n	80068fc <_free_r+0x74>
 80068e4:	6820      	ldr	r0, [r4, #0]
 80068e6:	4401      	add	r1, r0
 80068e8:	1858      	adds	r0, r3, r1
 80068ea:	4282      	cmp	r2, r0
 80068ec:	6019      	str	r1, [r3, #0]
 80068ee:	d1dd      	bne.n	80068ac <_free_r+0x24>
 80068f0:	6810      	ldr	r0, [r2, #0]
 80068f2:	6852      	ldr	r2, [r2, #4]
 80068f4:	605a      	str	r2, [r3, #4]
 80068f6:	4401      	add	r1, r0
 80068f8:	6019      	str	r1, [r3, #0]
 80068fa:	e7d7      	b.n	80068ac <_free_r+0x24>
 80068fc:	d902      	bls.n	8006904 <_free_r+0x7c>
 80068fe:	230c      	movs	r3, #12
 8006900:	602b      	str	r3, [r5, #0]
 8006902:	e7d3      	b.n	80068ac <_free_r+0x24>
 8006904:	6820      	ldr	r0, [r4, #0]
 8006906:	1821      	adds	r1, r4, r0
 8006908:	428a      	cmp	r2, r1
 800690a:	bf04      	itt	eq
 800690c:	6811      	ldreq	r1, [r2, #0]
 800690e:	6852      	ldreq	r2, [r2, #4]
 8006910:	6062      	str	r2, [r4, #4]
 8006912:	bf04      	itt	eq
 8006914:	1809      	addeq	r1, r1, r0
 8006916:	6021      	streq	r1, [r4, #0]
 8006918:	605c      	str	r4, [r3, #4]
 800691a:	e7c7      	b.n	80068ac <_free_r+0x24>
 800691c:	bd38      	pop	{r3, r4, r5, pc}
 800691e:	bf00      	nop
 8006920:	200000b8 	.word	0x200000b8

08006924 <_malloc_r>:
 8006924:	b570      	push	{r4, r5, r6, lr}
 8006926:	1ccd      	adds	r5, r1, #3
 8006928:	f025 0503 	bic.w	r5, r5, #3
 800692c:	3508      	adds	r5, #8
 800692e:	2d0c      	cmp	r5, #12
 8006930:	bf38      	it	cc
 8006932:	250c      	movcc	r5, #12
 8006934:	2d00      	cmp	r5, #0
 8006936:	4606      	mov	r6, r0
 8006938:	db01      	blt.n	800693e <_malloc_r+0x1a>
 800693a:	42a9      	cmp	r1, r5
 800693c:	d903      	bls.n	8006946 <_malloc_r+0x22>
 800693e:	230c      	movs	r3, #12
 8006940:	6033      	str	r3, [r6, #0]
 8006942:	2000      	movs	r0, #0
 8006944:	bd70      	pop	{r4, r5, r6, pc}
 8006946:	f000 f857 	bl	80069f8 <__malloc_lock>
 800694a:	4a21      	ldr	r2, [pc, #132]	; (80069d0 <_malloc_r+0xac>)
 800694c:	6814      	ldr	r4, [r2, #0]
 800694e:	4621      	mov	r1, r4
 8006950:	b991      	cbnz	r1, 8006978 <_malloc_r+0x54>
 8006952:	4c20      	ldr	r4, [pc, #128]	; (80069d4 <_malloc_r+0xb0>)
 8006954:	6823      	ldr	r3, [r4, #0]
 8006956:	b91b      	cbnz	r3, 8006960 <_malloc_r+0x3c>
 8006958:	4630      	mov	r0, r6
 800695a:	f000 f83d 	bl	80069d8 <_sbrk_r>
 800695e:	6020      	str	r0, [r4, #0]
 8006960:	4629      	mov	r1, r5
 8006962:	4630      	mov	r0, r6
 8006964:	f000 f838 	bl	80069d8 <_sbrk_r>
 8006968:	1c43      	adds	r3, r0, #1
 800696a:	d124      	bne.n	80069b6 <_malloc_r+0x92>
 800696c:	230c      	movs	r3, #12
 800696e:	6033      	str	r3, [r6, #0]
 8006970:	4630      	mov	r0, r6
 8006972:	f000 f842 	bl	80069fa <__malloc_unlock>
 8006976:	e7e4      	b.n	8006942 <_malloc_r+0x1e>
 8006978:	680b      	ldr	r3, [r1, #0]
 800697a:	1b5b      	subs	r3, r3, r5
 800697c:	d418      	bmi.n	80069b0 <_malloc_r+0x8c>
 800697e:	2b0b      	cmp	r3, #11
 8006980:	d90f      	bls.n	80069a2 <_malloc_r+0x7e>
 8006982:	600b      	str	r3, [r1, #0]
 8006984:	50cd      	str	r5, [r1, r3]
 8006986:	18cc      	adds	r4, r1, r3
 8006988:	4630      	mov	r0, r6
 800698a:	f000 f836 	bl	80069fa <__malloc_unlock>
 800698e:	f104 000b 	add.w	r0, r4, #11
 8006992:	1d23      	adds	r3, r4, #4
 8006994:	f020 0007 	bic.w	r0, r0, #7
 8006998:	1ac3      	subs	r3, r0, r3
 800699a:	d0d3      	beq.n	8006944 <_malloc_r+0x20>
 800699c:	425a      	negs	r2, r3
 800699e:	50e2      	str	r2, [r4, r3]
 80069a0:	e7d0      	b.n	8006944 <_malloc_r+0x20>
 80069a2:	428c      	cmp	r4, r1
 80069a4:	684b      	ldr	r3, [r1, #4]
 80069a6:	bf16      	itet	ne
 80069a8:	6063      	strne	r3, [r4, #4]
 80069aa:	6013      	streq	r3, [r2, #0]
 80069ac:	460c      	movne	r4, r1
 80069ae:	e7eb      	b.n	8006988 <_malloc_r+0x64>
 80069b0:	460c      	mov	r4, r1
 80069b2:	6849      	ldr	r1, [r1, #4]
 80069b4:	e7cc      	b.n	8006950 <_malloc_r+0x2c>
 80069b6:	1cc4      	adds	r4, r0, #3
 80069b8:	f024 0403 	bic.w	r4, r4, #3
 80069bc:	42a0      	cmp	r0, r4
 80069be:	d005      	beq.n	80069cc <_malloc_r+0xa8>
 80069c0:	1a21      	subs	r1, r4, r0
 80069c2:	4630      	mov	r0, r6
 80069c4:	f000 f808 	bl	80069d8 <_sbrk_r>
 80069c8:	3001      	adds	r0, #1
 80069ca:	d0cf      	beq.n	800696c <_malloc_r+0x48>
 80069cc:	6025      	str	r5, [r4, #0]
 80069ce:	e7db      	b.n	8006988 <_malloc_r+0x64>
 80069d0:	200000b8 	.word	0x200000b8
 80069d4:	200000bc 	.word	0x200000bc

080069d8 <_sbrk_r>:
 80069d8:	b538      	push	{r3, r4, r5, lr}
 80069da:	4c06      	ldr	r4, [pc, #24]	; (80069f4 <_sbrk_r+0x1c>)
 80069dc:	2300      	movs	r3, #0
 80069de:	4605      	mov	r5, r0
 80069e0:	4608      	mov	r0, r1
 80069e2:	6023      	str	r3, [r4, #0]
 80069e4:	f7ff fbce 	bl	8006184 <_sbrk>
 80069e8:	1c43      	adds	r3, r0, #1
 80069ea:	d102      	bne.n	80069f2 <_sbrk_r+0x1a>
 80069ec:	6823      	ldr	r3, [r4, #0]
 80069ee:	b103      	cbz	r3, 80069f2 <_sbrk_r+0x1a>
 80069f0:	602b      	str	r3, [r5, #0]
 80069f2:	bd38      	pop	{r3, r4, r5, pc}
 80069f4:	20000848 	.word	0x20000848

080069f8 <__malloc_lock>:
 80069f8:	4770      	bx	lr

080069fa <__malloc_unlock>:
 80069fa:	4770      	bx	lr

080069fc <_init>:
 80069fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069fe:	bf00      	nop
 8006a00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a02:	bc08      	pop	{r3}
 8006a04:	469e      	mov	lr, r3
 8006a06:	4770      	bx	lr

08006a08 <_fini>:
 8006a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a0a:	bf00      	nop
 8006a0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a0e:	bc08      	pop	{r3}
 8006a10:	469e      	mov	lr, r3
 8006a12:	4770      	bx	lr
