#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Apr 27 18:04:03 2025
# Process ID         : 40737
# Current directory  : /home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.runs/synth_1
# Command line       : vivado -log top_level.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl
# Log file           : /home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.runs/synth_1/top_level.vds
# Journal file       : /home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.runs/synth_1/vivado.jou
# Running On         : thinkpad-t480
# Platform           : Fedora
# Operating System   : Fedora Linux 41 (Workstation Edition)
# Processor Detail   : Intel(R) Core(TM) i7-8650U CPU @ 1.90GHz
# CPU Frequency      : 2300.129 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 24920 MB
# Swap memory        : 43589 MB
# Total Virtual      : 68509 MB
# Available Virtual  : 57036 MB
#-----------------------------------------------------------
source top_level.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1650.730 ; gain = 0.023 ; free physical = 8263 ; free virtual = 53971
Command: read_checkpoint -auto_incremental -incremental /home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/utils_1/imports/synth_1/top_level.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/utils_1/imports/synth_1/top_level.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_level -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 40784
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2136.062 ; gain = 428.801 ; free physical = 7409 ; free virtual = 53150
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/top_level.vhd:57]
INFO: [Synth 8-3491] module 'debouncer' declared at '/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/debouncer.vhd:34' bound to instance 'BNTU_DEBOUNCE' of component 'debouncer' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/top_level.vhd:242]
INFO: [Synth 8-638] synthesizing module 'debouncer' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/debouncer.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (0#1) [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/debouncer.vhd:41]
INFO: [Synth 8-3491] module 'debouncer' declared at '/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/debouncer.vhd:34' bound to instance 'BTND_DEBOUNCE' of component 'debouncer' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/top_level.vhd:249]
INFO: [Synth 8-3491] module 'debouncer' declared at '/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/debouncer.vhd:34' bound to instance 'BTNL_DEBOUNCE' of component 'debouncer' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/top_level.vhd:256]
INFO: [Synth 8-3491] module 'debouncer' declared at '/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/debouncer.vhd:34' bound to instance 'BTNR_DEBOUNCE' of component 'debouncer' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/top_level.vhd:263]
INFO: [Synth 8-3491] module 'bin2seg' declared at '/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/bin2seg.vhd:34' bound to instance 'B2S' of component 'bin2seg' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/top_level.vhd:272]
INFO: [Synth 8-638] synthesizing module 'bin2seg' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/bin2seg.vhd:40]
INFO: [Synth 8-226] default block is never used [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/bin2seg.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'bin2seg' (0#1) [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/bin2seg.vhd:40]
INFO: [Synth 8-3491] module 'i8to1Multiplex' declared at '/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/8to1Multiplex.vhd:34' bound to instance 'MUX' of component 'i8to1Multiplex' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/top_level.vhd:288]
INFO: [Synth 8-638] synthesizing module 'i8to1Multiplex' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/8to1Multiplex.vhd:47]
INFO: [Synth 8-226] default block is never used [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/8to1Multiplex.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'i8to1Multiplex' (0#1) [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/8to1Multiplex.vhd:47]
INFO: [Synth 8-3491] module 'stateMachine' declared at '/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/stateMachine.vhd:34' bound to instance 'SM' of component 'stateMachine' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/top_level.vhd:302]
INFO: [Synth 8-638] synthesizing module 'stateMachine' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/stateMachine.vhd:44]
INFO: [Synth 8-226] default block is never used [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/stateMachine.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'stateMachine' (0#1) [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/stateMachine.vhd:44]
	Parameter N_PERIODS bound to: 150000 - type: integer 
INFO: [Synth 8-3491] module 'clock_enable' declared at '/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/clock_enable.vhd:4' bound to instance 'CE_SM' of component 'clock_enable' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/top_level.vhd:312]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/clock_enable.vhd:15]
	Parameter N_PERIODS bound to: 150000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (0#1) [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/clock_enable.vhd:15]
	Parameter N_PERIODS bound to: 12500000 - type: integer 
INFO: [Synth 8-3491] module 'clock_enable' declared at '/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/clock_enable.vhd:4' bound to instance 'CE_TOGGLER_500' of component 'clock_enable' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/top_level.vhd:322]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized1' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/clock_enable.vhd:15]
	Parameter N_PERIODS bound to: 12500000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized1' (0#1) [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/clock_enable.vhd:15]
INFO: [Synth 8-3491] module 'toggler' declared at '/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/toggler.vhd:34' bound to instance 'TOGGLE' of component 'toggler' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/top_level.vhd:333]
INFO: [Synth 8-638] synthesizing module 'toggler' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/toggler.vhd:42]
INFO: [Synth 8-226] default block is never used [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/toggler.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'toggler' (0#1) [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/toggler.vhd:42]
	Parameter N_PERIODS bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'clock_enable' declared at '/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/clock_enable.vhd:4' bound to instance 'CE_TIME' of component 'clock_enable' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/top_level.vhd:345]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized3' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/clock_enable.vhd:15]
	Parameter N_PERIODS bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized3' (0#1) [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/clock_enable.vhd:15]
INFO: [Synth 8-3491] module 'pause_toggle' declared at '/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/pause_toggle.vhd:4' bound to instance 'TIM_PAUSE' of component 'pause_toggle' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/top_level.vhd:367]
INFO: [Synth 8-638] synthesizing module 'pause_toggle' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/pause_toggle.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'pause_toggle' (0#1) [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/pause_toggle.vhd:13]
INFO: [Synth 8-3491] module 'enable_logic' declared at '/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/enable_logic.vhd:4' bound to instance 'EN_LOGIC' of component 'enable_logic' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/top_level.vhd:376]
INFO: [Synth 8-638] synthesizing module 'enable_logic' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/enable_logic.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'enable_logic' (0#1) [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/enable_logic.vhd:17]
	Parameter N_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/counter.vhd:5' bound to instance 'TIMER_0' of component 'counter' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/top_level.vhd:388]
INFO: [Synth 8-638] synthesizing module 'counter' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/counter.vhd:18]
	Parameter N_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (0#1) [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/counter.vhd:18]
	Parameter N_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'counter_sec_des' declared at '/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/counter_sec_des.vhd:5' bound to instance 'TIMER_1' of component 'counter_sec_des' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/top_level.vhd:399]
INFO: [Synth 8-638] synthesizing module 'counter_sec_des' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/counter_sec_des.vhd:19]
	Parameter N_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_sec_des' (0#1) [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/counter_sec_des.vhd:19]
	Parameter N_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/counter.vhd:5' bound to instance 'TIMER_2' of component 'counter' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/top_level.vhd:410]
	Parameter N_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/counter.vhd:5' bound to instance 'TIMER_3' of component 'counter' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/top_level.vhd:421]
INFO: [Synth 8-3491] module 'SyncLogic' declared at '/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/SyncLogic.vhd:4' bound to instance 'SCORE_0_SYNC' of component 'SyncLogic' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/top_level.vhd:436]
INFO: [Synth 8-638] synthesizing module 'SyncLogic' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/SyncLogic.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'SyncLogic' (0#1) [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/SyncLogic.vhd:15]
INFO: [Synth 8-3491] module 'CounterLogic' declared at '/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/CounterLogic.vhd:5' bound to instance 'SCORE_0_COUNTER' of component 'CounterLogic' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/top_level.vhd:445]
INFO: [Synth 8-638] synthesizing module 'CounterLogic' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/CounterLogic.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'CounterLogic' (0#1) [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/CounterLogic.vhd:17]
INFO: [Synth 8-3491] module 'SyncLogic' declared at '/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/SyncLogic.vhd:4' bound to instance 'SCORE_1_SYNC' of component 'SyncLogic' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/top_level.vhd:455]
INFO: [Synth 8-3491] module 'CounterLogic' declared at '/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/CounterLogic.vhd:5' bound to instance 'SCORE_1_COUNTER' of component 'CounterLogic' [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/top_level.vhd:464]
INFO: [Synth 8-256] done synthesizing module 'top_level' (0#1) [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/sources_1/new/top_level.vhd:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2209.000 ; gain = 501.738 ; free physical = 7373 ; free virtual = 53118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2226.812 ; gain = 519.551 ; free physical = 7372 ; free virtual = 53117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2226.812 ; gain = 519.551 ; free physical = 7372 ; free virtual = 53117
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2226.812 ; gain = 0.000 ; free physical = 7380 ; free virtual = 53125
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/constrs_1/new/NexysA7.xdc]
Finished Parsing XDC File [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/constrs_1/new/NexysA7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/constrs_1/new/NexysA7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2379.562 ; gain = 0.000 ; free physical = 7484 ; free virtual = 53246
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2379.562 ; gain = 0.000 ; free physical = 7484 ; free virtual = 53246
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2379.562 ; gain = 672.301 ; free physical = 7455 ; free virtual = 53225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2387.566 ; gain = 680.305 ; free physical = 7455 ; free virtual = 53225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2387.566 ; gain = 680.305 ; free physical = 7455 ; free virtual = 53225
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_pos_reg' in module 'stateMachine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    pos0 |                              000 |                              000
                    pos1 |                              001 |                              001
                    pos2 |                              010 |                              010
                    pos3 |                              011 |                              011
                    pos4 |                              100 |                              100
                    pos5 |                              101 |                              101
                    pos6 |                              110 |                              110
                    pos7 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_pos_reg' using encoding 'sequential' in module 'stateMachine'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2387.566 ; gain = 680.305 ; free physical = 7455 ; free virtual = 53226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 12    
+---Registers : 
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 46    
+---Muxes : 
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 14    
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 9     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2387.566 ; gain = 680.305 ; free physical = 7439 ; free virtual = 53222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2398.566 ; gain = 691.305 ; free physical = 7244 ; free virtual = 53019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2425.598 ; gain = 718.336 ; free physical = 7228 ; free virtual = 53003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2426.605 ; gain = 719.344 ; free physical = 7228 ; free virtual = 53003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2582.418 ; gain = 875.156 ; free physical = 7183 ; free virtual = 52970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2582.418 ; gain = 875.156 ; free physical = 7183 ; free virtual = 52970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 2582.418 ; gain = 875.156 ; free physical = 7183 ; free virtual = 52969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 2582.418 ; gain = 875.156 ; free physical = 7183 ; free virtual = 52969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 2582.418 ; gain = 875.156 ; free physical = 7183 ; free virtual = 52969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 2582.418 ; gain = 875.156 ; free physical = 7183 ; free virtual = 52969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | BNTU_DEBOUNCE/q5_reg | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_level   | BTND_DEBOUNCE/q5_reg | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_level   | BTNL_DEBOUNCE/q5_reg | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_level   | BTNR_DEBOUNCE/q5_reg | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    18|
|3     |LUT1   |    12|
|4     |LUT2   |    16|
|5     |LUT3   |    15|
|6     |LUT4   |    32|
|7     |LUT5   |    30|
|8     |LUT6   |    14|
|9     |MUXF7  |     4|
|10    |SRL16E |     4|
|11    |FDCE   |     2|
|12    |FDRE   |   138|
|13    |FDSE   |     1|
|14    |IBUF   |     6|
|15    |OBUF   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 2582.418 ; gain = 875.156 ; free physical = 7183 ; free virtual = 52969
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2582.418 ; gain = 722.406 ; free physical = 7185 ; free virtual = 52971
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 2582.426 ; gain = 875.156 ; free physical = 7177 ; free virtual = 52964
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2582.426 ; gain = 0.000 ; free physical = 7177 ; free virtual = 52964
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2638.445 ; gain = 0.000 ; free physical = 7326 ; free virtual = 53124
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 63bfa87d
INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:54 . Memory (MB): peak = 2638.445 ; gain = 987.715 ; free physical = 7329 ; free virtual = 53127
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1712.263; main = 1580.747; forked = 268.902
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4040.387; main = 2638.449; forked = 1570.777
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2662.457 ; gain = 0.000 ; free physical = 7329 ; free virtual = 53127
INFO: [Common 17-1381] The checkpoint '/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.runs/synth_1/top_level.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 27 18:05:08 2025...
