TimeQuest Timing Analyzer report for SISTEMA
Sun Nov 03 16:02:15 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Hold: 'clk'
 13. Slow Model Minimum Pulse Width: 'clk'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'clk'
 24. Fast Model Hold: 'clk'
 25. Fast Model Minimum Pulse Width: 'clk'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; SISTEMA                                                           ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                          ;
+-----------+-----------------+------------+-------------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note                                                  ;
+-----------+-----------------+------------+-------------------------------------------------------+
; 325.1 MHz ; 195.01 MHz      ; clk        ; limit due to high minimum pulse width violation (tch) ;
+-----------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -2.076 ; -132.864      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 2.786 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -2.064 ; -620.831              ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.076 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg0  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg1  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg3  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a23~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a24~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a25~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a26~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a27~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a28~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a29~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a30~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a31~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg0  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg1  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg3  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a23~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a24~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a25~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a26~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a27~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a28~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a29~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a30~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a31~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                           ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.786 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg0  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg1  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg3  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a23~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a24~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a25~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a26~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a27~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a28~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a29~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a30~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a31~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg0  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg1  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg3  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a23~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a24~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a25~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a26~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a27~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a28~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a29~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a30~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a31~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Setup Times                                                                   ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; readRegister1[*]  ; clk        ; 4.586 ; 4.586 ; Rise       ; clk             ;
;  readRegister1[0] ; clk        ; 4.337 ; 4.337 ; Rise       ; clk             ;
;  readRegister1[1] ; clk        ; 4.557 ; 4.557 ; Rise       ; clk             ;
;  readRegister1[2] ; clk        ; 4.586 ; 4.586 ; Rise       ; clk             ;
;  readRegister1[3] ; clk        ; 4.445 ; 4.445 ; Rise       ; clk             ;
;  readRegister1[4] ; clk        ; 4.453 ; 4.453 ; Rise       ; clk             ;
; readRegister2[*]  ; clk        ; 4.835 ; 4.835 ; Rise       ; clk             ;
;  readRegister2[0] ; clk        ; 4.425 ; 4.425 ; Rise       ; clk             ;
;  readRegister2[1] ; clk        ; 4.403 ; 4.403 ; Rise       ; clk             ;
;  readRegister2[2] ; clk        ; 3.809 ; 3.809 ; Rise       ; clk             ;
;  readRegister2[3] ; clk        ; 4.682 ; 4.682 ; Rise       ; clk             ;
;  readRegister2[4] ; clk        ; 4.835 ; 4.835 ; Rise       ; clk             ;
; regWrite          ; clk        ; 0.960 ; 0.960 ; Rise       ; clk             ;
; writeData[*]      ; clk        ; 4.984 ; 4.984 ; Rise       ; clk             ;
;  writeData[0]     ; clk        ; 0.695 ; 0.695 ; Rise       ; clk             ;
;  writeData[1]     ; clk        ; 4.628 ; 4.628 ; Rise       ; clk             ;
;  writeData[2]     ; clk        ; 4.056 ; 4.056 ; Rise       ; clk             ;
;  writeData[3]     ; clk        ; 4.336 ; 4.336 ; Rise       ; clk             ;
;  writeData[4]     ; clk        ; 4.354 ; 4.354 ; Rise       ; clk             ;
;  writeData[5]     ; clk        ; 4.053 ; 4.053 ; Rise       ; clk             ;
;  writeData[6]     ; clk        ; 3.723 ; 3.723 ; Rise       ; clk             ;
;  writeData[7]     ; clk        ; 3.723 ; 3.723 ; Rise       ; clk             ;
;  writeData[8]     ; clk        ; 4.464 ; 4.464 ; Rise       ; clk             ;
;  writeData[9]     ; clk        ; 3.462 ; 3.462 ; Rise       ; clk             ;
;  writeData[10]    ; clk        ; 4.984 ; 4.984 ; Rise       ; clk             ;
;  writeData[11]    ; clk        ; 4.712 ; 4.712 ; Rise       ; clk             ;
;  writeData[12]    ; clk        ; 4.722 ; 4.722 ; Rise       ; clk             ;
;  writeData[13]    ; clk        ; 4.364 ; 4.364 ; Rise       ; clk             ;
;  writeData[14]    ; clk        ; 4.790 ; 4.790 ; Rise       ; clk             ;
;  writeData[15]    ; clk        ; 4.337 ; 4.337 ; Rise       ; clk             ;
;  writeData[16]    ; clk        ; 3.754 ; 3.754 ; Rise       ; clk             ;
;  writeData[17]    ; clk        ; 3.829 ; 3.829 ; Rise       ; clk             ;
;  writeData[18]    ; clk        ; 4.626 ; 4.626 ; Rise       ; clk             ;
;  writeData[19]    ; clk        ; 4.711 ; 4.711 ; Rise       ; clk             ;
;  writeData[20]    ; clk        ; 4.735 ; 4.735 ; Rise       ; clk             ;
;  writeData[21]    ; clk        ; 4.316 ; 4.316 ; Rise       ; clk             ;
;  writeData[22]    ; clk        ; 3.808 ; 3.808 ; Rise       ; clk             ;
;  writeData[23]    ; clk        ; 4.900 ; 4.900 ; Rise       ; clk             ;
;  writeData[24]    ; clk        ; 3.802 ; 3.802 ; Rise       ; clk             ;
;  writeData[25]    ; clk        ; 3.738 ; 3.738 ; Rise       ; clk             ;
;  writeData[26]    ; clk        ; 4.646 ; 4.646 ; Rise       ; clk             ;
;  writeData[27]    ; clk        ; 4.383 ; 4.383 ; Rise       ; clk             ;
;  writeData[28]    ; clk        ; 4.625 ; 4.625 ; Rise       ; clk             ;
;  writeData[29]    ; clk        ; 4.309 ; 4.309 ; Rise       ; clk             ;
;  writeData[30]    ; clk        ; 4.342 ; 4.342 ; Rise       ; clk             ;
;  writeData[31]    ; clk        ; 3.761 ; 3.761 ; Rise       ; clk             ;
; writeRegister[*]  ; clk        ; 4.685 ; 4.685 ; Rise       ; clk             ;
;  writeRegister[0] ; clk        ; 4.381 ; 4.381 ; Rise       ; clk             ;
;  writeRegister[1] ; clk        ; 4.685 ; 4.685 ; Rise       ; clk             ;
;  writeRegister[2] ; clk        ; 4.079 ; 4.079 ; Rise       ; clk             ;
;  writeRegister[3] ; clk        ; 4.347 ; 4.347 ; Rise       ; clk             ;
;  writeRegister[4] ; clk        ; 4.352 ; 4.352 ; Rise       ; clk             ;
+-------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Hold Times                                                                      ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; readRegister1[*]  ; clk        ; -4.047 ; -4.047 ; Rise       ; clk             ;
;  readRegister1[0] ; clk        ; -4.047 ; -4.047 ; Rise       ; clk             ;
;  readRegister1[1] ; clk        ; -4.267 ; -4.267 ; Rise       ; clk             ;
;  readRegister1[2] ; clk        ; -4.296 ; -4.296 ; Rise       ; clk             ;
;  readRegister1[3] ; clk        ; -4.155 ; -4.155 ; Rise       ; clk             ;
;  readRegister1[4] ; clk        ; -4.163 ; -4.163 ; Rise       ; clk             ;
; readRegister2[*]  ; clk        ; -3.519 ; -3.519 ; Rise       ; clk             ;
;  readRegister2[0] ; clk        ; -4.135 ; -4.135 ; Rise       ; clk             ;
;  readRegister2[1] ; clk        ; -4.113 ; -4.113 ; Rise       ; clk             ;
;  readRegister2[2] ; clk        ; -3.519 ; -3.519 ; Rise       ; clk             ;
;  readRegister2[3] ; clk        ; -4.392 ; -4.392 ; Rise       ; clk             ;
;  readRegister2[4] ; clk        ; -4.545 ; -4.545 ; Rise       ; clk             ;
; regWrite          ; clk        ; -0.656 ; -0.656 ; Rise       ; clk             ;
; writeData[*]      ; clk        ; -0.371 ; -0.371 ; Rise       ; clk             ;
;  writeData[0]     ; clk        ; -0.371 ; -0.371 ; Rise       ; clk             ;
;  writeData[1]     ; clk        ; -4.057 ; -4.057 ; Rise       ; clk             ;
;  writeData[2]     ; clk        ; -3.753 ; -3.753 ; Rise       ; clk             ;
;  writeData[3]     ; clk        ; -3.985 ; -3.985 ; Rise       ; clk             ;
;  writeData[4]     ; clk        ; -4.023 ; -4.023 ; Rise       ; clk             ;
;  writeData[5]     ; clk        ; -3.733 ; -3.733 ; Rise       ; clk             ;
;  writeData[6]     ; clk        ; -3.431 ; -3.431 ; Rise       ; clk             ;
;  writeData[7]     ; clk        ; -3.421 ; -3.421 ; Rise       ; clk             ;
;  writeData[8]     ; clk        ; -3.893 ; -3.893 ; Rise       ; clk             ;
;  writeData[9]     ; clk        ; -3.160 ; -3.160 ; Rise       ; clk             ;
;  writeData[10]    ; clk        ; -4.103 ; -4.103 ; Rise       ; clk             ;
;  writeData[11]    ; clk        ; -4.397 ; -4.397 ; Rise       ; clk             ;
;  writeData[12]    ; clk        ; -4.400 ; -4.400 ; Rise       ; clk             ;
;  writeData[13]    ; clk        ; -4.072 ; -4.072 ; Rise       ; clk             ;
;  writeData[14]    ; clk        ; -4.165 ; -4.165 ; Rise       ; clk             ;
;  writeData[15]    ; clk        ; -3.747 ; -3.747 ; Rise       ; clk             ;
;  writeData[16]    ; clk        ; -3.463 ; -3.463 ; Rise       ; clk             ;
;  writeData[17]    ; clk        ; -3.482 ; -3.482 ; Rise       ; clk             ;
;  writeData[18]    ; clk        ; -3.964 ; -3.964 ; Rise       ; clk             ;
;  writeData[19]    ; clk        ; -4.391 ; -4.391 ; Rise       ; clk             ;
;  writeData[20]    ; clk        ; -4.141 ; -4.141 ; Rise       ; clk             ;
;  writeData[21]    ; clk        ; -4.022 ; -4.022 ; Rise       ; clk             ;
;  writeData[22]    ; clk        ; -3.485 ; -3.485 ; Rise       ; clk             ;
;  writeData[23]    ; clk        ; -4.007 ; -4.007 ; Rise       ; clk             ;
;  writeData[24]    ; clk        ; -3.481 ; -3.481 ; Rise       ; clk             ;
;  writeData[25]    ; clk        ; -3.430 ; -3.430 ; Rise       ; clk             ;
;  writeData[26]    ; clk        ; -4.026 ; -4.026 ; Rise       ; clk             ;
;  writeData[27]    ; clk        ; -4.078 ; -4.078 ; Rise       ; clk             ;
;  writeData[28]    ; clk        ; -4.010 ; -4.010 ; Rise       ; clk             ;
;  writeData[29]    ; clk        ; -4.001 ; -4.001 ; Rise       ; clk             ;
;  writeData[30]    ; clk        ; -3.758 ; -3.758 ; Rise       ; clk             ;
;  writeData[31]    ; clk        ; -3.452 ; -3.452 ; Rise       ; clk             ;
; writeRegister[*]  ; clk        ; -3.765 ; -3.765 ; Rise       ; clk             ;
;  writeRegister[0] ; clk        ; -3.782 ; -3.782 ; Rise       ; clk             ;
;  writeRegister[1] ; clk        ; -4.087 ; -4.087 ; Rise       ; clk             ;
;  writeRegister[2] ; clk        ; -3.765 ; -3.765 ; Rise       ; clk             ;
;  writeRegister[3] ; clk        ; -4.049 ; -4.049 ; Rise       ; clk             ;
;  writeRegister[4] ; clk        ; -4.029 ; -4.029 ; Rise       ; clk             ;
+-------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; readData1[*]   ; clk        ; 12.384 ; 12.384 ; Rise       ; clk             ;
;  readData1[0]  ; clk        ; 10.536 ; 10.536 ; Rise       ; clk             ;
;  readData1[1]  ; clk        ; 10.830 ; 10.830 ; Rise       ; clk             ;
;  readData1[2]  ; clk        ; 12.231 ; 12.231 ; Rise       ; clk             ;
;  readData1[3]  ; clk        ; 11.913 ; 11.913 ; Rise       ; clk             ;
;  readData1[4]  ; clk        ; 11.273 ; 11.273 ; Rise       ; clk             ;
;  readData1[5]  ; clk        ; 11.633 ; 11.633 ; Rise       ; clk             ;
;  readData1[6]  ; clk        ; 11.104 ; 11.104 ; Rise       ; clk             ;
;  readData1[7]  ; clk        ; 12.384 ; 12.384 ; Rise       ; clk             ;
;  readData1[8]  ; clk        ; 11.370 ; 11.370 ; Rise       ; clk             ;
;  readData1[9]  ; clk        ; 11.929 ; 11.929 ; Rise       ; clk             ;
;  readData1[10] ; clk        ; 11.116 ; 11.116 ; Rise       ; clk             ;
;  readData1[11] ; clk        ; 10.836 ; 10.836 ; Rise       ; clk             ;
;  readData1[12] ; clk        ; 11.232 ; 11.232 ; Rise       ; clk             ;
;  readData1[13] ; clk        ; 11.489 ; 11.489 ; Rise       ; clk             ;
;  readData1[14] ; clk        ; 11.367 ; 11.367 ; Rise       ; clk             ;
;  readData1[15] ; clk        ; 10.266 ; 10.266 ; Rise       ; clk             ;
;  readData1[16] ; clk        ; 10.588 ; 10.588 ; Rise       ; clk             ;
;  readData1[17] ; clk        ; 12.211 ; 12.211 ; Rise       ; clk             ;
;  readData1[18] ; clk        ; 11.115 ; 11.115 ; Rise       ; clk             ;
;  readData1[19] ; clk        ; 12.231 ; 12.231 ; Rise       ; clk             ;
;  readData1[20] ; clk        ; 11.686 ; 11.686 ; Rise       ; clk             ;
;  readData1[21] ; clk        ; 11.393 ; 11.393 ; Rise       ; clk             ;
;  readData1[22] ; clk        ; 11.350 ; 11.350 ; Rise       ; clk             ;
;  readData1[23] ; clk        ; 10.892 ; 10.892 ; Rise       ; clk             ;
;  readData1[24] ; clk        ; 10.278 ; 10.278 ; Rise       ; clk             ;
;  readData1[25] ; clk        ; 12.217 ; 12.217 ; Rise       ; clk             ;
;  readData1[26] ; clk        ; 10.539 ; 10.539 ; Rise       ; clk             ;
;  readData1[27] ; clk        ; 10.800 ; 10.800 ; Rise       ; clk             ;
;  readData1[28] ; clk        ; 10.559 ; 10.559 ; Rise       ; clk             ;
;  readData1[29] ; clk        ; 11.301 ; 11.301 ; Rise       ; clk             ;
;  readData1[30] ; clk        ; 11.565 ; 11.565 ; Rise       ; clk             ;
;  readData1[31] ; clk        ; 12.290 ; 12.290 ; Rise       ; clk             ;
; readData2[*]   ; clk        ; 12.699 ; 12.699 ; Rise       ; clk             ;
;  readData2[0]  ; clk        ; 10.664 ; 10.664 ; Rise       ; clk             ;
;  readData2[1]  ; clk        ; 12.118 ; 12.118 ; Rise       ; clk             ;
;  readData2[2]  ; clk        ; 11.953 ; 11.953 ; Rise       ; clk             ;
;  readData2[3]  ; clk        ; 12.402 ; 12.402 ; Rise       ; clk             ;
;  readData2[4]  ; clk        ; 12.091 ; 12.091 ; Rise       ; clk             ;
;  readData2[5]  ; clk        ; 10.824 ; 10.824 ; Rise       ; clk             ;
;  readData2[6]  ; clk        ; 10.934 ; 10.934 ; Rise       ; clk             ;
;  readData2[7]  ; clk        ; 12.379 ; 12.379 ; Rise       ; clk             ;
;  readData2[8]  ; clk        ; 12.352 ; 12.352 ; Rise       ; clk             ;
;  readData2[9]  ; clk        ; 11.365 ; 11.365 ; Rise       ; clk             ;
;  readData2[10] ; clk        ; 12.428 ; 12.428 ; Rise       ; clk             ;
;  readData2[11] ; clk        ; 11.365 ; 11.365 ; Rise       ; clk             ;
;  readData2[12] ; clk        ; 12.454 ; 12.454 ; Rise       ; clk             ;
;  readData2[13] ; clk        ; 12.618 ; 12.618 ; Rise       ; clk             ;
;  readData2[14] ; clk        ; 10.967 ; 10.967 ; Rise       ; clk             ;
;  readData2[15] ; clk        ; 11.982 ; 11.982 ; Rise       ; clk             ;
;  readData2[16] ; clk        ; 11.230 ; 11.230 ; Rise       ; clk             ;
;  readData2[17] ; clk        ; 12.699 ; 12.699 ; Rise       ; clk             ;
;  readData2[18] ; clk        ; 10.855 ; 10.855 ; Rise       ; clk             ;
;  readData2[19] ; clk        ; 11.423 ; 11.423 ; Rise       ; clk             ;
;  readData2[20] ; clk        ; 12.509 ; 12.509 ; Rise       ; clk             ;
;  readData2[21] ; clk        ; 11.248 ; 11.248 ; Rise       ; clk             ;
;  readData2[22] ; clk        ; 11.630 ; 11.630 ; Rise       ; clk             ;
;  readData2[23] ; clk        ; 11.360 ; 11.360 ; Rise       ; clk             ;
;  readData2[24] ; clk        ; 12.443 ; 12.443 ; Rise       ; clk             ;
;  readData2[25] ; clk        ; 12.119 ; 12.119 ; Rise       ; clk             ;
;  readData2[26] ; clk        ; 12.366 ; 12.366 ; Rise       ; clk             ;
;  readData2[27] ; clk        ; 11.153 ; 11.153 ; Rise       ; clk             ;
;  readData2[28] ; clk        ; 12.465 ; 12.465 ; Rise       ; clk             ;
;  readData2[29] ; clk        ; 12.410 ; 12.410 ; Rise       ; clk             ;
;  readData2[30] ; clk        ; 11.901 ; 11.901 ; Rise       ; clk             ;
;  readData2[31] ; clk        ; 11.028 ; 11.028 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; readData1[*]   ; clk        ; 10.266 ; 10.266 ; Rise       ; clk             ;
;  readData1[0]  ; clk        ; 10.536 ; 10.536 ; Rise       ; clk             ;
;  readData1[1]  ; clk        ; 10.830 ; 10.830 ; Rise       ; clk             ;
;  readData1[2]  ; clk        ; 12.231 ; 12.231 ; Rise       ; clk             ;
;  readData1[3]  ; clk        ; 11.913 ; 11.913 ; Rise       ; clk             ;
;  readData1[4]  ; clk        ; 11.273 ; 11.273 ; Rise       ; clk             ;
;  readData1[5]  ; clk        ; 11.633 ; 11.633 ; Rise       ; clk             ;
;  readData1[6]  ; clk        ; 11.104 ; 11.104 ; Rise       ; clk             ;
;  readData1[7]  ; clk        ; 12.384 ; 12.384 ; Rise       ; clk             ;
;  readData1[8]  ; clk        ; 11.370 ; 11.370 ; Rise       ; clk             ;
;  readData1[9]  ; clk        ; 11.929 ; 11.929 ; Rise       ; clk             ;
;  readData1[10] ; clk        ; 11.116 ; 11.116 ; Rise       ; clk             ;
;  readData1[11] ; clk        ; 10.836 ; 10.836 ; Rise       ; clk             ;
;  readData1[12] ; clk        ; 11.232 ; 11.232 ; Rise       ; clk             ;
;  readData1[13] ; clk        ; 11.489 ; 11.489 ; Rise       ; clk             ;
;  readData1[14] ; clk        ; 11.367 ; 11.367 ; Rise       ; clk             ;
;  readData1[15] ; clk        ; 10.266 ; 10.266 ; Rise       ; clk             ;
;  readData1[16] ; clk        ; 10.588 ; 10.588 ; Rise       ; clk             ;
;  readData1[17] ; clk        ; 12.211 ; 12.211 ; Rise       ; clk             ;
;  readData1[18] ; clk        ; 11.115 ; 11.115 ; Rise       ; clk             ;
;  readData1[19] ; clk        ; 12.231 ; 12.231 ; Rise       ; clk             ;
;  readData1[20] ; clk        ; 11.686 ; 11.686 ; Rise       ; clk             ;
;  readData1[21] ; clk        ; 11.393 ; 11.393 ; Rise       ; clk             ;
;  readData1[22] ; clk        ; 11.350 ; 11.350 ; Rise       ; clk             ;
;  readData1[23] ; clk        ; 10.892 ; 10.892 ; Rise       ; clk             ;
;  readData1[24] ; clk        ; 10.278 ; 10.278 ; Rise       ; clk             ;
;  readData1[25] ; clk        ; 12.217 ; 12.217 ; Rise       ; clk             ;
;  readData1[26] ; clk        ; 10.539 ; 10.539 ; Rise       ; clk             ;
;  readData1[27] ; clk        ; 10.800 ; 10.800 ; Rise       ; clk             ;
;  readData1[28] ; clk        ; 10.559 ; 10.559 ; Rise       ; clk             ;
;  readData1[29] ; clk        ; 11.301 ; 11.301 ; Rise       ; clk             ;
;  readData1[30] ; clk        ; 11.565 ; 11.565 ; Rise       ; clk             ;
;  readData1[31] ; clk        ; 12.290 ; 12.290 ; Rise       ; clk             ;
; readData2[*]   ; clk        ; 10.664 ; 10.664 ; Rise       ; clk             ;
;  readData2[0]  ; clk        ; 10.664 ; 10.664 ; Rise       ; clk             ;
;  readData2[1]  ; clk        ; 12.118 ; 12.118 ; Rise       ; clk             ;
;  readData2[2]  ; clk        ; 11.953 ; 11.953 ; Rise       ; clk             ;
;  readData2[3]  ; clk        ; 12.402 ; 12.402 ; Rise       ; clk             ;
;  readData2[4]  ; clk        ; 12.091 ; 12.091 ; Rise       ; clk             ;
;  readData2[5]  ; clk        ; 10.824 ; 10.824 ; Rise       ; clk             ;
;  readData2[6]  ; clk        ; 10.934 ; 10.934 ; Rise       ; clk             ;
;  readData2[7]  ; clk        ; 12.379 ; 12.379 ; Rise       ; clk             ;
;  readData2[8]  ; clk        ; 12.352 ; 12.352 ; Rise       ; clk             ;
;  readData2[9]  ; clk        ; 11.365 ; 11.365 ; Rise       ; clk             ;
;  readData2[10] ; clk        ; 12.428 ; 12.428 ; Rise       ; clk             ;
;  readData2[11] ; clk        ; 11.365 ; 11.365 ; Rise       ; clk             ;
;  readData2[12] ; clk        ; 12.454 ; 12.454 ; Rise       ; clk             ;
;  readData2[13] ; clk        ; 12.618 ; 12.618 ; Rise       ; clk             ;
;  readData2[14] ; clk        ; 10.967 ; 10.967 ; Rise       ; clk             ;
;  readData2[15] ; clk        ; 11.982 ; 11.982 ; Rise       ; clk             ;
;  readData2[16] ; clk        ; 11.230 ; 11.230 ; Rise       ; clk             ;
;  readData2[17] ; clk        ; 12.699 ; 12.699 ; Rise       ; clk             ;
;  readData2[18] ; clk        ; 10.855 ; 10.855 ; Rise       ; clk             ;
;  readData2[19] ; clk        ; 11.423 ; 11.423 ; Rise       ; clk             ;
;  readData2[20] ; clk        ; 12.509 ; 12.509 ; Rise       ; clk             ;
;  readData2[21] ; clk        ; 11.248 ; 11.248 ; Rise       ; clk             ;
;  readData2[22] ; clk        ; 11.630 ; 11.630 ; Rise       ; clk             ;
;  readData2[23] ; clk        ; 11.360 ; 11.360 ; Rise       ; clk             ;
;  readData2[24] ; clk        ; 12.443 ; 12.443 ; Rise       ; clk             ;
;  readData2[25] ; clk        ; 12.119 ; 12.119 ; Rise       ; clk             ;
;  readData2[26] ; clk        ; 12.366 ; 12.366 ; Rise       ; clk             ;
;  readData2[27] ; clk        ; 11.153 ; 11.153 ; Rise       ; clk             ;
;  readData2[28] ; clk        ; 12.465 ; 12.465 ; Rise       ; clk             ;
;  readData2[29] ; clk        ; 12.410 ; 12.410 ; Rise       ; clk             ;
;  readData2[30] ; clk        ; 11.901 ; 11.901 ; Rise       ; clk             ;
;  readData2[31] ; clk        ; 11.028 ; 11.028 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -1.460 ; -93.440       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 2.321 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.627 ; -489.480              ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg0  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg1  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg3  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a23~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a24~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a25~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a26~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a27~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a28~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a29~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a30~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a31~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg0  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg1  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg3  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a23~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a24~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a25~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a26~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a27~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a28~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a29~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a30~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a31~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                           ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.321 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg0  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg1  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg3  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a23~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a24~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a25~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a26~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a27~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a28~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a29~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a30~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a31~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg0  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg1  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg3  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a23~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a24~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a25~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a26~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a27~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a28~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a29~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a30~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ; altsyncram:RAM_rtl_1|altsyncram_sng1:auto_generated|ram_block1a31~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:RAM_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; readRegister1[*]  ; clk        ; 2.028  ; 2.028  ; Rise       ; clk             ;
;  readRegister1[0] ; clk        ; 1.952  ; 1.952  ; Rise       ; clk             ;
;  readRegister1[1] ; clk        ; 2.026  ; 2.026  ; Rise       ; clk             ;
;  readRegister1[2] ; clk        ; 2.028  ; 2.028  ; Rise       ; clk             ;
;  readRegister1[3] ; clk        ; 2.023  ; 2.023  ; Rise       ; clk             ;
;  readRegister1[4] ; clk        ; 2.027  ; 2.027  ; Rise       ; clk             ;
; readRegister2[*]  ; clk        ; 2.203  ; 2.203  ; Rise       ; clk             ;
;  readRegister2[0] ; clk        ; 2.001  ; 2.001  ; Rise       ; clk             ;
;  readRegister2[1] ; clk        ; 1.987  ; 1.987  ; Rise       ; clk             ;
;  readRegister2[2] ; clk        ; 1.739  ; 1.739  ; Rise       ; clk             ;
;  readRegister2[3] ; clk        ; 2.088  ; 2.088  ; Rise       ; clk             ;
;  readRegister2[4] ; clk        ; 2.203  ; 2.203  ; Rise       ; clk             ;
; regWrite          ; clk        ; -0.073 ; -0.073 ; Rise       ; clk             ;
; writeData[*]      ; clk        ; 2.128  ; 2.128  ; Rise       ; clk             ;
;  writeData[0]     ; clk        ; -0.201 ; -0.201 ; Rise       ; clk             ;
;  writeData[1]     ; clk        ; 2.030  ; 2.030  ; Rise       ; clk             ;
;  writeData[2]     ; clk        ; 1.780  ; 1.780  ; Rise       ; clk             ;
;  writeData[3]     ; clk        ; 1.928  ; 1.928  ; Rise       ; clk             ;
;  writeData[4]     ; clk        ; 1.930  ; 1.930  ; Rise       ; clk             ;
;  writeData[5]     ; clk        ; 1.775  ; 1.775  ; Rise       ; clk             ;
;  writeData[6]     ; clk        ; 1.625  ; 1.625  ; Rise       ; clk             ;
;  writeData[7]     ; clk        ; 1.630  ; 1.630  ; Rise       ; clk             ;
;  writeData[8]     ; clk        ; 1.952  ; 1.952  ; Rise       ; clk             ;
;  writeData[9]     ; clk        ; 1.548  ; 1.548  ; Rise       ; clk             ;
;  writeData[10]    ; clk        ; 2.128  ; 2.128  ; Rise       ; clk             ;
;  writeData[11]    ; clk        ; 2.080  ; 2.080  ; Rise       ; clk             ;
;  writeData[12]    ; clk        ; 2.079  ; 2.079  ; Rise       ; clk             ;
;  writeData[13]    ; clk        ; 1.943  ; 1.943  ; Rise       ; clk             ;
;  writeData[14]    ; clk        ; 2.125  ; 2.125  ; Rise       ; clk             ;
;  writeData[15]    ; clk        ; 1.874  ; 1.874  ; Rise       ; clk             ;
;  writeData[16]    ; clk        ; 1.648  ; 1.648  ; Rise       ; clk             ;
;  writeData[17]    ; clk        ; 1.703  ; 1.703  ; Rise       ; clk             ;
;  writeData[18]    ; clk        ; 2.034  ; 2.034  ; Rise       ; clk             ;
;  writeData[19]    ; clk        ; 2.084  ; 2.084  ; Rise       ; clk             ;
;  writeData[20]    ; clk        ; 2.109  ; 2.109  ; Rise       ; clk             ;
;  writeData[21]    ; clk        ; 1.914  ; 1.914  ; Rise       ; clk             ;
;  writeData[22]    ; clk        ; 1.685  ; 1.685  ; Rise       ; clk             ;
;  writeData[23]    ; clk        ; 2.074  ; 2.074  ; Rise       ; clk             ;
;  writeData[24]    ; clk        ; 1.677  ; 1.677  ; Rise       ; clk             ;
;  writeData[25]    ; clk        ; 1.638  ; 1.638  ; Rise       ; clk             ;
;  writeData[26]    ; clk        ; 2.050  ; 2.050  ; Rise       ; clk             ;
;  writeData[27]    ; clk        ; 1.961  ; 1.961  ; Rise       ; clk             ;
;  writeData[28]    ; clk        ; 2.030  ; 2.030  ; Rise       ; clk             ;
;  writeData[29]    ; clk        ; 1.899  ; 1.899  ; Rise       ; clk             ;
;  writeData[30]    ; clk        ; 1.878  ; 1.878  ; Rise       ; clk             ;
;  writeData[31]    ; clk        ; 1.653  ; 1.653  ; Rise       ; clk             ;
; writeRegister[*]  ; clk        ; 2.020  ; 2.020  ; Rise       ; clk             ;
;  writeRegister[0] ; clk        ; 1.900  ; 1.900  ; Rise       ; clk             ;
;  writeRegister[1] ; clk        ; 2.020  ; 2.020  ; Rise       ; clk             ;
;  writeRegister[2] ; clk        ; 1.793  ; 1.793  ; Rise       ; clk             ;
;  writeRegister[3] ; clk        ; 1.934  ; 1.934  ; Rise       ; clk             ;
;  writeRegister[4] ; clk        ; 1.932  ; 1.932  ; Rise       ; clk             ;
+-------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Hold Times                                                                      ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; readRegister1[*]  ; clk        ; -1.813 ; -1.813 ; Rise       ; clk             ;
;  readRegister1[0] ; clk        ; -1.813 ; -1.813 ; Rise       ; clk             ;
;  readRegister1[1] ; clk        ; -1.887 ; -1.887 ; Rise       ; clk             ;
;  readRegister1[2] ; clk        ; -1.889 ; -1.889 ; Rise       ; clk             ;
;  readRegister1[3] ; clk        ; -1.884 ; -1.884 ; Rise       ; clk             ;
;  readRegister1[4] ; clk        ; -1.888 ; -1.888 ; Rise       ; clk             ;
; readRegister2[*]  ; clk        ; -1.600 ; -1.600 ; Rise       ; clk             ;
;  readRegister2[0] ; clk        ; -1.862 ; -1.862 ; Rise       ; clk             ;
;  readRegister2[1] ; clk        ; -1.848 ; -1.848 ; Rise       ; clk             ;
;  readRegister2[2] ; clk        ; -1.600 ; -1.600 ; Rise       ; clk             ;
;  readRegister2[3] ; clk        ; -1.949 ; -1.949 ; Rise       ; clk             ;
;  readRegister2[4] ; clk        ; -2.064 ; -2.064 ; Rise       ; clk             ;
; regWrite          ; clk        ; 0.221  ; 0.221  ; Rise       ; clk             ;
; writeData[*]      ; clk        ; 0.348  ; 0.348  ; Rise       ; clk             ;
;  writeData[0]     ; clk        ; 0.348  ; 0.348  ; Rise       ; clk             ;
;  writeData[1]     ; clk        ; -1.796 ; -1.796 ; Rise       ; clk             ;
;  writeData[2]     ; clk        ; -1.630 ; -1.630 ; Rise       ; clk             ;
;  writeData[3]     ; clk        ; -1.760 ; -1.760 ; Rise       ; clk             ;
;  writeData[4]     ; clk        ; -1.779 ; -1.779 ; Rise       ; clk             ;
;  writeData[5]     ; clk        ; -1.617 ; -1.617 ; Rise       ; clk             ;
;  writeData[6]     ; clk        ; -1.484 ; -1.484 ; Rise       ; clk             ;
;  writeData[7]     ; clk        ; -1.480 ; -1.480 ; Rise       ; clk             ;
;  writeData[8]     ; clk        ; -1.726 ; -1.726 ; Rise       ; clk             ;
;  writeData[9]     ; clk        ; -1.399 ; -1.399 ; Rise       ; clk             ;
;  writeData[10]    ; clk        ; -1.772 ; -1.772 ; Rise       ; clk             ;
;  writeData[11]    ; clk        ; -1.926 ; -1.926 ; Rise       ; clk             ;
;  writeData[12]    ; clk        ; -1.924 ; -1.924 ; Rise       ; clk             ;
;  writeData[13]    ; clk        ; -1.800 ; -1.800 ; Rise       ; clk             ;
;  writeData[14]    ; clk        ; -1.856 ; -1.856 ; Rise       ; clk             ;
;  writeData[15]    ; clk        ; -1.626 ; -1.626 ; Rise       ; clk             ;
;  writeData[16]    ; clk        ; -1.509 ; -1.509 ; Rise       ; clk             ;
;  writeData[17]    ; clk        ; -1.533 ; -1.533 ; Rise       ; clk             ;
;  writeData[18]    ; clk        ; -1.745 ; -1.745 ; Rise       ; clk             ;
;  writeData[19]    ; clk        ; -1.925 ; -1.925 ; Rise       ; clk             ;
;  writeData[20]    ; clk        ; -1.851 ; -1.851 ; Rise       ; clk             ;
;  writeData[21]    ; clk        ; -1.769 ; -1.769 ; Rise       ; clk             ;
;  writeData[22]    ; clk        ; -1.526 ; -1.526 ; Rise       ; clk             ;
;  writeData[23]    ; clk        ; -1.712 ; -1.712 ; Rise       ; clk             ;
;  writeData[24]    ; clk        ; -1.521 ; -1.521 ; Rise       ; clk             ;
;  writeData[25]    ; clk        ; -1.486 ; -1.486 ; Rise       ; clk             ;
;  writeData[26]    ; clk        ; -1.782 ; -1.782 ; Rise       ; clk             ;
;  writeData[27]    ; clk        ; -1.808 ; -1.808 ; Rise       ; clk             ;
;  writeData[28]    ; clk        ; -1.757 ; -1.757 ; Rise       ; clk             ;
;  writeData[29]    ; clk        ; -1.757 ; -1.757 ; Rise       ; clk             ;
;  writeData[30]    ; clk        ; -1.633 ; -1.633 ; Rise       ; clk             ;
;  writeData[31]    ; clk        ; -1.508 ; -1.508 ; Rise       ; clk             ;
; writeRegister[*]  ; clk        ; -1.639 ; -1.639 ; Rise       ; clk             ;
;  writeRegister[0] ; clk        ; -1.651 ; -1.651 ; Rise       ; clk             ;
;  writeRegister[1] ; clk        ; -1.771 ; -1.771 ; Rise       ; clk             ;
;  writeRegister[2] ; clk        ; -1.639 ; -1.639 ; Rise       ; clk             ;
;  writeRegister[3] ; clk        ; -1.783 ; -1.783 ; Rise       ; clk             ;
;  writeRegister[4] ; clk        ; -1.787 ; -1.787 ; Rise       ; clk             ;
+-------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; readData1[*]   ; clk        ; 6.483 ; 6.483 ; Rise       ; clk             ;
;  readData1[0]  ; clk        ; 5.800 ; 5.800 ; Rise       ; clk             ;
;  readData1[1]  ; clk        ; 5.925 ; 5.925 ; Rise       ; clk             ;
;  readData1[2]  ; clk        ; 6.450 ; 6.450 ; Rise       ; clk             ;
;  readData1[3]  ; clk        ; 6.310 ; 6.310 ; Rise       ; clk             ;
;  readData1[4]  ; clk        ; 6.082 ; 6.082 ; Rise       ; clk             ;
;  readData1[5]  ; clk        ; 6.262 ; 6.262 ; Rise       ; clk             ;
;  readData1[6]  ; clk        ; 6.012 ; 6.012 ; Rise       ; clk             ;
;  readData1[7]  ; clk        ; 6.451 ; 6.451 ; Rise       ; clk             ;
;  readData1[8]  ; clk        ; 6.122 ; 6.122 ; Rise       ; clk             ;
;  readData1[9]  ; clk        ; 6.320 ; 6.320 ; Rise       ; clk             ;
;  readData1[10] ; clk        ; 6.033 ; 6.033 ; Rise       ; clk             ;
;  readData1[11] ; clk        ; 5.926 ; 5.926 ; Rise       ; clk             ;
;  readData1[12] ; clk        ; 6.004 ; 6.004 ; Rise       ; clk             ;
;  readData1[13] ; clk        ; 6.179 ; 6.179 ; Rise       ; clk             ;
;  readData1[14] ; clk        ; 6.122 ; 6.122 ; Rise       ; clk             ;
;  readData1[15] ; clk        ; 5.703 ; 5.703 ; Rise       ; clk             ;
;  readData1[16] ; clk        ; 5.837 ; 5.837 ; Rise       ; clk             ;
;  readData1[17] ; clk        ; 6.441 ; 6.441 ; Rise       ; clk             ;
;  readData1[18] ; clk        ; 6.027 ; 6.027 ; Rise       ; clk             ;
;  readData1[19] ; clk        ; 6.443 ; 6.443 ; Rise       ; clk             ;
;  readData1[20] ; clk        ; 6.250 ; 6.250 ; Rise       ; clk             ;
;  readData1[21] ; clk        ; 6.133 ; 6.133 ; Rise       ; clk             ;
;  readData1[22] ; clk        ; 6.096 ; 6.096 ; Rise       ; clk             ;
;  readData1[23] ; clk        ; 5.950 ; 5.950 ; Rise       ; clk             ;
;  readData1[24] ; clk        ; 5.714 ; 5.714 ; Rise       ; clk             ;
;  readData1[25] ; clk        ; 6.435 ; 6.435 ; Rise       ; clk             ;
;  readData1[26] ; clk        ; 5.801 ; 5.801 ; Rise       ; clk             ;
;  readData1[27] ; clk        ; 5.892 ; 5.892 ; Rise       ; clk             ;
;  readData1[28] ; clk        ; 5.820 ; 5.820 ; Rise       ; clk             ;
;  readData1[29] ; clk        ; 6.126 ; 6.126 ; Rise       ; clk             ;
;  readData1[30] ; clk        ; 6.189 ; 6.189 ; Rise       ; clk             ;
;  readData1[31] ; clk        ; 6.483 ; 6.483 ; Rise       ; clk             ;
; readData2[*]   ; clk        ; 6.709 ; 6.709 ; Rise       ; clk             ;
;  readData2[0]  ; clk        ; 5.833 ; 5.833 ; Rise       ; clk             ;
;  readData2[1]  ; clk        ; 6.493 ; 6.493 ; Rise       ; clk             ;
;  readData2[2]  ; clk        ; 6.336 ; 6.336 ; Rise       ; clk             ;
;  readData2[3]  ; clk        ; 6.594 ; 6.594 ; Rise       ; clk             ;
;  readData2[4]  ; clk        ; 6.473 ; 6.473 ; Rise       ; clk             ;
;  readData2[5]  ; clk        ; 5.910 ; 5.910 ; Rise       ; clk             ;
;  readData2[6]  ; clk        ; 5.932 ; 5.932 ; Rise       ; clk             ;
;  readData2[7]  ; clk        ; 6.581 ; 6.581 ; Rise       ; clk             ;
;  readData2[8]  ; clk        ; 6.554 ; 6.554 ; Rise       ; clk             ;
;  readData2[9]  ; clk        ; 6.072 ; 6.072 ; Rise       ; clk             ;
;  readData2[10] ; clk        ; 6.612 ; 6.612 ; Rise       ; clk             ;
;  readData2[11] ; clk        ; 6.069 ; 6.069 ; Rise       ; clk             ;
;  readData2[12] ; clk        ; 6.632 ; 6.632 ; Rise       ; clk             ;
;  readData2[13] ; clk        ; 6.652 ; 6.652 ; Rise       ; clk             ;
;  readData2[14] ; clk        ; 5.928 ; 5.928 ; Rise       ; clk             ;
;  readData2[15] ; clk        ; 6.354 ; 6.354 ; Rise       ; clk             ;
;  readData2[16] ; clk        ; 6.007 ; 6.007 ; Rise       ; clk             ;
;  readData2[17] ; clk        ; 6.709 ; 6.709 ; Rise       ; clk             ;
;  readData2[18] ; clk        ; 5.927 ; 5.927 ; Rise       ; clk             ;
;  readData2[19] ; clk        ; 6.189 ; 6.189 ; Rise       ; clk             ;
;  readData2[20] ; clk        ; 6.544 ; 6.544 ; Rise       ; clk             ;
;  readData2[21] ; clk        ; 6.050 ; 6.050 ; Rise       ; clk             ;
;  readData2[22] ; clk        ; 6.244 ; 6.244 ; Rise       ; clk             ;
;  readData2[23] ; clk        ; 6.068 ; 6.068 ; Rise       ; clk             ;
;  readData2[24] ; clk        ; 6.626 ; 6.626 ; Rise       ; clk             ;
;  readData2[25] ; clk        ; 6.493 ; 6.493 ; Rise       ; clk             ;
;  readData2[26] ; clk        ; 6.573 ; 6.573 ; Rise       ; clk             ;
;  readData2[27] ; clk        ; 6.055 ; 6.055 ; Rise       ; clk             ;
;  readData2[28] ; clk        ; 6.642 ; 6.642 ; Rise       ; clk             ;
;  readData2[29] ; clk        ; 6.600 ; 6.600 ; Rise       ; clk             ;
;  readData2[30] ; clk        ; 6.361 ; 6.361 ; Rise       ; clk             ;
;  readData2[31] ; clk        ; 5.984 ; 5.984 ; Rise       ; clk             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; readData1[*]   ; clk        ; 5.703 ; 5.703 ; Rise       ; clk             ;
;  readData1[0]  ; clk        ; 5.800 ; 5.800 ; Rise       ; clk             ;
;  readData1[1]  ; clk        ; 5.925 ; 5.925 ; Rise       ; clk             ;
;  readData1[2]  ; clk        ; 6.450 ; 6.450 ; Rise       ; clk             ;
;  readData1[3]  ; clk        ; 6.310 ; 6.310 ; Rise       ; clk             ;
;  readData1[4]  ; clk        ; 6.082 ; 6.082 ; Rise       ; clk             ;
;  readData1[5]  ; clk        ; 6.262 ; 6.262 ; Rise       ; clk             ;
;  readData1[6]  ; clk        ; 6.012 ; 6.012 ; Rise       ; clk             ;
;  readData1[7]  ; clk        ; 6.451 ; 6.451 ; Rise       ; clk             ;
;  readData1[8]  ; clk        ; 6.122 ; 6.122 ; Rise       ; clk             ;
;  readData1[9]  ; clk        ; 6.320 ; 6.320 ; Rise       ; clk             ;
;  readData1[10] ; clk        ; 6.033 ; 6.033 ; Rise       ; clk             ;
;  readData1[11] ; clk        ; 5.926 ; 5.926 ; Rise       ; clk             ;
;  readData1[12] ; clk        ; 6.004 ; 6.004 ; Rise       ; clk             ;
;  readData1[13] ; clk        ; 6.179 ; 6.179 ; Rise       ; clk             ;
;  readData1[14] ; clk        ; 6.122 ; 6.122 ; Rise       ; clk             ;
;  readData1[15] ; clk        ; 5.703 ; 5.703 ; Rise       ; clk             ;
;  readData1[16] ; clk        ; 5.837 ; 5.837 ; Rise       ; clk             ;
;  readData1[17] ; clk        ; 6.441 ; 6.441 ; Rise       ; clk             ;
;  readData1[18] ; clk        ; 6.027 ; 6.027 ; Rise       ; clk             ;
;  readData1[19] ; clk        ; 6.443 ; 6.443 ; Rise       ; clk             ;
;  readData1[20] ; clk        ; 6.250 ; 6.250 ; Rise       ; clk             ;
;  readData1[21] ; clk        ; 6.133 ; 6.133 ; Rise       ; clk             ;
;  readData1[22] ; clk        ; 6.096 ; 6.096 ; Rise       ; clk             ;
;  readData1[23] ; clk        ; 5.950 ; 5.950 ; Rise       ; clk             ;
;  readData1[24] ; clk        ; 5.714 ; 5.714 ; Rise       ; clk             ;
;  readData1[25] ; clk        ; 6.435 ; 6.435 ; Rise       ; clk             ;
;  readData1[26] ; clk        ; 5.801 ; 5.801 ; Rise       ; clk             ;
;  readData1[27] ; clk        ; 5.892 ; 5.892 ; Rise       ; clk             ;
;  readData1[28] ; clk        ; 5.820 ; 5.820 ; Rise       ; clk             ;
;  readData1[29] ; clk        ; 6.126 ; 6.126 ; Rise       ; clk             ;
;  readData1[30] ; clk        ; 6.189 ; 6.189 ; Rise       ; clk             ;
;  readData1[31] ; clk        ; 6.483 ; 6.483 ; Rise       ; clk             ;
; readData2[*]   ; clk        ; 5.833 ; 5.833 ; Rise       ; clk             ;
;  readData2[0]  ; clk        ; 5.833 ; 5.833 ; Rise       ; clk             ;
;  readData2[1]  ; clk        ; 6.493 ; 6.493 ; Rise       ; clk             ;
;  readData2[2]  ; clk        ; 6.336 ; 6.336 ; Rise       ; clk             ;
;  readData2[3]  ; clk        ; 6.594 ; 6.594 ; Rise       ; clk             ;
;  readData2[4]  ; clk        ; 6.473 ; 6.473 ; Rise       ; clk             ;
;  readData2[5]  ; clk        ; 5.910 ; 5.910 ; Rise       ; clk             ;
;  readData2[6]  ; clk        ; 5.932 ; 5.932 ; Rise       ; clk             ;
;  readData2[7]  ; clk        ; 6.581 ; 6.581 ; Rise       ; clk             ;
;  readData2[8]  ; clk        ; 6.554 ; 6.554 ; Rise       ; clk             ;
;  readData2[9]  ; clk        ; 6.072 ; 6.072 ; Rise       ; clk             ;
;  readData2[10] ; clk        ; 6.612 ; 6.612 ; Rise       ; clk             ;
;  readData2[11] ; clk        ; 6.069 ; 6.069 ; Rise       ; clk             ;
;  readData2[12] ; clk        ; 6.632 ; 6.632 ; Rise       ; clk             ;
;  readData2[13] ; clk        ; 6.652 ; 6.652 ; Rise       ; clk             ;
;  readData2[14] ; clk        ; 5.928 ; 5.928 ; Rise       ; clk             ;
;  readData2[15] ; clk        ; 6.354 ; 6.354 ; Rise       ; clk             ;
;  readData2[16] ; clk        ; 6.007 ; 6.007 ; Rise       ; clk             ;
;  readData2[17] ; clk        ; 6.709 ; 6.709 ; Rise       ; clk             ;
;  readData2[18] ; clk        ; 5.927 ; 5.927 ; Rise       ; clk             ;
;  readData2[19] ; clk        ; 6.189 ; 6.189 ; Rise       ; clk             ;
;  readData2[20] ; clk        ; 6.544 ; 6.544 ; Rise       ; clk             ;
;  readData2[21] ; clk        ; 6.050 ; 6.050 ; Rise       ; clk             ;
;  readData2[22] ; clk        ; 6.244 ; 6.244 ; Rise       ; clk             ;
;  readData2[23] ; clk        ; 6.068 ; 6.068 ; Rise       ; clk             ;
;  readData2[24] ; clk        ; 6.626 ; 6.626 ; Rise       ; clk             ;
;  readData2[25] ; clk        ; 6.493 ; 6.493 ; Rise       ; clk             ;
;  readData2[26] ; clk        ; 6.573 ; 6.573 ; Rise       ; clk             ;
;  readData2[27] ; clk        ; 6.055 ; 6.055 ; Rise       ; clk             ;
;  readData2[28] ; clk        ; 6.642 ; 6.642 ; Rise       ; clk             ;
;  readData2[29] ; clk        ; 6.600 ; 6.600 ; Rise       ; clk             ;
;  readData2[30] ; clk        ; 6.361 ; 6.361 ; Rise       ; clk             ;
;  readData2[31] ; clk        ; 5.984 ; 5.984 ; Rise       ; clk             ;
+----------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.076   ; 2.321 ; N/A      ; N/A     ; -2.064              ;
;  clk             ; -2.076   ; 2.321 ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS  ; -132.864 ; 0.0   ; 0.0      ; 0.0     ; -620.831            ;
;  clk             ; -132.864 ; 0.000 ; N/A      ; N/A     ; -620.831            ;
+------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------+
; Setup Times                                                                   ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; readRegister1[*]  ; clk        ; 4.586 ; 4.586 ; Rise       ; clk             ;
;  readRegister1[0] ; clk        ; 4.337 ; 4.337 ; Rise       ; clk             ;
;  readRegister1[1] ; clk        ; 4.557 ; 4.557 ; Rise       ; clk             ;
;  readRegister1[2] ; clk        ; 4.586 ; 4.586 ; Rise       ; clk             ;
;  readRegister1[3] ; clk        ; 4.445 ; 4.445 ; Rise       ; clk             ;
;  readRegister1[4] ; clk        ; 4.453 ; 4.453 ; Rise       ; clk             ;
; readRegister2[*]  ; clk        ; 4.835 ; 4.835 ; Rise       ; clk             ;
;  readRegister2[0] ; clk        ; 4.425 ; 4.425 ; Rise       ; clk             ;
;  readRegister2[1] ; clk        ; 4.403 ; 4.403 ; Rise       ; clk             ;
;  readRegister2[2] ; clk        ; 3.809 ; 3.809 ; Rise       ; clk             ;
;  readRegister2[3] ; clk        ; 4.682 ; 4.682 ; Rise       ; clk             ;
;  readRegister2[4] ; clk        ; 4.835 ; 4.835 ; Rise       ; clk             ;
; regWrite          ; clk        ; 0.960 ; 0.960 ; Rise       ; clk             ;
; writeData[*]      ; clk        ; 4.984 ; 4.984 ; Rise       ; clk             ;
;  writeData[0]     ; clk        ; 0.695 ; 0.695 ; Rise       ; clk             ;
;  writeData[1]     ; clk        ; 4.628 ; 4.628 ; Rise       ; clk             ;
;  writeData[2]     ; clk        ; 4.056 ; 4.056 ; Rise       ; clk             ;
;  writeData[3]     ; clk        ; 4.336 ; 4.336 ; Rise       ; clk             ;
;  writeData[4]     ; clk        ; 4.354 ; 4.354 ; Rise       ; clk             ;
;  writeData[5]     ; clk        ; 4.053 ; 4.053 ; Rise       ; clk             ;
;  writeData[6]     ; clk        ; 3.723 ; 3.723 ; Rise       ; clk             ;
;  writeData[7]     ; clk        ; 3.723 ; 3.723 ; Rise       ; clk             ;
;  writeData[8]     ; clk        ; 4.464 ; 4.464 ; Rise       ; clk             ;
;  writeData[9]     ; clk        ; 3.462 ; 3.462 ; Rise       ; clk             ;
;  writeData[10]    ; clk        ; 4.984 ; 4.984 ; Rise       ; clk             ;
;  writeData[11]    ; clk        ; 4.712 ; 4.712 ; Rise       ; clk             ;
;  writeData[12]    ; clk        ; 4.722 ; 4.722 ; Rise       ; clk             ;
;  writeData[13]    ; clk        ; 4.364 ; 4.364 ; Rise       ; clk             ;
;  writeData[14]    ; clk        ; 4.790 ; 4.790 ; Rise       ; clk             ;
;  writeData[15]    ; clk        ; 4.337 ; 4.337 ; Rise       ; clk             ;
;  writeData[16]    ; clk        ; 3.754 ; 3.754 ; Rise       ; clk             ;
;  writeData[17]    ; clk        ; 3.829 ; 3.829 ; Rise       ; clk             ;
;  writeData[18]    ; clk        ; 4.626 ; 4.626 ; Rise       ; clk             ;
;  writeData[19]    ; clk        ; 4.711 ; 4.711 ; Rise       ; clk             ;
;  writeData[20]    ; clk        ; 4.735 ; 4.735 ; Rise       ; clk             ;
;  writeData[21]    ; clk        ; 4.316 ; 4.316 ; Rise       ; clk             ;
;  writeData[22]    ; clk        ; 3.808 ; 3.808 ; Rise       ; clk             ;
;  writeData[23]    ; clk        ; 4.900 ; 4.900 ; Rise       ; clk             ;
;  writeData[24]    ; clk        ; 3.802 ; 3.802 ; Rise       ; clk             ;
;  writeData[25]    ; clk        ; 3.738 ; 3.738 ; Rise       ; clk             ;
;  writeData[26]    ; clk        ; 4.646 ; 4.646 ; Rise       ; clk             ;
;  writeData[27]    ; clk        ; 4.383 ; 4.383 ; Rise       ; clk             ;
;  writeData[28]    ; clk        ; 4.625 ; 4.625 ; Rise       ; clk             ;
;  writeData[29]    ; clk        ; 4.309 ; 4.309 ; Rise       ; clk             ;
;  writeData[30]    ; clk        ; 4.342 ; 4.342 ; Rise       ; clk             ;
;  writeData[31]    ; clk        ; 3.761 ; 3.761 ; Rise       ; clk             ;
; writeRegister[*]  ; clk        ; 4.685 ; 4.685 ; Rise       ; clk             ;
;  writeRegister[0] ; clk        ; 4.381 ; 4.381 ; Rise       ; clk             ;
;  writeRegister[1] ; clk        ; 4.685 ; 4.685 ; Rise       ; clk             ;
;  writeRegister[2] ; clk        ; 4.079 ; 4.079 ; Rise       ; clk             ;
;  writeRegister[3] ; clk        ; 4.347 ; 4.347 ; Rise       ; clk             ;
;  writeRegister[4] ; clk        ; 4.352 ; 4.352 ; Rise       ; clk             ;
+-------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Hold Times                                                                      ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; readRegister1[*]  ; clk        ; -1.813 ; -1.813 ; Rise       ; clk             ;
;  readRegister1[0] ; clk        ; -1.813 ; -1.813 ; Rise       ; clk             ;
;  readRegister1[1] ; clk        ; -1.887 ; -1.887 ; Rise       ; clk             ;
;  readRegister1[2] ; clk        ; -1.889 ; -1.889 ; Rise       ; clk             ;
;  readRegister1[3] ; clk        ; -1.884 ; -1.884 ; Rise       ; clk             ;
;  readRegister1[4] ; clk        ; -1.888 ; -1.888 ; Rise       ; clk             ;
; readRegister2[*]  ; clk        ; -1.600 ; -1.600 ; Rise       ; clk             ;
;  readRegister2[0] ; clk        ; -1.862 ; -1.862 ; Rise       ; clk             ;
;  readRegister2[1] ; clk        ; -1.848 ; -1.848 ; Rise       ; clk             ;
;  readRegister2[2] ; clk        ; -1.600 ; -1.600 ; Rise       ; clk             ;
;  readRegister2[3] ; clk        ; -1.949 ; -1.949 ; Rise       ; clk             ;
;  readRegister2[4] ; clk        ; -2.064 ; -2.064 ; Rise       ; clk             ;
; regWrite          ; clk        ; 0.221  ; 0.221  ; Rise       ; clk             ;
; writeData[*]      ; clk        ; 0.348  ; 0.348  ; Rise       ; clk             ;
;  writeData[0]     ; clk        ; 0.348  ; 0.348  ; Rise       ; clk             ;
;  writeData[1]     ; clk        ; -1.796 ; -1.796 ; Rise       ; clk             ;
;  writeData[2]     ; clk        ; -1.630 ; -1.630 ; Rise       ; clk             ;
;  writeData[3]     ; clk        ; -1.760 ; -1.760 ; Rise       ; clk             ;
;  writeData[4]     ; clk        ; -1.779 ; -1.779 ; Rise       ; clk             ;
;  writeData[5]     ; clk        ; -1.617 ; -1.617 ; Rise       ; clk             ;
;  writeData[6]     ; clk        ; -1.484 ; -1.484 ; Rise       ; clk             ;
;  writeData[7]     ; clk        ; -1.480 ; -1.480 ; Rise       ; clk             ;
;  writeData[8]     ; clk        ; -1.726 ; -1.726 ; Rise       ; clk             ;
;  writeData[9]     ; clk        ; -1.399 ; -1.399 ; Rise       ; clk             ;
;  writeData[10]    ; clk        ; -1.772 ; -1.772 ; Rise       ; clk             ;
;  writeData[11]    ; clk        ; -1.926 ; -1.926 ; Rise       ; clk             ;
;  writeData[12]    ; clk        ; -1.924 ; -1.924 ; Rise       ; clk             ;
;  writeData[13]    ; clk        ; -1.800 ; -1.800 ; Rise       ; clk             ;
;  writeData[14]    ; clk        ; -1.856 ; -1.856 ; Rise       ; clk             ;
;  writeData[15]    ; clk        ; -1.626 ; -1.626 ; Rise       ; clk             ;
;  writeData[16]    ; clk        ; -1.509 ; -1.509 ; Rise       ; clk             ;
;  writeData[17]    ; clk        ; -1.533 ; -1.533 ; Rise       ; clk             ;
;  writeData[18]    ; clk        ; -1.745 ; -1.745 ; Rise       ; clk             ;
;  writeData[19]    ; clk        ; -1.925 ; -1.925 ; Rise       ; clk             ;
;  writeData[20]    ; clk        ; -1.851 ; -1.851 ; Rise       ; clk             ;
;  writeData[21]    ; clk        ; -1.769 ; -1.769 ; Rise       ; clk             ;
;  writeData[22]    ; clk        ; -1.526 ; -1.526 ; Rise       ; clk             ;
;  writeData[23]    ; clk        ; -1.712 ; -1.712 ; Rise       ; clk             ;
;  writeData[24]    ; clk        ; -1.521 ; -1.521 ; Rise       ; clk             ;
;  writeData[25]    ; clk        ; -1.486 ; -1.486 ; Rise       ; clk             ;
;  writeData[26]    ; clk        ; -1.782 ; -1.782 ; Rise       ; clk             ;
;  writeData[27]    ; clk        ; -1.808 ; -1.808 ; Rise       ; clk             ;
;  writeData[28]    ; clk        ; -1.757 ; -1.757 ; Rise       ; clk             ;
;  writeData[29]    ; clk        ; -1.757 ; -1.757 ; Rise       ; clk             ;
;  writeData[30]    ; clk        ; -1.633 ; -1.633 ; Rise       ; clk             ;
;  writeData[31]    ; clk        ; -1.508 ; -1.508 ; Rise       ; clk             ;
; writeRegister[*]  ; clk        ; -1.639 ; -1.639 ; Rise       ; clk             ;
;  writeRegister[0] ; clk        ; -1.651 ; -1.651 ; Rise       ; clk             ;
;  writeRegister[1] ; clk        ; -1.771 ; -1.771 ; Rise       ; clk             ;
;  writeRegister[2] ; clk        ; -1.639 ; -1.639 ; Rise       ; clk             ;
;  writeRegister[3] ; clk        ; -1.783 ; -1.783 ; Rise       ; clk             ;
;  writeRegister[4] ; clk        ; -1.787 ; -1.787 ; Rise       ; clk             ;
+-------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; readData1[*]   ; clk        ; 12.384 ; 12.384 ; Rise       ; clk             ;
;  readData1[0]  ; clk        ; 10.536 ; 10.536 ; Rise       ; clk             ;
;  readData1[1]  ; clk        ; 10.830 ; 10.830 ; Rise       ; clk             ;
;  readData1[2]  ; clk        ; 12.231 ; 12.231 ; Rise       ; clk             ;
;  readData1[3]  ; clk        ; 11.913 ; 11.913 ; Rise       ; clk             ;
;  readData1[4]  ; clk        ; 11.273 ; 11.273 ; Rise       ; clk             ;
;  readData1[5]  ; clk        ; 11.633 ; 11.633 ; Rise       ; clk             ;
;  readData1[6]  ; clk        ; 11.104 ; 11.104 ; Rise       ; clk             ;
;  readData1[7]  ; clk        ; 12.384 ; 12.384 ; Rise       ; clk             ;
;  readData1[8]  ; clk        ; 11.370 ; 11.370 ; Rise       ; clk             ;
;  readData1[9]  ; clk        ; 11.929 ; 11.929 ; Rise       ; clk             ;
;  readData1[10] ; clk        ; 11.116 ; 11.116 ; Rise       ; clk             ;
;  readData1[11] ; clk        ; 10.836 ; 10.836 ; Rise       ; clk             ;
;  readData1[12] ; clk        ; 11.232 ; 11.232 ; Rise       ; clk             ;
;  readData1[13] ; clk        ; 11.489 ; 11.489 ; Rise       ; clk             ;
;  readData1[14] ; clk        ; 11.367 ; 11.367 ; Rise       ; clk             ;
;  readData1[15] ; clk        ; 10.266 ; 10.266 ; Rise       ; clk             ;
;  readData1[16] ; clk        ; 10.588 ; 10.588 ; Rise       ; clk             ;
;  readData1[17] ; clk        ; 12.211 ; 12.211 ; Rise       ; clk             ;
;  readData1[18] ; clk        ; 11.115 ; 11.115 ; Rise       ; clk             ;
;  readData1[19] ; clk        ; 12.231 ; 12.231 ; Rise       ; clk             ;
;  readData1[20] ; clk        ; 11.686 ; 11.686 ; Rise       ; clk             ;
;  readData1[21] ; clk        ; 11.393 ; 11.393 ; Rise       ; clk             ;
;  readData1[22] ; clk        ; 11.350 ; 11.350 ; Rise       ; clk             ;
;  readData1[23] ; clk        ; 10.892 ; 10.892 ; Rise       ; clk             ;
;  readData1[24] ; clk        ; 10.278 ; 10.278 ; Rise       ; clk             ;
;  readData1[25] ; clk        ; 12.217 ; 12.217 ; Rise       ; clk             ;
;  readData1[26] ; clk        ; 10.539 ; 10.539 ; Rise       ; clk             ;
;  readData1[27] ; clk        ; 10.800 ; 10.800 ; Rise       ; clk             ;
;  readData1[28] ; clk        ; 10.559 ; 10.559 ; Rise       ; clk             ;
;  readData1[29] ; clk        ; 11.301 ; 11.301 ; Rise       ; clk             ;
;  readData1[30] ; clk        ; 11.565 ; 11.565 ; Rise       ; clk             ;
;  readData1[31] ; clk        ; 12.290 ; 12.290 ; Rise       ; clk             ;
; readData2[*]   ; clk        ; 12.699 ; 12.699 ; Rise       ; clk             ;
;  readData2[0]  ; clk        ; 10.664 ; 10.664 ; Rise       ; clk             ;
;  readData2[1]  ; clk        ; 12.118 ; 12.118 ; Rise       ; clk             ;
;  readData2[2]  ; clk        ; 11.953 ; 11.953 ; Rise       ; clk             ;
;  readData2[3]  ; clk        ; 12.402 ; 12.402 ; Rise       ; clk             ;
;  readData2[4]  ; clk        ; 12.091 ; 12.091 ; Rise       ; clk             ;
;  readData2[5]  ; clk        ; 10.824 ; 10.824 ; Rise       ; clk             ;
;  readData2[6]  ; clk        ; 10.934 ; 10.934 ; Rise       ; clk             ;
;  readData2[7]  ; clk        ; 12.379 ; 12.379 ; Rise       ; clk             ;
;  readData2[8]  ; clk        ; 12.352 ; 12.352 ; Rise       ; clk             ;
;  readData2[9]  ; clk        ; 11.365 ; 11.365 ; Rise       ; clk             ;
;  readData2[10] ; clk        ; 12.428 ; 12.428 ; Rise       ; clk             ;
;  readData2[11] ; clk        ; 11.365 ; 11.365 ; Rise       ; clk             ;
;  readData2[12] ; clk        ; 12.454 ; 12.454 ; Rise       ; clk             ;
;  readData2[13] ; clk        ; 12.618 ; 12.618 ; Rise       ; clk             ;
;  readData2[14] ; clk        ; 10.967 ; 10.967 ; Rise       ; clk             ;
;  readData2[15] ; clk        ; 11.982 ; 11.982 ; Rise       ; clk             ;
;  readData2[16] ; clk        ; 11.230 ; 11.230 ; Rise       ; clk             ;
;  readData2[17] ; clk        ; 12.699 ; 12.699 ; Rise       ; clk             ;
;  readData2[18] ; clk        ; 10.855 ; 10.855 ; Rise       ; clk             ;
;  readData2[19] ; clk        ; 11.423 ; 11.423 ; Rise       ; clk             ;
;  readData2[20] ; clk        ; 12.509 ; 12.509 ; Rise       ; clk             ;
;  readData2[21] ; clk        ; 11.248 ; 11.248 ; Rise       ; clk             ;
;  readData2[22] ; clk        ; 11.630 ; 11.630 ; Rise       ; clk             ;
;  readData2[23] ; clk        ; 11.360 ; 11.360 ; Rise       ; clk             ;
;  readData2[24] ; clk        ; 12.443 ; 12.443 ; Rise       ; clk             ;
;  readData2[25] ; clk        ; 12.119 ; 12.119 ; Rise       ; clk             ;
;  readData2[26] ; clk        ; 12.366 ; 12.366 ; Rise       ; clk             ;
;  readData2[27] ; clk        ; 11.153 ; 11.153 ; Rise       ; clk             ;
;  readData2[28] ; clk        ; 12.465 ; 12.465 ; Rise       ; clk             ;
;  readData2[29] ; clk        ; 12.410 ; 12.410 ; Rise       ; clk             ;
;  readData2[30] ; clk        ; 11.901 ; 11.901 ; Rise       ; clk             ;
;  readData2[31] ; clk        ; 11.028 ; 11.028 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; readData1[*]   ; clk        ; 5.703 ; 5.703 ; Rise       ; clk             ;
;  readData1[0]  ; clk        ; 5.800 ; 5.800 ; Rise       ; clk             ;
;  readData1[1]  ; clk        ; 5.925 ; 5.925 ; Rise       ; clk             ;
;  readData1[2]  ; clk        ; 6.450 ; 6.450 ; Rise       ; clk             ;
;  readData1[3]  ; clk        ; 6.310 ; 6.310 ; Rise       ; clk             ;
;  readData1[4]  ; clk        ; 6.082 ; 6.082 ; Rise       ; clk             ;
;  readData1[5]  ; clk        ; 6.262 ; 6.262 ; Rise       ; clk             ;
;  readData1[6]  ; clk        ; 6.012 ; 6.012 ; Rise       ; clk             ;
;  readData1[7]  ; clk        ; 6.451 ; 6.451 ; Rise       ; clk             ;
;  readData1[8]  ; clk        ; 6.122 ; 6.122 ; Rise       ; clk             ;
;  readData1[9]  ; clk        ; 6.320 ; 6.320 ; Rise       ; clk             ;
;  readData1[10] ; clk        ; 6.033 ; 6.033 ; Rise       ; clk             ;
;  readData1[11] ; clk        ; 5.926 ; 5.926 ; Rise       ; clk             ;
;  readData1[12] ; clk        ; 6.004 ; 6.004 ; Rise       ; clk             ;
;  readData1[13] ; clk        ; 6.179 ; 6.179 ; Rise       ; clk             ;
;  readData1[14] ; clk        ; 6.122 ; 6.122 ; Rise       ; clk             ;
;  readData1[15] ; clk        ; 5.703 ; 5.703 ; Rise       ; clk             ;
;  readData1[16] ; clk        ; 5.837 ; 5.837 ; Rise       ; clk             ;
;  readData1[17] ; clk        ; 6.441 ; 6.441 ; Rise       ; clk             ;
;  readData1[18] ; clk        ; 6.027 ; 6.027 ; Rise       ; clk             ;
;  readData1[19] ; clk        ; 6.443 ; 6.443 ; Rise       ; clk             ;
;  readData1[20] ; clk        ; 6.250 ; 6.250 ; Rise       ; clk             ;
;  readData1[21] ; clk        ; 6.133 ; 6.133 ; Rise       ; clk             ;
;  readData1[22] ; clk        ; 6.096 ; 6.096 ; Rise       ; clk             ;
;  readData1[23] ; clk        ; 5.950 ; 5.950 ; Rise       ; clk             ;
;  readData1[24] ; clk        ; 5.714 ; 5.714 ; Rise       ; clk             ;
;  readData1[25] ; clk        ; 6.435 ; 6.435 ; Rise       ; clk             ;
;  readData1[26] ; clk        ; 5.801 ; 5.801 ; Rise       ; clk             ;
;  readData1[27] ; clk        ; 5.892 ; 5.892 ; Rise       ; clk             ;
;  readData1[28] ; clk        ; 5.820 ; 5.820 ; Rise       ; clk             ;
;  readData1[29] ; clk        ; 6.126 ; 6.126 ; Rise       ; clk             ;
;  readData1[30] ; clk        ; 6.189 ; 6.189 ; Rise       ; clk             ;
;  readData1[31] ; clk        ; 6.483 ; 6.483 ; Rise       ; clk             ;
; readData2[*]   ; clk        ; 5.833 ; 5.833 ; Rise       ; clk             ;
;  readData2[0]  ; clk        ; 5.833 ; 5.833 ; Rise       ; clk             ;
;  readData2[1]  ; clk        ; 6.493 ; 6.493 ; Rise       ; clk             ;
;  readData2[2]  ; clk        ; 6.336 ; 6.336 ; Rise       ; clk             ;
;  readData2[3]  ; clk        ; 6.594 ; 6.594 ; Rise       ; clk             ;
;  readData2[4]  ; clk        ; 6.473 ; 6.473 ; Rise       ; clk             ;
;  readData2[5]  ; clk        ; 5.910 ; 5.910 ; Rise       ; clk             ;
;  readData2[6]  ; clk        ; 5.932 ; 5.932 ; Rise       ; clk             ;
;  readData2[7]  ; clk        ; 6.581 ; 6.581 ; Rise       ; clk             ;
;  readData2[8]  ; clk        ; 6.554 ; 6.554 ; Rise       ; clk             ;
;  readData2[9]  ; clk        ; 6.072 ; 6.072 ; Rise       ; clk             ;
;  readData2[10] ; clk        ; 6.612 ; 6.612 ; Rise       ; clk             ;
;  readData2[11] ; clk        ; 6.069 ; 6.069 ; Rise       ; clk             ;
;  readData2[12] ; clk        ; 6.632 ; 6.632 ; Rise       ; clk             ;
;  readData2[13] ; clk        ; 6.652 ; 6.652 ; Rise       ; clk             ;
;  readData2[14] ; clk        ; 5.928 ; 5.928 ; Rise       ; clk             ;
;  readData2[15] ; clk        ; 6.354 ; 6.354 ; Rise       ; clk             ;
;  readData2[16] ; clk        ; 6.007 ; 6.007 ; Rise       ; clk             ;
;  readData2[17] ; clk        ; 6.709 ; 6.709 ; Rise       ; clk             ;
;  readData2[18] ; clk        ; 5.927 ; 5.927 ; Rise       ; clk             ;
;  readData2[19] ; clk        ; 6.189 ; 6.189 ; Rise       ; clk             ;
;  readData2[20] ; clk        ; 6.544 ; 6.544 ; Rise       ; clk             ;
;  readData2[21] ; clk        ; 6.050 ; 6.050 ; Rise       ; clk             ;
;  readData2[22] ; clk        ; 6.244 ; 6.244 ; Rise       ; clk             ;
;  readData2[23] ; clk        ; 6.068 ; 6.068 ; Rise       ; clk             ;
;  readData2[24] ; clk        ; 6.626 ; 6.626 ; Rise       ; clk             ;
;  readData2[25] ; clk        ; 6.493 ; 6.493 ; Rise       ; clk             ;
;  readData2[26] ; clk        ; 6.573 ; 6.573 ; Rise       ; clk             ;
;  readData2[27] ; clk        ; 6.055 ; 6.055 ; Rise       ; clk             ;
;  readData2[28] ; clk        ; 6.642 ; 6.642 ; Rise       ; clk             ;
;  readData2[29] ; clk        ; 6.600 ; 6.600 ; Rise       ; clk             ;
;  readData2[30] ; clk        ; 6.361 ; 6.361 ; Rise       ; clk             ;
;  readData2[31] ; clk        ; 5.984 ; 5.984 ; Rise       ; clk             ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 64       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 64       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 48    ; 48   ;
; Unconstrained Input Port Paths  ; 86    ; 86   ;
; Unconstrained Output Ports      ; 64    ; 64   ;
; Unconstrained Output Port Paths ; 320   ; 320  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Nov 03 16:02:05 2019
Info: Command: quartus_sta SISTEMA -c SISTEMA
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SISTEMA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.076
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.076      -132.864 clk 
Info (332146): Worst-case hold slack is 2.786
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.786         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -620.831 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.460       -93.440 clk 
Info (332146): Worst-case hold slack is 2.321
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.321         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -489.480 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4543 megabytes
    Info: Processing ended: Sun Nov 03 16:02:15 2019
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:06


