Classic Timing Analyzer report for kalkulator
Sun Nov 12 00:36:01 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                             ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------+-----------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                    ; To                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------+-----------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.940 ns                         ; x_i[2]                  ; regis:X_REG|output[2] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 9.101 ns                         ; regis:OUT_REG|output[2] ; d_o[2]                ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 0.383 ns                         ; rst                     ; regis:Y_REG|output[1] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 83.36 MHz ( period = 11.996 ns ) ; fsm:TOFSM|yld           ; regis:Y_REG|output[3] ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; fsm:TOFSM|cState.s4     ; fsm:TOFSM|enable      ; clk        ; clk      ; 18           ;
; Total number of failed paths ;                                          ;               ;                                  ;                         ;                       ;            ;          ; 18           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------+-----------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20AF484A7      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; -40                ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 125                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; rst             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 10     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                         ;
+-------+----------------------------------+---------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                      ; To                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+---------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 83.36 MHz ( period = 11.996 ns ) ; fsm:TOFSM|yld             ; regis:Y_REG|output[0]   ; clk        ; clk      ; None                        ; None                      ; 1.574 ns                ;
; N/A   ; 83.36 MHz ( period = 11.996 ns ) ; fsm:TOFSM|yld             ; regis:Y_REG|output[2]   ; clk        ; clk      ; None                        ; None                      ; 1.574 ns                ;
; N/A   ; 83.36 MHz ( period = 11.996 ns ) ; fsm:TOFSM|yld             ; regis:Y_REG|output[3]   ; clk        ; clk      ; None                        ; None                      ; 1.574 ns                ;
; N/A   ; 87.40 MHz ( period = 11.442 ns ) ; fsm:TOFSM|nState.s2_215   ; fsm:TOFSM|cState.s2     ; clk        ; clk      ; None                        ; None                      ; 0.782 ns                ;
; N/A   ; 90.48 MHz ( period = 11.052 ns ) ; fsm:TOFSM|nState.init_254 ; fsm:TOFSM|cState.init   ; clk        ; clk      ; None                        ; None                      ; 0.589 ns                ;
; N/A   ; 90.58 MHz ( period = 11.040 ns ) ; fsm:TOFSM|xld             ; regis:X_REG|output[0]   ; clk        ; clk      ; None                        ; None                      ; 1.090 ns                ;
; N/A   ; 90.58 MHz ( period = 11.040 ns ) ; fsm:TOFSM|xld             ; regis:X_REG|output[3]   ; clk        ; clk      ; None                        ; None                      ; 1.090 ns                ;
; N/A   ; 90.58 MHz ( period = 11.040 ns ) ; fsm:TOFSM|xld             ; regis:X_REG|output[2]   ; clk        ; clk      ; None                        ; None                      ; 1.090 ns                ;
; N/A   ; 90.58 MHz ( period = 11.040 ns ) ; fsm:TOFSM|xld             ; regis:X_REG|output[1]   ; clk        ; clk      ; None                        ; None                      ; 1.090 ns                ;
; N/A   ; 90.88 MHz ( period = 11.004 ns ) ; fsm:TOFSM|yld             ; regis:Y_REG|output[1]   ; clk        ; clk      ; None                        ; None                      ; 1.078 ns                ;
; N/A   ; 101.63 MHz ( period = 9.840 ns ) ; fsm:TOFSM|nState.s1_228   ; fsm:TOFSM|cState.s1     ; clk        ; clk      ; None                        ; None                      ; 0.100 ns                ;
; N/A   ; 101.63 MHz ( period = 9.840 ns ) ; fsm:TOFSM|nState.s0_241   ; fsm:TOFSM|cState.s0     ; clk        ; clk      ; None                        ; None                      ; 0.100 ns                ;
; N/A   ; 131.68 MHz ( period = 7.594 ns ) ; fsm:TOFSM|ysel            ; regis:Y_REG|output[0]   ; clk        ; clk      ; None                        ; None                      ; 2.627 ns                ;
; N/A   ; 131.68 MHz ( period = 7.594 ns ) ; fsm:TOFSM|ysel            ; regis:Y_REG|output[2]   ; clk        ; clk      ; None                        ; None                      ; 2.627 ns                ;
; N/A   ; 131.68 MHz ( period = 7.594 ns ) ; fsm:TOFSM|ysel            ; regis:Y_REG|output[3]   ; clk        ; clk      ; None                        ; None                      ; 2.627 ns                ;
; N/A   ; 145.62 MHz ( period = 6.867 ns ) ; fsm:TOFSM|ysel            ; regis:Y_REG|output[1]   ; clk        ; clk      ; None                        ; None                      ; 1.900 ns                ;
; N/A   ; 151.68 MHz ( period = 6.593 ns ) ; fsm:TOFSM|enable          ; regis:OUT_REG|output[0] ; clk        ; clk      ; None                        ; None                      ; 1.625 ns                ;
; N/A   ; 151.68 MHz ( period = 6.593 ns ) ; fsm:TOFSM|enable          ; regis:OUT_REG|output[2] ; clk        ; clk      ; None                        ; None                      ; 1.625 ns                ;
; N/A   ; 151.68 MHz ( period = 6.593 ns ) ; fsm:TOFSM|enable          ; regis:OUT_REG|output[3] ; clk        ; clk      ; None                        ; None                      ; 1.625 ns                ;
; N/A   ; 151.72 MHz ( period = 6.591 ns ) ; fsm:TOFSM|enable          ; regis:OUT_REG|output[1] ; clk        ; clk      ; None                        ; None                      ; 1.625 ns                ;
; N/A   ; 160.82 MHz ( period = 6.218 ns ) ; regis:Y_REG|output[2]     ; regis:Y_REG|output[0]   ; clk        ; clk      ; None                        ; None                      ; 5.971 ns                ;
; N/A   ; 160.82 MHz ( period = 6.218 ns ) ; regis:Y_REG|output[2]     ; regis:Y_REG|output[2]   ; clk        ; clk      ; None                        ; None                      ; 5.971 ns                ;
; N/A   ; 160.82 MHz ( period = 6.218 ns ) ; regis:Y_REG|output[2]     ; regis:Y_REG|output[3]   ; clk        ; clk      ; None                        ; None                      ; 5.971 ns                ;
; N/A   ; 162.34 MHz ( period = 6.160 ns ) ; fsm:TOFSM|xsel            ; regis:X_REG|output[1]   ; clk        ; clk      ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; 166.97 MHz ( period = 5.989 ns ) ; fsm:TOFSM|xsel            ; regis:X_REG|output[0]   ; clk        ; clk      ; None                        ; None                      ; 1.029 ns                ;
; N/A   ; 167.14 MHz ( period = 5.983 ns ) ; fsm:TOFSM|xsel            ; regis:X_REG|output[3]   ; clk        ; clk      ; None                        ; None                      ; 1.023 ns                ;
; N/A   ; 167.31 MHz ( period = 5.977 ns ) ; fsm:TOFSM|xsel            ; regis:X_REG|output[2]   ; clk        ; clk      ; None                        ; None                      ; 1.017 ns                ;
; N/A   ; 171.06 MHz ( period = 5.846 ns ) ; regis:Y_REG|output[1]     ; regis:Y_REG|output[0]   ; clk        ; clk      ; None                        ; None                      ; 5.599 ns                ;
; N/A   ; 171.06 MHz ( period = 5.846 ns ) ; regis:Y_REG|output[1]     ; regis:Y_REG|output[2]   ; clk        ; clk      ; None                        ; None                      ; 5.599 ns                ;
; N/A   ; 171.06 MHz ( period = 5.846 ns ) ; regis:Y_REG|output[1]     ; regis:Y_REG|output[3]   ; clk        ; clk      ; None                        ; None                      ; 5.599 ns                ;
; N/A   ; 172.03 MHz ( period = 5.813 ns ) ; regis:Y_REG|output[3]     ; regis:Y_REG|output[0]   ; clk        ; clk      ; None                        ; None                      ; 5.566 ns                ;
; N/A   ; 172.03 MHz ( period = 5.813 ns ) ; regis:Y_REG|output[3]     ; regis:Y_REG|output[2]   ; clk        ; clk      ; None                        ; None                      ; 5.566 ns                ;
; N/A   ; 172.03 MHz ( period = 5.813 ns ) ; regis:Y_REG|output[3]     ; regis:Y_REG|output[3]   ; clk        ; clk      ; None                        ; None                      ; 5.566 ns                ;
; N/A   ; 177.68 MHz ( period = 5.628 ns ) ; regis:X_REG|output[3]     ; regis:Y_REG|output[0]   ; clk        ; clk      ; None                        ; None                      ; 5.382 ns                ;
; N/A   ; 177.68 MHz ( period = 5.628 ns ) ; regis:X_REG|output[3]     ; regis:Y_REG|output[2]   ; clk        ; clk      ; None                        ; None                      ; 5.382 ns                ;
; N/A   ; 177.68 MHz ( period = 5.628 ns ) ; regis:X_REG|output[3]     ; regis:Y_REG|output[3]   ; clk        ; clk      ; None                        ; None                      ; 5.382 ns                ;
; N/A   ; 179.08 MHz ( period = 5.584 ns ) ; regis:Y_REG|output[2]     ; regis:X_REG|output[0]   ; clk        ; clk      ; None                        ; None                      ; 5.336 ns                ;
; N/A   ; 182.12 MHz ( period = 5.491 ns ) ; regis:Y_REG|output[2]     ; regis:Y_REG|output[1]   ; clk        ; clk      ; None                        ; None                      ; 5.244 ns                ;
; N/A   ; 182.88 MHz ( period = 5.468 ns ) ; regis:X_REG|output[2]     ; regis:Y_REG|output[0]   ; clk        ; clk      ; None                        ; None                      ; 5.222 ns                ;
; N/A   ; 182.88 MHz ( period = 5.468 ns ) ; regis:X_REG|output[2]     ; regis:Y_REG|output[2]   ; clk        ; clk      ; None                        ; None                      ; 5.222 ns                ;
; N/A   ; 182.88 MHz ( period = 5.468 ns ) ; regis:X_REG|output[2]     ; regis:Y_REG|output[3]   ; clk        ; clk      ; None                        ; None                      ; 5.222 ns                ;
; N/A   ; 184.54 MHz ( period = 5.419 ns ) ; regis:Y_REG|output[0]     ; regis:Y_REG|output[0]   ; clk        ; clk      ; None                        ; None                      ; 5.172 ns                ;
; N/A   ; 184.54 MHz ( period = 5.419 ns ) ; regis:Y_REG|output[0]     ; regis:Y_REG|output[2]   ; clk        ; clk      ; None                        ; None                      ; 5.172 ns                ;
; N/A   ; 184.54 MHz ( period = 5.419 ns ) ; regis:Y_REG|output[0]     ; regis:Y_REG|output[3]   ; clk        ; clk      ; None                        ; None                      ; 5.172 ns                ;
; N/A   ; 184.77 MHz ( period = 5.412 ns ) ; regis:Y_REG|output[2]     ; regis:X_REG|output[1]   ; clk        ; clk      ; None                        ; None                      ; 5.164 ns                ;
; N/A   ; 189.29 MHz ( period = 5.283 ns ) ; regis:Y_REG|output[2]     ; regis:X_REG|output[3]   ; clk        ; clk      ; None                        ; None                      ; 5.035 ns                ;
; N/A   ; 191.42 MHz ( period = 5.224 ns ) ; regis:X_REG|output[1]     ; regis:Y_REG|output[0]   ; clk        ; clk      ; None                        ; None                      ; 4.978 ns                ;
; N/A   ; 191.42 MHz ( period = 5.224 ns ) ; regis:X_REG|output[1]     ; regis:Y_REG|output[2]   ; clk        ; clk      ; None                        ; None                      ; 4.978 ns                ;
; N/A   ; 191.42 MHz ( period = 5.224 ns ) ; regis:X_REG|output[1]     ; regis:Y_REG|output[3]   ; clk        ; clk      ; None                        ; None                      ; 4.978 ns                ;
; N/A   ; 193.12 MHz ( period = 5.178 ns ) ; regis:Y_REG|output[2]     ; regis:X_REG|output[2]   ; clk        ; clk      ; None                        ; None                      ; 4.930 ns                ;
; N/A   ; 193.27 MHz ( period = 5.174 ns ) ; regis:Y_REG|output[3]     ; regis:X_REG|output[0]   ; clk        ; clk      ; None                        ; None                      ; 4.926 ns                ;
; N/A   ; 195.35 MHz ( period = 5.119 ns ) ; regis:Y_REG|output[1]     ; regis:Y_REG|output[1]   ; clk        ; clk      ; None                        ; None                      ; 4.872 ns                ;
; N/A   ; 196.62 MHz ( period = 5.086 ns ) ; regis:Y_REG|output[3]     ; regis:Y_REG|output[1]   ; clk        ; clk      ; None                        ; None                      ; 4.839 ns                ;
; N/A   ; 197.24 MHz ( period = 5.070 ns ) ; regis:X_REG|output[0]     ; regis:Y_REG|output[0]   ; clk        ; clk      ; None                        ; None                      ; 4.824 ns                ;
; N/A   ; 197.24 MHz ( period = 5.070 ns ) ; regis:X_REG|output[0]     ; regis:Y_REG|output[2]   ; clk        ; clk      ; None                        ; None                      ; 4.824 ns                ;
; N/A   ; 197.24 MHz ( period = 5.070 ns ) ; regis:X_REG|output[0]     ; regis:Y_REG|output[3]   ; clk        ; clk      ; None                        ; None                      ; 4.824 ns                ;
; N/A   ; 199.92 MHz ( period = 5.002 ns ) ; regis:Y_REG|output[3]     ; regis:X_REG|output[1]   ; clk        ; clk      ; None                        ; None                      ; 4.754 ns                ;
; N/A   ; 200.16 MHz ( period = 4.996 ns ) ; regis:X_REG|output[3]     ; regis:X_REG|output[0]   ; clk        ; clk      ; None                        ; None                      ; 4.749 ns                ;
; N/A   ; 204.04 MHz ( period = 4.901 ns ) ; regis:X_REG|output[3]     ; regis:Y_REG|output[1]   ; clk        ; clk      ; None                        ; None                      ; 4.655 ns                ;
; N/A   ; 205.21 MHz ( period = 4.873 ns ) ; regis:Y_REG|output[3]     ; regis:X_REG|output[3]   ; clk        ; clk      ; None                        ; None                      ; 4.625 ns                ;
; N/A   ; 205.30 MHz ( period = 4.871 ns ) ; regis:X_REG|output[0]     ; regis:X_REG|output[0]   ; clk        ; clk      ; None                        ; None                      ; 4.624 ns                ;
; N/A   ; 207.30 MHz ( period = 4.824 ns ) ; regis:X_REG|output[3]     ; regis:X_REG|output[1]   ; clk        ; clk      ; None                        ; None                      ; 4.577 ns                ;
; N/A   ; 207.60 MHz ( period = 4.817 ns ) ; regis:X_REG|output[2]     ; regis:X_REG|output[0]   ; clk        ; clk      ; None                        ; None                      ; 4.570 ns                ;
; N/A   ; 209.64 MHz ( period = 4.770 ns ) ; regis:Y_REG|output[2]     ; regis:OUT_REG|output[3] ; clk        ; clk      ; None                        ; None                      ; 4.522 ns                ;
; N/A   ; 209.73 MHz ( period = 4.768 ns ) ; regis:Y_REG|output[3]     ; regis:X_REG|output[2]   ; clk        ; clk      ; None                        ; None                      ; 4.520 ns                ;
; N/A   ; 210.93 MHz ( period = 4.741 ns ) ; regis:X_REG|output[2]     ; regis:Y_REG|output[1]   ; clk        ; clk      ; None                        ; None                      ; 4.495 ns                ;
; N/A   ; 211.46 MHz ( period = 4.729 ns ) ; regis:X_REG|output[3]     ; regis:X_REG|output[3]   ; clk        ; clk      ; None                        ; None                      ; 4.482 ns                ;
; N/A   ; 212.81 MHz ( period = 4.699 ns ) ; regis:X_REG|output[0]     ; regis:X_REG|output[1]   ; clk        ; clk      ; None                        ; None                      ; 4.452 ns                ;
; N/A   ; 213.13 MHz ( period = 4.692 ns ) ; regis:Y_REG|output[0]     ; regis:Y_REG|output[1]   ; clk        ; clk      ; None                        ; None                      ; 4.445 ns                ;
; N/A   ; 213.27 MHz ( period = 4.689 ns ) ; regis:Y_REG|output[2]     ; regis:OUT_REG|output[2] ; clk        ; clk      ; None                        ; None                      ; 4.441 ns                ;
; N/A   ; 213.40 MHz ( period = 4.686 ns ) ; regis:Y_REG|output[2]     ; regis:OUT_REG|output[0] ; clk        ; clk      ; None                        ; None                      ; 4.438 ns                ;
; N/A   ; 215.29 MHz ( period = 4.645 ns ) ; regis:X_REG|output[2]     ; regis:X_REG|output[1]   ; clk        ; clk      ; None                        ; None                      ; 4.398 ns                ;
; N/A   ; 215.84 MHz ( period = 4.633 ns ) ; regis:X_REG|output[1]     ; regis:X_REG|output[0]   ; clk        ; clk      ; None                        ; None                      ; 4.386 ns                ;
; N/A   ; 217.86 MHz ( period = 4.590 ns ) ; regis:X_REG|output[3]     ; regis:X_REG|output[2]   ; clk        ; clk      ; None                        ; None                      ; 4.343 ns                ;
; N/A   ; 219.11 MHz ( period = 4.564 ns ) ; regis:X_REG|output[0]     ; regis:X_REG|output[3]   ; clk        ; clk      ; None                        ; None                      ; 4.317 ns                ;
; N/A   ; 221.29 MHz ( period = 4.519 ns ) ; regis:X_REG|output[2]     ; regis:X_REG|output[3]   ; clk        ; clk      ; None                        ; None                      ; 4.272 ns                ;
; N/A   ; 222.37 MHz ( period = 4.497 ns ) ; regis:X_REG|output[1]     ; regis:Y_REG|output[1]   ; clk        ; clk      ; None                        ; None                      ; 4.251 ns                ;
; N/A   ; 223.96 MHz ( period = 4.465 ns ) ; regis:X_REG|output[0]     ; regis:X_REG|output[2]   ; clk        ; clk      ; None                        ; None                      ; 4.218 ns                ;
; N/A   ; 224.16 MHz ( period = 4.461 ns ) ; regis:X_REG|output[1]     ; regis:X_REG|output[1]   ; clk        ; clk      ; None                        ; None                      ; 4.214 ns                ;
; N/A   ; 226.71 MHz ( period = 4.411 ns ) ; regis:X_REG|output[2]     ; regis:X_REG|output[2]   ; clk        ; clk      ; None                        ; None                      ; 4.164 ns                ;
; N/A   ; 227.12 MHz ( period = 4.403 ns ) ; regis:Y_REG|output[0]     ; regis:X_REG|output[1]   ; clk        ; clk      ; None                        ; None                      ; 4.155 ns                ;
; N/A   ; 227.79 MHz ( period = 4.390 ns ) ; regis:Y_REG|output[2]     ; regis:OUT_REG|output[1] ; clk        ; clk      ; None                        ; None                      ; 4.144 ns                ;
; N/A   ; 229.36 MHz ( period = 4.360 ns ) ; regis:Y_REG|output[3]     ; regis:OUT_REG|output[3] ; clk        ; clk      ; None                        ; None                      ; 4.112 ns                ;
; N/A   ; 230.26 MHz ( period = 4.343 ns ) ; regis:X_REG|output[0]     ; regis:Y_REG|output[1]   ; clk        ; clk      ; None                        ; None                      ; 4.097 ns                ;
; N/A   ; 231.16 MHz ( period = 4.326 ns ) ; regis:X_REG|output[1]     ; regis:X_REG|output[3]   ; clk        ; clk      ; None                        ; None                      ; 4.079 ns                ;
; N/A   ; 231.21 MHz ( period = 4.325 ns ) ; regis:Y_REG|output[0]     ; regis:X_REG|output[0]   ; clk        ; clk      ; None                        ; None                      ; 4.077 ns                ;
; N/A   ; 233.70 MHz ( period = 4.279 ns ) ; regis:Y_REG|output[3]     ; regis:OUT_REG|output[2] ; clk        ; clk      ; None                        ; None                      ; 4.031 ns                ;
; N/A   ; 233.86 MHz ( period = 4.276 ns ) ; regis:Y_REG|output[3]     ; regis:OUT_REG|output[0] ; clk        ; clk      ; None                        ; None                      ; 4.028 ns                ;
; N/A   ; 236.57 MHz ( period = 4.227 ns ) ; regis:X_REG|output[1]     ; regis:X_REG|output[2]   ; clk        ; clk      ; None                        ; None                      ; 3.980 ns                ;
; N/A   ; 237.19 MHz ( period = 4.216 ns ) ; regis:X_REG|output[3]     ; regis:OUT_REG|output[3] ; clk        ; clk      ; None                        ; None                      ; 3.969 ns                ;
; N/A   ; 243.84 MHz ( period = 4.101 ns ) ; regis:X_REG|output[3]     ; regis:OUT_REG|output[2] ; clk        ; clk      ; None                        ; None                      ; 3.854 ns                ;
; N/A   ; 244.02 MHz ( period = 4.098 ns ) ; regis:X_REG|output[3]     ; regis:OUT_REG|output[0] ; clk        ; clk      ; None                        ; None                      ; 3.851 ns                ;
; N/A   ; 246.85 MHz ( period = 4.051 ns ) ; regis:X_REG|output[0]     ; regis:OUT_REG|output[3] ; clk        ; clk      ; None                        ; None                      ; 3.804 ns                ;
; N/A   ; 248.14 MHz ( period = 4.030 ns ) ; regis:Y_REG|output[1]     ; regis:X_REG|output[1]   ; clk        ; clk      ; None                        ; None                      ; 3.782 ns                ;
; N/A   ; 248.88 MHz ( period = 4.018 ns ) ; regis:Y_REG|output[0]     ; regis:X_REG|output[3]   ; clk        ; clk      ; None                        ; None                      ; 3.770 ns                ;
; N/A   ; 249.63 MHz ( period = 4.006 ns ) ; regis:X_REG|output[2]     ; regis:OUT_REG|output[3] ; clk        ; clk      ; None                        ; None                      ; 3.759 ns                ;
; N/A   ; 251.26 MHz ( period = 3.980 ns ) ; regis:Y_REG|output[3]     ; regis:OUT_REG|output[1] ; clk        ; clk      ; None                        ; None                      ; 3.734 ns                ;
; N/A   ; 251.51 MHz ( period = 3.976 ns ) ; regis:X_REG|output[0]     ; regis:OUT_REG|output[2] ; clk        ; clk      ; None                        ; None                      ; 3.729 ns                ;
; N/A   ; 251.64 MHz ( period = 3.974 ns ) ; regis:Y_REG|output[1]     ; regis:X_REG|output[0]   ; clk        ; clk      ; None                        ; None                      ; 3.726 ns                ;
; N/A   ; 251.70 MHz ( period = 3.973 ns ) ; regis:X_REG|output[0]     ; regis:OUT_REG|output[0] ; clk        ; clk      ; None                        ; None                      ; 3.726 ns                ;
; N/A   ; 254.97 MHz ( period = 3.922 ns ) ; regis:X_REG|output[2]     ; regis:OUT_REG|output[2] ; clk        ; clk      ; None                        ; None                      ; 3.675 ns                ;
; N/A   ; 255.17 MHz ( period = 3.919 ns ) ; regis:Y_REG|output[0]     ; regis:X_REG|output[2]   ; clk        ; clk      ; None                        ; None                      ; 3.671 ns                ;
; N/A   ; 255.17 MHz ( period = 3.919 ns ) ; regis:X_REG|output[2]     ; regis:OUT_REG|output[0] ; clk        ; clk      ; None                        ; None                      ; 3.672 ns                ;
; N/A   ; 262.26 MHz ( period = 3.813 ns ) ; regis:X_REG|output[1]     ; regis:OUT_REG|output[3] ; clk        ; clk      ; None                        ; None                      ; 3.566 ns                ;
; N/A   ; 263.02 MHz ( period = 3.802 ns ) ; regis:X_REG|output[3]     ; regis:OUT_REG|output[1] ; clk        ; clk      ; None                        ; None                      ; 3.557 ns                ;
; N/A   ; 267.52 MHz ( period = 3.738 ns ) ; regis:X_REG|output[1]     ; regis:OUT_REG|output[2] ; clk        ; clk      ; None                        ; None                      ; 3.491 ns                ;
; N/A   ; 267.74 MHz ( period = 3.735 ns ) ; regis:X_REG|output[1]     ; regis:OUT_REG|output[0] ; clk        ; clk      ; None                        ; None                      ; 3.488 ns                ;
; N/A   ; 271.96 MHz ( period = 3.677 ns ) ; regis:X_REG|output[0]     ; regis:OUT_REG|output[1] ; clk        ; clk      ; None                        ; None                      ; 3.432 ns                ;
; N/A   ; 272.26 MHz ( period = 3.673 ns ) ; regis:Y_REG|output[1]     ; regis:X_REG|output[2]   ; clk        ; clk      ; None                        ; None                      ; 3.425 ns                ;
; N/A   ; 272.70 MHz ( period = 3.667 ns ) ; regis:Y_REG|output[1]     ; regis:X_REG|output[3]   ; clk        ; clk      ; None                        ; None                      ; 3.419 ns                ;
; N/A   ; 276.01 MHz ( period = 3.623 ns ) ; regis:X_REG|output[2]     ; regis:OUT_REG|output[1] ; clk        ; clk      ; None                        ; None                      ; 3.378 ns                ;
; N/A   ; 285.31 MHz ( period = 3.505 ns ) ; regis:Y_REG|output[0]     ; regis:OUT_REG|output[3] ; clk        ; clk      ; None                        ; None                      ; 3.257 ns                ;
; N/A   ; 290.78 MHz ( period = 3.439 ns ) ; regis:X_REG|output[1]     ; regis:OUT_REG|output[1] ; clk        ; clk      ; None                        ; None                      ; 3.194 ns                ;
; N/A   ; 291.55 MHz ( period = 3.430 ns ) ; regis:Y_REG|output[0]     ; regis:OUT_REG|output[2] ; clk        ; clk      ; None                        ; None                      ; 3.182 ns                ;
; N/A   ; 291.80 MHz ( period = 3.427 ns ) ; regis:Y_REG|output[0]     ; regis:OUT_REG|output[0] ; clk        ; clk      ; None                        ; None                      ; 3.179 ns                ;
; N/A   ; 295.77 MHz ( period = 3.381 ns ) ; regis:Y_REG|output[0]     ; regis:OUT_REG|output[1] ; clk        ; clk      ; None                        ; None                      ; 3.135 ns                ;
; N/A   ; 314.07 MHz ( period = 3.184 ns ) ; regis:Y_REG|output[1]     ; regis:OUT_REG|output[2] ; clk        ; clk      ; None                        ; None                      ; 2.936 ns                ;
; N/A   ; 317.06 MHz ( period = 3.154 ns ) ; regis:Y_REG|output[1]     ; regis:OUT_REG|output[3] ; clk        ; clk      ; None                        ; None                      ; 2.906 ns                ;
; N/A   ; 325.10 MHz ( period = 3.076 ns ) ; regis:Y_REG|output[1]     ; regis:OUT_REG|output[0] ; clk        ; clk      ; None                        ; None                      ; 2.828 ns                ;
; N/A   ; 332.45 MHz ( period = 3.008 ns ) ; regis:Y_REG|output[1]     ; regis:OUT_REG|output[1] ; clk        ; clk      ; None                        ; None                      ; 2.762 ns                ;
+-------+----------------------------------+---------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                         ;
+------------------------------------------+-----------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                  ; To                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; fsm:TOFSM|cState.s4   ; fsm:TOFSM|enable          ; clk        ; clk      ; None                       ; None                       ; 1.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsm:TOFSM|cState.s0   ; fsm:TOFSM|nState.s1_228   ; clk        ; clk      ; None                       ; None                       ; 1.140 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsm:TOFSM|cState.init ; fsm:TOFSM|nState.init_254 ; clk        ; clk      ; None                       ; None                       ; 1.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsm:TOFSM|cState.s3   ; fsm:TOFSM|nState.s2_215   ; clk        ; clk      ; None                       ; None                       ; 1.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsm:TOFSM|cState.s4   ; fsm:TOFSM|ysel            ; clk        ; clk      ; None                       ; None                       ; 2.102 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsm:TOFSM|cState.s4   ; fsm:TOFSM|xsel            ; clk        ; clk      ; None                       ; None                       ; 2.164 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsm:TOFSM|cState.s5   ; fsm:TOFSM|nState.s2_215   ; clk        ; clk      ; None                       ; None                       ; 2.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsm:TOFSM|cState.s3   ; fsm:TOFSM|xsel            ; clk        ; clk      ; None                       ; None                       ; 2.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsm:TOFSM|cState.s5   ; fsm:TOFSM|ysel            ; clk        ; clk      ; None                       ; None                       ; 2.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsm:TOFSM|cState.s5   ; fsm:TOFSM|yld             ; clk        ; clk      ; None                       ; None                       ; 1.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsm:TOFSM|cState.init ; fsm:TOFSM|nState.s0_241   ; clk        ; clk      ; None                       ; None                       ; 2.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsm:TOFSM|cState.s1   ; fsm:TOFSM|nState.s2_215   ; clk        ; clk      ; None                       ; None                       ; 2.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsm:TOFSM|cState.s4   ; fsm:TOFSM|xld             ; clk        ; clk      ; None                       ; None                       ; 2.169 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsm:TOFSM|cState.s4   ; fsm:TOFSM|nState.s0_241   ; clk        ; clk      ; None                       ; None                       ; 2.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsm:TOFSM|cState.s4   ; fsm:TOFSM|yld             ; clk        ; clk      ; None                       ; None                       ; 2.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsm:TOFSM|cState.s3   ; fsm:TOFSM|xld             ; clk        ; clk      ; None                       ; None                       ; 2.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsm:TOFSM|cState.s1   ; fsm:TOFSM|xld             ; clk        ; clk      ; None                       ; None                       ; 2.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsm:TOFSM|cState.s1   ; fsm:TOFSM|yld             ; clk        ; clk      ; None                       ; None                       ; 2.739 ns                 ;
+------------------------------------------+-----------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------+
; tsu                                                                               ;
+-------+--------------+------------+--------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                        ; To Clock ;
+-------+--------------+------------+--------+---------------------------+----------+
; N/A   ; None         ; 4.940 ns   ; x_i[2] ; regis:X_REG|output[2]     ; clk      ;
; N/A   ; None         ; 4.791 ns   ; x_i[1] ; regis:X_REG|output[1]     ; clk      ;
; N/A   ; None         ; 4.606 ns   ; x_i[0] ; regis:X_REG|output[0]     ; clk      ;
; N/A   ; None         ; 4.559 ns   ; y_i[2] ; regis:Y_REG|output[2]     ; clk      ;
; N/A   ; None         ; 4.497 ns   ; x_i[3] ; regis:X_REG|output[3]     ; clk      ;
; N/A   ; None         ; 4.497 ns   ; y_i[0] ; regis:Y_REG|output[0]     ; clk      ;
; N/A   ; None         ; 4.355 ns   ; y_i[1] ; regis:Y_REG|output[1]     ; clk      ;
; N/A   ; None         ; 4.272 ns   ; y_i[3] ; regis:Y_REG|output[3]     ; clk      ;
; N/A   ; None         ; 3.124 ns   ; go_i   ; fsm:TOFSM|nState.s0_241   ; rst      ;
; N/A   ; None         ; 2.488 ns   ; go_i   ; fsm:TOFSM|nState.init_254 ; rst      ;
; N/A   ; None         ; 2.216 ns   ; rst    ; regis:Y_REG|output[0]     ; clk      ;
; N/A   ; None         ; 2.216 ns   ; rst    ; regis:Y_REG|output[2]     ; clk      ;
; N/A   ; None         ; 2.216 ns   ; rst    ; regis:Y_REG|output[3]     ; clk      ;
; N/A   ; None         ; 2.182 ns   ; rst    ; regis:X_REG|output[0]     ; clk      ;
; N/A   ; None         ; 2.010 ns   ; rst    ; regis:X_REG|output[1]     ; clk      ;
; N/A   ; None         ; 1.804 ns   ; go_i   ; fsm:TOFSM|nState.s0_241   ; clk      ;
; N/A   ; None         ; 1.776 ns   ; rst    ; regis:X_REG|output[2]     ; clk      ;
; N/A   ; None         ; 1.723 ns   ; rst    ; regis:X_REG|output[3]     ; clk      ;
; N/A   ; None         ; 1.635 ns   ; rst    ; regis:Y_REG|output[1]     ; clk      ;
; N/A   ; None         ; 1.287 ns   ; rst    ; regis:OUT_REG|output[2]   ; clk      ;
; N/A   ; None         ; 1.284 ns   ; rst    ; regis:OUT_REG|output[0]   ; clk      ;
; N/A   ; None         ; 1.210 ns   ; rst    ; regis:OUT_REG|output[3]   ; clk      ;
; N/A   ; None         ; 1.168 ns   ; go_i   ; fsm:TOFSM|nState.init_254 ; clk      ;
; N/A   ; None         ; 0.988 ns   ; rst    ; regis:OUT_REG|output[1]   ; clk      ;
+-------+--------------+------------+--------+---------------------------+----------+


+-----------------------------------------------------------------------------------+
; tco                                                                               ;
+-------+--------------+------------+-------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                    ; To     ; From Clock ;
+-------+--------------+------------+-------------------------+--------+------------+
; N/A   ; None         ; 9.101 ns   ; regis:OUT_REG|output[2] ; d_o[2] ; clk        ;
; N/A   ; None         ; 8.291 ns   ; regis:OUT_REG|output[0] ; d_o[0] ; clk        ;
; N/A   ; None         ; 7.918 ns   ; regis:OUT_REG|output[1] ; d_o[1] ; clk        ;
; N/A   ; None         ; 7.322 ns   ; regis:OUT_REG|output[3] ; d_o[3] ; clk        ;
+-------+--------------+------------+-------------------------+--------+------------+


+-----------------------------------------------------------------------------------------+
; th                                                                                      ;
+---------------+-------------+-----------+--------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                        ; To Clock ;
+---------------+-------------+-----------+--------+---------------------------+----------+
; N/A           ; None        ; 0.383 ns  ; rst    ; regis:Y_REG|output[0]     ; clk      ;
; N/A           ; None        ; 0.383 ns  ; rst    ; regis:Y_REG|output[2]     ; clk      ;
; N/A           ; None        ; 0.383 ns  ; rst    ; regis:Y_REG|output[3]     ; clk      ;
; N/A           ; None        ; 0.383 ns  ; rst    ; regis:Y_REG|output[1]     ; clk      ;
; N/A           ; None        ; 0.135 ns  ; rst    ; regis:X_REG|output[0]     ; clk      ;
; N/A           ; None        ; 0.135 ns  ; rst    ; regis:X_REG|output[3]     ; clk      ;
; N/A           ; None        ; 0.135 ns  ; rst    ; regis:X_REG|output[2]     ; clk      ;
; N/A           ; None        ; 0.135 ns  ; rst    ; regis:X_REG|output[1]     ; clk      ;
; N/A           ; None        ; 0.032 ns  ; rst    ; regis:OUT_REG|output[1]   ; clk      ;
; N/A           ; None        ; -0.137 ns ; go_i   ; fsm:TOFSM|nState.init_254 ; clk      ;
; N/A           ; None        ; -0.548 ns ; rst    ; regis:OUT_REG|output[2]   ; clk      ;
; N/A           ; None        ; -0.549 ns ; rst    ; regis:OUT_REG|output[0]   ; clk      ;
; N/A           ; None        ; -0.667 ns ; rst    ; regis:OUT_REG|output[3]   ; clk      ;
; N/A           ; None        ; -0.782 ns ; go_i   ; fsm:TOFSM|nState.s0_241   ; clk      ;
; N/A           ; None        ; -1.457 ns ; go_i   ; fsm:TOFSM|nState.init_254 ; rst      ;
; N/A           ; None        ; -2.102 ns ; go_i   ; fsm:TOFSM|nState.s0_241   ; rst      ;
; N/A           ; None        ; -4.015 ns ; y_i[3] ; regis:Y_REG|output[3]     ; clk      ;
; N/A           ; None        ; -4.098 ns ; y_i[1] ; regis:Y_REG|output[1]     ; clk      ;
; N/A           ; None        ; -4.240 ns ; x_i[3] ; regis:X_REG|output[3]     ; clk      ;
; N/A           ; None        ; -4.240 ns ; y_i[0] ; regis:Y_REG|output[0]     ; clk      ;
; N/A           ; None        ; -4.302 ns ; y_i[2] ; regis:Y_REG|output[2]     ; clk      ;
; N/A           ; None        ; -4.349 ns ; x_i[0] ; regis:X_REG|output[0]     ; clk      ;
; N/A           ; None        ; -4.534 ns ; x_i[1] ; regis:X_REG|output[1]     ; clk      ;
; N/A           ; None        ; -4.683 ns ; x_i[2] ; regis:X_REG|output[2]     ; clk      ;
+---------------+-------------+-----------+--------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Nov 12 00:36:01 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off kalkulator -c kalkulator --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "fsm:TOFSM|xld" is a latch
    Warning: Node "fsm:TOFSM|xsel" is a latch
    Warning: Node "fsm:TOFSM|nState.s4_192" is a latch
    Warning: Node "fsm:TOFSM|nState.s3_202" is a latch
    Warning: Node "fsm:TOFSM|nState.s1_228" is a latch
    Warning: Node "fsm:TOFSM|nState.init_254" is a latch
    Warning: Node "fsm:TOFSM|yld" is a latch
    Warning: Node "fsm:TOFSM|ysel" is a latch
    Warning: Node "fsm:TOFSM|nState.s2_215" is a latch
    Warning: Node "fsm:TOFSM|nState.s0_241" is a latch
    Warning: Node "fsm:TOFSM|nState.s5_182" is a latch
    Warning: Node "fsm:TOFSM|enable" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "rst" is a latch enable. Will not compute fmax for this pin.
Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "fsm:TOFSM|Selector17~0" as buffer
    Info: Detected ripple clock "fsm:TOFSM|cState.s2" as buffer
    Info: Detected gated clock "fsm:TOFSM|enable~2" as buffer
    Info: Detected ripple clock "fsm:TOFSM|cState.init" as buffer
Info: Clock "clk" has Internal fmax of 83.36 MHz between source register "fsm:TOFSM|yld" and destination register "regis:Y_REG|output[0]" (period= 11.996 ns)
    Info: + Longest register to register delay is 1.574 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X9_Y12_N30; Fanout = 2; REG Node = 'fsm:TOFSM|yld'
        Info: 2: + IC(0.323 ns) + CELL(0.184 ns) = 0.507 ns; Loc. = LCCOMB_X9_Y12_N14; Fanout = 3; COMB Node = 'regis:Y_REG|output[3]~1'
        Info: 3: + IC(0.283 ns) + CELL(0.784 ns) = 1.574 ns; Loc. = LCFF_X9_Y12_N9; Fanout = 6; REG Node = 'regis:Y_REG|output[0]'
        Info: Total cell delay = 0.968 ns ( 61.50 % )
        Info: Total interconnect delay = 0.606 ns ( 38.50 % )
    Info: - Smallest clock skew is -4.463 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.964 ns
            Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.036 ns) + CELL(0.623 ns) = 2.964 ns; Loc. = LCFF_X9_Y12_N9; Fanout = 6; REG Node = 'regis:Y_REG|output[0]'
            Info: Total cell delay = 1.682 ns ( 56.75 % )
            Info: Total interconnect delay = 1.282 ns ( 43.25 % )
        Info: - Longest clock path from clock "clk" to source register is 7.427 ns
            Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.163 ns) + CELL(0.909 ns) = 3.131 ns; Loc. = LCFF_X11_Y12_N7; Fanout = 4; REG Node = 'fsm:TOFSM|cState.init'
            Info: 3: + IC(2.688 ns) + CELL(0.000 ns) = 5.819 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'fsm:TOFSM|cState.init~clkctrl'
            Info: 4: + IC(1.424 ns) + CELL(0.184 ns) = 7.427 ns; Loc. = LCCOMB_X9_Y12_N30; Fanout = 2; REG Node = 'fsm:TOFSM|yld'
            Info: Total cell delay = 2.152 ns ( 28.98 % )
            Info: Total interconnect delay = 5.275 ns ( 71.02 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is -0.039 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 18 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "fsm:TOFSM|cState.s4" and destination pin or register "fsm:TOFSM|enable" for clock "clk" (Hold time is 3.7 ns)
    Info: + Largest clock skew is 5.005 ns
        Info: + Longest clock path from clock "clk" to destination register is 7.970 ns
            Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.163 ns) + CELL(0.909 ns) = 3.131 ns; Loc. = LCFF_X11_Y12_N25; Fanout = 7; REG Node = 'fsm:TOFSM|cState.s2'
            Info: 3: + IC(0.434 ns) + CELL(0.287 ns) = 3.852 ns; Loc. = LCCOMB_X11_Y12_N18; Fanout = 1; COMB Node = 'fsm:TOFSM|enable~2'
            Info: 4: + IC(2.511 ns) + CELL(0.000 ns) = 6.363 ns; Loc. = CLKCTRL_G12; Fanout = 3; COMB Node = 'fsm:TOFSM|enable~2clkctrl'
            Info: 5: + IC(1.423 ns) + CELL(0.184 ns) = 7.970 ns; Loc. = LCCOMB_X11_Y12_N14; Fanout = 4; REG Node = 'fsm:TOFSM|enable'
            Info: Total cell delay = 2.439 ns ( 30.60 % )
            Info: Total interconnect delay = 5.531 ns ( 69.40 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.965 ns
            Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.037 ns) + CELL(0.623 ns) = 2.965 ns; Loc. = LCFF_X11_Y12_N21; Fanout = 6; REG Node = 'fsm:TOFSM|cState.s4'
            Info: Total cell delay = 1.682 ns ( 56.73 % )
            Info: Total interconnect delay = 1.283 ns ( 43.27 % )
    Info: - Micro clock to output delay of source is 0.286 ns
    Info: - Shortest register to register delay is 1.019 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y12_N21; Fanout = 6; REG Node = 'fsm:TOFSM|cState.s4'
        Info: 2: + IC(0.454 ns) + CELL(0.565 ns) = 1.019 ns; Loc. = LCCOMB_X11_Y12_N14; Fanout = 4; REG Node = 'fsm:TOFSM|enable'
        Info: Total cell delay = 0.565 ns ( 55.45 % )
        Info: Total interconnect delay = 0.454 ns ( 44.55 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "regis:X_REG|output[2]" (data pin = "x_i[2]", clock pin = "clk") is 4.940 ns
    Info: + Longest pin to register delay is 7.942 ns
        Info: 1: + IC(0.000 ns) + CELL(0.881 ns) = 0.881 ns; Loc. = PIN_H4; Fanout = 1; PIN Node = 'x_i[2]'
        Info: 2: + IC(6.400 ns) + CELL(0.561 ns) = 7.842 ns; Loc. = LCCOMB_X7_Y12_N4; Fanout = 1; COMB Node = 'mux:X_MUX|output[2]~2'
        Info: 3: + IC(0.000 ns) + CELL(0.100 ns) = 7.942 ns; Loc. = LCFF_X7_Y12_N5; Fanout = 8; REG Node = 'regis:X_REG|output[2]'
        Info: Total cell delay = 1.542 ns ( 19.42 % )
        Info: Total interconnect delay = 6.400 ns ( 80.58 % )
    Info: + Micro setup delay of destination is -0.039 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.963 ns
        Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.035 ns) + CELL(0.623 ns) = 2.963 ns; Loc. = LCFF_X7_Y12_N5; Fanout = 8; REG Node = 'regis:X_REG|output[2]'
        Info: Total cell delay = 1.682 ns ( 56.77 % )
        Info: Total interconnect delay = 1.281 ns ( 43.23 % )
Info: tco from clock "clk" to destination pin "d_o[2]" through register "regis:OUT_REG|output[2]" is 9.101 ns
    Info: + Longest clock path from clock "clk" to source register is 2.963 ns
        Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.035 ns) + CELL(0.623 ns) = 2.963 ns; Loc. = LCFF_X7_Y12_N3; Fanout = 1; REG Node = 'regis:OUT_REG|output[2]'
        Info: Total cell delay = 1.682 ns ( 56.77 % )
        Info: Total interconnect delay = 1.281 ns ( 43.23 % )
    Info: + Micro clock to output delay of source is 0.286 ns
    Info: + Longest register to pin delay is 5.852 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y12_N3; Fanout = 1; REG Node = 'regis:OUT_REG|output[2]'
        Info: 2: + IC(2.917 ns) + CELL(2.935 ns) = 5.852 ns; Loc. = PIN_N22; Fanout = 0; PIN Node = 'd_o[2]'
        Info: Total cell delay = 2.935 ns ( 50.15 % )
        Info: Total interconnect delay = 2.917 ns ( 49.85 % )
Info: th for register "regis:Y_REG|output[0]" (data pin = "rst", clock pin = "clk") is 0.383 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.964 ns
        Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.036 ns) + CELL(0.623 ns) = 2.964 ns; Loc. = LCFF_X9_Y12_N9; Fanout = 6; REG Node = 'regis:Y_REG|output[0]'
        Info: Total cell delay = 1.682 ns ( 56.75 % )
        Info: Total interconnect delay = 1.282 ns ( 43.25 % )
    Info: + Micro hold delay of destination is 0.296 ns
    Info: - Shortest pin to register delay is 2.877 ns
        Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M2; Fanout = 19; CLK Node = 'rst'
        Info: 2: + IC(1.217 ns) + CELL(0.601 ns) = 2.877 ns; Loc. = LCFF_X9_Y12_N9; Fanout = 6; REG Node = 'regis:Y_REG|output[0]'
        Info: Total cell delay = 1.660 ns ( 57.70 % )
        Info: Total interconnect delay = 1.217 ns ( 42.30 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 174 megabytes
    Info: Processing ended: Sun Nov 12 00:36:01 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


