
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106175                       # Number of seconds simulated
sim_ticks                                106174652241                       # Number of ticks simulated
final_tick                               633950028786                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 158897                       # Simulator instruction rate (inst/s)
host_op_rate                                   203647                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1954338                       # Simulator tick rate (ticks/s)
host_mem_usage                               67381796                       # Number of bytes of host memory used
host_seconds                                 54327.69                       # Real time elapsed on the host
sim_insts                                  8632519400                       # Number of instructions simulated
sim_ops                                   11063655139                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1076992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1826176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1830656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2939520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       805760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       805888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       805504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1078016                       # Number of bytes read from this memory
system.physmem.bytes_read::total             11206400                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           37888                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3643648                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3643648                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8414                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14267                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14302                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        22965                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         6295                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         6296                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         6293                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         8422                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 87550                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           28466                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                28466                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        47017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10143589                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        39784                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17199736                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        40989                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17241931                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        45811                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     27685704                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        44606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      7589005                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        44606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      7590211                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        44606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      7586594                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        49428                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     10153233                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               105546849                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        47017                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        39784                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        40989                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        45811                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        44606                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        44606                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        44606                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        49428                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             356846                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          34317494                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               34317494                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          34317494                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        47017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10143589                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        39784                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17199736                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        40989                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17241931                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        45811                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     27685704                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        44606                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      7589005                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        44606                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      7590211                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        44606                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      7586594                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        49428                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     10153233                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              139864343                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus0.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20643722                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16890552                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2025798                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8655779                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8136992                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2136229                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92361                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    199170997                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             115387707                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20643722                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10273221                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24100504                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5503924                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5376289                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12185427                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2027006                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    232099678                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.610637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.951474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       207999174     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1125485      0.48%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1786201      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2422129      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2489119      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2104061      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1172541      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1755460      0.76%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        11245508      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    232099678                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081078                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.453184                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       197127979                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7436687                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24056275                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        27217                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3451515                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3398152                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          374                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     141619125                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1960                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3451515                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       197664883                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1460060                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4729381                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23553040                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1240794                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     141568682                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          185                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        182496                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       533589                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    197564168                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    658555567                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    658555567                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171545509                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        26018636                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35504                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18641                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3687945                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13266570                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183833                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        84783                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1759944                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         141407037                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35624                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        134419237                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18420                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     15429329                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     36772682                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1616                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    232099678                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.579144                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.269998                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    175149515     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23472376     10.11%     85.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11878478      5.12%     90.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8914418      3.84%     94.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7004471      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2834109      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1790242      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       931782      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       124287      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    232099678                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          25189     11.28%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         81812     36.63%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       116367     52.10%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113057359     84.11%     84.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2001714      1.49%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16862      0.01%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12182639      9.06%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160663      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     134419237                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.527930                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             223368                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    501179939                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    156872523                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    132392192                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     134642605                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       271623                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2122289                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          121                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          536                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        94230                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3451515                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1161017                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       121521                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    141442803                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        22387                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13266570                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183833                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18642                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        102388                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          536                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1182830                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1132560                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2315390                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    132552192                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11462506                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1867044                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  142                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            18622886                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18844183                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160380                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.520598                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             132392407                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            132392192                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         75995708                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204764130                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.519969                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371138                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123048947                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     18393866                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34008                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2051304                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228648163                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.538158                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.385935                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    178128380     77.91%     77.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     25057118     10.96%     88.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9451916      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4503868      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3823898      1.67%     96.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2180993      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1888949      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       862186      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2750855      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228648163                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123048947                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18233884                       # Number of memory references committed
system.switch_cpus0.commit.loads             11144281                       # Number of loads committed
system.switch_cpus0.commit.membars              16966                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17743911                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110865559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2533833                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2750855                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367339432                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          286337209                       # The number of ROB writes
system.switch_cpus0.timesIdled                3022181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               22515796                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123048947                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.546155                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.546155                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.392749                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.392749                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       596597810                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184430624                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      131275060                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33978                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus1.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18690391                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16682027                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1491355                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12511149                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12180642                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1126947                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        45444                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    197419275                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             106122728                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18690391                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13307589                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23665635                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4876248                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4722540                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11945190                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1463990                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    229183938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.519074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.759266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       205518303     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3599818      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1827087      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3562389      1.55%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1151155      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3298556      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          523040      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          842132      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8861458      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    229183938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.073406                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.416796                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       195488889                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6698447                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23618723                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        18969                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3358909                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1771861                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        17580                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     118774217                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        33235                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3358909                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       195709396                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4202654                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1808477                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23406659                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       697836                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     118606839                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          152                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         92325                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       535181                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    155521602                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    537636265                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    537636265                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    126247836                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        29273740                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        15991                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8091                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1600021                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21333879                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3487976                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        22814                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       792475                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         117993622                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16049                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        110528238                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        71567                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21177401                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     43400830                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          112                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    229183938                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.482269                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.095393                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    180726811     78.86%     78.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15264730      6.66%     85.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     16215464      7.08%     92.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9395620      4.10%     96.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      4857013      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      1217403      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1445465      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        33593      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        27839      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    229183938                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         185700     57.37%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         75348     23.28%     80.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        62636     19.35%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     86712648     78.45%     78.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       870450      0.79%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         7902      0.01%     79.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     19478681     17.62%     96.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3458557      3.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     110528238                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.434099                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             323684                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002929                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    450635665                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    139187372                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    107726359                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     110851922                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        87382                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4325649                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          122                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          307                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        79447                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3358909                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3391157                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        85317                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    118009756                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        14815                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21333879                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3487976                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8089                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         39504                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         1816                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          307                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1007707                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       573023                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1580730                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    109119969                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19196917                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1408269                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   85                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22655301                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        16583922                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3458384                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.428568                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             107750355                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            107726359                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         65183574                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        142200871                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.423094                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.458391                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     85834223                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     96682361                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21331618                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        15937                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1481950                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    225825029                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.428130                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.297658                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    189802889     84.05%     84.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14170846      6.28%     90.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9086923      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2861820      1.27%     95.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4741936      2.10%     97.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       927845      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       588784      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       539352      0.24%     98.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3104634      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    225825029                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     85834223                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      96682361                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20416752                       # Number of memory references committed
system.switch_cpus1.commit.loads             17008223                       # Number of loads committed
system.switch_cpus1.commit.membars               7952                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          14829712                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         84506020                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1213272                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3104634                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           340734049                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          239389522                       # The number of ROB writes
system.switch_cpus1.timesIdled                4393612                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               25431536                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           85834223                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             96682361                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     85834223                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.966363                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.966363                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.337113                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.337113                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       507129831                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      140424319                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      126056143                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         15920                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus2.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        18751205                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16737188                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1496106                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12559636                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12224993                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1129863                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        45419                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    198064140                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             106467987                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           18751205                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     13354856                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             23742966                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        4892090                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4621540                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11984536                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1468625                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    229816223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.519288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.759552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       206073257     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3613411      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1831287      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3575871      1.56%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1154041      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3311067      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          524330      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          843935      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         8889024      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    229816223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.073645                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.418152                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       196122159                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6609137                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23695859                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        19117                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3369950                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1776662                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        17628                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     119151596                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        33301                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3369950                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       196343766                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4108379                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1810157                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23482831                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       701133                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     118984054                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          161                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         92305                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       538359                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    156003152                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    539323916                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    539323916                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    126640806                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        29362330                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        16048                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         8128                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1607093                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     21412671                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      3496754                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        23069                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       794872                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         118369106                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        16105                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        110880660                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        72111                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21246478                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     43541955                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          126                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    229816223                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.482475                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.095520                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    181203430     78.85%     78.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15308827      6.66%     85.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     16274166      7.08%     92.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9427952      4.10%     96.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      4870498      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1220222      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1449352      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        33777      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        27999      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    229816223                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         186284     57.36%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         75652     23.29%     80.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        62828     19.35%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     86982267     78.45%     78.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       872670      0.79%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         7922      0.01%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     19550688     17.63%     96.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      3467113      3.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     110880660                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.435483                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             324764                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002929                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    451974418                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    139631973                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    108070499                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     111205424                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        87609                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      4343016                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          108                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          296                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        79626                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3369950                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3290156                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        85636                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    118385284                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        14998                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     21412671                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      3496754                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         8123                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         39539                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         1772                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          296                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1010718                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       575132                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1585850                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    109470570                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     19268178                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1410090                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   73                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22735085                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        16638795                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           3466907                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.429945                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             108094815                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            108070499                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         65394112                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        142620153                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.424446                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.458519                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     86113349                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     96988934                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     21400626                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        15979                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1486669                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    226446273                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.428309                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.297961                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    190314148     84.04%     84.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     14211153      6.28%     90.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9115576      4.03%     94.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2870053      1.27%     95.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4758561      2.10%     97.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       930113      0.41%     98.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       590468      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       540755      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3115446      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    226446273                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     86113349                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      96988934                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              20486780                       # Number of memory references committed
system.switch_cpus2.commit.loads             17069652                       # Number of loads committed
system.switch_cpus2.commit.membars               7972                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          14877426                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         84771578                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1216335                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3115446                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           341720062                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          240151740                       # The number of ROB writes
system.switch_cpus2.timesIdled                4409209                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               24799251                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           86113349                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             96988934                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     86113349                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.956748                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.956748                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.338209                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.338209                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       508767923                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      140866759                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      126471101                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         15964                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus3.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        19683315                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16098500                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1920794                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8133279                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7762834                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2024339                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        85424                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    190964284                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             111715220                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           19683315                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9787173                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             23408201                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5586105                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5227796                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         11742440                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1934336                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    223223765                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.611459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.960812                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       199815564     89.51%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1269849      0.57%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2004936      0.90%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3192068      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1321227      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1474334      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1579593      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1027436      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11538758      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    223223765                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.077306                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.438761                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       189205259                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7000819                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         23336040                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58635                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3623008                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3226642                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          454                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     136409161                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2954                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3623008                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       189492933                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1802348                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4366366                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         23110906                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       828200                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     136327476                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        24021                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        231979                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       310897                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents        42288                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    189272384                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    634200261                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    634200261                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    161561387                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        27710997                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        34568                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        18945                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2486655                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     12980299                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      6980657                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       210279                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1592816                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         136140443                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34675                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        128841870                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       159893                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     17210914                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     38483876                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         3164                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    223223765                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.577187                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.269502                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    168891236     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     21812576      9.77%     85.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11919960      5.34%     90.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8131980      3.64%     94.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7603679      3.41%     97.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2182371      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1704890      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       579061      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       398012      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    223223765                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          30019     12.67%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         90624     38.25%     50.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       116261     49.08%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    107936617     83.77%     83.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2038726      1.58%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15621      0.01%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11904609      9.24%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6946297      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     128841870                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.506025                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             236904                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001839                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    481304302                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    153387419                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    126780062                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     129078774                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       388366                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2316907                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          339                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1416                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       201893                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         8020                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3623008                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1158151                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       114722                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    136175254                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        56504                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     12980299                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      6980657                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        18935                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         84227                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           31                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1416                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1122644                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1096367                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2219011                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    127014976                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11197087                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1826894                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  136                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18141721                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        17875267                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           6944634                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.498850                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             126780937                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            126780062                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         74121976                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        193662028                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.497928                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.382739                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     94900672                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    116324320                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     19851161                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        31511                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1961245                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    219600757                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.529708                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.382899                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    172378778     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22869565     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8902929      4.05%     92.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4797031      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3591285      1.64%     96.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2004878      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1237780      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1106494      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2712017      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    219600757                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     94900672                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     116324320                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17442156                       # Number of memory references committed
system.switch_cpus3.commit.loads             10663392                       # Number of loads committed
system.switch_cpus3.commit.membars              15720                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16697856                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        104816941                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2363105                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2712017                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           353063584                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          275974173                       # The number of ROB writes
system.switch_cpus3.timesIdled                3084061                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               31391709                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           94900672                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            116324320                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     94900672                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.682968                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.682968                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.372722                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.372722                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       572768264                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      175740307                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      127236970                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         31484                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus4.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        22798063                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     18986304                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2075543                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8994136                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8360821                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2456384                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        96854                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    198595015                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             125093392                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           22798063                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10817205                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             26084458                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5759808                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       9860489                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         12329912                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1983450                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    238205498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.645234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.016396                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       212121040     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1598945      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         2030618      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3218509      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1339337      0.56%     92.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1729048      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         2021678      0.85%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          920582      0.39%     94.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        13225741      5.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    238205498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.089539                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.491303                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       197430235                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles     11137672                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         25960284                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        12209                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3665091                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3464741                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          445                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     152870989                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2118                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3665091                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       197629740                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         635565                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      9947314                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         25773199                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       554583                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     151925897                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          144                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         80291                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       387122                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    212257524                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    706571928                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    706571928                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    177795580                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        34461944                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        37499                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        19865                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1953147                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     14202258                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7435244                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        82892                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1680701                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         148351113                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        37628                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        142408865                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       139113                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     17870832                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     36232995                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         2064                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    238205498                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.597840                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.319701                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    177847298     74.66%     74.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     27544866     11.56%     86.22% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11250426      4.72%     90.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      6303259      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      8543938      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2626566      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      2588192      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7      1391988      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       108965      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    238205498                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         981366     79.20%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        130747     10.55%     89.75% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       126988     10.25%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    119979159     84.25%     84.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1947928      1.37%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        17633      0.01%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     13051912      9.17%     94.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7412233      5.20%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     142408865                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.559310                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            1239101                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008701                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    524401442                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    166260257                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    138708176                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     143647966                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       105080                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2646262                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          685                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        91942                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3665091                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         484168                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        61791                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    148388748                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts       115820                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     14202258                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7435244                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        19866                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         54064                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           65                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          685                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1236418                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1155774                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2392192                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    139931002                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     12839391                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      2477863                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            20251175                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        19789500                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7411784                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.549578                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             138708449                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            138708176                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         83118613                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        223279575                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.544775                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372263                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    103438028                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    127460128                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     20929231                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        35564                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2093336                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    234540407                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.543446                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.363356                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    180589626     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     27340487     11.66%     88.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9927307      4.23%     92.89% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4949618      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4522916      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1902957      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1877023      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       896198      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2534275      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    234540407                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    103438028                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     127460128                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18899298                       # Number of memory references committed
system.switch_cpus4.commit.loads             11555996                       # Number of loads committed
system.switch_cpus4.commit.membars              17742                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          18475303                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        114755467                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2632086                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2534275                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           380394776                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          300443821                       # The number of ROB writes
system.switch_cpus4.timesIdled                3010157                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               16409976                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          103438028                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            127460128                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    103438028                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.461527                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.461527                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.406252                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.406252                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       629673174                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      193852279                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      141420253                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         35534                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus5.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        22803001                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     18989955                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2077338                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      9005882                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8364495                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2456665                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        96752                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    198685564                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             125119203                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           22803001                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10821160                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             26090881                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5764197                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       9739025                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12336494                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1986084                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    238183600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.645433                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.016646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       212092719     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1599665      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2030703      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3219092      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1340012      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1730615      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         2022810      0.85%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          920580      0.39%     94.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        13227404      5.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    238183600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.089559                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.491405                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       197521541                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles     11014617                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         25967660                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        12091                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3667684                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3466005                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          446                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     152909765                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2111                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3667684                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       197720195                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         635362                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      9826041                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         25781313                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       552999                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     151971449                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          152                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         80133                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       385642                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    212315441                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    706791699                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    706791699                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    177833819                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        34481610                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        37487                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        19849                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1947213                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     14206764                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7436976                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        83003                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1677917                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         148392699                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        37616                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        142444424                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       139411                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     17887096                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     36265008                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         2044                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    238183600                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.598045                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.319938                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    177811778     74.65%     74.65% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     27553691     11.57%     86.22% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     11250461      4.72%     90.94% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      6302305      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      8547081      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2625531      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      2591347      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7      1392413      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       108993      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    238183600                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         982688     79.23%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        130550     10.53%     89.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       127063     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    120010622     84.25%     84.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1947998      1.37%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        17637      0.01%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     13054410      9.16%     94.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7413757      5.20%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     142444424                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.559449                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            1240301                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008707                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    524452160                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    166318089                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    138741796                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     143684725                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       104929                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2648283                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          679                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        92085                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked           12                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3667684                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         483924                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        61717                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    148430320                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts       114511                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     14206764                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7436976                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        19850                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         53993                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           59                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          679                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1237683                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1155641                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2393324                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    139963954                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     12840797                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      2480470                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            20254113                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        19793620                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7413316                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.549707                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             138742074                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            138741796                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         83132226                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        223331392                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.544907                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372237                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    103460291                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    127487570                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     20943343                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        35572                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2095138                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    234515916                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.543620                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.363553                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    180554936     76.99%     76.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     27345169     11.66%     88.65% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9929490      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4948183      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4526162      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      1903708      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1877372      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       895716      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2535180      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    234515916                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    103460291                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     127487570                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              18903372                       # Number of memory references committed
system.switch_cpus5.commit.loads             11558481                       # Number of loads committed
system.switch_cpus5.commit.membars              17746                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          18479286                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        114780178                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2632658                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2535180                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           380410934                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          300529525                       # The number of ROB writes
system.switch_cpus5.timesIdled                3013081                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               16431874                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          103460291                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            127487570                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    103460291                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.460997                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.460997                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.406339                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.406339                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       629823886                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      193893919                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      141449091                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         35542                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus6.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        22811835                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     18992648                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2074379                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8954388                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         8359270                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2456791                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        96804                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    198604344                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             125170009                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           22811835                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     10816061                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             26094228                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5761932                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       9839587                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12330280                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1982115                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    238206974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.645665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.017104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       212112746     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1601014      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         2019822      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3218169      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1342710      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1731935      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         2021668      0.85%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          925121      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        13233789      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    238206974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.089593                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.491604                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       197439543                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     11116724                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         25970301                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        12025                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3668374                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3472054                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          441                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     152973503                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2437                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3668374                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       197639026                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         634622                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      9927659                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         25783229                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       554058                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     152027563                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          140                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         80020                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       387157                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    212363639                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    707015023                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    707015023                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    177841533                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        34522094                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        37526                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        19888                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1950613                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     14217099                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7442574                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        82801                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1685447                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         148446725                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        37659                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        142475238                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       142537                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     17910913                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     36375158                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         2087                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    238206974                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.598115                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.320019                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    177829544     74.65%     74.65% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     27547143     11.56%     86.22% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11255892      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      6303601      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      8550126      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2630181      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      2588200      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7      1393397      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       108890      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    238206974                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         982421     79.15%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        131695     10.61%     89.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       127020     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    120031556     84.25%     84.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1948377      1.37%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        17637      0.01%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     13058419      9.17%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7419249      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     142475238                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.559570                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            1241136                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008711                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    524541123                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    166395974                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    138772595                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     143716374                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       104721                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2658123                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          680                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        97401                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3668374                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         483556                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        61275                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    148484387                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts       114611                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     14217099                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7442574                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        19889                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         53518                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           62                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          680                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1232381                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1157986                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2390367                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    139996643                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     12843998                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2478595                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            20262800                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        19800616                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7418802                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.549836                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             138772876                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            138772595                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         83143471                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        223355817                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.545028                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372247                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    103464714                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    127493033                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     20991882                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        35572                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2092194                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    234538599                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.543591                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.363555                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    180576895     76.99%     76.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     27344386     11.66%     88.65% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9929768      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4950411      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4525229      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      1902390      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1877587      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       895974      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2535959      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    234538599                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    103464714                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     127493033                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              18904146                       # Number of memory references committed
system.switch_cpus6.commit.loads             11558973                       # Number of loads committed
system.switch_cpus6.commit.membars              17746                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          18480083                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        114785072                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2632763                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2535959                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           380486840                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          300638230                       # The number of ROB writes
system.switch_cpus6.timesIdled                3009027                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               16408500                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          103464714                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            127493033                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    103464714                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.460892                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.460892                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.406357                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.406357                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       629952704                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      193919721                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      141506563                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         35542                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus7.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        20655178                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     16900928                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2025817                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8693672                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8145569                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2137390                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        92427                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    199229108                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             115444092                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           20655178                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10282959                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             24114723                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5504047                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       5390722                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12189345                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2026922                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    232186537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.610703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.951505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       208071814     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1126752      0.49%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1789188      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2422053      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2491169      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         2104322      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1178504      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1753393      0.76%     95.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11249342      4.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    232186537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081123                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.453406                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       197185028                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      7452151                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         24070271                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        27472                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3451610                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3398968                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          375                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     141688227                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1961                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3451610                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       197724732                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1468050                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      4732984                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         23564268                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1244888                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     141635593                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          182                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        183448                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       535003                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    197646504                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    658872280                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    658872280                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    171616192                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        26030309                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        35611                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        18739                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          3693079                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13273187                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7186756                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        84694                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1689435                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         141471449                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        35733                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        134476574                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        18391                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     15448182                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     36804807                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1708                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    232186537                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.579175                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.270430                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    175271067     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     23413691     10.08%     85.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11859271      5.11%     90.68% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8935165      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7024293      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2837436      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1788793      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       932832      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       123989      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    232186537                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          25261     11.30%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         81875     36.63%     47.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       116362     52.06%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    113106577     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2001921      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        16869      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     12187475      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7163732      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     134476574                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.528156                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             223498                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    501381574                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    156955900                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    132450896                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     134700072                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       272766                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2124320                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          113                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          537                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        94219                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3451610                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1169099                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       121273                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    141507324                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        31473                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13273187                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7186756                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        18742                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        102136                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          537                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1183066                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1132691                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2315757                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    132611499                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11466976                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1865075                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  142                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            18630426                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        18850466                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7163450                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.520830                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             132451140                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            132450896                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         76030282                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        204867671                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.520200                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371119                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    100041253                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    123099651                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     18407684                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        34025                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2051331                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    228734927                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.538176                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.386821                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    178243265     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     25019709     10.94%     88.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9459944      4.14%     93.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4506382      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3796326      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2179786      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1909427      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       860592      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2759496      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    228734927                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    100041253                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     123099651                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              18241402                       # Number of memory references committed
system.switch_cpus7.commit.loads             11148865                       # Number of loads committed
system.switch_cpus7.commit.membars              16974                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          17751177                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        110911285                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2534878                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2759496                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           367482077                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          286466339                       # The number of ROB writes
system.switch_cpus7.timesIdled                3022476                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               22428937                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          100041253                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            123099651                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    100041253                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.545105                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.545105                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392911                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392911                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       596869418                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      184511201                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      131337368                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         33996                       # number of misc regfile writes
system.l20.replacements                          8455                       # number of replacements
system.l20.tagsinuse                      4095.359050                       # Cycle average of tags in use
system.l20.total_refs                          304346                       # Total number of references to valid blocks.
system.l20.sampled_refs                         12551                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.248745                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           78.588090                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    11.826906                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2482.728351                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1522.215704                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019187                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002887                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.606135                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.371635                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999844                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        32300                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  32302                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10010                       # number of Writeback hits
system.l20.Writeback_hits::total                10010                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          155                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  155                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        32455                       # number of demand (read+write) hits
system.l20.demand_hits::total                   32457                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        32455                       # number of overall hits
system.l20.overall_hits::total                  32457                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8415                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8454                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8415                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8454                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8415                       # number of overall misses
system.l20.overall_misses::total                 8454                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     35448380                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3822157789                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3857606169                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     35448380                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3822157789                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3857606169                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     35448380                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3822157789                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3857606169                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           41                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        40715                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              40756                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10010                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10010                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          155                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              155                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           41                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        40870                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               40911                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           41                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        40870                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              40911                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.206681                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.207430                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.205897                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.206644                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.205897                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.206644                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 908932.820513                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 454207.699228                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 456305.437544                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 908932.820513                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 454207.699228                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 456305.437544                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 908932.820513                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 454207.699228                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 456305.437544                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4448                       # number of writebacks
system.l20.writebacks::total                     4448                       # number of writebacks
system.l20.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l20.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l20.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l20.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l20.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8414                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8453                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8414                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8453                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8414                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8453                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     32647187                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3217172756                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3249819943                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     32647187                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3217172756                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3249819943                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     32647187                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3217172756                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3249819943                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.206656                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.207405                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.205872                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.206619                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.205872                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.206619                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 837107.358974                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 382359.490849                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 384457.582278                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 837107.358974                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 382359.490849                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 384457.582278                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 837107.358974                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 382359.490849                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 384457.582278                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         14300                       # number of replacements
system.l21.tagsinuse                      4095.813082                       # Cycle average of tags in use
system.l21.total_refs                          222147                       # Total number of references to valid blocks.
system.l21.sampled_refs                         18396                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.075832                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           53.075117                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.949213                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2911.664972                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1123.123779                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.012958                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001941                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.710856                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.274200                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999954                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        39114                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  39115                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            6863                       # number of Writeback hits
system.l21.Writeback_hits::total                 6863                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           69                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   69                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        39183                       # number of demand (read+write) hits
system.l21.demand_hits::total                   39184                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        39183                       # number of overall hits
system.l21.overall_hits::total                  39184                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           33                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        14267                       # number of ReadReq misses
system.l21.ReadReq_misses::total                14300                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           33                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        14267                       # number of demand (read+write) misses
system.l21.demand_misses::total                 14300                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           33                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        14267                       # number of overall misses
system.l21.overall_misses::total                14300                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     21131628                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6548971234                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     6570102862                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     21131628                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6548971234                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      6570102862                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     21131628                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6548971234                       # number of overall miss cycles
system.l21.overall_miss_latency::total     6570102862                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           34                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53381                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53415                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         6863                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             6863                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           69                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               69                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           34                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53450                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53484                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           34                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53450                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53484                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.970588                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.267267                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.267715                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.970588                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.266922                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.267370                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.970588                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.266922                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.267370                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 640352.363636                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 459029.314782                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 459447.752587                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 640352.363636                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 459029.314782                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 459447.752587                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 640352.363636                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 459029.314782                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 459447.752587                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2150                       # number of writebacks
system.l21.writebacks::total                     2150                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           33                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        14267                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           14300                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           33                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        14267                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            14300                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           33                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        14267                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           14300                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     18749478                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5523104835                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5541854313                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     18749478                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5523104835                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5541854313                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     18749478                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5523104835                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5541854313                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.267267                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.267715                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.970588                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.266922                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.267370                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.970588                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.266922                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.267370                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       568166                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 387124.471508                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 387542.259650                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       568166                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 387124.471508                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 387542.259650                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       568166                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 387124.471508                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 387542.259650                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         14336                       # number of replacements
system.l22.tagsinuse                      4095.796990                       # Cycle average of tags in use
system.l22.total_refs                          222332                       # Total number of references to valid blocks.
system.l22.sampled_refs                         18432                       # Sample count of references to valid blocks.
system.l22.avg_refs                         12.062283                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           53.076162                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     7.166682                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2913.165958                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1122.388189                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.012958                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001750                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.711222                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.274021                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999950                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        39277                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  39278                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            6885                       # number of Writeback hits
system.l22.Writeback_hits::total                 6885                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           75                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   75                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        39352                       # number of demand (read+write) hits
system.l22.demand_hits::total                   39353                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        39352                       # number of overall hits
system.l22.overall_hits::total                  39353                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           34                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        14302                       # number of ReadReq misses
system.l22.ReadReq_misses::total                14336                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           34                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        14302                       # number of demand (read+write) misses
system.l22.demand_misses::total                 14336                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           34                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        14302                       # number of overall misses
system.l22.overall_misses::total                14336                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     23946581                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   6206127243                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     6230073824                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     23946581                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   6206127243                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      6230073824                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     23946581                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   6206127243                       # number of overall miss cycles
system.l22.overall_miss_latency::total     6230073824                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           35                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        53579                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              53614                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         6885                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             6885                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           75                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               75                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           35                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        53654                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               53689                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           35                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        53654                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              53689                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.266933                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.267393                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.266560                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.267019                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.266560                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.267019                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 704311.205882                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 433934.221997                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 434575.462054                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 704311.205882                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 433934.221997                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 434575.462054                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 704311.205882                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 433934.221997                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 434575.462054                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2155                       # number of writebacks
system.l22.writebacks::total                     2155                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           34                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        14302                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           14336                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           34                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        14302                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            14336                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           34                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        14302                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           14336                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     21505381                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   5178877159                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   5200382540                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     21505381                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   5178877159                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   5200382540                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     21505381                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   5178877159                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   5200382540                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.266933                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.267393                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.266560                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.267019                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.266560                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.267019                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 632511.205882                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 362108.597329                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 362749.898158                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 632511.205882                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 362108.597329                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 362749.898158                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 632511.205882                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 362108.597329                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 362749.898158                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         23005                       # number of replacements
system.l23.tagsinuse                      4095.577225                       # Cycle average of tags in use
system.l23.total_refs                          378858                       # Total number of references to valid blocks.
system.l23.sampled_refs                         27101                       # Sample count of references to valid blocks.
system.l23.avg_refs                         13.979484                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           37.287714                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    10.968646                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2621.085141                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1426.235723                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.009103                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.002678                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.639913                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.348202                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999897                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        46173                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  46174                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           13963                       # number of Writeback hits
system.l23.Writeback_hits::total                13963                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          128                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  128                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        46301                       # number of demand (read+write) hits
system.l23.demand_hits::total                   46302                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        46301                       # number of overall hits
system.l23.overall_hits::total                  46302                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           38                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        22964                       # number of ReadReq misses
system.l23.ReadReq_misses::total                23002                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           38                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        22965                       # number of demand (read+write) misses
system.l23.demand_misses::total                 23003                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           38                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        22965                       # number of overall misses
system.l23.overall_misses::total                23003                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     34342964                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data  12067943415                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total    12102286379                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       476449                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       476449                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     34342964                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data  12068419864                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total     12102762828                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     34342964                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data  12068419864                       # number of overall miss cycles
system.l23.overall_miss_latency::total    12102762828                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           39                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        69137                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              69176                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        13963                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            13963                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          129                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              129                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           39                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        69266                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               69305                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           39                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        69266                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              69305                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.332152                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.332514                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.007752                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.007752                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.331548                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.331910                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.331548                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.331910                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 903762.210526                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 525515.738330                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 526140.612947                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       476449                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       476449                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 903762.210526                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 525513.601742                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 526138.452724                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 903762.210526                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 525513.601742                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 526138.452724                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4160                       # number of writebacks
system.l23.writebacks::total                     4160                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        22964                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           23002                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        22965                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            23003                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        22965                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           23003                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     31612830                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data  10418104987                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total  10449717817                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       404649                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       404649                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     31612830                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data  10418509636                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total  10450122466                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     31612830                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data  10418509636                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total  10450122466                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.332152                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.332514                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.007752                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.007752                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.331548                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.331910                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.331548                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.331910                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 831916.578947                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 453671.180413                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 454296.053256                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       404649                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       404649                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 831916.578947                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 453669.045765                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 454293.894970                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 831916.578947                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 453669.045765                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 454293.894970                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          6332                       # number of replacements
system.l24.tagsinuse                      4095.200624                       # Cycle average of tags in use
system.l24.total_refs                          289390                       # Total number of references to valid blocks.
system.l24.sampled_refs                         10428                       # Sample count of references to valid blocks.
system.l24.avg_refs                         27.751247                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          121.112691                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    18.102844                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2249.077251                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1706.907838                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.029569                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.004420                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.549091                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.416726                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999805                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        29937                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  29939                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            9528                       # number of Writeback hits
system.l24.Writeback_hits::total                 9528                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          207                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  207                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        30144                       # number of demand (read+write) hits
system.l24.demand_hits::total                   30146                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        30144                       # number of overall hits
system.l24.overall_hits::total                  30146                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         6295                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 6332                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         6295                       # number of demand (read+write) misses
system.l24.demand_misses::total                  6332                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         6295                       # number of overall misses
system.l24.overall_misses::total                 6332                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     43062248                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   2888442905                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     2931505153                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     43062248                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   2888442905                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      2931505153                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     43062248                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   2888442905                       # number of overall miss cycles
system.l24.overall_miss_latency::total     2931505153                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           39                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        36232                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              36271                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         9528                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             9528                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          207                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              207                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           39                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        36439                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               36478                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           39                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        36439                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              36478                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.948718                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.173741                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.174575                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.948718                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.172754                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.173584                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.948718                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.172754                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.173584                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 1163844.540541                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 458847.165210                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 462966.701358                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 1163844.540541                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 458847.165210                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 462966.701358                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 1163844.540541                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 458847.165210                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 462966.701358                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                3701                       # number of writebacks
system.l24.writebacks::total                     3701                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         6295                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            6332                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         6295                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             6332                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         6295                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            6332                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     40405648                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   2436216664                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   2476622312                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     40405648                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   2436216664                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   2476622312                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     40405648                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   2436216664                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   2476622312                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.173741                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.174575                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.948718                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.172754                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.173584                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.948718                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.172754                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.173584                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1092044.540541                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 387008.207149                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 391127.970941                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 1092044.540541                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 387008.207149                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 391127.970941                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 1092044.540541                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 387008.207149                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 391127.970941                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          6333                       # number of replacements
system.l25.tagsinuse                      4095.200937                       # Cycle average of tags in use
system.l25.total_refs                          289391                       # Total number of references to valid blocks.
system.l25.sampled_refs                         10429                       # Sample count of references to valid blocks.
system.l25.avg_refs                         27.748682                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          121.113161                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    18.099229                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2249.176927                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1706.811619                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.029569                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.004419                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.549115                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.416702                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999805                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        29941                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  29943                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            9525                       # number of Writeback hits
system.l25.Writeback_hits::total                 9525                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          206                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  206                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        30147                       # number of demand (read+write) hits
system.l25.demand_hits::total                   30149                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        30147                       # number of overall hits
system.l25.overall_hits::total                  30149                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           37                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         6296                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 6333                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           37                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         6296                       # number of demand (read+write) misses
system.l25.demand_misses::total                  6333                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           37                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         6296                       # number of overall misses
system.l25.overall_misses::total                 6333                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     45240833                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   2830449668                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     2875690501                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     45240833                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   2830449668                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      2875690501                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     45240833                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   2830449668                       # number of overall miss cycles
system.l25.overall_miss_latency::total     2875690501                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           39                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        36237                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              36276                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         9525                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             9525                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          206                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              206                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           39                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        36443                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               36482                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           39                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        36443                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              36482                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.948718                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.173745                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.174578                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.948718                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.172763                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.173592                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.948718                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.172763                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.173592                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1222725.216216                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 449563.162008                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 454080.293858                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1222725.216216                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 449563.162008                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 454080.293858                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1222725.216216                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 449563.162008                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 454080.293858                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                3701                       # number of writebacks
system.l25.writebacks::total                     3701                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         6296                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            6333                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         6296                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             6333                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         6296                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            6333                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     42584233                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   2378214708                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   2420798941                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     42584233                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   2378214708                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   2420798941                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     42584233                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   2378214708                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   2420798941                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.173745                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.174578                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.948718                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.172763                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.173592                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.948718                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.172763                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.173592                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1150925.216216                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 377734.229352                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 382251.530238                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1150925.216216                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 377734.229352                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 382251.530238                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1150925.216216                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 377734.229352                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 382251.530238                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          6330                       # number of replacements
system.l26.tagsinuse                      4095.191226                       # Cycle average of tags in use
system.l26.total_refs                          289425                       # Total number of references to valid blocks.
system.l26.sampled_refs                         10426                       # Sample count of references to valid blocks.
system.l26.avg_refs                         27.759927                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          121.107559                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    18.468081                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2247.504504                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1708.111081                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.029567                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.004509                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.548707                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.417019                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999803                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        29961                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  29963                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            9539                       # number of Writeback hits
system.l26.Writeback_hits::total                 9539                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          207                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  207                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        30168                       # number of demand (read+write) hits
system.l26.demand_hits::total                   30170                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        30168                       # number of overall hits
system.l26.overall_hits::total                  30170                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         6293                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 6330                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         6293                       # number of demand (read+write) misses
system.l26.demand_misses::total                  6330                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         6293                       # number of overall misses
system.l26.overall_misses::total                 6330                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     42269618                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   2887116092                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     2929385710                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     42269618                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   2887116092                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      2929385710                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     42269618                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   2887116092                       # number of overall miss cycles
system.l26.overall_miss_latency::total     2929385710                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           39                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        36254                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              36293                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         9539                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             9539                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          207                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              207                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           39                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        36461                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               36500                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           39                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        36461                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              36500                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.948718                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.173581                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.174414                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.948718                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.172595                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.173425                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.948718                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.172595                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.173425                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1142422.108108                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 458782.153504                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 462778.153239                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1142422.108108                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 458782.153504                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 462778.153239                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1142422.108108                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 458782.153504                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 462778.153239                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                3701                       # number of writebacks
system.l26.writebacks::total                     3701                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         6293                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            6330                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         6293                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             6330                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         6293                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            6330                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     39611524                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   2434933880                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   2474545404                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     39611524                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   2434933880                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   2474545404                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     39611524                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   2434933880                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   2474545404                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.173581                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.174414                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.948718                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.172595                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.173425                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.948718                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.172595                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.173425                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1070581.729730                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 386927.360559                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 390923.444550                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1070581.729730                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 386927.360559                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 390923.444550                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1070581.729730                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 386927.360559                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 390923.444550                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          8465                       # number of replacements
system.l27.tagsinuse                      4095.370364                       # Cycle average of tags in use
system.l27.total_refs                          304367                       # Total number of references to valid blocks.
system.l27.sampled_refs                         12561                       # Sample count of references to valid blocks.
system.l27.avg_refs                         24.231112                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           78.597427                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    12.487942                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2484.392136                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1519.892859                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.019189                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003049                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.606541                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.371068                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999846                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        32319                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  32321                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           10012                       # number of Writeback hits
system.l27.Writeback_hits::total                10012                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          153                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  153                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        32472                       # number of demand (read+write) hits
system.l27.demand_hits::total                   32474                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        32472                       # number of overall hits
system.l27.overall_hits::total                  32474                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           41                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         8423                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 8464                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           41                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         8423                       # number of demand (read+write) misses
system.l27.demand_misses::total                  8464                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           41                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         8423                       # number of overall misses
system.l27.overall_misses::total                 8464                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     35288450                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   3794167936                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     3829456386                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     35288450                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   3794167936                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      3829456386                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     35288450                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   3794167936                       # number of overall miss cycles
system.l27.overall_miss_latency::total     3829456386                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           43                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        40742                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              40785                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        10012                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            10012                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          153                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              153                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           43                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        40895                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               40938                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           43                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        40895                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              40938                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.953488                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.206740                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.207527                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.953488                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.205966                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.206752                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.953488                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.205966                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.206752                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 860693.902439                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 450453.275080                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 452440.499291                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 860693.902439                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 450453.275080                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 452440.499291                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 860693.902439                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 450453.275080                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 452440.499291                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                4450                       # number of writebacks
system.l27.writebacks::total                     4450                       # number of writebacks
system.l27.ReadReq_mshr_hits::switch_cpus7.data            1                       # number of ReadReq MSHR hits
system.l27.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l27.demand_mshr_hits::switch_cpus7.data            1                       # number of demand (read+write) MSHR hits
system.l27.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l27.overall_mshr_hits::switch_cpus7.data            1                       # number of overall MSHR hits
system.l27.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         8422                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            8463                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         8422                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             8463                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         8422                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            8463                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     32343664                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   3188507321                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   3220850985                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     32343664                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   3188507321                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   3220850985                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     32343664                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   3188507321                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   3220850985                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.206715                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.207503                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.953488                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.205942                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.206727                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.953488                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.205942                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.206727                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 788869.853659                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 378592.652695                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 380580.288905                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 788869.853659                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 378592.652695                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 380580.288905                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 788869.853659                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 378592.652695                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 380580.288905                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               514.945293                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012193471                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1961615.253876                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.945293                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064015                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.825233                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12185375                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12185375                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12185375                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12185375                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12185375                       # number of overall hits
system.cpu0.icache.overall_hits::total       12185375                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           52                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           52                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           52                       # number of overall misses
system.cpu0.icache.overall_misses::total           52                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     44482445                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     44482445                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     44482445                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     44482445                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     44482445                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     44482445                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12185427                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12185427                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12185427                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12185427                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12185427                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12185427                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 855431.634615                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 855431.634615                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 855431.634615                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 855431.634615                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 855431.634615                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 855431.634615                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     35972609                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     35972609                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     35972609                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     35972609                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     35972609                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     35972609                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 877380.707317                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 877380.707317                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 877380.707317                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 877380.707317                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 877380.707317                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 877380.707317                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 40870                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               166568645                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 41126                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4050.202913                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.149221                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.850779                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.910739                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.089261                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8382704                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8382704                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7056044                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7056044                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18515                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18515                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16989                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16989                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15438748                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15438748                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15438748                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15438748                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       130793                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       130793                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          918                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          918                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       131711                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        131711                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       131711                       # number of overall misses
system.cpu0.dcache.overall_misses::total       131711                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  24363805398                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  24363805398                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     77430032                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     77430032                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  24441235430                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  24441235430                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  24441235430                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  24441235430                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8513497                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8513497                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16989                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16989                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15570459                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15570459                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15570459                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15570459                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015363                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015363                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000130                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000130                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008459                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008459                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008459                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008459                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 186277.594351                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 186277.594351                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 84346.440087                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84346.440087                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 185567.154072                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 185567.154072                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 185567.154072                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 185567.154072                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10010                       # number of writebacks
system.cpu0.dcache.writebacks::total            10010                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        90078                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        90078                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          763                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          763                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        90841                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        90841                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        90841                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        90841                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        40715                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        40715                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          155                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          155                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        40870                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        40870                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        40870                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        40870                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5997050596                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5997050596                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9991663                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9991663                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6007042259                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6007042259                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6007042259                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6007042259                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002625                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002625                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147293.395456                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 147293.395456                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64462.341935                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64462.341935                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 146979.257622                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 146979.257622                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 146979.257622                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 146979.257622                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               558.203664                       # Cycle average of tags in use
system.cpu1.icache.total_refs               932090177                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1661479.816399                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    32.186627                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   526.017037                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.051581                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.842976                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.894557                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11945145                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11945145                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11945145                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11945145                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11945145                       # number of overall hits
system.cpu1.icache.overall_hits::total       11945145                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.cpu1.icache.overall_misses::total           45                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     25722409                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     25722409                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     25722409                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     25722409                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     25722409                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     25722409                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11945190                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11945190                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11945190                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11945190                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11945190                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11945190                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 571609.088889                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 571609.088889                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 571609.088889                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 571609.088889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 571609.088889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 571609.088889                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     21487775                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     21487775                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     21487775                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     21487775                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     21487775                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     21487775                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 631993.382353                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 631993.382353                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 631993.382353                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 631993.382353                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 631993.382353                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 631993.382353                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53450                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               224291593                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53706                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4176.285573                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   202.614243                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    53.385757                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.791462                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.208538                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17525693                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17525693                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3392107                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3392107                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8013                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8013                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         7960                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         7960                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     20917800                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        20917800                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     20917800                       # number of overall hits
system.cpu1.dcache.overall_hits::total       20917800                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       183813                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       183813                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          323                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          323                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       184136                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        184136                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       184136                       # number of overall misses
system.cpu1.dcache.overall_misses::total       184136                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  44008124245                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  44008124245                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     27716128                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     27716128                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  44035840373                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  44035840373                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  44035840373                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  44035840373                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     17709506                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17709506                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3392430                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3392430                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8013                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8013                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         7960                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7960                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     21101936                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21101936                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     21101936                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21101936                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010379                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010379                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000095                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000095                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008726                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008726                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008726                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008726                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 239417.909751                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 239417.909751                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 85808.445820                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 85808.445820                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 239148.457515                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 239148.457515                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 239148.457515                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 239148.457515                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         6863                       # number of writebacks
system.cpu1.dcache.writebacks::total             6863                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       130432                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       130432                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          254                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          254                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       130686                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       130686                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       130686                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       130686                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53381                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53381                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           69                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53450                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53450                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53450                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53450                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9229921508                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9229921508                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      4473004                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      4473004                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9234394512                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9234394512                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9234394512                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9234394512                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003014                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003014                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002533                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002533                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002533                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002533                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 172906.493097                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 172906.493097                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 64826.144928                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64826.144928                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 172766.969355                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 172766.969355                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 172766.969355                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 172766.969355                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     2                       # number of replacements
system.cpu2.icache.tagsinuse               558.603218                       # Cycle average of tags in use
system.cpu2.icache.total_refs               932129525                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1658593.460854                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    33.442136                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   525.161082                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.053593                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.841604                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.895197                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11984493                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11984493                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11984493                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11984493                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11984493                       # number of overall hits
system.cpu2.icache.overall_hits::total       11984493                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.cpu2.icache.overall_misses::total           43                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     28012417                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     28012417                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     28012417                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     28012417                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     28012417                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     28012417                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11984536                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11984536                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11984536                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11984536                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11984536                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11984536                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 651451.558140                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 651451.558140                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 651451.558140                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 651451.558140                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 651451.558140                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 651451.558140                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     24338787                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     24338787                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     24338787                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     24338787                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     24338787                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     24338787                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 695393.914286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 695393.914286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 695393.914286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 695393.914286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 695393.914286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 695393.914286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 53654                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               224366616                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 53910                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4161.873790                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   203.041622                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    52.958378                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.793131                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.206869                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     17592152                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       17592152                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3400616                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3400616                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         8046                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         8046                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         7982                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         7982                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     20992768                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        20992768                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     20992768                       # number of overall hits
system.cpu2.dcache.overall_hits::total       20992768                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       184315                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       184315                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          371                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          371                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       184686                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        184686                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       184686                       # number of overall misses
system.cpu2.dcache.overall_misses::total       184686                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  41916764996                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  41916764996                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     32386217                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     32386217                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  41949151213                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  41949151213                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  41949151213                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  41949151213                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     17776467                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17776467                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3400987                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3400987                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         8046                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8046                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         7982                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         7982                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     21177454                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     21177454                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     21177454                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     21177454                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010368                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010368                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000109                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000109                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008721                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008721                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008721                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008721                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 227419.173676                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 227419.173676                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 87294.385445                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 87294.385445                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 227137.688904                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 227137.688904                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 227137.688904                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 227137.688904                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         6885                       # number of writebacks
system.cpu2.dcache.writebacks::total             6885                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       130736                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       130736                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          296                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          296                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       131032                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       131032                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       131032                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       131032                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        53579                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        53579                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           75                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        53654                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        53654                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        53654                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        53654                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   8898195412                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8898195412                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      4941483                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      4941483                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   8903136895                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   8903136895                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   8903136895                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   8903136895                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003014                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003014                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002534                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002534                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002534                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002534                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 166076.175591                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 166076.175591                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65886.440000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65886.440000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 165936.125825                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 165936.125825                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 165936.125825                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 165936.125825                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               528.223302                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1017517710                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1923473.931947                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.223302                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          490                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.061255                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.785256                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.846512                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11742385                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11742385                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11742385                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11742385                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11742385                       # number of overall hits
system.cpu3.icache.overall_hits::total       11742385                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           55                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           55                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           55                       # number of overall misses
system.cpu3.icache.overall_misses::total           55                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     50199176                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     50199176                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     50199176                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     50199176                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     50199176                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     50199176                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11742440                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11742440                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11742440                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11742440                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11742440                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11742440                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 912712.290909                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 912712.290909                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 912712.290909                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 912712.290909                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 912712.290909                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 912712.290909                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           16                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           16                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     34741546                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     34741546                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     34741546                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     34741546                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     34741546                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     34741546                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 890808.871795                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 890808.871795                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 890808.871795                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 890808.871795                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 890808.871795                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 890808.871795                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 69266                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               180784905                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 69522                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               2600.398507                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   234.133176                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    21.866824                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.914583                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.085417                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8142005                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8142005                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6746183                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6746183                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18743                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18743                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15742                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15742                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     14888188                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14888188                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     14888188                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14888188                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       177027                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       177027                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          777                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          777                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       177804                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        177804                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       177804                       # number of overall misses
system.cpu3.dcache.overall_misses::total       177804                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  40889546001                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  40889546001                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     69011435                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     69011435                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  40958557436                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  40958557436                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  40958557436                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  40958557436                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8319032                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8319032                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6746960                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6746960                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15742                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15742                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15065992                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15065992                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15065992                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15065992                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021280                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021280                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000115                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011802                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011802                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011802                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011802                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 230979.150079                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 230979.150079                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 88817.805663                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 88817.805663                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 230357.907786                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 230357.907786                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 230357.907786                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 230357.907786                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        13963                       # number of writebacks
system.cpu3.dcache.writebacks::total            13963                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       107890                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       107890                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          648                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          648                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       108538                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       108538                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       108538                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       108538                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        69137                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        69137                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          129                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          129                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        69266                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        69266                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        69266                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        69266                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  15292265649                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  15292265649                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      8831112                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      8831112                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  15301096761                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  15301096761                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  15301096761                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  15301096761                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.008311                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.008311                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.004598                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.004598                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.004598                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.004598                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 221187.868276                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 221187.868276                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 68458.232558                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 68458.232558                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 220903.426804                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 220903.426804                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 220903.426804                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 220903.426804                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               493.376726                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1015429296                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2055524.890688                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    38.376726                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.061501                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.790668                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12329856                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12329856                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12329856                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12329856                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12329856                       # number of overall hits
system.cpu4.icache.overall_hits::total       12329856                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           56                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           56                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           56                       # number of overall misses
system.cpu4.icache.overall_misses::total           56                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     69642293                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     69642293                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     69642293                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     69642293                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     69642293                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     69642293                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12329912                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12329912                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12329912                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12329912                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12329912                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12329912                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 1243612.375000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 1243612.375000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 1243612.375000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 1243612.375000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 1243612.375000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 1243612.375000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           17                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           17                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           17                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     43499572                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     43499572                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     43499572                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     43499572                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     43499572                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     43499572                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1115373.641026                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 1115373.641026                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 1115373.641026                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 1115373.641026                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 1115373.641026                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 1115373.641026                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 36439                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               164409361                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 36695                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4480.429514                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.439799                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.560201                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.911874                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.088126                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      9830598                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        9830598                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7305328                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7305328                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        19587                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        19587                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        17767                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        17767                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     17135926                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        17135926                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     17135926                       # number of overall hits
system.cpu4.dcache.overall_hits::total       17135926                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        93714                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        93714                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2079                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2079                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        95793                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         95793                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        95793                       # number of overall misses
system.cpu4.dcache.overall_misses::total        95793                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  12851632311                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  12851632311                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    134189380                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    134189380                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  12985821691                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  12985821691                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  12985821691                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  12985821691                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      9924312                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      9924312                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7307407                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7307407                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        19587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        19587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        17767                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        17767                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     17231719                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     17231719                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     17231719                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     17231719                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009443                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009443                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000285                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000285                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005559                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005559                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005559                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005559                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 137136.738492                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 137136.738492                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 64545.156325                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 64545.156325                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 135561.279958                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 135561.279958                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 135561.279958                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 135561.279958                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets        13475                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets        13475                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         9528                       # number of writebacks
system.cpu4.dcache.writebacks::total             9528                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        57482                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        57482                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         1872                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         1872                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        59354                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        59354                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        59354                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        59354                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        36232                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        36232                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          207                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          207                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        36439                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        36439                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        36439                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        36439                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   4888574936                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   4888574936                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     15120062                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     15120062                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   4903694998                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   4903694998                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   4903694998                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   4903694998                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003651                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003651                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002115                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002115                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002115                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002115                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 134924.236476                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 134924.236476                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 73043.777778                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 73043.777778                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 134572.710502                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 134572.710502                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 134572.710502                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 134572.710502                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               493.377068                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1015435879                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2055538.216599                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    38.377068                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.061502                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.790668                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12336439                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12336439                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12336439                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12336439                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12336439                       # number of overall hits
system.cpu5.icache.overall_hits::total       12336439                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           55                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           55                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           55                       # number of overall misses
system.cpu5.icache.overall_misses::total           55                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     70888287                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     70888287                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     70888287                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     70888287                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     70888287                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     70888287                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12336494                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12336494                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12336494                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12336494                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12336494                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12336494                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1288877.945455                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1288877.945455                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1288877.945455                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1288877.945455                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1288877.945455                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1288877.945455                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           16                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           16                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           16                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     45679266                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     45679266                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     45679266                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     45679266                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     45679266                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     45679266                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1171263.230769                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1171263.230769                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1171263.230769                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1171263.230769                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1171263.230769                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1171263.230769                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 36443                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               164411908                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 36699                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4480.010572                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.440187                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.559813                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.911876                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.088124                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      9831597                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        9831597                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7306888                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7306888                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        19571                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        19571                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        17771                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        17771                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     17138485                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        17138485                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     17138485                       # number of overall hits
system.cpu5.dcache.overall_hits::total       17138485                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        93676                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        93676                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         2100                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         2100                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        95776                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         95776                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        95776                       # number of overall misses
system.cpu5.dcache.overall_misses::total        95776                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  12730171110                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  12730171110                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    134661837                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    134661837                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  12864832947                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  12864832947                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  12864832947                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  12864832947                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      9925273                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      9925273                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7308988                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7308988                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        19571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        19571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        17771                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        17771                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     17234261                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     17234261                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     17234261                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     17234261                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009438                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009438                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000287                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000287                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005557                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005557                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005557                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005557                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 135895.758892                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 135895.758892                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 64124.684286                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 64124.684286                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 134322.094752                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 134322.094752                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 134322.094752                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 134322.094752                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets        27807                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets         9269                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         9525                       # number of writebacks
system.cpu5.dcache.writebacks::total             9525                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        57439                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        57439                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data         1894                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         1894                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        59333                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        59333                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        59333                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        59333                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        36237                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        36237                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          206                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          206                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        36443                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        36443                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        36443                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        36443                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   4830935996                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   4830935996                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     14980273                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     14980273                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   4845916269                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   4845916269                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   4845916269                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   4845916269                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003651                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003651                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002115                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002115                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002115                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002115                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 133315.009410                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 133315.009410                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 72719.771845                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 72719.771845                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 132972.484949                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 132972.484949                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 132972.484949                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 132972.484949                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               493.195932                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1015429666                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2055525.639676                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    38.195932                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.061211                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.790378                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12330226                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12330226                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12330226                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12330226                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12330226                       # number of overall hits
system.cpu6.icache.overall_hits::total       12330226                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           54                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           54                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           54                       # number of overall misses
system.cpu6.icache.overall_misses::total           54                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     63830896                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     63830896                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     63830896                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     63830896                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     63830896                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     63830896                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12330280                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12330280                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12330280                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12330280                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12330280                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12330280                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1182053.629630                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1182053.629630                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1182053.629630                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1182053.629630                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1182053.629630                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1182053.629630                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           15                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           15                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     42707590                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     42707590                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     42707590                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     42707590                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     42707590                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     42707590                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1095066.410256                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1095066.410256                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1095066.410256                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1095066.410256                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1095066.410256                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1095066.410256                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 36461                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               164415407                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 36717                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4477.909606                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.440511                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.559489                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.911877                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.088123                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      9834792                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        9834792                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7307160                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7307160                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        19603                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        19603                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        17771                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        17771                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     17141952                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        17141952                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     17141952                       # number of overall hits
system.cpu6.dcache.overall_hits::total       17141952                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        93733                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        93733                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         2110                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         2110                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        95843                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         95843                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        95843                       # number of overall misses
system.cpu6.dcache.overall_misses::total        95843                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  12849938281                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  12849938281                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    135702210                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    135702210                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  12985640491                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  12985640491                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  12985640491                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  12985640491                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      9928525                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      9928525                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7309270                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7309270                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        19603                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        19603                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        17771                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        17771                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     17237795                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     17237795                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     17237795                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     17237795                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009441                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009441                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000289                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000289                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005560                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005560                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005560                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005560                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 137090.867475                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 137090.867475                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 64313.843602                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 64313.843602                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 135488.668875                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 135488.668875                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 135488.668875                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 135488.668875                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets           27                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets    13.500000                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         9539                       # number of writebacks
system.cpu6.dcache.writebacks::total             9539                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        57479                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        57479                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         1903                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         1903                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        59382                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        59382                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        59382                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        59382                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        36254                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        36254                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          207                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          207                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        36461                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        36461                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        36461                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        36461                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   4888713407                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   4888713407                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     15085505                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     15085505                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   4903798912                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   4903798912                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   4903798912                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   4903798912                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003651                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003651                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002115                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002115                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002115                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002115                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 134846.179925                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 134846.179925                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 72876.835749                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 72876.835749                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 134494.361427                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 134494.361427                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 134494.361427                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 134494.361427                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               516.948017                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1012197387                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1954049.009653                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    41.948017                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.067224                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.828442                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12189291                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12189291                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12189291                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12189291                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12189291                       # number of overall hits
system.cpu7.icache.overall_hits::total       12189291                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           54                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           54                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           54                       # number of overall misses
system.cpu7.icache.overall_misses::total           54                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     44681442                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     44681442                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     44681442                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     44681442                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     44681442                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     44681442                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12189345                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12189345                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12189345                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12189345                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12189345                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12189345                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 827434.111111                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 827434.111111                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 827434.111111                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 827434.111111                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 827434.111111                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 827434.111111                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           43                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           43                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           43                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     35763003                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     35763003                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     35763003                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     35763003                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     35763003                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     35763003                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 831697.744186                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 831697.744186                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 831697.744186                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 831697.744186                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 831697.744186                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 831697.744186                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 40895                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               166573720                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 41151                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4047.865665                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.152340                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.847660                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.910751                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.089249                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8384739                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8384739                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7058978                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7058978                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        18612                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        18612                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        16998                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        16998                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     15443717                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        15443717                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     15443717                       # number of overall hits
system.cpu7.dcache.overall_hits::total       15443717                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       130909                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       130909                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          902                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          902                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       131811                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        131811                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       131811                       # number of overall misses
system.cpu7.dcache.overall_misses::total       131811                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  24247246164                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  24247246164                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     75986902                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     75986902                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  24323233066                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  24323233066                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  24323233066                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  24323233066                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8515648                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8515648                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7059880                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7059880                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        18612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        18612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        16998                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        16998                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     15575528                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     15575528                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     15575528                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     15575528                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015373                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015373                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000128                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008463                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008463                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008463                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008463                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 185222.147935                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 185222.147935                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 84242.685144                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 84242.685144                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 184531.132197                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 184531.132197                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 184531.132197                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 184531.132197                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        10012                       # number of writebacks
system.cpu7.dcache.writebacks::total            10012                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        90167                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        90167                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          749                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          749                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        90916                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        90916                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        90916                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        90916                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        40742                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        40742                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          153                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          153                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        40895                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        40895                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        40895                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        40895                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   5970426174                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   5970426174                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      9868431                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      9868431                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   5980294605                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   5980294605                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   5980294605                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   5980294605                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004784                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004784                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002626                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002626                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002626                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002626                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 146542.294782                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 146542.294782                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64499.549020                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64499.549020                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 146235.349187                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 146235.349187                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 146235.349187                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 146235.349187                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
