// Copyright (C) 1991-2011 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// Generated by Quartus II 64-Bit Version 11.0 (Build Build 208 07/03/2011)
// Created on Sun May 18 10:26:53 2014

mux_8 mux_8_inst
(
	.sel(sel_sig) ,	// input [2:0] sel_sig
	.in0(in0_sig) ,	// input  in0_sig
	.in1(in1_sig) ,	// input  in1_sig
	.in2(in2_sig) ,	// input  in2_sig
	.in3(in3_sig) ,	// input  in3_sig
	.in4(in4_sig) ,	// input  in4_sig
	.in5(in5_sig) ,	// input  in5_sig
	.in6(in6_sig) ,	// input  in6_sig
	.in7(in7_sig) ,	// input  in7_sig
	.out(out_sig) 	// output  out_sig
);

