CPU - 65C02
    - https://github.com/hoglet67/verilog-6502
RAM - 32k
ROM - 32k
UART - 16550D (VHDL)
GPIO - (65C22 VIA - no VHDL - replace?)
    - https://github.com/MiSTer-devel/C64_MiSTer/blob/master/c1541/c1541_via6522.vhd
