Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,1849
design__instance__area,29115.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0004499303759075701
power__switching__total,0.00009956094436347485
power__leakage__total,0.0000021348091649997514
power__total,0.0005516261444427073
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25125388591947395
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2512652379502218
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.24812086421094948
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.473478936126536
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.248121
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.732948
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2528028968828156
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.25281369380203544
timing__hold__ws__corner:nom_slow_1p08V_125C,0.9292386012566171
timing__setup__ws__corner:nom_slow_1p08V_125C,15.0882599573963
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.929239
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,17.287853
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25184538500814735
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25185643172755484
timing__hold__ws__corner:nom_typ_1p20V_25C,0.489276966124541
timing__setup__ws__corner:nom_typ_1p20V_25C,15.333763137685755
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.489277
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.205633
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25125388591947395
clock__skew__worst_setup,0.2512652379502218
timing__hold__ws,0.24812086421094948
timing__setup__ws,15.0882599573963
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.248121
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.287853
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,1849
design__instance__area__stdcell,29115.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.484379
design__instance__utilization__stdcell,0.484379
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,4
design__instance__area__class:buffer,34.4736
design__instance__count__class:inverter,109
design__instance__area__class:inverter,607.824
design__instance__count__class:sequential_cell,292
design__instance__area__class:sequential_cell,13774.9
design__instance__count__class:multi_input_combinational_cell,1201
design__instance__area__class:multi_input_combinational_cell,12007.7
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,239
design__instance__area__class:timing_repair_buffer,2658.1
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,50258.2
design__violations,0
design__instance__count__class:clock_buffer,3
design__instance__area__class:clock_buffer,27.216
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,5.4432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,8
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,2159
route__net__special,2
route__drc_errors__iter:0,1261
route__wirelength__iter:0,57579
route__drc_errors__iter:1,601
route__wirelength__iter:1,57056
route__drc_errors__iter:2,610
route__wirelength__iter:2,56899
route__drc_errors__iter:3,133
route__wirelength__iter:3,56737
route__drc_errors__iter:4,9
route__wirelength__iter:4,56715
route__drc_errors__iter:5,0
route__wirelength__iter:5,56719
route__drc_errors,0
route__wirelength,56719
route__vias,13353
route__vias__singlecut,13353
route__vias__multicut,0
design__disconnected_pin__count,16
design__critical_disconnected_pin__count,0
route__wirelength__max,307.09
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,201
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,201
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,201
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,201
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000775095
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000750155
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000327343
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000750155
design_powergrid__voltage__worst,0.00000750155
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.00000775095
design_powergrid__drop__worst__net:VPWR,0.00000775095
design_powergrid__voltage__worst__net:VGND,0.00000750155
design_powergrid__drop__worst__net:VGND,0.00000750155
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000340000000000000005790181702158836429816801683045923709869384765625
ir__drop__worst,0.000007750000000000000337512136294737530306520056910812854766845703125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
