/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 224 208)
	(text "uart" (rect 5 0 23 12)(font "Arial" ))
	(text "inst" (rect 8 176 25 188)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 14 12)(font "Arial" ))
		(text "clk" (rect 21 27 35 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "rst" (rect 0 0 12 12)(font "Arial" ))
		(text "rst" (rect 21 43 33 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "rxd" (rect 0 0 15 12)(font "Arial" ))
		(text "rxd" (rect 21 59 36 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "start" (rect 0 0 22 12)(font "Arial" ))
		(text "start" (rect 21 75 43 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "data_cnt[3..0]" (rect 0 0 68 12)(font "Arial" ))
		(text "data_cnt[3..0]" (rect 21 91 89 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "voltage_data1[7..0]" (rect 0 0 95 12)(font "Arial" ))
		(text "voltage_data1[7..0]" (rect 21 107 116 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "voltage_data2[7..0]" (rect 0 0 95 12)(font "Arial" ))
		(text "voltage_data2[7..0]" (rect 21 123 116 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "voltage_data3[7..0]" (rect 0 0 95 12)(font "Arial" ))
		(text "voltage_data3[7..0]" (rect 21 139 116 151)(font "Arial" ))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 0 160)
		(input)
		(text "voltage_data4[7..0]" (rect 0 0 95 12)(font "Arial" ))
		(text "voltage_data4[7..0]" (rect 21 155 116 167)(font "Arial" ))
		(line (pt 0 160)(pt 16 160)(line_width 3))
	)
	(port
		(pt 208 32)
		(output)
		(text "txd" (rect 0 0 15 12)(font "Arial" ))
		(text "txd" (rect 172 27 187 39)(font "Arial" ))
		(line (pt 208 32)(pt 192 32)(line_width 1))
	)
	(port
		(pt 208 48)
		(output)
		(text "send_finish" (rect 0 0 56 12)(font "Arial" ))
		(text "send_finish" (rect 131 43 187 55)(font "Arial" ))
		(line (pt 208 48)(pt 192 48)(line_width 1))
	)
	(parameter
		"div_par"
		"0000000101000101"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(drawing
		(rectangle (rect 16 16 192 176)(line_width 1))
	)
	(annotation_block (parameter)(rect 224 -64 324 16))
)
