<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: wishbone_if</title>
<link type="text/css" rel="stylesheet" href=".urg.css">
<script type="text/javascript" src=".sortable.js"></script></head>
<body><center><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | asserts</center>
<br>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="modlist.html#tag_wishbone_if" >wishbone_if</a></span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>PATH</td></tr><tr>
<td class="s0 cl rt">  8.98</td>
<td class="s3 cl rt"><a href="mod13.html#Line" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod13.html#Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod13.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod13.html#Branch" >  8.33</a></td>
<td class="s0 cl rt"><a href="mod13.html#Path" >  3.23</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="file:///home/sf100212/SV_Project/sim/verilog/../../rtl/verilog/wishbone_if.v" >/home/sf100212/SV_Project/sim/verilog/../../rtl/verilog/wishbone_if.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>PATH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  8.98</td>
<td class="s3 cl rt"><a href="mod13.html#Line" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod13.html#Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod13.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod13.html#Branch" >  8.33</a></td>
<td class="s0 cl rt"><a href="mod13.html#Path" >  3.23</a></td>
<td><a href="mod13.html#inst_tag_17" >tb.dut.wishbone_if0</a></td>
</tr></table></div>
<br clear=all>
<hr>
<a name="Line"></a>
Line Coverage for Module : <a href="mod13.html" >wishbone_if</a><br clear=all>
<table class="rt">
<col width="122">
<col span="4" width="82">
<tr><th><th>Line No.<th>Total<th>Covered<th>Percent
<tr class="s3"><td class="lf">TOTAL<td><td>27<td>9<td>33.33
<tr class="s3"><td class="lf">ALWAYS<td>138<td>27<td>9<td>33.33
</table>
<pre class="code"><br clear=all>
137                     
138        1/1              if (wb_rst_i == 1'b1) begin
139                     
140        1/1                  cpureg_config0 &lt;= 1'h1;
141        1/1                  cpureg_int_pending &lt;= 9'b0;
142        1/1                  cpureg_int_mask &lt;= 9'b0;
143                     
144        1/1                  wb_dat_o &lt;= 32'b0;
145        1/1                  wb_int_o &lt;= 1'b0;
146                     
147        1/1                  cpuack &lt;= 1'b0;
148                     
149        1/1                  status_remote_fault_d1 &lt;= status_remote_fault;
150        1/1                  status_local_fault_d1 &lt;= status_local_fault;
151                     
152                         end
153                         else begin
154                     
155        <font color = "red">0/1     ==>          wb_int_o &lt;= |(cpureg_int_pending &amp; cpureg_int_mask);</font>
156                     
157        <font color = "red">0/1     ==>          cpureg_int_pending &lt;= cpureg_int_pending | int_sources;</font>
158                     
159        <font color = "red">0/1     ==>          cpuack &lt;= wb_cyc_i &amp;&amp; wb_stb_i;</font>
160                     
161        <font color = "red">0/1     ==>          status_remote_fault_d1 &lt;= status_remote_fault;</font>
162        <font color = "red">0/1     ==>          status_local_fault_d1 &lt;= status_local_fault;</font>
163                     
164                             //---
165                             // Read access
166                     
167        <font color = "red">0/1     ==>          if (wb_cyc_i &amp;&amp; wb_stb_i &amp;&amp; !wb_we_i) begin</font>
168                     
169        <font color = "red">0/1     ==>              case ({wb_adr_i[7:2], 2'b0})</font>
170                     
171                                   `CPUREG_CONFIG0: begin
172        <font color = "red">0/1     ==>                    wb_dat_o &lt;= {31'b0, cpureg_config0};</font>
173                                   end
174                                                
175                                   `CPUREG_INT_PENDING: begin
176        <font color = "red">0/1     ==>                    wb_dat_o &lt;= {23'b0, cpureg_int_pending};</font>
177        <font color = "red">0/1     ==>                    cpureg_int_pending &lt;= int_sources;</font>
178        <font color = "red">0/1     ==>                    wb_int_o &lt;= 1'b0;</font>
179                                   end
180                     
181                                   `CPUREG_INT_STATUS: begin
182        <font color = "red">0/1     ==>                    wb_dat_o &lt;= {23'b0, int_sources};</font>
183                                   end
184                     
185                                   `CPUREG_INT_MASK: begin
186        <font color = "red">0/1     ==>                    wb_dat_o &lt;= {23'b0, cpureg_int_mask};</font>
187                                   end
188                     
189                                   default: begin
190                                   end
191                     
192                                 endcase
193                     
194                             end
                   <font color = "red">==>  MISSING_ELSE</font>
195                     
196                             //---
197                             // Write access
198                     
199        <font color = "red">0/1     ==>          if (wb_cyc_i &amp;&amp; wb_stb_i &amp;&amp; wb_we_i) begin</font>
200                     
201        <font color = "red">0/1     ==>              case ({wb_adr_i[7:2], 2'b0})</font>
202                     
203                                   `CPUREG_CONFIG0: begin
204        <font color = "red">0/1     ==>                    cpureg_config0 &lt;= wb_dat_i[0:0];</font>
205                                   end
206                                                
207                                   `CPUREG_INT_PENDING: begin
208        <font color = "red">0/1     ==>                    cpureg_int_pending &lt;= wb_dat_i[8:0] | cpureg_int_pending | int_sources;</font>
209                                   end
210                     
211                                   `CPUREG_INT_MASK: begin
212        <font color = "red">0/1     ==>                    cpureg_int_mask &lt;= wb_dat_i[8:0];</font>
213                                   end
214                     
215                                   default: begin
216                                   end
217                     
218                                 endcase
219                     
220                             end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<br clear=all>
Go to <a href="mod13.html" >top</a>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod13.html" >wishbone_if</a><br clear=all>
<table class="rt">
<col width="122">
<col span="3" width="82">
<tr><th><th>Total<th>Covered<th>Percent
<tr class="s0"><td class="lf">Conditions<td>14<td>0<td>0.00
<tr class="s0"><td class="lf">Logical<td>14<td>0<td>0.00
<tr class="wht"><td class="lf">Non-Logical<td>0<td>0<td>
<tr class="wht"><td class="lf">Event<td>0<td>0<td>
</table>
<br clear=all>
<pre class="code"> LINE       134
 EXPRESSION (cpuack &amp;&amp; wb_stb_i)
             ---1--    ----2---
</pre>
<table class="ct">
<col span="2" width="40">
<tr><th>-1-<th>-2-<th>Status
<tr class="uRed"><td>0<td>1<td class="lf">Not Covered
<tr class="uRed"><td>1<td>0<td class="lf">Not Covered
<tr class="uRed"><td>1<td>1<td class="lf">Not Covered
</table>
<br clear=all>
<pre class="code"> LINE       159
 EXPRESSION (wb_cyc_i &amp;&amp; wb_stb_i)
             ----1---    ----2---
</pre>
<table class="ct">
<col span="2" width="40">
<tr><th>-1-<th>-2-<th>Status
<tr class="uRed"><td>0<td>1<td class="lf">Not Covered
<tr class="uRed"><td>1<td>0<td class="lf">Not Covered
<tr class="uRed"><td>1<td>1<td class="lf">Not Covered
</table>
<br clear=all>
<pre class="code"> LINE       167
 EXPRESSION (wb_cyc_i &amp;&amp; wb_stb_i &amp;&amp; ((!wb_we_i)))
             ----1---    ----2---    ------3-----
</pre>
<table class="ct">
<col span="3" width="40">
<tr><th>-1-<th>-2-<th>-3-<th>Status
<tr class="uRed"><td>0<td>1<td>1<td class="lf">Not Covered
<tr class="uRed"><td>1<td>0<td>1<td class="lf">Not Covered
<tr class="uRed"><td>1<td>1<td>0<td class="lf">Not Covered
<tr class="uRed"><td>1<td>1<td>1<td class="lf">Not Covered
</table>
<br clear=all>
<pre class="code"> LINE       199
 EXPRESSION (wb_cyc_i &amp;&amp; wb_stb_i &amp;&amp; wb_we_i)
             ----1---    ----2---    ---3---
</pre>
<table class="ct">
<col span="3" width="40">
<tr><th>-1-<th>-2-<th>-3-<th>Status
<tr class="uRed"><td>0<td>1<td>1<td class="lf">Not Covered
<tr class="uRed"><td>1<td>0<td>1<td class="lf">Not Covered
<tr class="uRed"><td>1<td>1<td>0<td class="lf">Not Covered
<tr class="uRed"><td>1<td>1<td>1<td class="lf">Not Covered
</table>
<br clear=all>
Go to <a href="mod13.html" >top</a>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod13.html" >wishbone_if</a><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">27</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">240</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">120</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">120</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">20</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">178</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">89</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">89</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">62</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">31</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">31</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Port Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th><th nowrap width=80>Direction</th></tr><tr>
<td>wb_clk_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wb_rst_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wb_adr_i[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wb_dat_i[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wb_we_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wb_stb_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wb_cyc_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wb_dat_o[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wb_ack_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wb_int_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>status_crc_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>status_fragment_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>status_txdfifo_ovflow</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>status_txdfifo_udflow</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>status_rxdfifo_ovflow</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>status_rxdfifo_udflow</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>status_pause_frame_rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>status_local_fault</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>status_remote_fault</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ctrl_tx_enable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Signal Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th></tr><tr>
<td>cpureg_config0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cpureg_int_pending[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cpureg_int_mask[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cpuack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>status_remote_fault_d1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>status_local_fault_d1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>int_sources[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<br clear=all>
Go to <a href="mod13.html" >top</a>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod13.html" >wishbone_if</a><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">1</td>
<td class="rt">8.33  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">138</td>
<td class="rt">12</td>
<td class="rt">1</td>
<td class="rt">8.33  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
138            if (wb_rst_i == 1'b1) begin
               <font color = "red">-1-</font>  
139        
140                cpureg_config0 <= 1'h1;
           <font color = "green">        ==></font>
141                cpureg_int_pending <= 9'b0;
142                cpureg_int_mask <= 9'b0;
143        
144                wb_dat_o <= 32'b0;
145                wb_int_o <= 1'b0;
146        
147                cpuack <= 1'b0;
148        
149                status_remote_fault_d1 <= status_remote_fault;
150                status_local_fault_d1 <= status_local_fault;
151        
152            end
153            else begin
154        
155                wb_int_o <= |(cpureg_int_pending & cpureg_int_mask);
156        
157                cpureg_int_pending <= cpureg_int_pending | int_sources;
158        
159                cpuack <= wb_cyc_i && wb_stb_i;
160        
161                status_remote_fault_d1 <= status_remote_fault;
162                status_local_fault_d1 <= status_local_fault;
163        
164                //---
165                // Read access
166        
167                if (wb_cyc_i && wb_stb_i && !wb_we_i) begin
                   <font color = "red">-2-</font>  
168        
169                    case ({wb_adr_i[7:2], 2'b0})
                       <font color = "red">-3-</font>  
170        
171                      `CPUREG_CONFIG0: begin
172                          wb_dat_o <= {31'b0, cpureg_config0};
           <font color = "red">                  ==></font>
173                      end
174                                   
175                      `CPUREG_INT_PENDING: begin
176                          wb_dat_o <= {23'b0, cpureg_int_pending};
           <font color = "red">                  ==></font>
177                          cpureg_int_pending <= int_sources;
178                          wb_int_o <= 1'b0;
179                      end
180        
181                      `CPUREG_INT_STATUS: begin
182                          wb_dat_o <= {23'b0, int_sources};
           <font color = "red">                  ==></font>
183                      end
184        
185                      `CPUREG_INT_MASK: begin
186                          wb_dat_o <= {23'b0, cpureg_int_mask};
           <font color = "red">                  ==></font>
           <font color = "red">                  ==></font>
187                      end
188        
189                      default: begin
190                      end
191        
192                    endcase
193        
194                end
                   MISSING_ELSE
           <font color = "red">        ==></font>
195        
196                //---
197                // Write access
198        
199                if (wb_cyc_i && wb_stb_i && wb_we_i) begin
                   <font color = "red">-4-</font>  
200        
201                    case ({wb_adr_i[7:2], 2'b0})
                       <font color = "red">-5-</font>  
202        
203                      `CPUREG_CONFIG0: begin
204                          cpureg_config0 <= wb_dat_i[0:0];
           <font color = "red">                  ==></font>
205                      end
206                                   
207                      `CPUREG_INT_PENDING: begin
208                          cpureg_int_pending <= wb_dat_i[8:0] | cpureg_int_pending | int_sources;
           <font color = "red">                  ==></font>
209                      end
210        
211                      `CPUREG_INT_MASK: begin
212                          cpureg_int_mask <= wb_dat_i[8:0];
           <font color = "red">                  ==></font>
           <font color = "red">                  ==></font>
213                      end
214        
215                      default: begin
216                      end
217        
218                    endcase
219        
220                end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left>
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h00 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h08 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h0c </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h10 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>8'h00 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>8'h08 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>8'h10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<br clear=all>
Go to <a href="mod13.html" >top</a>
<hr>
<a name="Path"></a>
Path Coverage for Module : <a href="mod13.html" >wishbone_if</a><br clear=all>
<table class="rt">
<col width="122">
<col span="4" width="82">
<tr><th><th>Line No.<th>Total<th>Covered<th>Percent
<tr class="s0"><td class="lf">Paths<td><td>31<td>1<td>3.23
<tr class="s0"><td><td>136<td>31<td>1<td>3.23
</table>
<br><pre class="code">
136         always @(posedge wb_clk_i or posedge wb_rst_i) begin
137         
138             if (wb_rst_i == 1'b1) begin
                -1-
139         
140                 cpureg_config0 &lt;= 1'h1;
141                 cpureg_int_pending &lt;= 9'b0;
142                 cpureg_int_mask &lt;= 9'b0;
143         
144                 wb_dat_o &lt;= 32'b0;
145                 wb_int_o &lt;= 1'b0;
146         
147                 cpuack &lt;= 1'b0;
148         
149                 status_remote_fault_d1 &lt;= status_remote_fault;
150                 status_local_fault_d1 &lt;= status_local_fault;
151         
152             end
153             else begin
154         
155                 wb_int_o &lt;= |(cpureg_int_pending &amp; cpureg_int_mask);
156         
157                 cpureg_int_pending &lt;= cpureg_int_pending | int_sources;
158         
159                 cpuack &lt;= wb_cyc_i &amp;&amp; wb_stb_i;
160         
161                 status_remote_fault_d1 &lt;= status_remote_fault;
162                 status_local_fault_d1 &lt;= status_local_fault;
163         
164                 //---
165                 // Read access
166         
167                 if (wb_cyc_i &amp;&amp; wb_stb_i &amp;&amp; !wb_we_i) begin
                    -2-
168         
169                     case ({wb_adr_i[7:2], 2'b0})
                        -3-
170         
171                       `CPUREG_CONFIG0: begin
172                           wb_dat_o &lt;= {31'b0, cpureg_config0};
173                       end
174                                    
175                       `CPUREG_INT_PENDING: begin
176                           wb_dat_o &lt;= {23'b0, cpureg_int_pending};
177                           cpureg_int_pending &lt;= int_sources;
178                           wb_int_o &lt;= 1'b0;
179                       end
180         
181                       `CPUREG_INT_STATUS: begin
182                           wb_dat_o &lt;= {23'b0, int_sources};
183                       end
184         
185                       `CPUREG_INT_MASK: begin
186                           wb_dat_o &lt;= {23'b0, cpureg_int_mask};
187                       end
188         
189                       default: begin
190                       end
191         
192                     endcase
193         
194                 end
195         
196                 //---
197                 // Write access
198         
199                 if (wb_cyc_i &amp;&amp; wb_stb_i &amp;&amp; wb_we_i) begin
                    -4-
200         
201                     case ({wb_adr_i[7:2], 2'b0})
                        -5-
</pre>
<b>Paths:</b><br>
<table class="ct">
<col span="5" width="25">
<tr><th>-1-<th>-2-<th>-3-<th>-4-<th>-5-<th>Status
<tr class="uRed"><td>0<td>0<td>-<td>0<td>-<td class="lf">Not Covered
<tr class="uRed"><td>0<td>0<td>-<td>1<td>8'b0<td class="lf">Not Covered
<tr class="uRed"><td>0<td>0<td>-<td>1<td>8'h08<td class="lf">Not Covered
<tr class="uRed"><td>0<td>0<td>-<td>1<td>8'h10<td class="lf">Not Covered
<tr class="uRed"><td>0<td>0<td>-<td>1<td>default<td class="lf">Not Covered
<tr class="uRed"><td>0<td>1<td>8'b0<td>0<td>-<td class="lf">Not Covered
<tr class="uRed"><td>0<td>1<td>8'b0<td>1<td>8'b0<td class="lf">Not Covered
<tr class="uRed"><td>0<td>1<td>8'b0<td>1<td>8'h08<td class="lf">Not Covered
<tr class="uRed"><td>0<td>1<td>8'b0<td>1<td>8'h10<td class="lf">Not Covered
<tr class="uRed"><td>0<td>1<td>8'b0<td>1<td>default<td class="lf">Not Covered
<tr class="uRed"><td>0<td>1<td>8'h08<td>0<td>-<td class="lf">Not Covered
<tr class="uRed"><td>0<td>1<td>8'h08<td>1<td>8'b0<td class="lf">Not Covered
<tr class="uRed"><td>0<td>1<td>8'h08<td>1<td>8'h08<td class="lf">Not Covered
<tr class="uRed"><td>0<td>1<td>8'h08<td>1<td>8'h10<td class="lf">Not Covered
<tr class="uRed"><td>0<td>1<td>8'h08<td>1<td>default<td class="lf">Not Covered
<tr class="uRed"><td>0<td>1<td>8'h0c<td>0<td>-<td class="lf">Not Covered
<tr class="uRed"><td>0<td>1<td>8'h0c<td>1<td>8'b0<td class="lf">Not Covered
<tr class="uRed"><td>0<td>1<td>8'h0c<td>1<td>8'h08<td class="lf">Not Covered
<tr class="uRed"><td>0<td>1<td>8'h0c<td>1<td>8'h10<td class="lf">Not Covered
<tr class="uRed"><td>0<td>1<td>8'h0c<td>1<td>default<td class="lf">Not Covered
<tr class="uRed"><td>0<td>1<td>8'h10<td>0<td>-<td class="lf">Not Covered
<tr class="uRed"><td>0<td>1<td>8'h10<td>1<td>8'b0<td class="lf">Not Covered
<tr class="uRed"><td>0<td>1<td>8'h10<td>1<td>8'h08<td class="lf">Not Covered
<tr class="uRed"><td>0<td>1<td>8'h10<td>1<td>8'h10<td class="lf">Not Covered
<tr class="uRed"><td>0<td>1<td>8'h10<td>1<td>default<td class="lf">Not Covered
<tr class="uRed"><td>0<td>1<td>default<td>0<td>-<td class="lf">Not Covered
<tr class="uRed"><td>0<td>1<td>default<td>1<td>8'b0<td class="lf">Not Covered
<tr class="uRed"><td>0<td>1<td>default<td>1<td>8'h08<td class="lf">Not Covered
<tr class="uRed"><td>0<td>1<td>default<td>1<td>8'h10<td class="lf">Not Covered
<tr class="uRed"><td>0<td>1<td>default<td>1<td>default<td class="lf">Not Covered
<tr class="uGreen"><td>1<td>-<td>-<td>-<td>-<td class="lf">Covered
</table>
<br clear=all>
Go to <a href="mod13.html" >top</a>
<hr>
<a name="inst_tag_17"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_17" >tb.dut.wishbone_if0</a></span>
<br clear=all>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>PATH</td></tr><tr>
<td class="s0 cl rt">  8.98</td>
<td class="s3 cl rt"><a href="mod13.html#Line" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod13.html#Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod13.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod13.html#Branch" >  8.33</a></td>
<td class="s0 cl rt"><a href="mod13.html#Path" >  3.23</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>PATH</td></tr><tr>
<td class="s0 cl rt">  8.98</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.33</td>
<td class="s0 cl rt">  3.23</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Module : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>PATH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  8.98</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.33</td>
<td class="s0 cl rt">  3.23</td>
<td><a href="mod13.html" >wishbone_if</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>PATH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 83.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod22.html#inst_tag_43" >dut</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<br clear=all>
<span class=inst>no children</span>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.<br clear=all>
<hr>
<center><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | asserts</center>
<br>
<br clear=all>
<br clear=all>
<table align=center><tr><td class="s0 cl">0%
<td class="s1 cl">10%
<td class="s2 cl">20%
<td class="s3 cl">30%
<td class="s4 cl">40%
<td class="s5 cl">50%
<td class="s6 cl">60%
<td class="s7 cl">70%
<td class="s8 cl">80%
<td class="s9 cl">90%
<td class="s10 cl">100%</table></body>
</html>
