============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Mar 18 2025  03:13:32 pm
  Module:                 carry_select_adder
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (6726 ps) Path Delay Check
     Startpoint: (F) B[4]
       Endpoint: (F) S[18]

                   Capture    Launch  
      Path Delay:+    8000         -  
      Drv Adjust:+       0         0  
         Arrival:=    8000            
                                      
   Required Time:=    8000            
       Data Path:-    1274            
           Slack:=    6726            

Exceptions/Constraints:
  max_delay             8000            constraint_fa.sdc_line_61 

#---------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------
  B[4]                                                    -       -      F     (arrival)      1  4.2  1000     0       0    (-,-) 
  g334/Y                                                  -       A->Y   F     BUFX2          3  8.7    45   216     216    (-,-) 
  CSA_BLOCKS[1].RCA_C1/F1A/g51__3680/Y                    -       A->Y   F     OR2X1          2  6.8    48    58     274    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[1].FA/g89__1617/CO -       CI->CO F     ADDFX1         1  4.6    37    65     339    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[2].FA/g89__2802/CO -       CI->CO F     ADDFX1         1  4.6    37    63     402    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[3].FA/g89__1705/CO -       CI->CO F     ADDFX1         1  4.6    37    63     465    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[4].FA/g89__5122/CO -       CI->CO F     ADDFX1         1  4.6    37    63     528    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[5].FA/g89__8246/CO -       CI->CO F     ADDFX1         1  4.2    35    62     589    (-,-) 
  g859__2802/Y                                            -       B->Y   F     MX2X1          9 23.4   157   123     712    (-,-) 
  g847__7410/Y                                            -       S0->Y  R     MXI2XL         3  9.3   224   172     884    (-,-) 
  g843/Y                                                  -       A->Y   F     INVX1         13 32.9   253   196    1080    (-,-) 
  g828__3680/Y                                            -       S0->Y  F     CLKMX2X2       1 53.9   197   194    1274    (-,-) 
  S[18]                                                   <<<     -      F     (port)         -    -     -     0    1274    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------

