<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: usart2.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7dbb3f8d9b3c7f1bbfe241818c433d10.html">utils</a></li><li class="navelem"><a class="el" href="dir_903ea45345aa10adf0347c1f0518c9d5.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ce31852ed2135ff3a989ef6e2cbff7f5.html">same70</a></li><li class="navelem"><a class="el" href="dir_aa47084d0f13b69a05b7aeca4035fbf6.html">include</a></li><li class="navelem"><a class="el" href="dir_911de5c7f45415a4c7c31e5b481e7fa8.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">usart2.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2015-2018 Microchip Technology Inc.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="usart2_8h__dep__incl.gif" border="0" usemap="#ausart2_8hdep" alt=""/></div>
</div>
</div>
<p><a href="usart2_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a1c2fb876aa7f3e8e2c8a30c633de7ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.html#a1c2fb876aa7f3e8e2c8a30c633de7ecf">REG_USART2_BRGR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C020U)</td></tr>
<tr class="memdesc:a1c2fb876aa7f3e8e2c8a30c633de7ecf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Baud Rate Generator Register  <br /></td></tr>
<tr class="separator:a1c2fb876aa7f3e8e2c8a30c633de7ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18195803a810940d88411b18bb83a1eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.html#a18195803a810940d88411b18bb83a1eb">REG_USART2_CR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x4002C000U)</td></tr>
<tr class="memdesc:a18195803a810940d88411b18bb83a1eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Control Register  <br /></td></tr>
<tr class="separator:a18195803a810940d88411b18bb83a1eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7552b043ad8aa56d8d78011936345a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.html#a7552b043ad8aa56d8d78011936345a72">REG_USART2_CSR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x4002C014U)</td></tr>
<tr class="memdesc:a7552b043ad8aa56d8d78011936345a72"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Channel Status Register  <br /></td></tr>
<tr class="separator:a7552b043ad8aa56d8d78011936345a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affda364bb1c955c29d560c7a25bce768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.html#affda364bb1c955c29d560c7a25bce768">REG_USART2_FIDI</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C040U)</td></tr>
<tr class="memdesc:affda364bb1c955c29d560c7a25bce768"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) FI DI Ratio Register  <br /></td></tr>
<tr class="separator:affda364bb1c955c29d560c7a25bce768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a179f79b4a45dfa56986435b2c6eeb3c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.html#a179f79b4a45dfa56986435b2c6eeb3c1">REG_USART2_ICDIFF</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C088U)</td></tr>
<tr class="memdesc:a179f79b4a45dfa56986435b2c6eeb3c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) IC DIFF Register  <br /></td></tr>
<tr class="separator:a179f79b4a45dfa56986435b2c6eeb3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a850ee6dc1187f8ca20f1c725d1998fb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.html#a850ee6dc1187f8ca20f1c725d1998fb2">REG_USART2_IDR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x4002C00CU)</td></tr>
<tr class="memdesc:a850ee6dc1187f8ca20f1c725d1998fb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Interrupt Disable Register  <br /></td></tr>
<tr class="separator:a850ee6dc1187f8ca20f1c725d1998fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8560c21302225ab76e120128dbd23996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.html#a8560c21302225ab76e120128dbd23996">REG_USART2_IDTRX</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C084U)</td></tr>
<tr class="memdesc:a8560c21302225ab76e120128dbd23996"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) LON IDT Rx Register  <br /></td></tr>
<tr class="separator:a8560c21302225ab76e120128dbd23996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9df247f69d872ef4d78573d79479062"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.html#ae9df247f69d872ef4d78573d79479062">REG_USART2_IDTTX</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C080U)</td></tr>
<tr class="memdesc:ae9df247f69d872ef4d78573d79479062"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) LON IDT Tx Register  <br /></td></tr>
<tr class="separator:ae9df247f69d872ef4d78573d79479062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfafddd2c7ebb266f0723b5374f4e697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.html#abfafddd2c7ebb266f0723b5374f4e697">REG_USART2_IER</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x4002C008U)</td></tr>
<tr class="memdesc:abfafddd2c7ebb266f0723b5374f4e697"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Interrupt Enable Register  <br /></td></tr>
<tr class="separator:abfafddd2c7ebb266f0723b5374f4e697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaae0cef1f5054b19bb725856564d7400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.html#aaae0cef1f5054b19bb725856564d7400">REG_USART2_IF</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C04CU)</td></tr>
<tr class="memdesc:aaae0cef1f5054b19bb725856564d7400"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) IrDA Filter Register  <br /></td></tr>
<tr class="separator:aaae0cef1f5054b19bb725856564d7400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a219807de9ea90f0aa9976d4b19de22e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.html#a219807de9ea90f0aa9976d4b19de22e4">REG_USART2_IMR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x4002C010U)</td></tr>
<tr class="memdesc:a219807de9ea90f0aa9976d4b19de22e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Interrupt Mask Register  <br /></td></tr>
<tr class="separator:a219807de9ea90f0aa9976d4b19de22e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad070ded9929be4ed7d51c330e4b72b4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.html#ad070ded9929be4ed7d51c330e4b72b4d">REG_USART2_LINBRR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x4002C05CU)</td></tr>
<tr class="memdesc:ad070ded9929be4ed7d51c330e4b72b4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) LIN Baud Rate Register  <br /></td></tr>
<tr class="separator:ad070ded9929be4ed7d51c330e4b72b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab88be5717573cc7b59e809bbb32190dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.html#ab88be5717573cc7b59e809bbb32190dc">REG_USART2_LINIR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C058U)</td></tr>
<tr class="memdesc:ab88be5717573cc7b59e809bbb32190dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) LIN Identifier Register  <br /></td></tr>
<tr class="separator:ab88be5717573cc7b59e809bbb32190dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aede45d4a00fe55b5d460e81eea4ed02d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.html#aede45d4a00fe55b5d460e81eea4ed02d">REG_USART2_LINMR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C054U)</td></tr>
<tr class="memdesc:aede45d4a00fe55b5d460e81eea4ed02d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) LIN Mode Register  <br /></td></tr>
<tr class="separator:aede45d4a00fe55b5d460e81eea4ed02d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae945aacd30898f159bde786875db7919"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.html#ae945aacd30898f159bde786875db7919">REG_USART2_LONB1RX</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C078U)</td></tr>
<tr class="memdesc:ae945aacd30898f159bde786875db7919"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) LON Beta1 Rx Register  <br /></td></tr>
<tr class="separator:ae945aacd30898f159bde786875db7919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a500a3f562ab781c0aaa5bb351fb34019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.html#a500a3f562ab781c0aaa5bb351fb34019">REG_USART2_LONB1TX</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C074U)</td></tr>
<tr class="memdesc:a500a3f562ab781c0aaa5bb351fb34019"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) LON Beta1 Tx Register  <br /></td></tr>
<tr class="separator:a500a3f562ab781c0aaa5bb351fb34019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ded076657c232c9c9c0b7e55cc7ff33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.html#a4ded076657c232c9c9c0b7e55cc7ff33">REG_USART2_LONBL</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x4002C070U)</td></tr>
<tr class="memdesc:a4ded076657c232c9c9c0b7e55cc7ff33"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) LON Backlog Register  <br /></td></tr>
<tr class="separator:a4ded076657c232c9c9c0b7e55cc7ff33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c8b0b0b7bf9d2f2464f20053ac628a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.html#a5c8b0b0b7bf9d2f2464f20053ac628a3">REG_USART2_LONDL</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C068U)</td></tr>
<tr class="memdesc:a5c8b0b0b7bf9d2f2464f20053ac628a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) LON Data Length Register  <br /></td></tr>
<tr class="separator:a5c8b0b0b7bf9d2f2464f20053ac628a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2c5f71d1782c442dcd28f01ed246ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.html#aa2c5f71d1782c442dcd28f01ed246ed3">REG_USART2_LONL2HDR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C06CU)</td></tr>
<tr class="memdesc:aa2c5f71d1782c442dcd28f01ed246ed3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) LON L2HDR Register  <br /></td></tr>
<tr class="separator:aa2c5f71d1782c442dcd28f01ed246ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af16b9aec9240800e3daced1dc51bbc71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.html#af16b9aec9240800e3daced1dc51bbc71">REG_USART2_LONMR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C060U)</td></tr>
<tr class="memdesc:af16b9aec9240800e3daced1dc51bbc71"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) LON Mode Register  <br /></td></tr>
<tr class="separator:af16b9aec9240800e3daced1dc51bbc71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c6bc122888bd6d76695217153104b2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.html#a0c6bc122888bd6d76695217153104b2d">REG_USART2_LONPR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C064U)</td></tr>
<tr class="memdesc:a0c6bc122888bd6d76695217153104b2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) LON Preamble Register  <br /></td></tr>
<tr class="separator:a0c6bc122888bd6d76695217153104b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a04b9b8b992f2f7bea71c840faa7155"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.html#a2a04b9b8b992f2f7bea71c840faa7155">REG_USART2_LONPRIO</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C07CU)</td></tr>
<tr class="memdesc:a2a04b9b8b992f2f7bea71c840faa7155"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) LON Priority Register  <br /></td></tr>
<tr class="separator:a2a04b9b8b992f2f7bea71c840faa7155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e04f92ba486b41cd621b4a26fd24dec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.html#a1e04f92ba486b41cd621b4a26fd24dec">REG_USART2_MAN</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C050U)</td></tr>
<tr class="memdesc:a1e04f92ba486b41cd621b4a26fd24dec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Manchester Configuration Register  <br /></td></tr>
<tr class="separator:a1e04f92ba486b41cd621b4a26fd24dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0375443b7f68224ebf72c9ec8069acd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.html#a0375443b7f68224ebf72c9ec8069acd2">REG_USART2_MR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C004U)</td></tr>
<tr class="memdesc:a0375443b7f68224ebf72c9ec8069acd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Mode Register  <br /></td></tr>
<tr class="separator:a0375443b7f68224ebf72c9ec8069acd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad76bee2677a1b9b4f22b54eca25100aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.html#ad76bee2677a1b9b4f22b54eca25100aa">REG_USART2_NER</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x4002C044U)</td></tr>
<tr class="memdesc:ad76bee2677a1b9b4f22b54eca25100aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Number of Errors Register  <br /></td></tr>
<tr class="separator:ad76bee2677a1b9b4f22b54eca25100aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2afd5d9258c77eb14e2bb1e5971b0535"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.html#a2afd5d9258c77eb14e2bb1e5971b0535">REG_USART2_RHR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x4002C018U)</td></tr>
<tr class="memdesc:a2afd5d9258c77eb14e2bb1e5971b0535"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Receive Holding Register  <br /></td></tr>
<tr class="separator:a2afd5d9258c77eb14e2bb1e5971b0535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9e322f22b625513f69adf7fdc4ac8ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.html#af9e322f22b625513f69adf7fdc4ac8ee">REG_USART2_RTOR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C024U)</td></tr>
<tr class="memdesc:af9e322f22b625513f69adf7fdc4ac8ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Receiver Time-out Register  <br /></td></tr>
<tr class="separator:af9e322f22b625513f69adf7fdc4ac8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcedf7e841314bb65a475675c0b25005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.html#afcedf7e841314bb65a475675c0b25005">REG_USART2_THR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x4002C01CU)</td></tr>
<tr class="memdesc:afcedf7e841314bb65a475675c0b25005"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Transmit Holding Register  <br /></td></tr>
<tr class="separator:afcedf7e841314bb65a475675c0b25005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dc6717043d286ae9cf9f7d58b7ee5f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.html#a4dc6717043d286ae9cf9f7d58b7ee5f7">REG_USART2_TTGR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C028U)</td></tr>
<tr class="memdesc:a4dc6717043d286ae9cf9f7d58b7ee5f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Transmitter Timeguard Register  <br /></td></tr>
<tr class="separator:a4dc6717043d286ae9cf9f7d58b7ee5f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e752d9a7437022c01d0923c38a6b4dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.html#a5e752d9a7437022c01d0923c38a6b4dd">REG_USART2_VERSION</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x4002C0FCU)</td></tr>
<tr class="memdesc:a5e752d9a7437022c01d0923c38a6b4dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Version Register  <br /></td></tr>
<tr class="separator:a5e752d9a7437022c01d0923c38a6b4dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa5019020fbdc089d156291eac8e7c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.html#aaa5019020fbdc089d156291eac8e7c63">REG_USART2_WPMR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C0E4U)</td></tr>
<tr class="memdesc:aaa5019020fbdc089d156291eac8e7c63"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Write Protection Mode Register  <br /></td></tr>
<tr class="separator:aaa5019020fbdc089d156291eac8e7c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4241b43edde7317a8e692e23310a1f92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.html#a4241b43edde7317a8e692e23310a1f92">REG_USART2_WPSR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x4002C0E8U)</td></tr>
<tr class="memdesc:a4241b43edde7317a8e692e23310a1f92"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Write Protection Status Register  <br /></td></tr>
<tr class="separator:a4241b43edde7317a8e692e23310a1f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2015-2018 Microchip Technology Inc. </p>
<p>and its subsidiaries. </p>

<p class="definition">Definition in file <a class="el" href="usart2_8h_source.html">usart2.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a1c2fb876aa7f3e8e2c8a30c633de7ecf" name="a1c2fb876aa7f3e8e2c8a30c633de7ecf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c2fb876aa7f3e8e2c8a30c633de7ecf">&#9670;&#160;</a></span>REG_USART2_BRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_BRGR&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Baud Rate Generator Register </p>

<p class="definition">Definition at line <a class="el" href="usart2_8h_source.html#l00081">81</a> of file <a class="el" href="usart2_8h_source.html">usart2.h</a>.</p>

</div>
</div>
<a id="a18195803a810940d88411b18bb83a1eb" name="a18195803a810940d88411b18bb83a1eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18195803a810940d88411b18bb83a1eb">&#9670;&#160;</a></span>REG_USART2_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_CR&#160;&#160;&#160;(*(__O  uint32_t*)0x4002C000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Control Register </p>

<p class="definition">Definition at line <a class="el" href="usart2_8h_source.html#l00073">73</a> of file <a class="el" href="usart2_8h_source.html">usart2.h</a>.</p>

</div>
</div>
<a id="a7552b043ad8aa56d8d78011936345a72" name="a7552b043ad8aa56d8d78011936345a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7552b043ad8aa56d8d78011936345a72">&#9670;&#160;</a></span>REG_USART2_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_CSR&#160;&#160;&#160;(*(__I  uint32_t*)0x4002C014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Channel Status Register </p>

<p class="definition">Definition at line <a class="el" href="usart2_8h_source.html#l00078">78</a> of file <a class="el" href="usart2_8h_source.html">usart2.h</a>.</p>

</div>
</div>
<a id="affda364bb1c955c29d560c7a25bce768" name="affda364bb1c955c29d560c7a25bce768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affda364bb1c955c29d560c7a25bce768">&#9670;&#160;</a></span>REG_USART2_FIDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_FIDI&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C040U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) FI DI Ratio Register </p>

<p class="definition">Definition at line <a class="el" href="usart2_8h_source.html#l00084">84</a> of file <a class="el" href="usart2_8h_source.html">usart2.h</a>.</p>

</div>
</div>
<a id="a179f79b4a45dfa56986435b2c6eeb3c1" name="a179f79b4a45dfa56986435b2c6eeb3c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a179f79b4a45dfa56986435b2c6eeb3c1">&#9670;&#160;</a></span>REG_USART2_ICDIFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_ICDIFF&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C088U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) IC DIFF Register </p>

<p class="definition">Definition at line <a class="el" href="usart2_8h_source.html#l00101">101</a> of file <a class="el" href="usart2_8h_source.html">usart2.h</a>.</p>

</div>
</div>
<a id="a850ee6dc1187f8ca20f1c725d1998fb2" name="a850ee6dc1187f8ca20f1c725d1998fb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a850ee6dc1187f8ca20f1c725d1998fb2">&#9670;&#160;</a></span>REG_USART2_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_IDR&#160;&#160;&#160;(*(__O  uint32_t*)0x4002C00CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="usart2_8h_source.html#l00076">76</a> of file <a class="el" href="usart2_8h_source.html">usart2.h</a>.</p>

</div>
</div>
<a id="a8560c21302225ab76e120128dbd23996" name="a8560c21302225ab76e120128dbd23996"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8560c21302225ab76e120128dbd23996">&#9670;&#160;</a></span>REG_USART2_IDTRX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_IDTRX&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C084U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) LON IDT Rx Register </p>

<p class="definition">Definition at line <a class="el" href="usart2_8h_source.html#l00100">100</a> of file <a class="el" href="usart2_8h_source.html">usart2.h</a>.</p>

</div>
</div>
<a id="ae9df247f69d872ef4d78573d79479062" name="ae9df247f69d872ef4d78573d79479062"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9df247f69d872ef4d78573d79479062">&#9670;&#160;</a></span>REG_USART2_IDTTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_IDTTX&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C080U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) LON IDT Tx Register </p>

<p class="definition">Definition at line <a class="el" href="usart2_8h_source.html#l00099">99</a> of file <a class="el" href="usart2_8h_source.html">usart2.h</a>.</p>

</div>
</div>
<a id="abfafddd2c7ebb266f0723b5374f4e697" name="abfafddd2c7ebb266f0723b5374f4e697"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfafddd2c7ebb266f0723b5374f4e697">&#9670;&#160;</a></span>REG_USART2_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_IER&#160;&#160;&#160;(*(__O  uint32_t*)0x4002C008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="usart2_8h_source.html#l00075">75</a> of file <a class="el" href="usart2_8h_source.html">usart2.h</a>.</p>

</div>
</div>
<a id="aaae0cef1f5054b19bb725856564d7400" name="aaae0cef1f5054b19bb725856564d7400"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaae0cef1f5054b19bb725856564d7400">&#9670;&#160;</a></span>REG_USART2_IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_IF&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C04CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) IrDA Filter Register </p>

<p class="definition">Definition at line <a class="el" href="usart2_8h_source.html#l00086">86</a> of file <a class="el" href="usart2_8h_source.html">usart2.h</a>.</p>

</div>
</div>
<a id="a219807de9ea90f0aa9976d4b19de22e4" name="a219807de9ea90f0aa9976d4b19de22e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a219807de9ea90f0aa9976d4b19de22e4">&#9670;&#160;</a></span>REG_USART2_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_IMR&#160;&#160;&#160;(*(__I  uint32_t*)0x4002C010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="usart2_8h_source.html#l00077">77</a> of file <a class="el" href="usart2_8h_source.html">usart2.h</a>.</p>

</div>
</div>
<a id="ad070ded9929be4ed7d51c330e4b72b4d" name="ad070ded9929be4ed7d51c330e4b72b4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad070ded9929be4ed7d51c330e4b72b4d">&#9670;&#160;</a></span>REG_USART2_LINBRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_LINBRR&#160;&#160;&#160;(*(__I  uint32_t*)0x4002C05CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) LIN Baud Rate Register </p>

<p class="definition">Definition at line <a class="el" href="usart2_8h_source.html#l00090">90</a> of file <a class="el" href="usart2_8h_source.html">usart2.h</a>.</p>

</div>
</div>
<a id="ab88be5717573cc7b59e809bbb32190dc" name="ab88be5717573cc7b59e809bbb32190dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab88be5717573cc7b59e809bbb32190dc">&#9670;&#160;</a></span>REG_USART2_LINIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_LINIR&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C058U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) LIN Identifier Register </p>

<p class="definition">Definition at line <a class="el" href="usart2_8h_source.html#l00089">89</a> of file <a class="el" href="usart2_8h_source.html">usart2.h</a>.</p>

</div>
</div>
<a id="aede45d4a00fe55b5d460e81eea4ed02d" name="aede45d4a00fe55b5d460e81eea4ed02d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aede45d4a00fe55b5d460e81eea4ed02d">&#9670;&#160;</a></span>REG_USART2_LINMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_LINMR&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C054U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) LIN Mode Register </p>

<p class="definition">Definition at line <a class="el" href="usart2_8h_source.html#l00088">88</a> of file <a class="el" href="usart2_8h_source.html">usart2.h</a>.</p>

</div>
</div>
<a id="ae945aacd30898f159bde786875db7919" name="ae945aacd30898f159bde786875db7919"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae945aacd30898f159bde786875db7919">&#9670;&#160;</a></span>REG_USART2_LONB1RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_LONB1RX&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C078U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) LON Beta1 Rx Register </p>

<p class="definition">Definition at line <a class="el" href="usart2_8h_source.html#l00097">97</a> of file <a class="el" href="usart2_8h_source.html">usart2.h</a>.</p>

</div>
</div>
<a id="a500a3f562ab781c0aaa5bb351fb34019" name="a500a3f562ab781c0aaa5bb351fb34019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a500a3f562ab781c0aaa5bb351fb34019">&#9670;&#160;</a></span>REG_USART2_LONB1TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_LONB1TX&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C074U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) LON Beta1 Tx Register </p>

<p class="definition">Definition at line <a class="el" href="usart2_8h_source.html#l00096">96</a> of file <a class="el" href="usart2_8h_source.html">usart2.h</a>.</p>

</div>
</div>
<a id="a4ded076657c232c9c9c0b7e55cc7ff33" name="a4ded076657c232c9c9c0b7e55cc7ff33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ded076657c232c9c9c0b7e55cc7ff33">&#9670;&#160;</a></span>REG_USART2_LONBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_LONBL&#160;&#160;&#160;(*(__I  uint32_t*)0x4002C070U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) LON Backlog Register </p>

<p class="definition">Definition at line <a class="el" href="usart2_8h_source.html#l00095">95</a> of file <a class="el" href="usart2_8h_source.html">usart2.h</a>.</p>

</div>
</div>
<a id="a5c8b0b0b7bf9d2f2464f20053ac628a3" name="a5c8b0b0b7bf9d2f2464f20053ac628a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c8b0b0b7bf9d2f2464f20053ac628a3">&#9670;&#160;</a></span>REG_USART2_LONDL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_LONDL&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C068U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) LON Data Length Register </p>

<p class="definition">Definition at line <a class="el" href="usart2_8h_source.html#l00093">93</a> of file <a class="el" href="usart2_8h_source.html">usart2.h</a>.</p>

</div>
</div>
<a id="aa2c5f71d1782c442dcd28f01ed246ed3" name="aa2c5f71d1782c442dcd28f01ed246ed3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2c5f71d1782c442dcd28f01ed246ed3">&#9670;&#160;</a></span>REG_USART2_LONL2HDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_LONL2HDR&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C06CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) LON L2HDR Register </p>

<p class="definition">Definition at line <a class="el" href="usart2_8h_source.html#l00094">94</a> of file <a class="el" href="usart2_8h_source.html">usart2.h</a>.</p>

</div>
</div>
<a id="af16b9aec9240800e3daced1dc51bbc71" name="af16b9aec9240800e3daced1dc51bbc71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af16b9aec9240800e3daced1dc51bbc71">&#9670;&#160;</a></span>REG_USART2_LONMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_LONMR&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C060U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) LON Mode Register </p>

<p class="definition">Definition at line <a class="el" href="usart2_8h_source.html#l00091">91</a> of file <a class="el" href="usart2_8h_source.html">usart2.h</a>.</p>

</div>
</div>
<a id="a0c6bc122888bd6d76695217153104b2d" name="a0c6bc122888bd6d76695217153104b2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c6bc122888bd6d76695217153104b2d">&#9670;&#160;</a></span>REG_USART2_LONPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_LONPR&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C064U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) LON Preamble Register </p>

<p class="definition">Definition at line <a class="el" href="usart2_8h_source.html#l00092">92</a> of file <a class="el" href="usart2_8h_source.html">usart2.h</a>.</p>

</div>
</div>
<a id="a2a04b9b8b992f2f7bea71c840faa7155" name="a2a04b9b8b992f2f7bea71c840faa7155"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a04b9b8b992f2f7bea71c840faa7155">&#9670;&#160;</a></span>REG_USART2_LONPRIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_LONPRIO&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C07CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) LON Priority Register </p>

<p class="definition">Definition at line <a class="el" href="usart2_8h_source.html#l00098">98</a> of file <a class="el" href="usart2_8h_source.html">usart2.h</a>.</p>

</div>
</div>
<a id="a1e04f92ba486b41cd621b4a26fd24dec" name="a1e04f92ba486b41cd621b4a26fd24dec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e04f92ba486b41cd621b4a26fd24dec">&#9670;&#160;</a></span>REG_USART2_MAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_MAN&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C050U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Manchester Configuration Register </p>

<p class="definition">Definition at line <a class="el" href="usart2_8h_source.html#l00087">87</a> of file <a class="el" href="usart2_8h_source.html">usart2.h</a>.</p>

</div>
</div>
<a id="a0375443b7f68224ebf72c9ec8069acd2" name="a0375443b7f68224ebf72c9ec8069acd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0375443b7f68224ebf72c9ec8069acd2">&#9670;&#160;</a></span>REG_USART2_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_MR&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Mode Register </p>

<p class="definition">Definition at line <a class="el" href="usart2_8h_source.html#l00074">74</a> of file <a class="el" href="usart2_8h_source.html">usart2.h</a>.</p>

</div>
</div>
<a id="ad76bee2677a1b9b4f22b54eca25100aa" name="ad76bee2677a1b9b4f22b54eca25100aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad76bee2677a1b9b4f22b54eca25100aa">&#9670;&#160;</a></span>REG_USART2_NER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_NER&#160;&#160;&#160;(*(__I  uint32_t*)0x4002C044U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Number of Errors Register </p>

<p class="definition">Definition at line <a class="el" href="usart2_8h_source.html#l00085">85</a> of file <a class="el" href="usart2_8h_source.html">usart2.h</a>.</p>

</div>
</div>
<a id="a2afd5d9258c77eb14e2bb1e5971b0535" name="a2afd5d9258c77eb14e2bb1e5971b0535"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2afd5d9258c77eb14e2bb1e5971b0535">&#9670;&#160;</a></span>REG_USART2_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_RHR&#160;&#160;&#160;(*(__I  uint32_t*)0x4002C018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Receive Holding Register </p>

<p class="definition">Definition at line <a class="el" href="usart2_8h_source.html#l00079">79</a> of file <a class="el" href="usart2_8h_source.html">usart2.h</a>.</p>

</div>
</div>
<a id="af9e322f22b625513f69adf7fdc4ac8ee" name="af9e322f22b625513f69adf7fdc4ac8ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9e322f22b625513f69adf7fdc4ac8ee">&#9670;&#160;</a></span>REG_USART2_RTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_RTOR&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Receiver Time-out Register </p>

<p class="definition">Definition at line <a class="el" href="usart2_8h_source.html#l00082">82</a> of file <a class="el" href="usart2_8h_source.html">usart2.h</a>.</p>

</div>
</div>
<a id="afcedf7e841314bb65a475675c0b25005" name="afcedf7e841314bb65a475675c0b25005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcedf7e841314bb65a475675c0b25005">&#9670;&#160;</a></span>REG_USART2_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_THR&#160;&#160;&#160;(*(__O  uint32_t*)0x4002C01CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Transmit Holding Register </p>

<p class="definition">Definition at line <a class="el" href="usart2_8h_source.html#l00080">80</a> of file <a class="el" href="usart2_8h_source.html">usart2.h</a>.</p>

</div>
</div>
<a id="a4dc6717043d286ae9cf9f7d58b7ee5f7" name="a4dc6717043d286ae9cf9f7d58b7ee5f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dc6717043d286ae9cf9f7d58b7ee5f7">&#9670;&#160;</a></span>REG_USART2_TTGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_TTGR&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C028U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Transmitter Timeguard Register </p>

<p class="definition">Definition at line <a class="el" href="usart2_8h_source.html#l00083">83</a> of file <a class="el" href="usart2_8h_source.html">usart2.h</a>.</p>

</div>
</div>
<a id="a5e752d9a7437022c01d0923c38a6b4dd" name="a5e752d9a7437022c01d0923c38a6b4dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e752d9a7437022c01d0923c38a6b4dd">&#9670;&#160;</a></span>REG_USART2_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_VERSION&#160;&#160;&#160;(*(__I  uint32_t*)0x4002C0FCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Version Register </p>

<p class="definition">Definition at line <a class="el" href="usart2_8h_source.html#l00104">104</a> of file <a class="el" href="usart2_8h_source.html">usart2.h</a>.</p>

</div>
</div>
<a id="aaa5019020fbdc089d156291eac8e7c63" name="aaa5019020fbdc089d156291eac8e7c63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa5019020fbdc089d156291eac8e7c63">&#9670;&#160;</a></span>REG_USART2_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_WPMR&#160;&#160;&#160;(*(__IO uint32_t*)0x4002C0E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Write Protection Mode Register </p>

<p class="definition">Definition at line <a class="el" href="usart2_8h_source.html#l00102">102</a> of file <a class="el" href="usart2_8h_source.html">usart2.h</a>.</p>

</div>
</div>
<a id="a4241b43edde7317a8e692e23310a1f92" name="a4241b43edde7317a8e692e23310a1f92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4241b43edde7317a8e692e23310a1f92">&#9670;&#160;</a></span>REG_USART2_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_WPSR&#160;&#160;&#160;(*(__I  uint32_t*)0x4002C0E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Write Protection Status Register </p>

<p class="definition">Definition at line <a class="el" href="usart2_8h_source.html#l00103">103</a> of file <a class="el" href="usart2_8h_source.html">usart2.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:37 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
