# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../seven_seg_refrsh.srcs/sources_1/new/seven_seg_refresh.sv" \
"../../../../seven_seg_refrsh.srcs/sim_1/new/refresh_sim.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
