-- clk_gen_ent.vhd: CLK module entity
-- Copyright (C) 2022 CESNET z. s. p. o.
-- Author(s): Jakub Cabal <cabal@cesnet.cz>
--
-- SPDX-License-Identifier: BSD-3-Clause

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use IEEE.math_real.all;

use work.math_pack.all;
use work.type_pack.all;

entity COMMON_CLK_GEN is
    generic (
        -- Number of output clocks
        CLK_WIDTH          : natural := 2;
        -- Reference clock period in ns
        REFCLK_PERIOD      : real    := 10.0;
        -- Configuration of MMCM
        -- Multiply factor of main clock
        PLL_MULT_F         : real    := 12.0;
        -- Division factor of main clock
        PLL_MASTER_DIV     : natural := 3;
        -- Divider of the first output clock
        PLL_OUT0_DIV_F     : real    := 3.0;
        -- Dividers of other clocks. These can be together in an array because they are all the same
        -- data type. Only the first divider has a real division factor.
        PLL_OUT_DIV_VECT   : n_array_t(0 to maximum(0, CLK_WIDTH -2)) := (others => 20);
        -- Use FPGA init done signal as PLL reset input instead of async reset.
        -- It is recommended, see AN 891: Using the Reset Release Intel FPGA IP.
        -- Only for Intel Agilex and Stratix 10 FPGAs!
        INIT_DONE_AS_RESET : boolean := True;
        -- FPGA device
        DEVICE             : string := "AGILEX"
    );
    port (
        -- Reference clock input
        REFCLK      : in  std_logic;
        -- PLL async reset
        ASYNC_RESET : in  std_logic;
        -- PLL locked status
        LOCKED      : out std_logic;
        -- FPGA init done (Intel only)
        INIT_DONE_N : out std_logic;
        -- Vector of output clocks with dynamic lengths allowing up to 7 independent clock outputs.
        CLK_OUT_VECT : out std_logic_vector(CLK_WIDTH -1 downto 0)
    );
end entity;
