Running: xsim.dir/uart_receiver_tb_time_impl/xsimk -simmode gui -wdb uart_receiver_tb_time_impl.wdb -simrunnum 0 -socket 40423
Design successfully loaded
Design Loading Memory Usage: 34872 KB (Peak: 34872 KB)
Design Loading CPU Usage: 40 ms
Simulation completed
Simulation Memory Usage: 117128 KB (Peak: 182144 KB)
Simulation CPU Usage: 10300 ms
