# Verilog challenges
 Challenging RTL Problem
