module jk(q,qbar,j,k,clk,clr);
	input j,k,clk,clr;
	output q,qbar;
	wire w1,w2,w3,w4,w5,w6;

	nand(w1,j,clk,qbar,clr);
	nand(w2,k,clk,q);
	nand(w3,w4,w1);
	nand(w4,w3,w2,clr);

	wire com;
	not(com,clk);
	
	nand(w5,w3,com);
	nand(w6,w4,com);
	nand(q,qbar,w5);
	nand(qbar,q,w6,clr);
endmodule
