

================================================================
== Vitis HLS Report for 'Crypto1_Pipeline_VITIS_LOOP_386_720'
================================================================
* Date:           Thu Mar 27 00:01:11 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.644 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       68|       68|  0.544 us|  0.544 us|   68|   68|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_386_7  |       66|       66|         4|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     31|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     182|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     182|    151|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+----------------+---------+----+---+----+-----+
    |mux_4_2_32_1_1_U112  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    +---------------------+----------------+---------+----+---+----+-----+
    |Total                |                |        0|   0|  0|  20|    0|
    +---------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln386_fu_195_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln386_fu_189_p2  |      icmp|   0|  0|  15|           7|           8|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  31|          15|          11|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_l_5     |   9|          2|    7|         14|
    |l_fu_60                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |empty_reg_278                     |   2|   0|    2|          0|
    |l_fu_60                           |   7|   0|    7|          0|
    |lshr_ln386_1_reg_282              |   4|   0|    4|          0|
    |tmp_11_reg_317                    |  32|   0|   32|          0|
    |trunc_ln388_reg_292               |   2|   0|    2|          0|
    |empty_reg_278                     |  64|  32|    2|          0|
    |lshr_ln386_1_reg_282              |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 182|  64|   60|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_VITIS_LOOP_386_720|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_VITIS_LOOP_386_720|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_VITIS_LOOP_386_720|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_VITIS_LOOP_386_720|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_VITIS_LOOP_386_720|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_VITIS_LOOP_386_720|  return value|
|InputIndex_address0     |  out|    6|   ap_memory|                           InputIndex|         array|
|InputIndex_ce0          |  out|    1|   ap_memory|                           InputIndex|         array|
|InputIndex_q0           |   in|    6|   ap_memory|                           InputIndex|         array|
|ReadData_address0       |  out|    4|   ap_memory|                             ReadData|         array|
|ReadData_ce0            |  out|    1|   ap_memory|                             ReadData|         array|
|ReadData_q0             |   in|   32|   ap_memory|                             ReadData|         array|
|ReadData_1_address0     |  out|    4|   ap_memory|                           ReadData_1|         array|
|ReadData_1_ce0          |  out|    1|   ap_memory|                           ReadData_1|         array|
|ReadData_1_q0           |   in|   32|   ap_memory|                           ReadData_1|         array|
|ReadData_2_address0     |  out|    4|   ap_memory|                           ReadData_2|         array|
|ReadData_2_ce0          |  out|    1|   ap_memory|                           ReadData_2|         array|
|ReadData_2_q0           |   in|   32|   ap_memory|                           ReadData_2|         array|
|ReadData_3_address0     |  out|    4|   ap_memory|                           ReadData_3|         array|
|ReadData_3_ce0          |  out|    1|   ap_memory|                           ReadData_3|         array|
|ReadData_3_q0           |   in|   32|   ap_memory|                           ReadData_3|         array|
|PermuteData_address0    |  out|    4|   ap_memory|                          PermuteData|         array|
|PermuteData_ce0         |  out|    1|   ap_memory|                          PermuteData|         array|
|PermuteData_we0         |  out|    1|   ap_memory|                          PermuteData|         array|
|PermuteData_d0          |  out|   32|   ap_memory|                          PermuteData|         array|
|PermuteData_1_address0  |  out|    4|   ap_memory|                        PermuteData_1|         array|
|PermuteData_1_ce0       |  out|    1|   ap_memory|                        PermuteData_1|         array|
|PermuteData_1_we0       |  out|    1|   ap_memory|                        PermuteData_1|         array|
|PermuteData_1_d0        |  out|   32|   ap_memory|                        PermuteData_1|         array|
|PermuteData_2_address0  |  out|    4|   ap_memory|                        PermuteData_2|         array|
|PermuteData_2_ce0       |  out|    1|   ap_memory|                        PermuteData_2|         array|
|PermuteData_2_we0       |  out|    1|   ap_memory|                        PermuteData_2|         array|
|PermuteData_2_d0        |  out|   32|   ap_memory|                        PermuteData_2|         array|
|PermuteData_3_address0  |  out|    4|   ap_memory|                        PermuteData_3|         array|
|PermuteData_3_ce0       |  out|    1|   ap_memory|                        PermuteData_3|         array|
|PermuteData_3_we0       |  out|    1|   ap_memory|                        PermuteData_3|         array|
|PermuteData_3_d0        |  out|   32|   ap_memory|                        PermuteData_3|         array|
+------------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%l = alloca i32 1"   --->   Operation 7 'alloca' 'l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %l"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc804.1"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%l_5 = load i7 %l"   --->   Operation 10 'load' 'l_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.87ns)   --->   "%icmp_ln386 = icmp_eq  i7 %l_5, i7 64" [Crypto1.cpp:386]   --->   Operation 12 'icmp' 'icmp_ln386' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.87ns)   --->   "%add_ln386 = add i7 %l_5, i7 1" [Crypto1.cpp:386]   --->   Operation 13 'add' 'add_ln386' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln386 = br i1 %icmp_ln386, void %for.inc804.1.split, void %VITIS_LOOP_393_8.1.exitStub" [Crypto1.cpp:386]   --->   Operation 14 'br' 'br_ln386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%l_9_cast87 = zext i7 %l_5"   --->   Operation 15 'zext' 'l_9_cast87' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = trunc i7 %l_5"   --->   Operation 16 'trunc' 'empty' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lshr_ln386_1 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %l_5, i32 2, i32 5" [Crypto1.cpp:386]   --->   Operation 17 'partselect' 'lshr_ln386_1' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%InputIndex_addr = getelementptr i6 %InputIndex, i64 0, i64 %l_9_cast87" [Crypto1.cpp:388]   --->   Operation 18 'getelementptr' 'InputIndex_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.32ns)   --->   "%InputIndex_load = load i6 %InputIndex_addr" [Crypto1.cpp:388]   --->   Operation 19 'load' 'InputIndex_load' <Predicate = (!icmp_ln386)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 64> <RAM>
ST_1 : Operation 20 [1/1] (1.86ns)   --->   "%switch_ln388 = switch i2 %empty, void %arrayidx803.1.case.3, i2 0, void %arrayidx803.1.case.0, i2 1, void %arrayidx803.1.case.1, i2 2, void %arrayidx803.1.case.2" [Crypto1.cpp:388]   --->   Operation 20 'switch' 'switch_ln388' <Predicate = (!icmp_ln386)> <Delay = 1.86>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln386 = store i7 %add_ln386, i7 %l" [Crypto1.cpp:386]   --->   Operation 21 'store' 'store_ln386' <Predicate = (!icmp_ln386)> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln386 = br void %for.inc804.1" [Crypto1.cpp:386]   --->   Operation 22 'br' 'br_ln386' <Predicate = (!icmp_ln386)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.64>
ST_2 : Operation 23 [1/2] (2.32ns)   --->   "%InputIndex_load = load i6 %InputIndex_addr" [Crypto1.cpp:388]   --->   Operation 23 'load' 'InputIndex_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 64> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln388 = trunc i6 %InputIndex_load" [Crypto1.cpp:388]   --->   Operation 24 'trunc' 'trunc_ln388' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%lshr_ln388_1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %InputIndex_load, i32 2, i32 5" [Crypto1.cpp:388]   --->   Operation 25 'partselect' 'lshr_ln388_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln388 = zext i4 %lshr_ln388_1" [Crypto1.cpp:388]   --->   Operation 26 'zext' 'zext_ln388' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ReadData_addr = getelementptr i32 %ReadData, i64 0, i64 %zext_ln388" [Crypto1.cpp:388]   --->   Operation 27 'getelementptr' 'ReadData_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ReadData_1_addr = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln388" [Crypto1.cpp:388]   --->   Operation 28 'getelementptr' 'ReadData_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ReadData_2_addr = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln388" [Crypto1.cpp:388]   --->   Operation 29 'getelementptr' 'ReadData_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ReadData_3_addr = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln388" [Crypto1.cpp:388]   --->   Operation 30 'getelementptr' 'ReadData_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (2.32ns)   --->   "%ReadData_load = load i4 %ReadData_addr" [Crypto1.cpp:388]   --->   Operation 31 'load' 'ReadData_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 32 [2/2] (2.32ns)   --->   "%ReadData_1_load = load i4 %ReadData_1_addr" [Crypto1.cpp:388]   --->   Operation 32 'load' 'ReadData_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 33 [2/2] (2.32ns)   --->   "%ReadData_2_load = load i4 %ReadData_2_addr" [Crypto1.cpp:388]   --->   Operation 33 'load' 'ReadData_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 34 [2/2] (2.32ns)   --->   "%ReadData_3_load = load i4 %ReadData_3_addr" [Crypto1.cpp:388]   --->   Operation 34 'load' 'ReadData_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 35 [1/2] (2.32ns)   --->   "%ReadData_load = load i4 %ReadData_addr" [Crypto1.cpp:388]   --->   Operation 35 'load' 'ReadData_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 36 [1/2] (2.32ns)   --->   "%ReadData_1_load = load i4 %ReadData_1_addr" [Crypto1.cpp:388]   --->   Operation 36 'load' 'ReadData_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 37 [1/2] (2.32ns)   --->   "%ReadData_2_load = load i4 %ReadData_2_addr" [Crypto1.cpp:388]   --->   Operation 37 'load' 'ReadData_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 38 [1/2] (2.32ns)   --->   "%ReadData_3_load = load i4 %ReadData_3_addr" [Crypto1.cpp:388]   --->   Operation 38 'load' 'ReadData_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 39 [1/1] (1.82ns)   --->   "%tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %ReadData_load, i32 %ReadData_1_load, i32 %ReadData_2_load, i32 %ReadData_3_load, i2 %trunc_ln388" [Crypto1.cpp:388]   --->   Operation 39 'mux' 'tmp_11' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (icmp_ln386)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln386 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [Crypto1.cpp:386]   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln386' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln386 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [Crypto1.cpp:386]   --->   Operation 41 'specloopname' 'specloopname_ln386' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln386 = zext i4 %lshr_ln386_1" [Crypto1.cpp:386]   --->   Operation 42 'zext' 'zext_ln386' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%PermuteData_addr = getelementptr i32 %PermuteData, i64 0, i64 %zext_ln386" [Crypto1.cpp:388]   --->   Operation 43 'getelementptr' 'PermuteData_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%PermuteData_1_addr = getelementptr i32 %PermuteData_1, i64 0, i64 %zext_ln386" [Crypto1.cpp:388]   --->   Operation 44 'getelementptr' 'PermuteData_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%PermuteData_2_addr = getelementptr i32 %PermuteData_2, i64 0, i64 %zext_ln386" [Crypto1.cpp:388]   --->   Operation 45 'getelementptr' 'PermuteData_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%PermuteData_3_addr = getelementptr i32 %PermuteData_3, i64 0, i64 %zext_ln386" [Crypto1.cpp:388]   --->   Operation 46 'getelementptr' 'PermuteData_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (2.32ns)   --->   "%store_ln388 = store i32 %tmp_11, i4 %PermuteData_2_addr" [Crypto1.cpp:388]   --->   Operation 47 'store' 'store_ln388' <Predicate = (empty == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln388 = br void %arrayidx803.1.exit" [Crypto1.cpp:388]   --->   Operation 48 'br' 'br_ln388' <Predicate = (empty == 2)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.32ns)   --->   "%store_ln388 = store i32 %tmp_11, i4 %PermuteData_1_addr" [Crypto1.cpp:388]   --->   Operation 49 'store' 'store_ln388' <Predicate = (empty == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln388 = br void %arrayidx803.1.exit" [Crypto1.cpp:388]   --->   Operation 50 'br' 'br_ln388' <Predicate = (empty == 1)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (2.32ns)   --->   "%store_ln388 = store i32 %tmp_11, i4 %PermuteData_addr" [Crypto1.cpp:388]   --->   Operation 51 'store' 'store_ln388' <Predicate = (empty == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln388 = br void %arrayidx803.1.exit" [Crypto1.cpp:388]   --->   Operation 52 'br' 'br_ln388' <Predicate = (empty == 0)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.32ns)   --->   "%store_ln388 = store i32 %tmp_11, i4 %PermuteData_3_addr" [Crypto1.cpp:388]   --->   Operation 53 'store' 'store_ln388' <Predicate = (empty == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln388 = br void %arrayidx803.1.exit" [Crypto1.cpp:388]   --->   Operation 54 'br' 'br_ln388' <Predicate = (empty == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ InputIndex]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ReadData]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ReadData_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ReadData_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ReadData_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ PermuteData]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ PermuteData_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ PermuteData_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ PermuteData_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
l                       (alloca           ) [ 01000]
store_ln0               (store            ) [ 00000]
br_ln0                  (br               ) [ 00000]
l_5                     (load             ) [ 00000]
specpipeline_ln0        (specpipeline     ) [ 00000]
icmp_ln386              (icmp             ) [ 01110]
add_ln386               (add              ) [ 00000]
br_ln386                (br               ) [ 00000]
l_9_cast87              (zext             ) [ 00000]
empty                   (trunc            ) [ 01111]
lshr_ln386_1            (partselect       ) [ 01111]
InputIndex_addr         (getelementptr    ) [ 01100]
switch_ln388            (switch           ) [ 00000]
store_ln386             (store            ) [ 00000]
br_ln386                (br               ) [ 00000]
InputIndex_load         (load             ) [ 00000]
trunc_ln388             (trunc            ) [ 01010]
lshr_ln388_1            (partselect       ) [ 00000]
zext_ln388              (zext             ) [ 00000]
ReadData_addr           (getelementptr    ) [ 01010]
ReadData_1_addr         (getelementptr    ) [ 01010]
ReadData_2_addr         (getelementptr    ) [ 01010]
ReadData_3_addr         (getelementptr    ) [ 01010]
ReadData_load           (load             ) [ 00000]
ReadData_1_load         (load             ) [ 00000]
ReadData_2_load         (load             ) [ 00000]
ReadData_3_load         (load             ) [ 00000]
tmp_11                  (mux              ) [ 01001]
speclooptripcount_ln386 (speclooptripcount) [ 00000]
specloopname_ln386      (specloopname     ) [ 00000]
zext_ln386              (zext             ) [ 00000]
PermuteData_addr        (getelementptr    ) [ 00000]
PermuteData_1_addr      (getelementptr    ) [ 00000]
PermuteData_2_addr      (getelementptr    ) [ 00000]
PermuteData_3_addr      (getelementptr    ) [ 00000]
store_ln388             (store            ) [ 00000]
br_ln388                (br               ) [ 00000]
store_ln388             (store            ) [ 00000]
br_ln388                (br               ) [ 00000]
store_ln388             (store            ) [ 00000]
br_ln388                (br               ) [ 00000]
store_ln388             (store            ) [ 00000]
br_ln388                (br               ) [ 00000]
ret_ln0                 (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="InputIndex">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="InputIndex"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ReadData">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadData"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ReadData_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadData_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ReadData_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadData_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ReadData_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadData_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="PermuteData">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PermuteData"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="PermuteData_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PermuteData_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="PermuteData_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PermuteData_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="PermuteData_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PermuteData_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="l_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="InputIndex_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="6" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="7" slack="0"/>
<pin id="68" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="InputIndex_addr/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="6" slack="0"/>
<pin id="73" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="InputIndex_load/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="ReadData_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="4" slack="0"/>
<pin id="81" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ReadData_addr/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="ReadData_1_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="4" slack="0"/>
<pin id="88" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ReadData_1_addr/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="ReadData_2_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="4" slack="0"/>
<pin id="95" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ReadData_2_addr/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="ReadData_3_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="4" slack="0"/>
<pin id="102" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ReadData_3_addr/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ReadData_load/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ReadData_1_load/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ReadData_2_load/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ReadData_3_load/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="PermuteData_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="4" slack="0"/>
<pin id="133" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PermuteData_addr/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="PermuteData_1_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PermuteData_1_addr/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="PermuteData_2_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="4" slack="0"/>
<pin id="147" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PermuteData_2_addr/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="PermuteData_3_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="4" slack="0"/>
<pin id="154" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PermuteData_3_addr/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln388_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="1"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln388/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln388_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="1"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln388/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln388_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="1"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln388/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln388_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="1"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln388/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln0_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="7" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="l_5_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l_5/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln386_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="7" slack="0"/>
<pin id="191" dir="0" index="1" bw="7" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln386/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln386_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="7" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln386/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="l_9_cast87_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="7" slack="0"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="l_9_cast87/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="empty_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="0"/>
<pin id="208" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="lshr_ln386_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="0" index="1" bw="7" slack="0"/>
<pin id="213" dir="0" index="2" bw="3" slack="0"/>
<pin id="214" dir="0" index="3" bw="4" slack="0"/>
<pin id="215" dir="1" index="4" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln386_1/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln386_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="0"/>
<pin id="222" dir="0" index="1" bw="7" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln386/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="trunc_ln388_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="0"/>
<pin id="227" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln388/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="lshr_ln388_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="0" index="1" bw="6" slack="0"/>
<pin id="232" dir="0" index="2" bw="3" slack="0"/>
<pin id="233" dir="0" index="3" bw="4" slack="0"/>
<pin id="234" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln388_1/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="zext_ln388_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln388/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_11_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="0" index="2" bw="32" slack="0"/>
<pin id="251" dir="0" index="3" bw="32" slack="0"/>
<pin id="252" dir="0" index="4" bw="32" slack="0"/>
<pin id="253" dir="0" index="5" bw="2" slack="1"/>
<pin id="254" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln386_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="3"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln386/4 "/>
</bind>
</comp>

<comp id="267" class="1005" name="l_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="7" slack="0"/>
<pin id="269" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="274" class="1005" name="icmp_ln386_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="2"/>
<pin id="276" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln386 "/>
</bind>
</comp>

<comp id="278" class="1005" name="empty_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="2" slack="3"/>
<pin id="280" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="282" class="1005" name="lshr_ln386_1_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="3"/>
<pin id="284" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="lshr_ln386_1 "/>
</bind>
</comp>

<comp id="287" class="1005" name="InputIndex_addr_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="6" slack="1"/>
<pin id="289" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="InputIndex_addr "/>
</bind>
</comp>

<comp id="292" class="1005" name="trunc_ln388_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="2" slack="1"/>
<pin id="294" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln388 "/>
</bind>
</comp>

<comp id="297" class="1005" name="ReadData_addr_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="1"/>
<pin id="299" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ReadData_addr "/>
</bind>
</comp>

<comp id="302" class="1005" name="ReadData_1_addr_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="1"/>
<pin id="304" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ReadData_1_addr "/>
</bind>
</comp>

<comp id="307" class="1005" name="ReadData_2_addr_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="1"/>
<pin id="309" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ReadData_2_addr "/>
</bind>
</comp>

<comp id="312" class="1005" name="ReadData_3_addr_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="1"/>
<pin id="314" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ReadData_3_addr "/>
</bind>
</comp>

<comp id="317" class="1005" name="tmp_11_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="18" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="40" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="40" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="40" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="40" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="40" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="77" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="84" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="91" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="98" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="40" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="40" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="40" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="143" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="136" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="129" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="150" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="193"><net_src comp="186" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="30" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="186" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="32" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="186" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="209"><net_src comp="186" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="34" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="186" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="36" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="38" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="224"><net_src comp="195" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="71" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="48" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="71" pin="3"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="36" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="238"><net_src comp="38" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="242"><net_src comp="229" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="245"><net_src comp="239" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="246"><net_src comp="239" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="255"><net_src comp="50" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="105" pin="3"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="111" pin="3"/><net_sink comp="247" pin=2"/></net>

<net id="258"><net_src comp="117" pin="3"/><net_sink comp="247" pin=3"/></net>

<net id="259"><net_src comp="123" pin="3"/><net_sink comp="247" pin=4"/></net>

<net id="263"><net_src comp="260" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="266"><net_src comp="260" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="270"><net_src comp="60" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="272"><net_src comp="267" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="273"><net_src comp="267" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="277"><net_src comp="189" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="206" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="210" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="290"><net_src comp="64" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="295"><net_src comp="225" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="247" pin=5"/></net>

<net id="300"><net_src comp="77" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="305"><net_src comp="84" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="310"><net_src comp="91" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="315"><net_src comp="98" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="320"><net_src comp="247" pin="6"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="324"><net_src comp="317" pin="1"/><net_sink comp="175" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: PermuteData | {4 }
	Port: PermuteData_1 | {4 }
	Port: PermuteData_2 | {4 }
	Port: PermuteData_3 | {4 }
 - Input state : 
	Port: Crypto1_Pipeline_VITIS_LOOP_386_720 : InputIndex | {1 2 }
	Port: Crypto1_Pipeline_VITIS_LOOP_386_720 : ReadData | {2 3 }
	Port: Crypto1_Pipeline_VITIS_LOOP_386_720 : ReadData_1 | {2 3 }
	Port: Crypto1_Pipeline_VITIS_LOOP_386_720 : ReadData_2 | {2 3 }
	Port: Crypto1_Pipeline_VITIS_LOOP_386_720 : ReadData_3 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		l_5 : 1
		icmp_ln386 : 2
		add_ln386 : 2
		br_ln386 : 3
		l_9_cast87 : 2
		empty : 2
		lshr_ln386_1 : 2
		InputIndex_addr : 3
		InputIndex_load : 4
		switch_ln388 : 3
		store_ln386 : 3
	State 2
		trunc_ln388 : 1
		lshr_ln388_1 : 1
		zext_ln388 : 2
		ReadData_addr : 3
		ReadData_1_addr : 3
		ReadData_2_addr : 3
		ReadData_3_addr : 3
		ReadData_load : 4
		ReadData_1_load : 4
		ReadData_2_load : 4
		ReadData_3_load : 4
	State 3
		tmp_11 : 1
	State 4
		PermuteData_addr : 1
		PermuteData_1_addr : 1
		PermuteData_2_addr : 1
		PermuteData_3_addr : 1
		store_ln388 : 2
		store_ln388 : 2
		store_ln388 : 2
		store_ln388 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    mux   |    tmp_11_fu_247    |    0    |    20   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln386_fu_189  |    0    |    14   |
|----------|---------------------|---------|---------|
|    add   |   add_ln386_fu_195  |    0    |    14   |
|----------|---------------------|---------|---------|
|          |  l_9_cast87_fu_201  |    0    |    0    |
|   zext   |  zext_ln388_fu_239  |    0    |    0    |
|          |  zext_ln386_fu_260  |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |     empty_fu_206    |    0    |    0    |
|          |  trunc_ln388_fu_225 |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect| lshr_ln386_1_fu_210 |    0    |    0    |
|          | lshr_ln388_1_fu_229 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    48   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|InputIndex_addr_reg_287|    6   |
|ReadData_1_addr_reg_302|    4   |
|ReadData_2_addr_reg_307|    4   |
|ReadData_3_addr_reg_312|    4   |
| ReadData_addr_reg_297 |    4   |
|     empty_reg_278     |    2   |
|   icmp_ln386_reg_274  |    1   |
|       l_reg_267       |    7   |
|  lshr_ln386_1_reg_282 |    4   |
|     tmp_11_reg_317    |   32   |
|  trunc_ln388_reg_292  |    2   |
+-----------------------+--------+
|         Total         |   70   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_71 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_105 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_111 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_117 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_123 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   44   ||   7.94  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   48   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   45   |
|  Register |    -   |   70   |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   70   |   93   |
+-----------+--------+--------+--------+
