Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Tue Jun 10 14:59:24 2014
| Host         : ee-boxer0 running 64-bit Ubuntu 10.04.4 LTS
| Command      : report_timing_summary -file lloyds_kernel_top_timing_summary_routed.rpt -pb lloyds_kernel_top_timing_summary_routed.pb
| Design       : lloyds_kernel_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.09 2013-11-22
----------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with no clock.
 There are 0 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 359 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 100 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 36 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.044        0.000                      0                  390        0.124        0.000                      0                  390        3.971        0.000                       0                   265  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 4.044        0.000                      0                  390        0.124        0.000                      0                  390        3.971        0.000                       0                   265  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        4.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.971ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.044ns  (required time - arrival time)
  Source:                 grp_load_points_buffer_fu_87/FSM_onehot_ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_load_points_buffer_fu_87/ap_reg_ppiten_pp1_it0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.949ns  (logic 1.014ns (17.045%)  route 4.935ns (82.955%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=264, unset)          0.973     0.973    grp_load_points_buffer_fu_87/ap_clk
    SLICE_X4Y11                                                       r  grp_load_points_buffer_fu_87/FSM_onehot_ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.518     1.491 f  grp_load_points_buffer_fu_87/FSM_onehot_ap_CS_fsm_reg[1]/Q
                         net (fo=13, routed)          1.118     2.609    grp_load_points_buffer_fu_87/n_2_FSM_onehot_ap_CS_fsm_reg[1]
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.124     2.733 r  grp_load_points_buffer_fu_87/i_reg_200[4]_i_8/O
                         net (fo=12, routed)          1.795     4.528    grp_load_points_buffer_fu_87/n_2_i_reg_200[4]_i_8
    SLICE_X5Y37          LUT3 (Prop_lut3_I2_O)        0.124     4.652 r  grp_load_points_buffer_fu_87/i_reg_200[0]_i_1/O
                         net (fo=4, routed)           0.548     5.199    grp_load_points_buffer_fu_87/n_2_i_reg_200[0]_i_1
    SLICE_X4Y37          LUT5 (Prop_lut5_I3_O)        0.124     5.323 r  grp_load_points_buffer_fu_87/FSM_onehot_ap_CS_fsm[4]_i_2/O
                         net (fo=4, routed)           1.475     6.798    grp_load_points_buffer_fu_87/n_2_FSM_onehot_ap_CS_fsm[4]_i_2
    SLICE_X4Y17          LUT5 (Prop_lut5_I3_O)        0.124     6.922 r  grp_load_points_buffer_fu_87/ap_reg_ppiten_pp1_it0_i_1/O
                         net (fo=1, routed)           0.000     6.922    grp_load_points_buffer_fu_87/n_2_ap_reg_ppiten_pp1_it0_i_1
    SLICE_X4Y17          FDRE                                         r  grp_load_points_buffer_fu_87/ap_reg_ppiten_pp1_it0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk
                         net (fo=264, unset)          0.924    10.924    grp_load_points_buffer_fu_87/ap_clk
    SLICE_X4Y17                                                       r  grp_load_points_buffer_fu_87/ap_reg_ppiten_pp1_it0_reg/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X4Y17          FDRE (Setup_fdre_C_D)        0.077    10.966    grp_load_points_buffer_fu_87/ap_reg_ppiten_pp1_it0_reg
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -6.922    
  -------------------------------------------------------------------
                         slack                                  4.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 grp_load_points_buffer_fu_87/indvar_reg_188_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_load_points_buffer_fu_87/indvar_next_reg_354_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=264, unset)          0.410     0.410    grp_load_points_buffer_fu_87/ap_clk
    SLICE_X7Y13                                                       r  grp_load_points_buffer_fu_87/indvar_reg_188_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  grp_load_points_buffer_fu_87/indvar_reg_188_reg[4]/Q
                         net (fo=3, routed)           0.079     0.630    grp_load_points_buffer_fu_87/indvar_reg_188[4]
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.045     0.675 r  grp_load_points_buffer_fu_87/indvar_next_reg_354[4]_i_1/O
                         net (fo=1, routed)           0.000     0.675    grp_load_points_buffer_fu_87/n_2_indvar_next_reg_354[4]_i_1
    SLICE_X6Y13          FDRE                                         r  grp_load_points_buffer_fu_87/indvar_next_reg_354_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=264, unset)          0.432     0.432    grp_load_points_buffer_fu_87/ap_clk
    SLICE_X6Y13                                                       r  grp_load_points_buffer_fu_87/indvar_next_reg_354_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X6Y13          FDRE (Hold_fdre_C_D)         0.120     0.552    grp_load_points_buffer_fu_87/indvar_next_reg_354_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform:           { 0 5 }
Period:             10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack  Location     Pin
Min Period        n/a     FDSE/C      n/a            1.000     10.000  9.000  SLICE_X9Y12  FSM_onehot_ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980     4.951   3.971  SLICE_X6Y12  grp_load_points_buffer_fu_87/ap_reg_ppstg_exitcond2_reg_350_pp0_it4_reg[0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980     4.951   3.971  SLICE_X6Y12  grp_load_points_buffer_fu_87/ap_reg_ppstg_exitcond2_reg_350_pp0_it4_reg[0]_srl4/CLK



