<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="generator" content="rustdoc">
    <meta name="description" content="API documentation for the Rust `FeatureInfo` struct in crate `raw_cpuid`.">
    <meta name="keywords" content="rust, rustlang, rust-lang, FeatureInfo">

    <title>raw_cpuid::FeatureInfo - Rust</title>

    <link rel="stylesheet" type="text/css" href="../rustdoc.css">
    <link rel="stylesheet" type="text/css" href="../main.css">
    

    
    
</head>
<body class="rustdoc">
    <!--[if lte IE 8]>
    <div class="warning">
        This old browser is unsupported and will most likely display funky
        things.
    </div>
    <![endif]-->

    

    <nav class="sidebar">
        
        <p class='location'><a href='index.html'>raw_cpuid</a></p><script>window.sidebarCurrent = {name: 'FeatureInfo', ty: 'struct', relpath: ''};</script><script defer src="sidebar-items.js"></script>
    </nav>

    <nav class="sub">
        <form class="search-form js-only">
            <div class="search-container">
                <input class="search-input" name="search"
                       autocomplete="off"
                       placeholder="Click or press ‘S’ to search, ‘?’ for more options…"
                       type="search">
            </div>
        </form>
    </nav>

    <section id='main' class="content struct">
<h1 class='fqn'><span class='in-band'>Struct <a href='index.html'>raw_cpuid</a>::<wbr><a class='struct' href=''>FeatureInfo</a></span><span class='out-of-band'><span id='render-detail'>
                   <a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">
                       [<span class='inner'>&#x2212;</span>]
                   </a>
               </span><a id='src-256' class='srclink' href='../src/raw_cpuid/lib.rs.html#660-665' title='goto source code'>[src]</a></span></h1>
<pre class='rust struct'>pub struct FeatureInfo {
    // some fields omitted
}</pre><h2 id='methods'>Methods</h2><h3 class='impl'><span class='in-band'><code>impl <a class='struct' href='../raw_cpuid/struct.FeatureInfo.html' title='raw_cpuid::FeatureInfo'>FeatureInfo</a></code></span><span class='out-of-band'><div class='ghost'></div><a id='src-270' class='srclink' href='../src/raw_cpuid/lib.rs.html#667-886' title='goto source code'>[src]</a></span></h3>
<div class='impl-items'><h4 id='method.extended_family_id' class='method'><code>fn <a href='#method.extended_family_id' class='fnname'>extended_family_id</a>(&amp;self) -&gt; u8</code></h4>
<div class='docblock'><p>Version Information: Extended Family</p>
</div><h4 id='method.extended_model_id' class='method'><code>fn <a href='#method.extended_model_id' class='fnname'>extended_model_id</a>(&amp;self) -&gt; u8</code></h4>
<div class='docblock'><p>Version Information: Extended Model</p>
</div><h4 id='method.family_id' class='method'><code>fn <a href='#method.family_id' class='fnname'>family_id</a>(&amp;self) -&gt; u8</code></h4>
<div class='docblock'><p>Version Information: Family</p>
</div><h4 id='method.model_id' class='method'><code>fn <a href='#method.model_id' class='fnname'>model_id</a>(&amp;self) -&gt; u8</code></h4>
<div class='docblock'><p>Version Information: Model</p>
</div><h4 id='method.stepping_id' class='method'><code>fn <a href='#method.stepping_id' class='fnname'>stepping_id</a>(&amp;self) -&gt; u8</code></h4>
<div class='docblock'><p>Version Information: Stepping ID</p>
</div><h4 id='method.brand_index' class='method'><code>fn <a href='#method.brand_index' class='fnname'>brand_index</a>(&amp;self) -&gt; u8</code></h4>
<div class='docblock'><p>Brand Index</p>
</div><h4 id='method.cflush_cache_line_size' class='method'><code>fn <a href='#method.cflush_cache_line_size' class='fnname'>cflush_cache_line_size</a>(&amp;self) -&gt; u8</code></h4>
<div class='docblock'><p>CLFLUSH line size (Value ∗ 8 = cache line size in bytes)</p>
</div><h4 id='method.initial_local_apic_id' class='method'><code>fn <a href='#method.initial_local_apic_id' class='fnname'>initial_local_apic_id</a>(&amp;self) -&gt; u8</code></h4>
<div class='docblock'><p>Initial APIC ID</p>
</div><h4 id='method.max_logical_processor_ids' class='method'><code>fn <a href='#method.max_logical_processor_ids' class='fnname'>max_logical_processor_ids</a>(&amp;self) -&gt; u8</code></h4>
<div class='docblock'><p>Maximum number of addressable IDs for logical processors in this physical package.</p>
</div><h4 id='method.has_sse3' class='method'><code>fn <a href='#method.has_sse3' class='fnname'>has_sse3</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>Streaming SIMD Extensions 3 (SSE3). A value of 1 indicates the processor supports this technology.</p>
</div><h4 id='method.has_pclmulqdq' class='method'><code>fn <a href='#method.has_pclmulqdq' class='fnname'>has_pclmulqdq</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>PCLMULQDQ. A value of 1 indicates the processor supports the PCLMULQDQ instruction</p>
</div><h4 id='method.has_ds_area' class='method'><code>fn <a href='#method.has_ds_area' class='fnname'>has_ds_area</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>64-bit DS Area. A value of 1 indicates the processor supports DS area using 64-bit layout</p>
</div><h4 id='method.has_monitor_mwait' class='method'><code>fn <a href='#method.has_monitor_mwait' class='fnname'>has_monitor_mwait</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>MONITOR/MWAIT. A value of 1 indicates the processor supports this feature.</p>
</div><h4 id='method.has_cpl' class='method'><code>fn <a href='#method.has_cpl' class='fnname'>has_cpl</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>CPL Qualified Debug Store. A value of 1 indicates the processor supports the extensions to the  Debug Store feature to allow for branch message storage qualified by CPL.</p>
</div><h4 id='method.has_vmx' class='method'><code>fn <a href='#method.has_vmx' class='fnname'>has_vmx</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>Virtual Machine Extensions. A value of 1 indicates that the processor supports this technology.</p>
</div><h4 id='method.has_smx' class='method'><code>fn <a href='#method.has_smx' class='fnname'>has_smx</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>Safer Mode Extensions. A value of 1 indicates that the processor supports this technology. See Chapter 5, Safer Mode Extensions Reference.</p>
</div><h4 id='method.has_eist' class='method'><code>fn <a href='#method.has_eist' class='fnname'>has_eist</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>Enhanced Intel SpeedStep® technology. A value of 1 indicates that the processor supports this technology.</p>
</div><h4 id='method.has_tm2' class='method'><code>fn <a href='#method.has_tm2' class='fnname'>has_tm2</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>Thermal Monitor 2. A value of 1 indicates whether the processor supports this technology.</p>
</div><h4 id='method.has_ssse3' class='method'><code>fn <a href='#method.has_ssse3' class='fnname'>has_ssse3</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>A value of 1 indicates the presence of the Supplemental Streaming SIMD Extensions 3 (SSSE3). A value of 0 indicates the instruction extensions are not present in the processor</p>
</div><h4 id='method.has_cnxtid' class='method'><code>fn <a href='#method.has_cnxtid' class='fnname'>has_cnxtid</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>L1 Context ID. A value of 1 indicates the L1 data cache mode can be set to either adaptive mode or shared mode. A value of 0 indicates this feature is not supported. See definition of the IA32_MISC_ENABLE MSR Bit 24 (L1 Data Cache Context Mode) for details.</p>
</div><h4 id='method.has_fma' class='method'><code>fn <a href='#method.has_fma' class='fnname'>has_fma</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>A value of 1 indicates the processor supports FMA extensions using YMM state.</p>
</div><h4 id='method.has_cmpxchg16b' class='method'><code>fn <a href='#method.has_cmpxchg16b' class='fnname'>has_cmpxchg16b</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>CMPXCHG16B Available. A value of 1 indicates that the feature is available. See the CMPXCHG8B/CMPXCHG16B Compare and Exchange Bytes section. 14</p>
</div><h4 id='method.has_pdcm' class='method'><code>fn <a href='#method.has_pdcm' class='fnname'>has_pdcm</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>Perfmon and Debug Capability: A value of 1 indicates the processor supports the performance   and debug feature indication MSR IA32_PERF_CAPABILITIES.</p>
</div><h4 id='method.has_pcid' class='method'><code>fn <a href='#method.has_pcid' class='fnname'>has_pcid</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>Process-context identifiers. A value of 1 indicates that the processor supports PCIDs and the software may set CR4.PCIDE to 1.</p>
</div><h4 id='method.has_dca' class='method'><code>fn <a href='#method.has_dca' class='fnname'>has_dca</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>A value of 1 indicates the processor supports the ability to prefetch data from a memory mapped device.</p>
</div><h4 id='method.has_sse41' class='method'><code>fn <a href='#method.has_sse41' class='fnname'>has_sse41</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>A value of 1 indicates that the processor supports SSE4.1.</p>
</div><h4 id='method.has_sse42' class='method'><code>fn <a href='#method.has_sse42' class='fnname'>has_sse42</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>A value of 1 indicates that the processor supports SSE4.2.</p>
</div><h4 id='method.has_x2apic' class='method'><code>fn <a href='#method.has_x2apic' class='fnname'>has_x2apic</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>A value of 1 indicates that the processor supports x2APIC feature.</p>
</div><h4 id='method.has_movbe' class='method'><code>fn <a href='#method.has_movbe' class='fnname'>has_movbe</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>A value of 1 indicates that the processor supports MOVBE instruction.</p>
</div><h4 id='method.has_popcnt' class='method'><code>fn <a href='#method.has_popcnt' class='fnname'>has_popcnt</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>A value of 1 indicates that the processor supports the POPCNT instruction.</p>
</div><h4 id='method.has_tsc_deadline' class='method'><code>fn <a href='#method.has_tsc_deadline' class='fnname'>has_tsc_deadline</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>A value of 1 indicates that the processors local APIC timer supports one-shot operation using a TSC deadline value.</p>
</div><h4 id='method.has_aesni' class='method'><code>fn <a href='#method.has_aesni' class='fnname'>has_aesni</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>A value of 1 indicates that the processor supports the AESNI instruction extensions.</p>
</div><h4 id='method.has_xsave' class='method'><code>fn <a href='#method.has_xsave' class='fnname'>has_xsave</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>A value of 1 indicates that the processor supports the XSAVE/XRSTOR processor extended states feature, the XSETBV/XGETBV instructions, and XCR0.</p>
</div><h4 id='method.has_oxsave' class='method'><code>fn <a href='#method.has_oxsave' class='fnname'>has_oxsave</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>A value of 1 indicates that the OS has enabled XSETBV/XGETBV instructions to access XCR0, and support for processor extended state management using XSAVE/XRSTOR.</p>
</div><h4 id='method.has_avx' class='method'><code>fn <a href='#method.has_avx' class='fnname'>has_avx</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>A value of 1 indicates the processor supports the AVX instruction extensions.</p>
</div><h4 id='method.has_f16c' class='method'><code>fn <a href='#method.has_f16c' class='fnname'>has_f16c</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>A value of 1 indicates that processor supports 16-bit floating-point conversion instructions.</p>
</div><h4 id='method.has_rdrand' class='method'><code>fn <a href='#method.has_rdrand' class='fnname'>has_rdrand</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>A value of 1 indicates that processor supports RDRAND instruction.</p>
</div><h4 id='method.has_fpu' class='method'><code>fn <a href='#method.has_fpu' class='fnname'>has_fpu</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>Floating Point Unit On-Chip. The processor contains an x87 FPU.</p>
</div><h4 id='method.has_vme' class='method'><code>fn <a href='#method.has_vme' class='fnname'>has_vme</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>Virtual 8086 Mode Enhancements. Virtual 8086 mode enhancements, including CR4.VME for controlling the feature, CR4.PVI for protected mode virtual interrupts, software interrupt indirection, expansion of the TSS with the software indirection bitmap, and EFLAGS.VIF and EFLAGS.VIP flags.</p>
</div><h4 id='method.has_de' class='method'><code>fn <a href='#method.has_de' class='fnname'>has_de</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>Debugging Extensions. Support for I/O breakpoints, including CR4.DE for controlling the feature, and optional trapping of accesses to DR4 and DR5.</p>
</div><h4 id='method.has_pse' class='method'><code>fn <a href='#method.has_pse' class='fnname'>has_pse</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>Page Size Extension. Large pages of size 4 MByte are supported, including CR4.PSE for controlling the feature, the defined dirty bit in PDE (Page Directory Entries), optional reserved bit trapping in CR3, PDEs, and PTEs.</p>
</div><h4 id='method.has_tsc' class='method'><code>fn <a href='#method.has_tsc' class='fnname'>has_tsc</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>Time Stamp Counter. The RDTSC instruction is supported, including CR4.TSD for controlling privilege.</p>
</div><h4 id='method.has_msr' class='method'><code>fn <a href='#method.has_msr' class='fnname'>has_msr</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>Model Specific Registers RDMSR and WRMSR Instructions. The RDMSR and WRMSR instructions are supported. Some of the MSRs are implementation dependent.</p>
</div><h4 id='method.has_pae' class='method'><code>fn <a href='#method.has_pae' class='fnname'>has_pae</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>Physical Address Extension. Physical addresses greater than 32 bits are supported: extended page table entry formats, an extra level in the page translation tables is defined, 2-MByte pages are supported instead of 4 Mbyte pages if PAE bit is 1.</p>
</div><h4 id='method.has_mce' class='method'><code>fn <a href='#method.has_mce' class='fnname'>has_mce</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>Machine Check Exception. Exception 18 is defined for Machine Checks, including CR4.MCE for controlling the feature. This feature does not define the model-specific implementations of machine-check error logging, reporting, and processor shutdowns. Machine Check exception handlers may have to depend on processor version to do model specific processing of the exception, or test for the presence of the Machine Check feature.</p>
</div><h4 id='method.has_cmpxchg8b' class='method'><code>fn <a href='#method.has_cmpxchg8b' class='fnname'>has_cmpxchg8b</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>CMPXCHG8B Instruction. The compare-and-exchange 8 bytes (64 bits) instruction is supported (implicitly locked and atomic).</p>
</div><h4 id='method.has_apic' class='method'><code>fn <a href='#method.has_apic' class='fnname'>has_apic</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>APIC On-Chip. The processor contains an Advanced Programmable Interrupt Controller (APIC), responding to memory mapped commands in the physical address range FFFE0000H to FFFE0FFFH (by default - some processors permit the APIC to be relocated).</p>
</div><h4 id='method.has_sysenter_sysexit' class='method'><code>fn <a href='#method.has_sysenter_sysexit' class='fnname'>has_sysenter_sysexit</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>SYSENTER and SYSEXIT Instructions. The SYSENTER and SYSEXIT and associated MSRs are supported.</p>
</div><h4 id='method.has_mtrr' class='method'><code>fn <a href='#method.has_mtrr' class='fnname'>has_mtrr</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>Memory Type Range Registers. MTRRs are supported. The MTRRcap MSR contains feature bits that describe what memory types are supported, how many variable MTRRs are supported, and whether fixed MTRRs are supported.</p>
</div><h4 id='method.has_pge' class='method'><code>fn <a href='#method.has_pge' class='fnname'>has_pge</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>Page Global Bit. The global bit is supported in paging-structure entries that map a page, indicating TLB entries that are common to different processes and need not be flushed. The CR4.PGE bit controls this feature.</p>
</div><h4 id='method.has_mca' class='method'><code>fn <a href='#method.has_mca' class='fnname'>has_mca</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>Machine Check Architecture. The Machine Check Architecture, which provides a compatible mechanism for error reporting in P6 family, Pentium 4, Intel Xeon processors, and future processors, is supported. The MCG_CAP MSR contains feature bits describing how many banks of error reporting MSRs are supported.</p>
</div><h4 id='method.has_cmov' class='method'><code>fn <a href='#method.has_cmov' class='fnname'>has_cmov</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>Conditional Move Instructions. The conditional move instruction CMOV is supported. In addition, if x87 FPU is present as indicated by the CPUID.FPU feature bit, then the FCOMI and FCMOV instructions are supported</p>
</div><h4 id='method.has_pat' class='method'><code>fn <a href='#method.has_pat' class='fnname'>has_pat</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>Page Attribute Table. Page Attribute Table is supported. This feature augments the Memory Type Range Registers (MTRRs), allowing an operating system to specify attributes of memory accessed through a linear address on a 4KB granularity.</p>
</div><h4 id='method.has_pse36' class='method'><code>fn <a href='#method.has_pse36' class='fnname'>has_pse36</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>36-Bit Page Size Extension. 4-MByte pages addressing physical memory beyond 4 GBytes are supported with 32-bit paging. This feature indicates that upper bits of the physical address of a 4-MByte page are encoded in bits 20:13 of the page-directory entry. Such physical addresses are limited by MAXPHYADDR and may be up to 40 bits in size.</p>
</div><h4 id='method.has_psn' class='method'><code>fn <a href='#method.has_psn' class='fnname'>has_psn</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>Processor Serial Number. The processor supports the 96-bit processor identification number feature and the feature is enabled.</p>
</div><h4 id='method.has_clflush' class='method'><code>fn <a href='#method.has_clflush' class='fnname'>has_clflush</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>CLFLUSH Instruction. CLFLUSH Instruction is supported.</p>
</div><h4 id='method.has_ds' class='method'><code>fn <a href='#method.has_ds' class='fnname'>has_ds</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>Debug Store. The processor supports the ability to write debug information into a memory resident buffer. This feature is used by the branch trace store (BTS) and precise event-based sampling (PEBS) facilities (see Chapter 23, Introduction to Virtual-Machine Extensions, in the Intel® 64 and IA-32 Architectures Software Developers Manual, Volume 3C).</p>
</div><h4 id='method.has_acpi' class='method'><code>fn <a href='#method.has_acpi' class='fnname'>has_acpi</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>Thermal Monitor and Software Controlled Clock Facilities. The processor implements internal MSRs that allow processor temperature to be monitored and processor performance to be modulated in predefined duty cycles under software control.</p>
</div><h4 id='method.has_mmx' class='method'><code>fn <a href='#method.has_mmx' class='fnname'>has_mmx</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>Intel MMX Technology. The processor supports the Intel MMX technology.</p>
</div><h4 id='method.has_fxsave_fxstor' class='method'><code>fn <a href='#method.has_fxsave_fxstor' class='fnname'>has_fxsave_fxstor</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>FXSAVE and FXRSTOR Instructions. The FXSAVE and FXRSTOR instructions are supported for fast save and restore of the floating point context. Presence of this bit also indicates that CR4.OSFXSR is available for an operating system to indicate that it supports the FXSAVE and FXRSTOR instructions.</p>
</div><h4 id='method.has_sse' class='method'><code>fn <a href='#method.has_sse' class='fnname'>has_sse</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>SSE. The processor supports the SSE extensions.</p>
</div><h4 id='method.has_sse2' class='method'><code>fn <a href='#method.has_sse2' class='fnname'>has_sse2</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>SSE2. The processor supports the SSE2 extensions.</p>
</div><h4 id='method.has_ss' class='method'><code>fn <a href='#method.has_ss' class='fnname'>has_ss</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>Self Snoop. The processor supports the management of conflicting memory types by performing a snoop of its own cache structure for transactions issued to the bus.</p>
</div><h4 id='method.has_htt' class='method'><code>fn <a href='#method.has_htt' class='fnname'>has_htt</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>Max APIC IDs reserved field is Valid. A value of 0 for HTT indicates there is only a single logical processor in the package and software should assume only a single APIC ID is reserved.  A value of 1 for HTT indicates the value in CPUID.1.EBX<a href="the%20Maximum%20number%20of%20addressable%20IDs%20for%20logical%20processors%20in%20this%20package">23:16</a> is valid for the package.</p>
</div><h4 id='method.has_tm' class='method'><code>fn <a href='#method.has_tm' class='fnname'>has_tm</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>Thermal Monitor. The processor implements the thermal monitor automatic thermal control circuitry (TCC).</p>
</div><h4 id='method.has_pbe' class='method'><code>fn <a href='#method.has_pbe' class='fnname'>has_pbe</a>(&amp;self) -&gt; bool</code></h4>
<div class='docblock'><p>Pending Break Enable. The processor supports the use of the FERR#/PBE# pin when the processor is in the stop-clock state (STPCLK# is asserted) to signal the processor that an interrupt is pending and that the processor should return to normal operation to handle the interrupt. Bit 10 (PBE enable) in the IA32_MISC_ENABLE MSR enables this capability.</p>
</div></div><h2 id='implementations'>Trait Implementations</h2><h3 id='derived_implementations'>Derived Implementations </h3><h3 class='impl'><span class='in-band'><code>impl <a class='trait' href='https://doc.rust-lang.org/nightly/core/fmt/trait.Debug.html' title='core::fmt::Debug'>Debug</a> for <a class='struct' href='../raw_cpuid/struct.FeatureInfo.html' title='raw_cpuid::FeatureInfo'>FeatureInfo</a></code></span><span class='out-of-band'><div class='ghost'></div><a id='src-261' class='srclink' href='../src/raw_cpuid/lib.rs.html#659' title='goto source code'>[src]</a></span></h3>
<div class='impl-items'><h4 id='method.fmt' class='method'><code>fn <a href='https://doc.rust-lang.org/nightly/core/fmt/trait.Debug.html#tymethod.fmt' class='fnname'>fmt</a>(&amp;self, __arg_0: &amp;mut <a class='struct' href='https://doc.rust-lang.org/nightly/core/fmt/struct.Formatter.html' title='core::fmt::Formatter'>Formatter</a>) -&gt; <a class='type' href='https://doc.rust-lang.org/nightly/core/fmt/type.Result.html' title='core::fmt::Result'>Result</a></code></h4>
<div class='docblock'><p>Formats the value using the given formatter.</p>
</div></div></section>
    <section id='search' class="content hidden"></section>

    <section class="footer"></section>

    <aside id="help" class="hidden">
        <div>
            <h1 class="hidden">Help</h1>

            <div class="shortcuts">
                <h2>Keyboard Shortcuts</h2>

                <dl>
                    <dt>?</dt>
                    <dd>Show this help dialog</dd>
                    <dt>S</dt>
                    <dd>Focus the search field</dd>
                    <dt>&larrb;</dt>
                    <dd>Move up in search results</dd>
                    <dt>&rarrb;</dt>
                    <dd>Move down in search results</dd>
                    <dt>&#9166;</dt>
                    <dd>Go to active search result</dd>
                </dl>
            </div>

            <div class="infos">
                <h2>Search Tricks</h2>

                <p>
                    Prefix searches with a type followed by a colon (e.g.
                    <code>fn:</code>) to restrict the search to a given type.
                </p>

                <p>
                    Accepted types are: <code>fn</code>, <code>mod</code>,
                    <code>struct</code>, <code>enum</code>,
                    <code>trait</code>, <code>type</code>, <code>macro</code>,
                    and <code>const</code>.
                </p>

                <p>
                    Search functions by type signature (e.g.
                    <code>vec -> usize</code> or <code>* -> vec</code>)
                </p>
            </div>
        </div>
    </aside>

    

    <script>
        window.rootPath = "../";
        window.currentCrate = "raw_cpuid";
        window.playgroundUrl = "";
    </script>
    <script src="../jquery.js"></script>
    <script src="../main.js"></script>
    
    <script defer src="../search-index.js"></script>
</body>
</html>