library ieee;
use ieee.std_logic_1164.all;

entity top_geral is
	port (
			CLOCK_50: in std_logic;
			
			-- 00 // 09
			-- 26 // 35
	);
end entity;

architecture behav of top_geral is

begin

end architecture;