# tco_study
Case study of synchronous FPGA signaling by adjusting the output timing
