#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar  3 22:21:19 2025
# Process ID: 25228
# Current directory: D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.runs/pll_synth_1
# Command line: vivado.exe -log pll.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pll.tcl
# Log file: D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.runs/pll_synth_1/pll.vds
# Journal file: D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.runs/pll_synth_1\vivado.jou
#-----------------------------------------------------------
source pll.tcl -notrace
