/***************************************************************
** Copyright (C), 2024, OPLUS Mobile Comm Corp., Ltd
**
** File : panel_ae037_p_3_a0026_dsi_vdo.h
** Description : oplus panel driver header
** Version : 1.0
** Date : 2024/05/20
** Author : Display
******************************************************************/
#ifndef _PANEL_AE037_P_3_A0026_DSI_VDO_H_
#define _PANEL_AE037_P_3_A0026_DSI_VDO_H_

#define REGFLAG_CMD				0xFFFA
#define REGFLAG_DELAY			0xFFFC
#define REGFLAG_UDELAY			0xFFFB
#define REGFLAG_END_OF_TABLE	0xFFFD

#define MODE_NUM	6

#define SDC_AUTO_MIN_FPS_CMD_OFFSET 2
#define SDC_MANUAL_MIN_FPS_CMD_OFFSET 2
#define SDC_AUTO_MIN_FPS_CMD_HIGH_OFFSET 4
#define SDC_MANUAL_MIN_FPS_CMD_HIGH_OFFSET 4
#define SDC_MIN_FPS_CMD_SIZE 2

enum MODE_ID {
	FHD_SDC60 = 0,
	FHD_SDC90 = 1,
	FHD_SDC120 = 2,
	FHD_OPLUS120 = 3,
	FHD_SDC144 = 4,
};

enum SEED_MODE_ID {
	VIVID = 100,
	EXPERT = 101,
	NATURAL = 102,
};

struct LCM_setting_table {
	unsigned int cmd;
	unsigned int count;
	unsigned char para_list[256];
};

/* ------------------------- timming parameters ------------------------- */
/* --------------- timing@fhd_sdc_60 --------------- */
struct LCM_setting_table timing_switch_cmd_sdc60[] = {
	{REGFLAG_CMD, 2, {0x2F, 0x03}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc60[] = {
	/* Setting SPR panel boundary decolor */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x07}},
	{REGFLAG_CMD, 2, {0xB4, 0xC0}},
	{REGFLAG_CMD, 2, {0x6F, 0x01}},
	{REGFLAG_CMD, 4, {0xB4, 0x60, 0x80, 0x80}},
	{REGFLAG_CMD, 2, {0x6F, 0x04}},
	{REGFLAG_CMD, 4, {0xB4, 0x60, 0x20, 0x80}},
	{REGFLAG_CMD, 2, {0x6F, 0x07}},
	{REGFLAG_CMD, 4, {0xB4, 0x80, 0x80, 0x80}},
	{REGFLAG_CMD, 2, {0x6F, 0x0A}},
	{REGFLAG_CMD, 4, {0xB4, 0x80, 0x50, 0x80}},

	/* DVDD Strong to 1v, For other setting refer OP manual Ch 4.9 */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x01}},
	{REGFLAG_CMD, 2, {0x6F, 0x03}},
	{REGFLAG_CMD, 2, {0xC5, 0x00}},
	{REGFLAG_CMD, 2, {0x6F, 0x04}},
	{REGFLAG_CMD, 4, {0xC5, 0x25, 0x25, 0x25}},

	/* Video trim OSC2 to 167Mhz, For other setting refer OP manual Ch 4.3 */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x01}},
	{REGFLAG_CMD, 2, {0x6F, 0x04}},
	{REGFLAG_CMD, 2, {0xC3, 0xFF}},
	{REGFLAG_CMD, 2, {0x6F, 0x09}},
	{REGFLAG_CMD, 2, {0xC3, 0xFF}},
	{REGFLAG_CMD, 2, {0xEA, 0xC0}},
	{REGFLAG_CMD, 2, {0x6F, 0x11}},
	{REGFLAG_CMD, 2, {0xEA, 0xC0}},
	{REGFLAG_CMD, 2, {0x6F, 0x07}},
	{REGFLAG_CMD, 11, {0xEA, 0x01, 0x02, 0x01, 0x34, 0x01, 0x34, 0x01, 0x34, 0x04, 0xD1}},
	{REGFLAG_CMD, 2, {0x6F, 0x18}},
	{REGFLAG_CMD, 11, {0xEA, 0x01, 0x8A, 0x01, 0xD7, 0x01, 0xD7, 0x01, 0xD7, 0x07, 0x5E}},

	/* VGXP by pad cap */
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x80}},
	{REGFLAG_CMD, 2, {0x6F, 0x1F}},
	{REGFLAG_CMD, 2, {0xF4, 0x0B}},
	{REGFLAG_CMD, 2, {0x6F, 0x20}},
	{REGFLAG_CMD, 2, {0xF4, 0x3F}},
	{REGFLAG_CMD, 2, {0x6F, 0x08}},
	{REGFLAG_CMD, 2, {0xFC, 0x03}},
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x80}},
	{REGFLAG_CMD, 2, {0x6F, 0x24}},
	{REGFLAG_CMD, 2, {0xF8, 0xFF}},

	/* For Idle enter BIST */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x00}},
	{REGFLAG_CMD, 2, {0xC0, 0x00}},
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x01}},
	{REGFLAG_CMD, 2, {0x6F, 0x0B}},
	{REGFLAG_CMD, 2, {0xD2, 0x00}},
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x84}},
	{REGFLAG_CMD, 2, {0x6F, 0x10}},
	{REGFLAG_CMD, 2, {0xF8, 0x02}},
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x84}},
	{REGFLAG_CMD, 2, {0xF2, 0x15}},

	/* FOD OFF */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x09}},
	{REGFLAG_CMD, 2, {0x6F, 0x00}},
	{REGFLAG_CMD, 2, {0xB0, 0x01}},
	{REGFLAG_CMD, 2, {0x6F, 0x25}},
	{REGFLAG_CMD, 2, {0xB0, 0x00}},
	{REGFLAG_CMD, 2, {0x6F, 0x01}},
	{REGFLAG_CMD, 2, {0x8B, 0x00}},
	{REGFLAG_CMD, 2, {0x87, 0x00}},

	/* Resolution Setting */
	{REGFLAG_CMD, 5, {0x2A, 0x00, 0x00, 0x04, 0xFF}},
	{REGFLAG_CMD, 5, {0x2B, 0x00, 0x00, 0x0A, 0xEF}},

	/* VESA1.2 10 bit 3.75 DSC Setting */
	/* For other refer OP manual Ch 4.4 */
	{REGFLAG_CMD, 2, {0x90, 0x03}},
	{REGFLAG_CMD, 2, {0x6F, 0x01}},
	{REGFLAG_CMD, 2, {0x90, 0x43}},
	{REGFLAG_CMD, 19, {0x91, 0xAB, 0xA8, 0x00, 0x28, 0xD2, 0x00, 0x02, 0x5C, 0x04, 0x06, 0x00, 0x08, 0x02, 0xAB, 0x02, 0x20, 0x10, 0xE0}},

	/* Dimming OFF */
	{REGFLAG_CMD, 2, {0x53, 0x20}},

	/* Video Mode Ext_VFP,VBPF Setting */
	{REGFLAG_CMD, 17, {0x3B, 0x00, 0x1c, 0x00, 0x74, 0x00, 0x1c, 0x00, 0x7C, 0x00, 0x1c, 0x04, 0x54, 0x00, 0x1c, 0x00, 0x7C}},
	{REGFLAG_CMD, 2, {0x6F, 0x10}},
	{REGFLAG_CMD, 5, {0x3B, 0x00, 0x1C, 0x00, 0x7C}},

	/* DPC Temperature Setting */
	{REGFLAG_CMD, 3, {0x81, 0x01, 0x19}},

	/* FPR1 EN */
	{REGFLAG_CMD, 2, {0x88, 0x01}},

	/* 60Hz Sleep Out */
	/* For other refer OP manual Ch 5.4.3 */
	{REGFLAG_CMD, 2, {0x2F, 0x03}},

	/* TE ON */
	{REGFLAG_CMD, 2, {0x35, 0x00}},

	/* Setting Loading Effect x1.0 */
	{REGFLAG_CMD, 3, {0x5F, 0x00, 0x00}},
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x00}},
	{REGFLAG_CMD, 2, {0x6F, 0x03}},
	{REGFLAG_CMD, 2, {0xB5, 0xD5}},

	/* LHBM */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x00}},
	{REGFLAG_CMD, 2, {0x6F, 0x07}},
	{REGFLAG_CMD, 3, {0xDF, 0x02, 0x1E}},
	{REGFLAG_CMD, 2, {0x6F, 0x09}},
	{REGFLAG_CMD, 3, {0xDF, 0x09, 0x7E}},
	{REGFLAG_CMD, 2, {0x6F, 0x0B}},
	{REGFLAG_CMD, 3, {0xDF, 0x02, 0xE2}},
	{REGFLAG_CMD, 2, {0x6F, 0x0D}},
	{REGFLAG_CMD, 2, {0x0A, 0x43}},

	/* Switch DBV to 0DBB */
	{REGFLAG_CMD, 3, {0x51, 0x0D, 0xBB}},
	{REGFLAG_CMD, 1, {0x11}}, /* Sleep out */
	{REGFLAG_DELAY, 120, {}}, /* Delay 120ms */
	{REGFLAG_CMD, 1, {0x29}}, /* Display out */
};

struct LCM_setting_table dsi_on_cmd_sdc60_dv2[] = {
	/* Video trim OSC2 to 167Mhz */
	/* For other setting refer OP manual Ch 4.3 */
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x80}},
	{REGFLAG_CMD, 2, {0x6F, 0x0A}},
	{REGFLAG_CMD, 2, {0xF8, 0x02}},
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x01}},
	{REGFLAG_CMD, 2, {0x6F, 0x04}},
	{REGFLAG_CMD, 2, {0xC3, 0xFF}},
	{REGFLAG_CMD, 2, {0x6F, 0x09}},
	{REGFLAG_CMD, 2, {0xC3, 0xFF}},
	{REGFLAG_CMD, 2, {0xEA, 0xC0}},
	{REGFLAG_CMD, 2, {0x6F, 0x11}},
	{REGFLAG_CMD, 2, {0xEA, 0xC0}},
	{REGFLAG_CMD, 2, {0x6F, 0x07}},
	{REGFLAG_CMD, 11, {0xEA, 0x01,  0x02, 0x01, 0x34, 0x01, 0x34, 0x01, 0x34, 0x04, 0xD1}},
	{REGFLAG_CMD, 2, {0x6F, 0x18}},
	{REGFLAG_CMD, 11, {0xEA, 0x01, 0x8A, 0x01, 0xD7, 0x01, 0xD7, 0x01, 0xD7, 0x07, 0x5E}},

	/* VGXP by pad cap */
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x80}},
	{REGFLAG_CMD, 2, {0x6F, 0x1F}},
	{REGFLAG_CMD, 2, {0xF4, 0x0B}},
	{REGFLAG_CMD, 2, {0x6F, 0x20}},
	{REGFLAG_CMD, 2, {0xF4, 0x3F}},
	{REGFLAG_CMD, 2, {0x6F, 0x08}},
	{REGFLAG_CMD, 2, {0xFC, 0x03}},
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x80}},
	{REGFLAG_CMD, 2, {0x6F, 0x24}},
	{REGFLAG_CMD, 2, {0xF8, 0xFF}},

	/* For Idle enter BIST */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x00}},
	{REGFLAG_CMD, 2, {0xC0, 0x00}},
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x01}},
	{REGFLAG_CMD, 2, {0x6F, 0x0B}},
	{REGFLAG_CMD, 2, {0xD2, 0x00}},
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x84}},
	{REGFLAG_CMD, 2, {0x6F, 0x10}},
	{REGFLAG_CMD, 2, {0xF8, 0x02}},
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x84}},
	{REGFLAG_CMD, 2, {0xF2, 0x15}},

	/* LCTC Constraint For ESD Improve */
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x84}},
	{REGFLAG_CMD, 2, {0x6F, 0xA9}},
	{REGFLAG_CMD, 2, {0xF4, 0xF3}},

	/* FOD OFF */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x09}},
	{REGFLAG_CMD, 2, {0x6F, 0x00}},
	{REGFLAG_CMD, 2, {0xB0, 0x01}},
	{REGFLAG_CMD, 2, {0x6F, 0x25}},
	{REGFLAG_CMD, 2, {0xB0, 0x00}},
	{REGFLAG_CMD, 3, {0x8B, 0x00, 0x00}},
	{REGFLAG_CMD, 2, {0x87, 0x00}},

	/* CUC OFF */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x08}},
	{REGFLAG_CMD, 2, {0xB1, 0x02}},

	/* Resolution Setting */
	{REGFLAG_CMD, 5, {0x2A, 0x00, 0x00, 0x04, 0xFF}},
	{REGFLAG_CMD, 5, {0x2B, 0x00, 0x00, 0x0A, 0xEF}},

	/* VESA1.2 10 bit 3.75 DSC Setting */
	/* For other refer OP manual Ch 4.4 */
	{REGFLAG_CMD, 2, {0x90, 0x03}},
	{REGFLAG_CMD, 2, {0x6F, 0x01}},
	{REGFLAG_CMD, 2, {0x90, 0x43}},
	{REGFLAG_CMD, 19, {0x91, 0xAB, 0xA8, 0x00, 0x28, 0xD2, 0x00, 0x02, 0x5C, 0x04, 0x06, 0x00, 0x08, 0x02, 0xAB, 0x02, 0x20, 0x10, 0xE0}},

	/* Dimming OFF */
	{REGFLAG_CMD, 2, {0x53, 0x20}},

	/* Video Mode Ext_VFP VBPF Setting */
	{REGFLAG_CMD, 17, {0x3B, 0x00, 0x1C, 0x00, 0x74, 0x00, 0x1C, 0x00, 0x7C, 0x00, 0x1C, 0x04, 0x54, 0x00, 0x1C, 0x00, 0x7C}},
	{REGFLAG_CMD, 2, {0x6F, 0x10}},
	{REGFLAG_CMD, 5, {0x3B, 0x00, 0x1C, 0x00, 0x7C}},

	/* DPC Temperature Setting */
	{REGFLAG_CMD, 3, {0x81, 0x01, 0x19}},

	/* FPR1 EN */
	{REGFLAG_CMD, 2, {0x88, 0x01}},

	/* 60Hz Sleep Out */
	/* For other refer OP manual Ch 5.4.3 */
	{REGFLAG_CMD, 2, {0x2F, 0x03}},

	/* TE ON */
	{REGFLAG_CMD, 2, {0x35, 0x00}},

	/* Setting Loading Effect x1.0 */
	{REGFLAG_CMD, 3, {0x5F, 0x00, 0x00}},
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x00}},
	{REGFLAG_CMD, 2, {0x6F, 0x03}},
	{REGFLAG_CMD, 2, {0xB5, 0xD5}},

	/* LHBM */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x00}},
	{REGFLAG_CMD, 2, {0x6F, 0x07}},
	{REGFLAG_CMD, 3, {0xDF, 0x02, 0x1E}},
	{REGFLAG_CMD, 2, {0x6F, 0x09}},
	{REGFLAG_CMD, 3, {0xDF, 0x09, 0x7E}},
	{REGFLAG_CMD, 2, {0x6F, 0x0B}},
	{REGFLAG_CMD, 3, {0xDF, 0x02, 0xE2}},
	{REGFLAG_CMD, 2, {0x6F, 0x0D}},
	{REGFLAG_CMD, 2, {0x0A, 0x43}},

	/* Switch DBV to 0DBB */
	{REGFLAG_CMD, 3, {0x51, 0x0D, 0xBB}},
	{REGFLAG_CMD, 1, {0x11}}, /* Sleep out */
	{REGFLAG_DELAY, 120, {}}, /* Delay 120ms */
	{REGFLAG_CMD, 1, {0x29}}, /* Display out */
};

/* --------------- timing@fhd_sdc_90 --------------- */
struct LCM_setting_table timing_switch_cmd_sdc90[] = {
	{REGFLAG_CMD, 2, {0x2F, 0x02}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc90[] = {
	/* Setting SPR panel boundary decolor */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x07}},
	{REGFLAG_CMD, 2, {0xB4, 0xC0}},
	{REGFLAG_CMD, 2, {0x6F, 0x01}},
	{REGFLAG_CMD, 4, {0xB4, 0x60, 0x80, 0x80}},
	{REGFLAG_CMD, 2, {0x6F, 0x04}},
	{REGFLAG_CMD, 4, {0xB4, 0x60, 0x20, 0x80}},
	{REGFLAG_CMD, 2, {0x6F, 0x07}},
	{REGFLAG_CMD, 4, {0xB4, 0x80, 0x80, 0x80}},
	{REGFLAG_CMD, 2, {0x6F, 0x0A}},
	{REGFLAG_CMD, 4, {0xB4, 0x80, 0x50, 0x80}},

	/* DVDD Strong to 1v, For other setting refer OP manual Ch 4.9 */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x01}},
	{REGFLAG_CMD, 2, {0x6F, 0x03}},
	{REGFLAG_CMD, 2, {0xC5, 0x00}},
	{REGFLAG_CMD, 2, {0x6F, 0x04}},
	{REGFLAG_CMD, 4, {0xC5, 0x25, 0x25, 0x25}},

	/* Video trim OSC2 to 167Mhz, For other setting refer OP manual Ch 4.3 */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x01}},
	{REGFLAG_CMD, 2, {0x6F, 0x04}},
	{REGFLAG_CMD, 2, {0xC3, 0xFF}},
	{REGFLAG_CMD, 2, {0x6F, 0x09}},
	{REGFLAG_CMD, 2, {0xC3, 0xFF}},
	{REGFLAG_CMD, 2, {0xEA, 0xC0}},
	{REGFLAG_CMD, 2, {0x6F, 0x11}},
	{REGFLAG_CMD, 2, {0xEA, 0xC0}},
	{REGFLAG_CMD, 2, {0x6F, 0x07}},
	{REGFLAG_CMD, 11, {0xEA, 0x01, 0x02, 0x01, 0x34, 0x01, 0x34, 0x01, 0x34, 0x04, 0xD1}},
	{REGFLAG_CMD, 2, {0x6F, 0x18}},
	{REGFLAG_CMD, 11, {0xEA, 0x01, 0x8A, 0x01, 0xD7, 0x01, 0xD7, 0x01, 0xD7, 0x07, 0x5E}},

	/* VGXP by pad cap */
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x80}},
	{REGFLAG_CMD, 2, {0x6F, 0x1F}},
	{REGFLAG_CMD, 2, {0xF4, 0x0B}},
	{REGFLAG_CMD, 2, {0x6F, 0x20}},
	{REGFLAG_CMD, 2, {0xF4, 0x3F}},
	{REGFLAG_CMD, 2, {0x6F, 0x08}},
	{REGFLAG_CMD, 2, {0xFC, 0x03}},
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x80}},
	{REGFLAG_CMD, 2, {0x6F, 0x24}},
	{REGFLAG_CMD, 2, {0xF8, 0xFF}},

	/* For Idle enter BIST */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x00}},
	{REGFLAG_CMD, 2, {0xC0, 0x00}},
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x01}},
	{REGFLAG_CMD, 2, {0x6F, 0x0B}},
	{REGFLAG_CMD, 2, {0xD2, 0x00}},
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x84}},
	{REGFLAG_CMD, 2, {0x6F, 0x10}},
	{REGFLAG_CMD, 2, {0xF8, 0x02}},
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x84}},
	{REGFLAG_CMD, 2, {0xF2, 0x15}},

	/* FOD OFF */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x09}},
	{REGFLAG_CMD, 2, {0x6F, 0x00}},
	{REGFLAG_CMD, 2, {0xB0, 0x01}},
	{REGFLAG_CMD, 2, {0x6F, 0x25}},
	{REGFLAG_CMD, 2, {0xB0, 0x00}},
	{REGFLAG_CMD, 2, {0x6F, 0x01}},
	{REGFLAG_CMD, 2, {0x8B, 0x00}},
	{REGFLAG_CMD, 2, {0x87, 0x00}},

	/* Resolution Setting */
	{REGFLAG_CMD, 5, {0x2A, 0x00, 0x00, 0x04, 0xFF}},
	{REGFLAG_CMD, 5, {0x2B, 0x00, 0x00, 0x0A, 0xEF}},

	/* VESA1.2 10 bit 3.75 DSC Setting */
	/* For other refer OP manual Ch 4.4 */
	{REGFLAG_CMD, 2, {0x90, 0x03}},
	{REGFLAG_CMD, 2, {0x6F, 0x01}},
	{REGFLAG_CMD, 2, {0x90, 0x43}},
	{REGFLAG_CMD, 19, {0x91, 0xAB, 0xA8, 0x00, 0x28, 0xD2, 0x00, 0x02, 0x5C, 0x04, 0x06, 0x00, 0x08, 0x02, 0xAB, 0x02, 0x20, 0x10, 0xE0}},

	/* Dimming OFF */
	{REGFLAG_CMD, 2, {0x53, 0x20}},

	/* Video Mode Ext_VFP,VBPF Setting */
	{REGFLAG_CMD, 17, {0x3B, 0x00, 0x1c, 0x00, 0x74, 0x00, 0x1c, 0x00, 0x7C, 0x00, 0x1c, 0x04, 0x54, 0x00, 0x1c, 0x00, 0x7C}},
	{REGFLAG_CMD, 2, {0x6F, 0x10}},
	{REGFLAG_CMD, 5, {0x3B, 0x00, 0x1C, 0x00, 0x7C}},

	/* DPC Temperature Setting */
	{REGFLAG_CMD, 3, {0x81, 0x01, 0x19}},

	/* FPR1 EN */
	{REGFLAG_CMD, 2, {0x88, 0x01}},

	/* 90Hz Sleep Out */
	/* For other refer OP manual Ch 5.4.3 */
	{REGFLAG_CMD, 2, {0x2F, 0x02}},

	/* TE ON */
	{REGFLAG_CMD, 2, {0x35, 0x00}},

	/* Setting Loading Effect x1.0 */
	{REGFLAG_CMD, 3, {0x5F, 0x00, 0x00}},
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x00}},
	{REGFLAG_CMD, 2, {0x6F, 0x03}},
	{REGFLAG_CMD, 2, {0xB5, 0xD5}},

	/* LHBM */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x00}},
	{REGFLAG_CMD, 2, {0x6F, 0x07}},
	{REGFLAG_CMD, 3, {0xDF, 0x02, 0x1E}},
	{REGFLAG_CMD, 2, {0x6F, 0x09}},
	{REGFLAG_CMD, 3, {0xDF, 0x09, 0x7E}},
	{REGFLAG_CMD, 2, {0x6F, 0x0B}},
	{REGFLAG_CMD, 3, {0xDF, 0x02, 0xE2}},
	{REGFLAG_CMD, 2, {0x6F, 0x0D}},
	{REGFLAG_CMD, 2, {0x0A, 0x43}},

	/* Switch DBV to 0DBB */
	{REGFLAG_CMD, 3, {0x51, 0x0D, 0xBB}},
	{REGFLAG_CMD, 1, {0x11}}, /* Sleep out */
	{REGFLAG_DELAY, 120, {}}, /* Delay 120ms */
	{REGFLAG_CMD, 1, {0x29}}, /* Display out */
};

struct LCM_setting_table dsi_on_cmd_sdc90_dv2[] = {
	/* Video trim OSC2 to 167Mhz */
	/* For other setting refer OP manual Ch 4.3 */
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x80}},
	{REGFLAG_CMD, 2, {0x6F, 0x0A}},
	{REGFLAG_CMD, 2, {0xF8, 0x02}},
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x01}},
	{REGFLAG_CMD, 2, {0x6F, 0x04}},
	{REGFLAG_CMD, 2, {0xC3, 0xFF}},
	{REGFLAG_CMD, 2, {0x6F, 0x09}},
	{REGFLAG_CMD, 2, {0xC3, 0xFF}},
	{REGFLAG_CMD, 2, {0xEA, 0xC0}},
	{REGFLAG_CMD, 2, {0x6F, 0x11}},
	{REGFLAG_CMD, 2, {0xEA, 0xC0}},
	{REGFLAG_CMD, 2, {0x6F, 0x07}},
	{REGFLAG_CMD, 11, {0xEA, 0x01,  0x02, 0x01, 0x34, 0x01, 0x34, 0x01, 0x34, 0x04, 0xD1}},
	{REGFLAG_CMD, 2, {0x6F, 0x18}},
	{REGFLAG_CMD, 11, {0xEA, 0x01, 0x8A, 0x01, 0xD7, 0x01, 0xD7, 0x01, 0xD7, 0x07, 0x5E}},

	/* VGXP by pad cap */
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x80}},
	{REGFLAG_CMD, 2, {0x6F, 0x1F}},
	{REGFLAG_CMD, 2, {0xF4, 0x0B}},
	{REGFLAG_CMD, 2, {0x6F, 0x20}},
	{REGFLAG_CMD, 2, {0xF4, 0x3F}},
	{REGFLAG_CMD, 2, {0x6F, 0x08}},
	{REGFLAG_CMD, 2, {0xFC, 0x03}},
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x80}},
	{REGFLAG_CMD, 2, {0x6F, 0x24}},
	{REGFLAG_CMD, 2, {0xF8, 0xFF}},

	/* For Idle enter BIST */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x00}},
	{REGFLAG_CMD, 2, {0xC0, 0x00}},
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x01}},
	{REGFLAG_CMD, 2, {0x6F, 0x0B}},
	{REGFLAG_CMD, 2, {0xD2, 0x00}},
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x84}},
	{REGFLAG_CMD, 2, {0x6F, 0x10}},
	{REGFLAG_CMD, 2, {0xF8, 0x02}},
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x84}},
	{REGFLAG_CMD, 2, {0xF2, 0x15}},

	/* LCTC Constraint For ESD Improve */
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x84}},
	{REGFLAG_CMD, 2, {0x6F, 0xA9}},
	{REGFLAG_CMD, 2, {0xF4, 0xF3}},

	/* FOD OFF */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x09}},
	{REGFLAG_CMD, 2, {0x6F, 0x00}},
	{REGFLAG_CMD, 2, {0xB0, 0x01}},
	{REGFLAG_CMD, 2, {0x6F, 0x25}},
	{REGFLAG_CMD, 2, {0xB0, 0x00}},
	{REGFLAG_CMD, 3, {0x8B, 0x00, 0x00}},
	{REGFLAG_CMD, 2, {0x87, 0x00}},

	/* CUC OFF */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x08}},
	{REGFLAG_CMD, 2, {0xB1, 0x02}},

	/* Resolution Setting */
	{REGFLAG_CMD, 5, {0x2A, 0x00, 0x00, 0x04, 0xFF}},
	{REGFLAG_CMD, 5, {0x2B, 0x00, 0x00, 0x0A, 0xEF}},

	/* VESA1.2 10 bit 3.75 DSC Setting */
	/* For other refer OP manual Ch 4.4 */
	{REGFLAG_CMD, 2, {0x90, 0x03}},
	{REGFLAG_CMD, 2, {0x6F, 0x01}},
	{REGFLAG_CMD, 2, {0x90, 0x43}},
	{REGFLAG_CMD, 19, {0x91, 0xAB, 0xA8, 0x00, 0x28, 0xD2, 0x00, 0x02, 0x5C, 0x04, 0x06, 0x00, 0x08, 0x02, 0xAB, 0x02, 0x20, 0x10, 0xE0}},

	/* Dimming OFF */
	{REGFLAG_CMD, 2, {0x53, 0x20}},

	/* Video Mode Ext_VFP VBPF Setting */
	{REGFLAG_CMD, 17, {0x3B, 0x00, 0x1C, 0x00, 0x74, 0x00, 0x1C, 0x00, 0x7C, 0x00, 0x1C, 0x04, 0x54, 0x00, 0x1C, 0x00, 0x7C}},
	{REGFLAG_CMD, 2, {0x6F, 0x10}},
	{REGFLAG_CMD, 5, {0x3B, 0x00, 0x1C, 0x00, 0x7C}},

	/* DPC Temperature Setting */
	{REGFLAG_CMD, 3, {0x81, 0x01, 0x19}},

	/* FPR1 EN */
	{REGFLAG_CMD, 2, {0x88, 0x01}},

	/* 90Hz Sleep Out */
	/* For other refer OP manual Ch 5.4.3 */
	{REGFLAG_CMD, 2, {0x2F, 0x02}},

	/* TE ON */
	{REGFLAG_CMD, 2, {0x35, 0x00}},

	/* Setting Loading Effect x1.0 */
	{REGFLAG_CMD, 3, {0x5F, 0x00, 0x00}},
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x00}},
	{REGFLAG_CMD, 2, {0x6F, 0x03}},
	{REGFLAG_CMD, 2, {0xB5, 0xD5}},

	/* LHBM */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x00}},
	{REGFLAG_CMD, 2, {0x6F, 0x07}},
	{REGFLAG_CMD, 3, {0xDF, 0x02, 0x1E}},
	{REGFLAG_CMD, 2, {0x6F, 0x09}},
	{REGFLAG_CMD, 3, {0xDF, 0x09, 0x7E}},
	{REGFLAG_CMD, 2, {0x6F, 0x0B}},
	{REGFLAG_CMD, 3, {0xDF, 0x02, 0xE2}},
	{REGFLAG_CMD, 2, {0x6F, 0x0D}},
	{REGFLAG_CMD, 2, {0x0A, 0x43}},

	/* Switch DBV to 0DBB */
	{REGFLAG_CMD, 3, {0x51, 0x0D, 0xBB}},
	{REGFLAG_CMD, 1, {0x11}}, /* Sleep out */
	{REGFLAG_DELAY, 120, {}}, /* Delay 120ms */
	{REGFLAG_CMD, 1, {0x29}}, /* Display out */
};

/* --------------- timing@fhd_sdc_120 --------------- */
struct LCM_setting_table timing_switch_cmd_sdc120[] = {
	{REGFLAG_CMD, 2, {0x2F, 0x01}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc120[] = {
	/* Setting SPR panel boundary decolor */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x07}},
	{REGFLAG_CMD, 2, {0xB4, 0xC0}},
	{REGFLAG_CMD, 2, {0x6F, 0x01}},
	{REGFLAG_CMD, 4, {0xB4, 0x60, 0x80, 0x80}},
	{REGFLAG_CMD, 2, {0x6F, 0x04}},
	{REGFLAG_CMD, 4, {0xB4, 0x60, 0x20, 0x80}},
	{REGFLAG_CMD, 2, {0x6F, 0x07}},
	{REGFLAG_CMD, 4, {0xB4, 0x80, 0x80, 0x80}},
	{REGFLAG_CMD, 2, {0x6F, 0x0A}},
	{REGFLAG_CMD, 4, {0xB4, 0x80, 0x50, 0x80}},

	/* DVDD Strong to 1v, For other setting refer OP manual Ch 4.9 */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x01}},
	{REGFLAG_CMD, 2, {0x6F, 0x03}},
	{REGFLAG_CMD, 2, {0xC5, 0x00}},
	{REGFLAG_CMD, 2, {0x6F, 0x04}},
	{REGFLAG_CMD, 4, {0xC5, 0x25, 0x25, 0x25}},

	/* Video trim OSC2 to 167Mhz, For other setting refer OP manual Ch 4.3 */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x01}},
	{REGFLAG_CMD, 2, {0x6F, 0x04}},
	{REGFLAG_CMD, 2, {0xC3, 0xFF}},
	{REGFLAG_CMD, 2, {0x6F, 0x09}},
	{REGFLAG_CMD, 2, {0xC3, 0xFF}},
	{REGFLAG_CMD, 2, {0xEA, 0xC0}},
	{REGFLAG_CMD, 2, {0x6F, 0x11}},
	{REGFLAG_CMD, 2, {0xEA, 0xC0}},
	{REGFLAG_CMD, 2, {0x6F, 0x07}},
	{REGFLAG_CMD, 11, {0xEA, 0x01, 0x02, 0x01, 0x34, 0x01, 0x34, 0x01, 0x34, 0x04, 0xD1}},
	{REGFLAG_CMD, 2, {0x6F, 0x18}},
	{REGFLAG_CMD, 11, {0xEA, 0x01, 0x8A, 0x01, 0xD7, 0x01, 0xD7, 0x01, 0xD7, 0x07, 0x5E}},

	/* VGXP by pad cap */
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x80}},
	{REGFLAG_CMD, 2, {0x6F, 0x1F}},
	{REGFLAG_CMD, 2, {0xF4, 0x0B}},
	{REGFLAG_CMD, 2, {0x6F, 0x20}},
	{REGFLAG_CMD, 2, {0xF4, 0x3F}},
	{REGFLAG_CMD, 2, {0x6F, 0x08}},
	{REGFLAG_CMD, 2, {0xFC, 0x03}},
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x80}},
	{REGFLAG_CMD, 2, {0x6F, 0x24}},
	{REGFLAG_CMD, 2, {0xF8, 0xFF}},

	/* For Idle enter BIST */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x00}},
	{REGFLAG_CMD, 2, {0xC0, 0x00}},
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x01}},
	{REGFLAG_CMD, 2, {0x6F, 0x0B}},
	{REGFLAG_CMD, 2, {0xD2, 0x00}},
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x84}},
	{REGFLAG_CMD, 2, {0x6F, 0x10}},
	{REGFLAG_CMD, 2, {0xF8, 0x02}},
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x84}},
	{REGFLAG_CMD, 2, {0xF2, 0x15}},

	/* FOD OFF */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x09}},
	{REGFLAG_CMD, 2, {0x6F, 0x00}},
	{REGFLAG_CMD, 2, {0xB0, 0x01}},
	{REGFLAG_CMD, 2, {0x6F, 0x25}},
	{REGFLAG_CMD, 2, {0xB0, 0x00}},
	{REGFLAG_CMD, 2, {0x6F, 0x01}},
	{REGFLAG_CMD, 2, {0x8B, 0x00}},
	{REGFLAG_CMD, 2, {0x87, 0x00}},

	/* Resolution Setting */
	{REGFLAG_CMD, 5, {0x2A, 0x00, 0x00, 0x04, 0xFF}},
	{REGFLAG_CMD, 5, {0x2B, 0x00, 0x00, 0x0A, 0xEF}},

	/* VESA1.2 10 bit 3.75 DSC Setting */
	/* For other refer OP manual Ch 4.4 */
	{REGFLAG_CMD, 2, {0x90, 0x03}},
	{REGFLAG_CMD, 2, {0x6F, 0x01}},
	{REGFLAG_CMD, 2, {0x90, 0x43}},
	{REGFLAG_CMD, 19, {0x91, 0xAB, 0xA8, 0x00, 0x28, 0xD2, 0x00, 0x02, 0x5C, 0x04, 0x06, 0x00, 0x08, 0x02, 0xAB, 0x02, 0x20, 0x10, 0xE0}},

	/* Dimming OFF */
	{REGFLAG_CMD, 2, {0x53, 0x20}},

	/* Video Mode Ext_VFP,VBPF Setting */
	{REGFLAG_CMD, 17, {0x3B, 0x00, 0x1c, 0x00, 0x74, 0x00, 0x1c, 0x00, 0x7C, 0x00, 0x1c, 0x04, 0x54, 0x00, 0x1c, 0x00, 0x7C}},
	{REGFLAG_CMD, 2, {0x6F, 0x10}},
	{REGFLAG_CMD, 5, {0x3B, 0x00, 0x1C, 0x00, 0x7C}},

	/* DPC Temperature Setting */
	{REGFLAG_CMD, 3, {0x81, 0x01, 0x19}},

	/* FPR1 EN */
	{REGFLAG_CMD, 2, {0x88, 0x01}},

	/* 120Hz Sleep Out */
	/* For other refer OP manual Ch 5.4.3 */
	{REGFLAG_CMD, 2, {0x2F, 0x01}},

	/* TE ON */
	{REGFLAG_CMD, 2, {0x35, 0x00}},

	/* Setting Loading Effect x1.0 */
	{REGFLAG_CMD, 3, {0x5F, 0x00, 0x00}},
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x00}},
	{REGFLAG_CMD, 2, {0x6F, 0x03}},
	{REGFLAG_CMD, 2, {0xB5, 0xD5}},

	/* LHBM */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x00}},
	{REGFLAG_CMD, 2, {0x6F, 0x07}},
	{REGFLAG_CMD, 3, {0xDF, 0x02, 0x1E}},
	{REGFLAG_CMD, 2, {0x6F, 0x09}},
	{REGFLAG_CMD, 3, {0xDF, 0x09, 0x7E}},
	{REGFLAG_CMD, 2, {0x6F, 0x0B}},
	{REGFLAG_CMD, 3, {0xDF, 0x02, 0xE2}},
	{REGFLAG_CMD, 2, {0x6F, 0x0D}},
	{REGFLAG_CMD, 2, {0x0A, 0x43}},

	/* Switch DBV to 0DBB */
	{REGFLAG_CMD, 3, {0x51, 0x0D, 0xBB}},
	{REGFLAG_CMD, 1, {0x11}}, /* Sleep out */
	{REGFLAG_DELAY, 120, {}}, /* Delay 120ms */
	{REGFLAG_CMD, 1, {0x29}}, /* Display out */
};

struct LCM_setting_table dsi_on_cmd_sdc120_dv2[] = {
	/* Video trim OSC2 to 167Mhz */
	/* For other setting refer OP manual Ch 4.3 */
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x80}},
	{REGFLAG_CMD, 2, {0x6F, 0x0A}},
	{REGFLAG_CMD, 2, {0xF8, 0x02}},
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x01}},
	{REGFLAG_CMD, 2, {0x6F, 0x04}},
	{REGFLAG_CMD, 2, {0xC3, 0xFF}},
	{REGFLAG_CMD, 2, {0x6F, 0x09}},
	{REGFLAG_CMD, 2, {0xC3, 0xFF}},
	{REGFLAG_CMD, 2, {0xEA, 0xC0}},
	{REGFLAG_CMD, 2, {0x6F, 0x11}},
	{REGFLAG_CMD, 2, {0xEA, 0xC0}},
	{REGFLAG_CMD, 2, {0x6F, 0x07}},
	{REGFLAG_CMD, 11, {0xEA, 0x01,  0x02, 0x01, 0x34, 0x01, 0x34, 0x01, 0x34, 0x04, 0xD1}},
	{REGFLAG_CMD, 2, {0x6F, 0x18}},
	{REGFLAG_CMD, 11, {0xEA, 0x01, 0x8A, 0x01, 0xD7, 0x01, 0xD7, 0x01, 0xD7, 0x07, 0x5E}},

	/* VGXP by pad cap */
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x80}},
	{REGFLAG_CMD, 2, {0x6F, 0x1F}},
	{REGFLAG_CMD, 2, {0xF4, 0x0B}},
	{REGFLAG_CMD, 2, {0x6F, 0x20}},
	{REGFLAG_CMD, 2, {0xF4, 0x3F}},
	{REGFLAG_CMD, 2, {0x6F, 0x08}},
	{REGFLAG_CMD, 2, {0xFC, 0x03}},
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x80}},
	{REGFLAG_CMD, 2, {0x6F, 0x24}},
	{REGFLAG_CMD, 2, {0xF8, 0xFF}},

	/* For Idle enter BIST */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x00}},
	{REGFLAG_CMD, 2, {0xC0, 0x00}},
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x01}},
	{REGFLAG_CMD, 2, {0x6F, 0x0B}},
	{REGFLAG_CMD, 2, {0xD2, 0x00}},
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x84}},
	{REGFLAG_CMD, 2, {0x6F, 0x10}},
	{REGFLAG_CMD, 2, {0xF8, 0x02}},
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x84}},
	{REGFLAG_CMD, 2, {0xF2, 0x15}},

	/* LCTC Constraint For ESD Improve */
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x84}},
	{REGFLAG_CMD, 2, {0x6F, 0xA9}},
	{REGFLAG_CMD, 2, {0xF4, 0xF3}},

	/* FOD OFF */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x09}},
	{REGFLAG_CMD, 2, {0x6F, 0x00}},
	{REGFLAG_CMD, 2, {0xB0, 0x01}},
	{REGFLAG_CMD, 2, {0x6F, 0x25}},
	{REGFLAG_CMD, 2, {0xB0, 0x00}},
	{REGFLAG_CMD, 3, {0x8B, 0x00, 0x00}},
	{REGFLAG_CMD, 2, {0x87, 0x00}},

	/* CUC OFF */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x08}},
	{REGFLAG_CMD, 2, {0xB1, 0x02}},

	/* Resolution Setting */
	{REGFLAG_CMD, 5, {0x2A, 0x00, 0x00, 0x04, 0xFF}},
	{REGFLAG_CMD, 5, {0x2B, 0x00, 0x00, 0x0A, 0xEF}},

	/* VESA1.2 10 bit 3.75 DSC Setting */
	/* For other refer OP manual Ch 4.4 */
	{REGFLAG_CMD, 2, {0x90, 0x03}},
	{REGFLAG_CMD, 2, {0x6F, 0x01}},
	{REGFLAG_CMD, 2, {0x90, 0x43}},
	{REGFLAG_CMD, 19, {0x91, 0xAB, 0xA8, 0x00, 0x28, 0xD2, 0x00, 0x02, 0x5C, 0x04, 0x06, 0x00, 0x08, 0x02, 0xAB, 0x02, 0x20, 0x10, 0xE0}},

	/* Dimming OFF */
	{REGFLAG_CMD, 2, {0x53, 0x20}},

	/* Video Mode Ext_VFP VBPF Setting */
	{REGFLAG_CMD, 17, {0x3B, 0x00, 0x1C, 0x00, 0x74, 0x00, 0x1C, 0x00, 0x7C, 0x00, 0x1C, 0x04, 0x54, 0x00, 0x1C, 0x00, 0x7C}},
	{REGFLAG_CMD, 2, {0x6F, 0x10}},
	{REGFLAG_CMD, 5, {0x3B, 0x00, 0x1C, 0x00, 0x7C}},

	/* DPC Temperature Setting */
	{REGFLAG_CMD, 3, {0x81, 0x01, 0x19}},

	/* FPR1 EN */
	{REGFLAG_CMD, 2, {0x88, 0x01}},

	/* 120Hz Sleep Out */
	/* For other refer OP manual Ch 5.4.3 */
	{REGFLAG_CMD, 2, {0x2F, 0x01}},

	/* TE ON */
	{REGFLAG_CMD, 2, {0x35, 0x00}},

	/* Setting Loading Effect x1.0 */
	{REGFLAG_CMD, 3, {0x5F, 0x00, 0x00}},
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x00}},
	{REGFLAG_CMD, 2, {0x6F, 0x03}},
	{REGFLAG_CMD, 2, {0xB5, 0xD5}},

	/* LHBM */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x00}},
	{REGFLAG_CMD, 2, {0x6F, 0x07}},
	{REGFLAG_CMD, 3, {0xDF, 0x02, 0x1E}},
	{REGFLAG_CMD, 2, {0x6F, 0x09}},
	{REGFLAG_CMD, 3, {0xDF, 0x09, 0x7E}},
	{REGFLAG_CMD, 2, {0x6F, 0x0B}},
	{REGFLAG_CMD, 3, {0xDF, 0x02, 0xE2}},
	{REGFLAG_CMD, 2, {0x6F, 0x0D}},
	{REGFLAG_CMD, 2, {0x0A, 0x43}},

	/* Switch DBV to 0DBB */
	{REGFLAG_CMD, 3, {0x51, 0x0D, 0xBB}},
	{REGFLAG_CMD, 1, {0x11}}, /* Sleep out */
	{REGFLAG_DELAY, 120, {}}, /* Delay 120ms */
	{REGFLAG_CMD, 1, {0x29}}, /* Display out */
};

/* --------------- timing@fhd_sdc_120 --------------- */
struct LCM_setting_table timing_switch_cmd_sdc144[] = {
	{REGFLAG_CMD, 2, {0x2F, 0x00}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc144[] = {
	/* Setting SPR panel boundary decolor */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x07}},
	{REGFLAG_CMD, 2, {0xB4, 0xC0}},
	{REGFLAG_CMD, 2, {0x6F, 0x01}},
	{REGFLAG_CMD, 4, {0xB4, 0x60, 0x80, 0x80}},
	{REGFLAG_CMD, 2, {0x6F, 0x04}},
	{REGFLAG_CMD, 4, {0xB4, 0x60, 0x20, 0x80}},
	{REGFLAG_CMD, 2, {0x6F, 0x07}},
	{REGFLAG_CMD, 4, {0xB4, 0x80, 0x80, 0x80}},
	{REGFLAG_CMD, 2, {0x6F, 0x0A}},
	{REGFLAG_CMD, 4, {0xB4, 0x80, 0x50, 0x80}},

	/* DVDD Strong to 1v, For other setting refer OP manual Ch 4.9 */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x01}},
	{REGFLAG_CMD, 2, {0x6F, 0x03}},
	{REGFLAG_CMD, 2, {0xC5, 0x00}},
	{REGFLAG_CMD, 2, {0x6F, 0x04}},
	{REGFLAG_CMD, 4, {0xC5, 0x25, 0x25, 0x25}},

	/* Video trim OSC2 to 167Mhz, For other setting refer OP manual Ch 4.3 */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x01}},
	{REGFLAG_CMD, 2, {0x6F, 0x04}},
	{REGFLAG_CMD, 2, {0xC3, 0xFF}},
	{REGFLAG_CMD, 2, {0x6F, 0x09}},
	{REGFLAG_CMD, 2, {0xC3, 0xFF}},
	{REGFLAG_CMD, 2, {0xEA, 0xC0}},
	{REGFLAG_CMD, 2, {0x6F, 0x11}},
	{REGFLAG_CMD, 2, {0xEA, 0xC0}},
	{REGFLAG_CMD, 2, {0x6F, 0x07}},
	{REGFLAG_CMD, 11, {0xEA, 0x01, 0x02, 0x01, 0x34, 0x01, 0x34, 0x01, 0x34, 0x04, 0xD1}},
	{REGFLAG_CMD, 2, {0x6F, 0x18}},
	{REGFLAG_CMD, 11, {0xEA, 0x01, 0x8A, 0x01, 0xD7, 0x01, 0xD7, 0x01, 0xD7, 0x07, 0x5E}},

	/* VGXP by pad cap */
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x80}},
	{REGFLAG_CMD, 2, {0x6F, 0x1F}},
	{REGFLAG_CMD, 2, {0xF4, 0x0B}},
	{REGFLAG_CMD, 2, {0x6F, 0x20}},
	{REGFLAG_CMD, 2, {0xF4, 0x3F}},
	{REGFLAG_CMD, 2, {0x6F, 0x08}},
	{REGFLAG_CMD, 2, {0xFC, 0x03}},
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x80}},
	{REGFLAG_CMD, 2, {0x6F, 0x24}},
	{REGFLAG_CMD, 2, {0xF8, 0xFF}},

	/* For Idle enter BIST */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x00}},
	{REGFLAG_CMD, 2, {0xC0, 0x00}},
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x01}},
	{REGFLAG_CMD, 2, {0x6F, 0x0B}},
	{REGFLAG_CMD, 2, {0xD2, 0x00}},
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x84}},
	{REGFLAG_CMD, 2, {0x6F, 0x10}},
	{REGFLAG_CMD, 2, {0xF8, 0x02}},
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x84}},
	{REGFLAG_CMD, 2, {0xF2, 0x15}},

	/* FOD OFF */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x09}},
	{REGFLAG_CMD, 2, {0x6F, 0x00}},
	{REGFLAG_CMD, 2, {0xB0, 0x01}},
	{REGFLAG_CMD, 2, {0x6F, 0x25}},
	{REGFLAG_CMD, 2, {0xB0, 0x00}},
	{REGFLAG_CMD, 2, {0x6F, 0x01}},
	{REGFLAG_CMD, 2, {0x8B, 0x00}},
	{REGFLAG_CMD, 2, {0x87, 0x00}},

	/* Resolution Setting */
	{REGFLAG_CMD, 5, {0x2A, 0x00, 0x00, 0x04, 0xFF}},
	{REGFLAG_CMD, 5, {0x2B, 0x00, 0x00, 0x0A, 0xEF}},

	/* VESA1.2 10 bit 3.75 DSC Setting */
	/* For other refer OP manual Ch 4.4 */
	{REGFLAG_CMD, 2, {0x90, 0x03}},
	{REGFLAG_CMD, 2, {0x6F, 0x01}},
	{REGFLAG_CMD, 2, {0x90, 0x43}},
	{REGFLAG_CMD, 19, {0x91, 0xAB, 0xA8, 0x00, 0x28, 0xD2, 0x00, 0x02, 0x5C, 0x04, 0x06, 0x00, 0x08, 0x02, 0xAB, 0x02, 0x20, 0x10, 0xE0}},

	/* Dimming OFF */
	{REGFLAG_CMD, 2, {0x53, 0x20}},

	/* Video Mode Ext_VFP,VBPF Setting */
	{REGFLAG_CMD, 17, {0x3B, 0x00, 0x1c, 0x00, 0x74, 0x00, 0x1c, 0x00, 0x7C, 0x00, 0x1c, 0x04, 0x54, 0x00, 0x1c, 0x00, 0x7C}},
	{REGFLAG_CMD, 2, {0x6F, 0x10}},
	{REGFLAG_CMD, 5, {0x3B, 0x00, 0x1C, 0x00, 0x7C}},

	/* DPC Temperature Setting */
	{REGFLAG_CMD, 3, {0x81, 0x01, 0x19}},

	/* FPR1 EN */
	{REGFLAG_CMD, 2, {0x88, 0x01}},

	/* 144Hz Sleep Out */
	/* For other refer OP manual Ch 5.4.3 */
	{REGFLAG_CMD, 2, {0x2F, 0x00}},

	/* TE ON */
	{REGFLAG_CMD, 2, {0x35, 0x00}},

	/* Setting Loading Effect x1.0 */
	{REGFLAG_CMD, 3, {0x5F, 0x00, 0x00}},
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x00}},
	{REGFLAG_CMD, 2, {0x6F, 0x03}},
	{REGFLAG_CMD, 2, {0xB5, 0xD5}},

	/* LHBM */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x00}},
	{REGFLAG_CMD, 2, {0x6F, 0x07}},
	{REGFLAG_CMD, 3, {0xDF, 0x02, 0x1E}},
	{REGFLAG_CMD, 2, {0x6F, 0x09}},
	{REGFLAG_CMD, 3, {0xDF, 0x09, 0x7E}},
	{REGFLAG_CMD, 2, {0x6F, 0x0B}},
	{REGFLAG_CMD, 3, {0xDF, 0x02, 0xE2}},
	{REGFLAG_CMD, 2, {0x6F, 0x0D}},
	{REGFLAG_CMD, 2, {0x0A, 0x43}},

	/* Switch DBV to 0DBB */
	{REGFLAG_CMD, 3, {0x51, 0x0D, 0xBB}},
	{REGFLAG_CMD, 1, {0x11}}, /* Sleep out */
	{REGFLAG_DELAY, 120, {}}, /* Delay 120ms */
	{REGFLAG_CMD, 1, {0x29}}, /* Display out */
};

struct LCM_setting_table dsi_on_cmd_sdc144_dv2[] = {
	/* Video trim OSC2 to 167Mhz */
	/* For other setting refer OP manual Ch 4.3 */
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x80}},
	{REGFLAG_CMD, 2, {0x6F, 0x0A}},
	{REGFLAG_CMD, 2, {0xF8, 0x02}},
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x01}},
	{REGFLAG_CMD, 2, {0x6F, 0x04}},
	{REGFLAG_CMD, 2, {0xC3, 0xFF}},
	{REGFLAG_CMD, 2, {0x6F, 0x09}},
	{REGFLAG_CMD, 2, {0xC3, 0xFF}},
	{REGFLAG_CMD, 2, {0xEA, 0xC0}},
	{REGFLAG_CMD, 2, {0x6F, 0x11}},
	{REGFLAG_CMD, 2, {0xEA, 0xC0}},
	{REGFLAG_CMD, 2, {0x6F, 0x07}},
	{REGFLAG_CMD, 11, {0xEA, 0x01,  0x02, 0x01, 0x34, 0x01, 0x34, 0x01, 0x34, 0x04, 0xD1}},
	{REGFLAG_CMD, 2, {0x6F, 0x18}},
	{REGFLAG_CMD, 11, {0xEA, 0x01, 0x8A, 0x01, 0xD7, 0x01, 0xD7, 0x01, 0xD7, 0x07, 0x5E}},

	/* VGXP by pad cap */
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x80}},
	{REGFLAG_CMD, 2, {0x6F, 0x1F}},
	{REGFLAG_CMD, 2, {0xF4, 0x0B}},
	{REGFLAG_CMD, 2, {0x6F, 0x20}},
	{REGFLAG_CMD, 2, {0xF4, 0x3F}},
	{REGFLAG_CMD, 2, {0x6F, 0x08}},
	{REGFLAG_CMD, 2, {0xFC, 0x03}},
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x80}},
	{REGFLAG_CMD, 2, {0x6F, 0x24}},
	{REGFLAG_CMD, 2, {0xF8, 0xFF}},

	/* For Idle enter BIST */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x00}},
	{REGFLAG_CMD, 2, {0xC0, 0x00}},
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x01}},
	{REGFLAG_CMD, 2, {0x6F, 0x0B}},
	{REGFLAG_CMD, 2, {0xD2, 0x00}},
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x84}},
	{REGFLAG_CMD, 2, {0x6F, 0x10}},
	{REGFLAG_CMD, 2, {0xF8, 0x02}},
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x84}},
	{REGFLAG_CMD, 2, {0xF2, 0x15}},

	/* LCTC Constraint For ESD Improve */
	{REGFLAG_CMD, 5, {0xFF, 0xAA, 0x55, 0xA5, 0x84}},
	{REGFLAG_CMD, 2, {0x6F, 0xA9}},
	{REGFLAG_CMD, 2, {0xF4, 0xF3}},

	/* FOD OFF */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x09}},
	{REGFLAG_CMD, 2, {0x6F, 0x00}},
	{REGFLAG_CMD, 2, {0xB0, 0x01}},
	{REGFLAG_CMD, 2, {0x6F, 0x25}},
	{REGFLAG_CMD, 2, {0xB0, 0x00}},
	{REGFLAG_CMD, 3, {0x8B, 0x00, 0x00}},
	{REGFLAG_CMD, 2, {0x87, 0x00}},

	/* CUC OFF */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x08}},
	{REGFLAG_CMD, 2, {0xB1, 0x02}},

	/* Resolution Setting */
	{REGFLAG_CMD, 5, {0x2A, 0x00, 0x00, 0x04, 0xFF}},
	{REGFLAG_CMD, 5, {0x2B, 0x00, 0x00, 0x0A, 0xEF}},

	/* VESA1.2 10 bit 3.75 DSC Setting */
	/* For other refer OP manual Ch 4.4 */
	{REGFLAG_CMD, 2, {0x90, 0x03}},
	{REGFLAG_CMD, 2, {0x6F, 0x01}},
	{REGFLAG_CMD, 2, {0x90, 0x43}},
	{REGFLAG_CMD, 19, {0x91, 0xAB, 0xA8, 0x00, 0x28, 0xD2, 0x00, 0x02, 0x5C, 0x04, 0x06, 0x00, 0x08, 0x02, 0xAB, 0x02, 0x20, 0x10, 0xE0}},

	/* Dimming OFF */
	{REGFLAG_CMD, 2, {0x53, 0x20}},

	/* Video Mode Ext_VFP VBPF Setting */
	{REGFLAG_CMD, 17, {0x3B, 0x00, 0x1C, 0x00, 0x74, 0x00, 0x1C, 0x00, 0x7C, 0x00, 0x1C, 0x04, 0x54, 0x00, 0x1C, 0x00, 0x7C}},
	{REGFLAG_CMD, 2, {0x6F, 0x10}},
	{REGFLAG_CMD, 5, {0x3B, 0x00, 0x1C, 0x00, 0x7C}},

	/* DPC Temperature Setting */
	{REGFLAG_CMD, 3, {0x81, 0x01, 0x19}},

	/* FPR1 EN */
	{REGFLAG_CMD, 2, {0x88, 0x01}},

	/* 144Hz Sleep Out */
	/* For other refer OP manual Ch 5.4.3 */
	{REGFLAG_CMD, 2, {0x2F, 0x00}},

	/* TE ON */
	{REGFLAG_CMD, 2, {0x35, 0x00}},

	/* Setting Loading Effect x1.0 */
	{REGFLAG_CMD, 3, {0x5F, 0x00, 0x00}},
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x00}},
	{REGFLAG_CMD, 2, {0x6F, 0x03}},
	{REGFLAG_CMD, 2, {0xB5, 0xD5}},

	/* LHBM */
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x00}},
	{REGFLAG_CMD, 2, {0x6F, 0x07}},
	{REGFLAG_CMD, 3, {0xDF, 0x02, 0x1E}},
	{REGFLAG_CMD, 2, {0x6F, 0x09}},
	{REGFLAG_CMD, 3, {0xDF, 0x09, 0x7E}},
	{REGFLAG_CMD, 2, {0x6F, 0x0B}},
	{REGFLAG_CMD, 3, {0xDF, 0x02, 0xE2}},
	{REGFLAG_CMD, 2, {0x6F, 0x0D}},
	{REGFLAG_CMD, 2, {0x0A, 0x43}},

	/* Switch DBV to 0DBB */
	{REGFLAG_CMD, 3, {0x51, 0x0D, 0xBB}},
	{REGFLAG_CMD, 1, {0x11}}, /* Sleep out */
	{REGFLAG_DELAY, 120, {}}, /* Delay 120ms */
	{REGFLAG_CMD, 1, {0x29}}, /* Display out */
};

/* ------------------------- common parameters ------------------------- */

/* --------------- panel common --------------- */
#ifdef OPLUS_FEATURE_DISPLAY_ONSCREENFINGERPRINT
/* aod/fod command */
struct LCM_setting_table aod_on_cmd[] = {
	/* AOD Mode ON */
	{REGFLAG_CMD, 3, {0x51, 0x03, 0xB6}},
};

struct LCM_setting_table aod_off_cmd_60hz[] = {
	{REGFLAG_CMD, 3, {0x51, 0x03, 0xB6}},
};

struct LCM_setting_table aod_off_cmd_90hz[] = {
	{REGFLAG_CMD, 3, {0x51, 0x03, 0xB6}},
};

struct LCM_setting_table aod_off_cmd_120hz[] = {
	{REGFLAG_CMD, 3, {0x51, 0x03, 0xB6}},
};

struct LCM_setting_table aod_off_cmd_144hz[] = {
	{REGFLAG_CMD, 3, {0x51, 0x03, 0xB6}},
};

struct LCM_setting_table aod_high_mode[] = {
	{REGFLAG_CMD, 3, {0x51, 0x03, 0xB6}},
};

struct LCM_setting_table aod_low_mode[] = {
	{REGFLAG_CMD, 3, {0x51, 0x0D, 0x10}},
};

struct LCM_setting_table ultra_low_power_aod_on_cmd_60hz[] = {
	/* Ultra low power aod on */
};

struct LCM_setting_table ultra_low_power_aod_on_cmd_90hz[] = {
	/* Ultra low power aod on */
};

struct LCM_setting_table ultra_low_power_aod_on_cmd_120hz[] = {
	/* Ultra low power aod on */
};

struct LCM_setting_table ultra_low_power_aod_on_cmd_144hz[] = {
	/* Ultra low power aod on */
};

struct LCM_setting_table ultra_low_power_aod_off_cmd_60hz[] = {
	/* Ultra low power aod off */
};

struct LCM_setting_table ultra_low_power_aod_off_cmd_90hz[] = {
	/* Ultra low power aod off */
};

struct LCM_setting_table ultra_low_power_aod_off_cmd_120hz[] = {
	/* Ultra low power aod off */
};

struct LCM_setting_table ultra_low_power_aod_off_cmd_144hz[] = {
	/* Ultra low power aod off */
};

struct LCM_setting_table hbm_on_cmd_60hz[] = {
	/* HBM Mode ON */
	{REGFLAG_CMD, 3, {0x51, 0x0E, 0x88}},
};

struct LCM_setting_table hbm_on_cmd_90hz[] = {
	/* HBM Mode ON */
	{REGFLAG_CMD, 3, {0x51, 0x0E, 0x88}},
};

struct LCM_setting_table hbm_on_cmd_120hz[] = {
	/* HBM Mode ON */
	{REGFLAG_CMD, 3, {0x51, 0x0E, 0x88}},
};

struct LCM_setting_table hbm_on_cmd_144hz[] = {
	/* HBM Mode ON */
	{REGFLAG_CMD, 3, {0x51, 0x0E, 0x88}},
};

struct LCM_setting_table hbm_off_cmd_60hz[] = {
	/* HBM Mode OFF */
	{REGFLAG_CMD, 3, {0x51, 0x0D, 0xBB}},
};

struct LCM_setting_table hbm_off_cmd_90hz[] = {
	/* HBM Mode OFF */
	{REGFLAG_CMD, 3, {0x51, 0x0D, 0xBB}},
};

struct LCM_setting_table hbm_off_cmd_120hz[] = {
	/* HBM Mode OFF */
	{REGFLAG_CMD, 3, {0x51, 0x0D, 0xBB}},
};

struct LCM_setting_table hbm_off_cmd_144hz[] = {
	/* HBM Mode OFF */
	{REGFLAG_CMD, 3, {0x51, 0x0D, 0xBB}},
};

struct LCM_setting_table lhbm_pressed_icon_gamma_cmd[] = {
};

struct LCM_setting_table lhbm_pressed_icon_grayscale_cmd[] = {
};

struct LCM_setting_table lhbm_pressed_icon_on_cmd[] = {
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x09}},
	{REGFLAG_CMD, 2, {0x6F, 0x00}},
	{REGFLAG_CMD, 2, {0xB0, 0x11}},
	{REGFLAG_CMD, 2, {0x6F, 0x25}},
	{REGFLAG_CMD, 2, {0xB0, 0x1F}},
	{REGFLAG_CMD, 2, {0x6F, 0x01}},
	{REGFLAG_CMD, 2, {0x8B, 0x01}},
	{REGFLAG_CMD, 2, {0x87, 0x25}},
};

struct LCM_setting_table lhbm_pressed_icon_off_cmd[] = {
	{REGFLAG_CMD, 6, {0xF0, 0x55, 0xAA, 0x52, 0x08, 0x09}},
	{REGFLAG_CMD, 2, {0x6F, 0x00}},
	{REGFLAG_CMD, 2, {0xB0, 0x01}},
	{REGFLAG_CMD, 2, {0x6F, 0x25}},
	{REGFLAG_CMD, 2, {0xB0, 0x00}},
	{REGFLAG_CMD, 2, {0x6F, 0x01}},
	{REGFLAG_CMD, 2, {0x8B, 0x00}},
	{REGFLAG_CMD, 2, {0x87, 0x00}},
};
#endif /* OPLUS_FEATURE_DISPLAY_ONSCREENFINGERPRINT */

/* ---------------panel seed setting --------------- */
struct LCM_setting_table dsi_set_seed_natural[] = {
};

struct LCM_setting_table dsi_set_seed_expert[] = {
};

struct LCM_setting_table dsi_set_seed_vivid[] = {
};

/* ---------------panel pwm settting --------------- */
struct LCM_setting_table dsi_set_backlight[] = {
	{REGFLAG_CMD, 3, {0x51, 0x07, 0xFF}},
};

struct LCM_setting_table dsi_switch_hbm_apl_on[] = {
	{REGFLAG_CMD, 3, {0x51, 0x0F, 0xFF}},
	{REGFLAG_CMD, 2, {0x5F, 0x02}},
};

struct LCM_setting_table dsi_switch_hbm_apl_off[] = {
	{REGFLAG_CMD, 2, {0x5F, 0x00}},
	{REGFLAG_CMD, 3, {0x51, 0x0D, 0xBB}},
};

#endif /* _PANEL_AE037_P_3_A0026_DSI_VDO_H_ */
