
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf4_readInputs37'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_tdf4_readInputs37
Automatically selected td_fused_top_tdf4_readInputs37 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf4_readInputs37

2.3. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf4_readInputs37
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:341$15'.
Cleaned up 1 empty switch.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:738$387 in module td_fused_top_tdf4_readInputs37.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:730$372 in module td_fused_top_tdf4_readInputs37.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:722$357 in module td_fused_top_tdf4_readInputs37.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:714$350 in module td_fused_top_tdf4_readInputs37.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:706$343 in module td_fused_top_tdf4_readInputs37.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:698$328 in module td_fused_top_tdf4_readInputs37.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:690$313 in module td_fused_top_tdf4_readInputs37.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:682$306 in module td_fused_top_tdf4_readInputs37.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:674$299 in module td_fused_top_tdf4_readInputs37.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:666$275 in module td_fused_top_tdf4_readInputs37.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:658$259 in module td_fused_top_tdf4_readInputs37.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:650$243 in module td_fused_top_tdf4_readInputs37.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:636$235 in module td_fused_top_tdf4_readInputs37.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:622$227 in module td_fused_top_tdf4_readInputs37.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:614$215 in module td_fused_top_tdf4_readInputs37.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:606$203 in module td_fused_top_tdf4_readInputs37.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:592$195 in module td_fused_top_tdf4_readInputs37.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:578$187 in module td_fused_top_tdf4_readInputs37.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:570$185 in module td_fused_top_tdf4_readInputs37.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:562$177 in module td_fused_top_tdf4_readInputs37.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:554$169 in module td_fused_top_tdf4_readInputs37.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:546$161 in module td_fused_top_tdf4_readInputs37.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:538$153 in module td_fused_top_tdf4_readInputs37.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:530$145 in module td_fused_top_tdf4_readInputs37.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:522$139 in module td_fused_top_tdf4_readInputs37.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:514$135 in module td_fused_top_tdf4_readInputs37.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:506$133 in module td_fused_top_tdf4_readInputs37.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:498$131 in module td_fused_top_tdf4_readInputs37.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:399$64 in module td_fused_top_tdf4_readInputs37.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:391$55 in module td_fused_top_tdf4_readInputs37.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:383$46 in module td_fused_top_tdf4_readInputs37.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:375$37 in module td_fused_top_tdf4_readInputs37.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:367$28 in module td_fused_top_tdf4_readInputs37.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:355$22 in module td_fused_top_tdf4_readInputs37.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:341$15 in module td_fused_top_tdf4_readInputs37.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:329$7 in module td_fused_top_tdf4_readInputs37.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:317$3 in module td_fused_top_tdf4_readInputs37.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:309$1 in module td_fused_top_tdf4_readInputs37.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 34 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:0$548'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 5'00001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:0$548'.
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:821$449'.
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:738$387'.
     1/5: $5\ap_NS_fsm[4:0]
     2/5: $4\ap_NS_fsm[4:0]
     3/5: $3\ap_NS_fsm[4:0]
     4/5: $2\ap_NS_fsm[4:0]
     5/5: $1\ap_NS_fsm[4:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:730$372'.
     1/1: $1\indices_12_read[0:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:722$357'.
     1/1: $1\indices_12_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:714$350'.
     1/1: $1\indices_12_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:706$343'.
     1/1: $1\indices_12_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:698$328'.
     1/1: $1\indices_01_read[0:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:690$313'.
     1/1: $1\indices_01_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:682$306'.
     1/1: $1\indices_01_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:674$299'.
     1/1: $1\indices_01_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:666$275'.
     1/1: $1\in_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:658$259'.
     1/1: $1\ifmap_vec_we1[0:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:650$243'.
     1/1: $1\ifmap_vec_we0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:636$235'.
     1/3: $3\ifmap_vec_d1[15:0]
     2/3: $2\ifmap_vec_d1[15:0]
     3/3: $1\ifmap_vec_d1[15:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:622$227'.
     1/3: $3\ifmap_vec_d0[15:0]
     2/3: $2\ifmap_vec_d0[15:0]
     3/3: $1\ifmap_vec_d0[15:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:614$215'.
     1/1: $1\ifmap_vec_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:606$203'.
     1/1: $1\ifmap_vec_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:592$195'.
     1/3: $3\ifmap_vec_address1[7:0]
     2/3: $2\ifmap_vec_address1[7:0]
     3/3: $1\ifmap_vec_address1[7:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:578$187'.
     1/3: $3\ifmap_vec_address0[7:0]
     2/3: $2\ifmap_vec_address0[7:0]
     3/3: $1\ifmap_vec_address0[7:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:570$185'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:562$177'.
     1/1: $1\ap_phi_mux_kk_0_i_i_phi_fu_275_p4[4:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:554$169'.
     1/1: $1\ap_phi_mux_jj_phi_fu_263_p4[1:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:546$161'.
     1/1: $1\ap_phi_mux_indvar_flatten_phi_fu_252_p4[4:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:538$153'.
     1/1: $1\ap_phi_mux_indvar_flatten47_phi_fu_228_p4[5:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:530$145'.
     1/1: $1\ap_phi_mux_ii_phi_fu_240_p4[1:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:522$139'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:514$135'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:506$133'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:498$131'.
     1/1: $1\ap_condition_pp0_exit_iter0_state4[0:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:491$125'.
     1/2: $0\select_ln33_18_reg_1150[15:0]
     2/2: $0\select_ln33_17_reg_1145[15:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:483$117'.
     1/3: $0\select_ln20_20_reg_1123[4:0]
     2/3: $0\select_ln20_16_reg_1097[1:0]
     3/3: $0\select_ln19_19_reg_1084[1:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:473$115'.
     1/5: $0\p_mid137_reg_1004[11:0]
     2/5: $0\or_ln23_16_reg_999[0:0]
     3/5: $0\p_cast_reg_993[5:0]
     4/5: $0\sext_ln22_reg_987[17:0]
     5/5: $0\p_cast_i_i_reg_981[17:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:463$111'.
     1/5: $0\icmp_ln19_reg_1022_pp0_iter2_reg[0:0]
     2/5: $0\icmp_ln19_reg_1022_pp0_iter1_reg[0:0]
     3/5: $0\icmp_ln19_reg_1022[0:0]
     4/5: $0\is_padding_reg_1015[0:0]
     5/5: $0\p_cast5_i_i_reg_1009[5:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:454$109'.
     1/4: $0\empty_reg_974[11:0]
     2/4: $0\indices_12_read_reg_969[15:0]
     3/4: $0\trunc_ln250_reg_964[5:0]
     4/4: $0\indices_01_read_reg_959[15:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:447$105'.
     1/2: $0\empty_97_reg_1111_pp0_iter1_reg[3:0]
     2/2: $0\select_ln20_17_reg_1103_pp0_iter1_reg[0:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:439$99'.
     1/3: $0\empty_97_reg_1111[3:0]
     2/3: $0\select_ln20_17_reg_1103[0:0]
     3/3: $0\select_ln20_reg_1091[4:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:432$93'.
     1/2: $0\add_ln33_4_reg_1140[7:0]
     2/2: $0\add_ln33_reg_1133[5:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:426$85'.
     1/1: $0\add_ln25_reg_1128[4:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:413$79'.
     1/8: $0\add_ln20_4_reg_1074[4:0]
     2/8: $0\or_ln23_20_reg_1067[0:0]
     3/8: $0\add_ln20_reg_1061[1:0]
     4/8: $0\or_ln23_18_reg_1054[0:0]
     5/8: $0\p_cast5_i_i_mid1_reg_1048[5:0]
     6/8: $0\select_ln19_reg_1043[1:0]
     7/8: $0\icmp_ln20_reg_1031[0:0]
     8/8: $0\add_ln19_reg_1026[1:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:407$73'.
     1/1: $0\add_ln19_4_reg_1079[5:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:399$64'.
     1/1: $0\kk_0_i_i_reg_271[4:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:391$55'.
     1/1: $0\jj_reg_259[1:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:383$46'.
     1/1: $0\indvar_flatten_reg_248[4:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:375$37'.
     1/1: $0\indvar_flatten47_reg_224[5:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:367$28'.
     1/1: $0\ii_reg_236[1:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:355$22'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:341$15'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:329$7'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:317$3'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:309$1'.
     1/1: $0\ap_CS_fsm[4:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_tdf4_readInputs37.\ap_block_state1' from process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:821$449'.
No latch inferred for signal `\td_fused_top_tdf4_readInputs37.\ap_NS_fsm' from process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:738$387'.
No latch inferred for signal `\td_fused_top_tdf4_readInputs37.\indices_12_read' from process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:730$372'.
No latch inferred for signal `\td_fused_top_tdf4_readInputs37.\indices_12_out_write' from process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:722$357'.
No latch inferred for signal `\td_fused_top_tdf4_readInputs37.\indices_12_out_blk_n' from process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:714$350'.
No latch inferred for signal `\td_fused_top_tdf4_readInputs37.\indices_12_blk_n' from process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:706$343'.
No latch inferred for signal `\td_fused_top_tdf4_readInputs37.\indices_01_read' from process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:698$328'.
No latch inferred for signal `\td_fused_top_tdf4_readInputs37.\indices_01_out_write' from process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:690$313'.
No latch inferred for signal `\td_fused_top_tdf4_readInputs37.\indices_01_out_blk_n' from process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:682$306'.
No latch inferred for signal `\td_fused_top_tdf4_readInputs37.\indices_01_blk_n' from process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:674$299'.
No latch inferred for signal `\td_fused_top_tdf4_readInputs37.\in_data_ce0' from process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:666$275'.
No latch inferred for signal `\td_fused_top_tdf4_readInputs37.\ifmap_vec_we1' from process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:658$259'.
No latch inferred for signal `\td_fused_top_tdf4_readInputs37.\ifmap_vec_we0' from process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:650$243'.
No latch inferred for signal `\td_fused_top_tdf4_readInputs37.\ifmap_vec_d1' from process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:636$235'.
No latch inferred for signal `\td_fused_top_tdf4_readInputs37.\ifmap_vec_d0' from process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:622$227'.
No latch inferred for signal `\td_fused_top_tdf4_readInputs37.\ifmap_vec_ce1' from process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:614$215'.
No latch inferred for signal `\td_fused_top_tdf4_readInputs37.\ifmap_vec_ce0' from process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:606$203'.
No latch inferred for signal `\td_fused_top_tdf4_readInputs37.\ifmap_vec_address1' from process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:592$195'.
No latch inferred for signal `\td_fused_top_tdf4_readInputs37.\ifmap_vec_address0' from process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:578$187'.
No latch inferred for signal `\td_fused_top_tdf4_readInputs37.\ap_ready' from process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:570$185'.
No latch inferred for signal `\td_fused_top_tdf4_readInputs37.\ap_phi_mux_kk_0_i_i_phi_fu_275_p4' from process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:562$177'.
No latch inferred for signal `\td_fused_top_tdf4_readInputs37.\ap_phi_mux_jj_phi_fu_263_p4' from process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:554$169'.
No latch inferred for signal `\td_fused_top_tdf4_readInputs37.\ap_phi_mux_indvar_flatten_phi_fu_252_p4' from process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:546$161'.
No latch inferred for signal `\td_fused_top_tdf4_readInputs37.\ap_phi_mux_indvar_flatten47_phi_fu_228_p4' from process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:538$153'.
No latch inferred for signal `\td_fused_top_tdf4_readInputs37.\ap_phi_mux_ii_phi_fu_240_p4' from process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:530$145'.
No latch inferred for signal `\td_fused_top_tdf4_readInputs37.\ap_idle_pp0' from process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:522$139'.
No latch inferred for signal `\td_fused_top_tdf4_readInputs37.\ap_idle' from process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:514$135'.
No latch inferred for signal `\td_fused_top_tdf4_readInputs37.\ap_done' from process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:506$133'.
No latch inferred for signal `\td_fused_top_tdf4_readInputs37.\ap_condition_pp0_exit_iter0_state4' from process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:498$131'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_tdf4_readInputs37.\select_ln33_17_reg_1145' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:491$125'.
  created $dff cell `$procdff$864' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\select_ln33_18_reg_1150' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:491$125'.
  created $dff cell `$procdff$865' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\select_ln19_19_reg_1084' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:483$117'.
  created $dff cell `$procdff$866' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\select_ln20_16_reg_1097' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:483$117'.
  created $dff cell `$procdff$867' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\select_ln20_20_reg_1123' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:483$117'.
  created $dff cell `$procdff$868' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\p_cast_i_i_reg_981' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:473$115'.
  created $dff cell `$procdff$869' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\sext_ln22_reg_987' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:473$115'.
  created $dff cell `$procdff$870' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\p_cast_reg_993' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:473$115'.
  created $dff cell `$procdff$871' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\or_ln23_16_reg_999' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:473$115'.
  created $dff cell `$procdff$872' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\p_mid137_reg_1004' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:473$115'.
  created $dff cell `$procdff$873' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\p_cast5_i_i_reg_1009' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:463$111'.
  created $dff cell `$procdff$874' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\is_padding_reg_1015' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:463$111'.
  created $dff cell `$procdff$875' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\icmp_ln19_reg_1022' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:463$111'.
  created $dff cell `$procdff$876' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\icmp_ln19_reg_1022_pp0_iter1_reg' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:463$111'.
  created $dff cell `$procdff$877' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\icmp_ln19_reg_1022_pp0_iter2_reg' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:463$111'.
  created $dff cell `$procdff$878' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\indices_01_read_reg_959' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:454$109'.
  created $dff cell `$procdff$879' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\trunc_ln250_reg_964' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:454$109'.
  created $dff cell `$procdff$880' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\indices_12_read_reg_969' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:454$109'.
  created $dff cell `$procdff$881' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\empty_reg_974' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:454$109'.
  created $dff cell `$procdff$882' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\select_ln20_17_reg_1103_pp0_iter1_reg' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:447$105'.
  created $dff cell `$procdff$883' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\empty_97_reg_1111_pp0_iter1_reg' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:447$105'.
  created $dff cell `$procdff$884' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\select_ln20_reg_1091' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:439$99'.
  created $dff cell `$procdff$885' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\select_ln20_17_reg_1103' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:439$99'.
  created $dff cell `$procdff$886' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\empty_97_reg_1111' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:439$99'.
  created $dff cell `$procdff$887' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\add_ln33_reg_1133' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:432$93'.
  created $dff cell `$procdff$888' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\add_ln33_4_reg_1140' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:432$93'.
  created $dff cell `$procdff$889' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\add_ln25_reg_1128' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:426$85'.
  created $dff cell `$procdff$890' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\add_ln19_reg_1026' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:413$79'.
  created $dff cell `$procdff$891' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\icmp_ln20_reg_1031' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:413$79'.
  created $dff cell `$procdff$892' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\select_ln19_reg_1043' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:413$79'.
  created $dff cell `$procdff$893' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\p_cast5_i_i_mid1_reg_1048' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:413$79'.
  created $dff cell `$procdff$894' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\or_ln23_18_reg_1054' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:413$79'.
  created $dff cell `$procdff$895' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\add_ln20_reg_1061' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:413$79'.
  created $dff cell `$procdff$896' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\or_ln23_20_reg_1067' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:413$79'.
  created $dff cell `$procdff$897' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\add_ln20_4_reg_1074' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:413$79'.
  created $dff cell `$procdff$898' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\add_ln19_4_reg_1079' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:407$73'.
  created $dff cell `$procdff$899' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\kk_0_i_i_reg_271' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:399$64'.
  created $dff cell `$procdff$900' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\jj_reg_259' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:391$55'.
  created $dff cell `$procdff$901' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\indvar_flatten_reg_248' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:383$46'.
  created $dff cell `$procdff$902' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\indvar_flatten47_reg_224' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:375$37'.
  created $dff cell `$procdff$903' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\ii_reg_236' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:367$28'.
  created $dff cell `$procdff$904' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:355$22'.
  created $dff cell `$procdff$905' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:341$15'.
  created $dff cell `$procdff$906' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:329$7'.
  created $dff cell `$procdff$907' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\ap_done_reg' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:317$3'.
  created $dff cell `$procdff$908' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readInputs37.\ap_CS_fsm' using process `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:309$1'.
  created $dff cell `$procdff$909' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:0$548'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:821$449'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:738$387'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:738$387'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:730$372'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:730$372'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:722$357'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:722$357'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:714$350'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:714$350'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:706$343'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:706$343'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:698$328'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:698$328'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:690$313'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:690$313'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:682$306'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:682$306'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:674$299'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:674$299'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:666$275'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:666$275'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:658$259'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:658$259'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:650$243'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:650$243'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:636$235'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:636$235'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:622$227'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:622$227'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:614$215'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:614$215'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:606$203'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:606$203'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:592$195'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:592$195'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:578$187'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:578$187'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:570$185'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:570$185'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:562$177'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:562$177'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:554$169'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:554$169'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:546$161'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:546$161'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:538$153'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:538$153'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:530$145'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:530$145'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:522$139'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:522$139'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:514$135'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:514$135'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:506$133'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:506$133'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:498$131'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:498$131'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:491$125'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:491$125'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:483$117'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:483$117'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:473$115'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:473$115'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:463$111'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:463$111'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:454$109'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:454$109'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:447$105'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:447$105'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:439$99'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:439$99'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:432$93'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:432$93'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:426$85'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:426$85'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:413$79'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:413$79'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:407$73'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:407$73'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:399$64'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:399$64'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:391$55'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:391$55'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:383$46'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:383$46'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:375$37'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:375$37'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:367$28'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:367$28'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:355$22'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:355$22'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:341$15'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:341$15'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:329$7'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:329$7'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:317$3'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:317$3'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:309$1'.
Removing empty process `td_fused_top_tdf4_readInputs37.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:309$1'.
Cleaned up 74 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf4_readInputs37.
<suppressed ~352 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf4_readInputs37.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf4_readInputs37'.
<suppressed ~402 debug messages>
Removed a total of 134 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf4_readInputs37..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$679.
    dead port 1/2 on $mux $procmux$671.
    dead port 1/2 on $mux $procmux$647.
    dead port 2/2 on $mux $procmux$649.
    dead port 1/2 on $mux $procmux$689.
    dead port 2/2 on $mux $procmux$637.
    dead port 2/2 on $mux $procmux$655.
    dead port 2/2 on $mux $procmux$673.
    dead port 2/2 on $mux $procmux$631.
    dead port 1/2 on $mux $procmux$629.
    dead port 2/2 on $mux $procmux$691.
    dead port 2/2 on $mux $procmux$572.
    dead port 2/2 on $mux $procmux$697.
    dead port 1/2 on $mux $procmux$555.
    dead port 2/2 on $mux $procmux$557.
    dead port 2/2 on $mux $procmux$564.
    dead port 2/2 on $mux $procmux$582.
    dead port 1/2 on $mux $procmux$598.
    dead port 2/2 on $mux $procmux$598.
    dead port 1/2 on $mux $procmux$601.
    dead port 2/2 on $mux $procmux$601.
    dead port 1/2 on $mux $procmux$610.
    dead port 2/2 on $mux $procmux$610.
    dead port 1/2 on $mux $procmux$613.
    dead port 2/2 on $mux $procmux$613.
Removed 25 multiplexer ports.
<suppressed ~82 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf4_readInputs37.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf4_readInputs37'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$909 ($dff) from module td_fused_top_tdf4_readInputs37 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 5'00001).
Adding SRST signal on $procdff$908 ($dff) from module td_fused_top_tdf4_readInputs37 (D = $procmux$853_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$907 ($dff) from module td_fused_top_tdf4_readInputs37 (D = $procmux$845_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$920 ($sdff) from module td_fused_top_tdf4_readInputs37 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$906 ($dff) from module td_fused_top_tdf4_readInputs37 (D = $procmux$840_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$924 ($sdff) from module td_fused_top_tdf4_readInputs37 (D = $procmux$838_Y, Q = \ap_enable_reg_pp0_iter1).
Adding SRST signal on $procdff$905 ($dff) from module td_fused_top_tdf4_readInputs37 (D = $procmux$832_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$926 ($sdff) from module td_fused_top_tdf4_readInputs37 (D = $procmux$832_Y, Q = \ap_enable_reg_pp0_iter2).
Adding EN signal on $procdff$903 ($dff) from module td_fused_top_tdf4_readInputs37 (D = $procmux$822_Y, Q = \indvar_flatten47_reg_224).
Adding EN signal on $procdff$902 ($dff) from module td_fused_top_tdf4_readInputs37 (D = $procmux$817_Y, Q = \indvar_flatten_reg_248).
Adding EN signal on $procdff$901 ($dff) from module td_fused_top_tdf4_readInputs37 (D = $procmux$812_Y, Q = \jj_reg_259).
Adding EN signal on $procdff$900 ($dff) from module td_fused_top_tdf4_readInputs37 (D = $procmux$807_Y, Q = \kk_0_i_i_reg_271).
Adding EN signal on $procdff$899 ($dff) from module td_fused_top_tdf4_readInputs37 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:775$437_Y, Q = \add_ln19_4_reg_1079).
Adding EN signal on $procdff$898 ($dff) from module td_fused_top_tdf4_readInputs37 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:779$439_Y, Q = \add_ln20_4_reg_1074).
Adding EN signal on $procdff$897 ($dff) from module td_fused_top_tdf4_readInputs37 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:905$490_Y, Q = \or_ln23_20_reg_1067).
Adding EN signal on $procdff$896 ($dff) from module td_fused_top_tdf4_readInputs37 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:781$440_Y, Q = \add_ln20_reg_1061).
Adding EN signal on $procdff$895 ($dff) from module td_fused_top_tdf4_readInputs37 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:901$488_Y, Q = \or_ln23_18_reg_1054).
Adding EN signal on $procdff$894 ($dff) from module td_fused_top_tdf4_readInputs37 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:917$496_Y, Q = \p_cast5_i_i_mid1_reg_1048).
Adding EN signal on $procdff$893 ($dff) from module td_fused_top_tdf4_readInputs37 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:949$522_Y, Q = \select_ln19_reg_1043).
Adding EN signal on $procdff$892 ($dff) from module td_fused_top_tdf4_readInputs37 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:867$476_Y, Q = \icmp_ln20_reg_1031).
Adding EN signal on $procdff$891 ($dff) from module td_fused_top_tdf4_readInputs37 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:777$438_Y, Q = \add_ln19_reg_1026).
Adding EN signal on $procdff$890 ($dff) from module td_fused_top_tdf4_readInputs37 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:789$444_Y, Q = \add_ln25_reg_1128).
Adding EN signal on $procdff$889 ($dff) from module td_fused_top_tdf4_readInputs37 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:793$446_Y, Q = \add_ln33_4_reg_1140).
Adding EN signal on $procdff$888 ($dff) from module td_fused_top_tdf4_readInputs37 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:795$447_Y, Q = \add_ln33_reg_1133).
Adding EN signal on $procdff$887 ($dff) from module td_fused_top_tdf4_readInputs37 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:961$534_Y [3:0], Q = \empty_97_reg_1111).
Adding EN signal on $procdff$886 ($dff) from module td_fused_top_tdf4_readInputs37 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:953$526_Y, Q = \select_ln20_17_reg_1103).
Adding EN signal on $procdff$885 ($dff) from module td_fused_top_tdf4_readInputs37 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:961$534_Y, Q = \select_ln20_reg_1091).
Adding SRST signal on $auto$ff.cc:262:slice$956 ($dffe) from module td_fused_top_tdf4_readInputs37 (D = \ap_phi_mux_kk_0_i_i_phi_fu_275_p4 [4], Q = \select_ln20_reg_1091 [4], rval = 1'0).
Adding EN signal on $procdff$884 ($dff) from module td_fused_top_tdf4_readInputs37 (D = \empty_97_reg_1111, Q = \empty_97_reg_1111_pp0_iter1_reg).
Adding EN signal on $procdff$883 ($dff) from module td_fused_top_tdf4_readInputs37 (D = \select_ln20_17_reg_1103, Q = \select_ln20_17_reg_1103_pp0_iter1_reg).
Adding EN signal on $procdff$882 ($dff) from module td_fused_top_tdf4_readInputs37 (D = \indices_12_dout [11:0], Q = \empty_reg_974).
Adding EN signal on $procdff$881 ($dff) from module td_fused_top_tdf4_readInputs37 (D = \indices_12_dout, Q = \indices_12_read_reg_969).
Adding EN signal on $procdff$880 ($dff) from module td_fused_top_tdf4_readInputs37 (D = \indices_01_dout [5:0], Q = \trunc_ln250_reg_964).
Adding EN signal on $procdff$879 ($dff) from module td_fused_top_tdf4_readInputs37 (D = \indices_01_dout, Q = \indices_01_read_reg_959).
Adding EN signal on $procdff$878 ($dff) from module td_fused_top_tdf4_readInputs37 (D = \icmp_ln19_reg_1022_pp0_iter1_reg, Q = \icmp_ln19_reg_1022_pp0_iter2_reg).
Adding EN signal on $procdff$877 ($dff) from module td_fused_top_tdf4_readInputs37 (D = \icmp_ln19_reg_1022, Q = \icmp_ln19_reg_1022_pp0_iter1_reg).
Adding EN signal on $procdff$874 ($dff) from module td_fused_top_tdf4_readInputs37 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:915$495_Y, Q = \p_cast5_i_i_reg_1009).
Adding EN signal on $procdff$873 ($dff) from module td_fused_top_tdf4_readInputs37 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:927$501_Y, Q = \p_mid137_reg_1004).
Adding EN signal on $procdff$872 ($dff) from module td_fused_top_tdf4_readInputs37 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:899$487_Y, Q = \or_ln23_16_reg_999).
Adding EN signal on $procdff$871 ($dff) from module td_fused_top_tdf4_readInputs37 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:919$497_Y, Q = \p_cast_reg_993).
Adding EN signal on $procdff$870 ($dff) from module td_fused_top_tdf4_readInputs37 (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:787$443_Y }, Q = \sext_ln22_reg_987).
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$971 ($dffe) from module td_fused_top_tdf4_readInputs37.
Adding EN signal on $procdff$869 ($dff) from module td_fused_top_tdf4_readInputs37 (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:853$468_Y }, Q = \p_cast_i_i_reg_981).
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$973 ($dffe) from module td_fused_top_tdf4_readInputs37.
Adding EN signal on $procdff$868 ($dff) from module td_fused_top_tdf4_readInputs37 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:959$532_Y, Q = \select_ln20_20_reg_1123).
Adding SRST signal on $auto$ff.cc:262:slice$975 ($dffe) from module td_fused_top_tdf4_readInputs37 (D = \add_ln20_4_reg_1074, Q = \select_ln20_20_reg_1123, rval = 5'00001).
Adding EN signal on $procdff$867 ($dff) from module td_fused_top_tdf4_readInputs37 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:951$524_Y, Q = \select_ln20_16_reg_1097).
Adding EN signal on $procdff$866 ($dff) from module td_fused_top_tdf4_readInputs37 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:937$510_Y, Q = \select_ln19_19_reg_1084).
Adding EN signal on $procdff$865 ($dff) from module td_fused_top_tdf4_readInputs37 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:967$540_Y, Q = \select_ln33_18_reg_1150).
Adding SRST signal on $auto$ff.cc:262:slice$979 ($dffe) from module td_fused_top_tdf4_readInputs37 (D = \bitcast_ln32_18_fu_914_p1, Q = \select_ln33_18_reg_1150, rval = 16'0000000000000000).
Adding EN signal on $procdff$864 ($dff) from module td_fused_top_tdf4_readInputs37 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:965$538_Y, Q = \select_ln33_17_reg_1145).
Adding SRST signal on $auto$ff.cc:262:slice$981 ($dffe) from module td_fused_top_tdf4_readInputs37 (D = \bitcast_ln32_17_fu_893_p1, Q = \select_ln33_17_reg_1145, rval = 16'0000000000000000).
Adding EN signal on $procdff$904 ($dff) from module td_fused_top_tdf4_readInputs37 (D = $procmux$827_Y, Q = \ii_reg_236).
Adding EN signal on $procdff$876 ($dff) from module td_fused_top_tdf4_readInputs37 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:865$474_Y, Q = \icmp_ln19_reg_1022).
Adding EN signal on $procdff$875 ($dff) from module td_fused_top_tdf4_readInputs37 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v:891$485_Y, Q = \is_padding_reg_1015).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf4_readInputs37..
Removed 57 unused cells and 784 unused wires.
<suppressed ~68 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf4_readInputs37.
<suppressed ~6 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf4_readInputs37..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~41 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf4_readInputs37.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf4_readInputs37'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$954 ($dffe) from module td_fused_top_tdf4_readInputs37 (D = \ap_phi_mux_kk_0_i_i_phi_fu_275_p4 [1:0], Q = \empty_97_reg_1111 [1:0], rval = 2'00).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf4_readInputs37..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf4_readInputs37.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf4_readInputs37..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~43 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf4_readInputs37.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf4_readInputs37'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf4_readInputs37..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf4_readInputs37.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== td_fused_top_tdf4_readInputs37 ===

   Number of wires:                302
   Number of wire bits:           1924
   Number of public wires:         217
   Number of public wire bits:    1714
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                215
     $add                          214
     $and                           22
     $dffe                         190
     $eq                            41
     $gt                            89
     $mux                          373
     $not                           15
     $or                            30
     $pmux                           5
     $reduce_bool                    6
     $reduce_or                      4
     $sdff                           6
     $sdffce                        40
     $sdffe                          3
     $sub                           18

End of script. Logfile hash: 0fd68c5e31, CPU: user 0.28s system 0.01s, MEM: 18.46 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 33% 2x read_verilog (0 sec), 23% 5x opt_expr (0 sec), ...
