$date
	Fri Apr 07 11:17:37 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_half_adder $end
$var wire 1 ! tb_sum $end
$var wire 1 " tb_carry_out $end
$var reg 1 # tb_a $end
$var reg 1 $ tb_b $end
$var reg 1 % tb_carry_in $end
$scope module dut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 & c1 $end
$var wire 1 ' c2 $end
$var wire 1 % carry_in $end
$var wire 1 " carry_out $end
$var wire 1 ( s1 $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1(
0'
1&
1%
1$
0#
1"
0!
$end
#1
1!
0&
0(
1'
1#
#2
0!
1&
1"
1(
0'
0$
#5
0"
1!
0&
0%
1$
0#
#6
0!
1"
0(
1'
1#
#7
1!
0"
1(
0'
0$
#8
1$
0#
#9
1"
0(
1'
1%
1#
#10
0"
1(
0'
0%
0$
#11
0(
1%
0#
#12
1"
0!
1&
1(
1$
#13
1!
0&
0(
1'
1#
#14
0"
0'
0$
0#
#15
1"
0!
1'
0%
1$
1#
#16
0"
0'
0$
0#
#17
1!
1(
1$
#18
1"
0!
1&
1%
#19
0"
0&
0(
0%
0$
#20
