{"Source Block": ["hdl/library/common/ad_gt_channel_1.v@293:321@HdlStmProcess", "    tx_rst_done <= tx_rst_done_s;\n  end\n\n  // drp control\n\n  always @(posedge up_clk) begin\n    if (up_drp_lanesel == DRP_ID) begin\n      up_drp_sel_int <= up_drp_sel;\n      up_drp_addr_int <= up_drp_addr;\n      up_drp_wr_int <= up_drp_wr;\n      up_drp_wdata_int <= up_drp_wdata;\n      up_drp_rdata <= up_drp_rdata_s;\n      up_drp_ready <= up_drp_ready_s;\n      up_drp_rxrate <= rx_rate_s;\n    end else begin\n      up_drp_sel_int <= 1'd0;\n      up_drp_addr_int <= 12'd0;\n      up_drp_wr_int <= 1'd0;\n      up_drp_wdata_int <= 16'd0;\n      up_drp_rdata <= 16'd0;\n      up_drp_ready <= 1'd0;\n      up_drp_rxrate <= 8'd0;\n    end\n  end\n\n  // instantiations\n\n  generate\n  if (GTH_GTX_N == 0) begin\n"], "Clone Blocks": [["hdl/library/common/ad_gt_common_1.v@103:131", "  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n\n  // drp control\n\n  always @(posedge up_clk) begin\n    if (up_drp_lanesel == DRP_ID) begin\n      up_drp_sel_int <= up_drp_sel;\n      up_drp_addr_int <= up_drp_addr;\n      up_drp_wr_int <= up_drp_wr;\n      up_drp_wdata_int <= up_drp_wdata;\n      up_drp_rdata <= up_drp_rdata_s;\n      up_drp_ready <= up_drp_ready_s;\n      up_drp_rxrate <= 8'hff;\n    end else begin\n      up_drp_sel_int <= 1'd0;\n      up_drp_addr_int <= 12'd0;\n      up_drp_wr_int <= 1'd0;\n      up_drp_wdata_int <= 16'd0;\n      up_drp_rdata <= 16'd0;\n      up_drp_ready <= 1'd0;\n      up_drp_rxrate <= 8'd0;\n    end\n  end\n\n  // instantiations\n\n  generate\n  if (GTH_GTX_N == 0) begin\n"]], "Diff Content": {"Delete": [[298, "  always @(posedge up_clk) begin\n"], [299, "    if (up_drp_lanesel == DRP_ID) begin\n"], [300, "      up_drp_sel_int <= up_drp_sel;\n"], [301, "      up_drp_addr_int <= up_drp_addr;\n"], [302, "      up_drp_wr_int <= up_drp_wr;\n"], [303, "      up_drp_wdata_int <= up_drp_wdata;\n"], [304, "      up_drp_rdata <= up_drp_rdata_s;\n"], [305, "      up_drp_ready <= up_drp_ready_s;\n"], [306, "      up_drp_rxrate <= rx_rate_s;\n"], [307, "    end else begin\n"], [308, "      up_drp_sel_int <= 1'd0;\n"], [309, "      up_drp_addr_int <= 12'd0;\n"], [310, "      up_drp_wr_int <= 1'd0;\n"], [311, "      up_drp_wdata_int <= 16'd0;\n"], [312, "      up_drp_rdata <= 16'd0;\n"], [313, "      up_drp_ready <= 1'd0;\n"], [314, "      up_drp_rxrate <= 8'd0;\n"], [315, "    end\n"], [316, "  end\n"]], "Add": [[316, "  wire    [ 7:0]  up_drp_rxrate_s;\n"], [316, "  wire            up_es_drp_sel_s;\n"], [316, "  wire            up_es_drp_wr_s;\n"], [316, "  wire    [11:0]  up_es_drp_addr_s;\n"], [316, "  wire    [15:0]  up_es_drp_wdata_s;\n"], [316, "  wire    [15:0]  up_es_drp_rdata_s;\n"], [316, "  wire            up_es_drp_ready_s;\n"], [316, "  wire            up_es_start_s;\n"], [316, "  wire            up_es_stop_s;\n"], [316, "  wire            up_es_init_s;\n"], [316, "  wire    [ 4:0]  up_es_prescale_s;\n"], [316, "  wire    [ 1:0]  up_es_voffset_range_s;\n"], [316, "  wire    [ 7:0]  up_es_voffset_step_s;\n"], [316, "  wire    [ 7:0]  up_es_voffset_max_s;\n"], [316, "  wire    [ 7:0]  up_es_voffset_min_s;\n"], [316, "  wire    [11:0]  up_es_hoffset_max_s;\n"], [316, "  wire    [11:0]  up_es_hoffset_min_s;\n"], [316, "  wire    [11:0]  up_es_hoffset_step_s;\n"], [316, "  wire    [31:0]  up_es_start_addr_s;\n"], [316, "  wire    [15:0]  up_es_sdata0_s;\n"], [316, "  wire    [15:0]  up_es_sdata1_s;\n"], [316, "  wire    [15:0]  up_es_sdata2_s;\n"], [316, "  wire    [15:0]  up_es_sdata3_s;\n"], [316, "  wire    [15:0]  up_es_sdata4_s;\n"], [316, "  wire    [15:0]  up_es_qdata0_s;\n"], [316, "  wire    [15:0]  up_es_qdata1_s;\n"], [316, "  wire    [15:0]  up_es_qdata2_s;\n"], [316, "  wire    [15:0]  up_es_qdata3_s;\n"], [316, "  wire    [15:0]  up_es_qdata4_s;\n"], [316, "  wire            up_es_status_s;\n"], [316, "  assign tx_ip_data = tx_data;\n"]]}}