$date
	Tue Dec 16 22:13:18 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_logic_with_sharing $end
$var wire 1 ! y $end
$var wire 1 " x $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$var reg 1 & d $end
$var reg 1 ' e $end
$var reg 1 ( f $end
$var reg 1 ) s1 $end
$var reg 1 * s2 $end
$scope module DUT $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 & d $end
$var wire 1 ' e $end
$var wire 1 ( f $end
$var wire 1 + s1 $end
$var wire 1 , s2 $end
$var reg 1 - temp1 $end
$var reg 1 . temp2 $end
$var reg 1 / temp3 $end
$var reg 1 0 temp4 $end
$var reg 1 " x $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x0
x/
x.
x-
z,
z+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#10
0!
1"
00
0/
1.
0-
1(
1'
1&
0%
0$
0#
1*
0)
#20
1!
0"
1/
0.
0(
0&
1#
#30
1"
10
0/
1.
1(
0'
1&
1$
0#
#40
0!
0"
1/
0.
0(
0&
1#
#50
00
0/
1.
1-
1&
1%
0$
0#
1)
#60
1!
1"
1/
0.
1(
0&
1#
#70
0"
10
0/
1.
1&
1$
0#
#80
0!
1"
1/
0.
0&
1#
0*
0)
#90
00
0/
1.
0-
1'
1&
0%
0$
0#
#100
1!
0"
1/
0.
0&
1#
#110
