INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab08/8_6/8_6.srcs/sources_1/ip/LUT/sim/LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab08/8_6/8_6.srcs/sources_1/new/main_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab08/8_6/8_6.srcs/sim_1/new/tb_main_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_main_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab08/8_6/8_6.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
