

================================================================
== Vitis HLS Report for 'subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop'
================================================================
* Date:           Sun Jul 21 20:36:42 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        xf_cv_subtract
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.797 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     1083|     1083|  10.830 us|  10.830 us|  1081|  1081|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- colLoop  |     1081|     1081|         3|          1|          1|  1080|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.81>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:814->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgInput1_data, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgInput2_data, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgOutput_data, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln814 = store i11 0, i11 %j" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:814->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 10 'store' 'store_ln814' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln827 = br void %procLoop.i" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:827->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 11 'br' 'br_ln827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j_1 = load i11 %j" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:827->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 12 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.63ns)   --->   "%icmp_ln827 = icmp_eq  i11 %j_1, i11 1080" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:827->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 13 'icmp' 'icmp_ln827' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.63ns)   --->   "%j_2 = add i11 %j_1, i11 1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:827->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 14 'add' 'j_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln827 = br i1 %icmp_ln827, void %procLoop.i.split, void %for.inc36.i.exitStub" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:827->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 15 'br' 'br_ln827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln814 = store i11 %j_2, i11 %j" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:814->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 16 'store' 'store_ln814' <Predicate = (!icmp_ln827)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.79>
ST_2 : Operation 17 [1/1] (3.63ns)   --->   "%val_src1 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %imgInput1_data" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:833->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 17 'read' 'val_src1' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 18 [1/1] (3.63ns)   --->   "%val_src2 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %imgInput2_data" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:835->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 18 'read' 'val_src2' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln842 = trunc i24 %val_src1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:842->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 19 'trunc' 'trunc_ln842' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln844 = trunc i24 %val_src2" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:844->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 20 'trunc' 'trunc_ln844' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i8 %trunc_ln842" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:74->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:849->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 21 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i8 %trunc_ln844" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:74->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:849->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 22 'zext' 'zext_ln74_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.91ns)   --->   "%result_temp = sub i9 %zext_ln74, i9 %zext_ln74_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:74->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:849->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 23 'sub' 'result_temp' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %result_temp, i32 8" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:75->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:849->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 24 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i9 %result_temp" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:851->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 25 'trunc' 'trunc_ln851' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.24ns)   --->   "%select_ln851 = select i1 %tmp, i8 0, i8 %trunc_ln851" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:851->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 26 'select' 'select_ln851' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %val_src1, i32 8, i32 15" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:842->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 27 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %val_src2, i32 8, i32 15" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:844->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 28 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i8 %tmp_s" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:74->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:849->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 29 'zext' 'zext_ln74_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln74_3 = zext i8 %tmp_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:74->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:849->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 30 'zext' 'zext_ln74_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.91ns)   --->   "%result_temp_1 = sub i9 %zext_ln74_2, i9 %zext_ln74_3" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:74->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:849->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 31 'sub' 'result_temp_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %result_temp_1, i32 8" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:75->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:849->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 32 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln851_1 = trunc i9 %result_temp_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:851->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 33 'trunc' 'trunc_ln851_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.24ns)   --->   "%select_ln851_1 = select i1 %tmp_2, i8 0, i8 %trunc_ln851_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:851->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 34 'select' 'select_ln851_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %val_src1, i32 16, i32 23" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:842->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 35 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %val_src2, i32 16, i32 23" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:844->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 36 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln74_4 = zext i8 %tmp_3" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:74->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:849->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 37 'zext' 'zext_ln74_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln74_5 = zext i8 %tmp_4" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:74->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:849->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 38 'zext' 'zext_ln74_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.91ns)   --->   "%result_temp_2 = sub i9 %zext_ln74_4, i9 %zext_ln74_5" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:74->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:849->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 39 'sub' 'result_temp_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %result_temp_2, i32 8" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:75->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:849->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 40 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln851_2 = trunc i9 %result_temp_2" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:851->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 41 'trunc' 'trunc_ln851_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.24ns)   --->   "%select_ln851_2 = select i1 %tmp_5, i8 0, i8 %trunc_ln851_2" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:851->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 42 'select' 'select_ln851_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln827)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln830 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:830->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 43 'specpipeline' 'specpipeline_ln830' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln829 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1080, i64 1080, i64 1080" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:829->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln829' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln827 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:827->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 45 'specloopname' 'specloopname_ln827' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%val_dst = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %select_ln851_2, i8 %select_ln851_1, i8 %select_ln851" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:851->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 46 'bitconcatenate' 'val_dst' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (3.63ns)   --->   "%write_ln553 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %imgOutput_data, i24 %val_dst" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:553->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:853->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 47 'write' 'write_ln553' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln827 = br void %procLoop.i" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:827->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 48 'br' 'br_ln827' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imgInput1_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgInput2_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgOutput_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca           ) [ 0100]
specinterface_ln0       (specinterface    ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
store_ln814             (store            ) [ 0000]
br_ln827                (br               ) [ 0000]
j_1                     (load             ) [ 0000]
icmp_ln827              (icmp             ) [ 0110]
j_2                     (add              ) [ 0000]
br_ln827                (br               ) [ 0000]
store_ln814             (store            ) [ 0000]
val_src1                (read             ) [ 0000]
val_src2                (read             ) [ 0000]
trunc_ln842             (trunc            ) [ 0000]
trunc_ln844             (trunc            ) [ 0000]
zext_ln74               (zext             ) [ 0000]
zext_ln74_1             (zext             ) [ 0000]
result_temp             (sub              ) [ 0000]
tmp                     (bitselect        ) [ 0000]
trunc_ln851             (trunc            ) [ 0000]
select_ln851            (select           ) [ 0101]
tmp_s                   (partselect       ) [ 0000]
tmp_1                   (partselect       ) [ 0000]
zext_ln74_2             (zext             ) [ 0000]
zext_ln74_3             (zext             ) [ 0000]
result_temp_1           (sub              ) [ 0000]
tmp_2                   (bitselect        ) [ 0000]
trunc_ln851_1           (trunc            ) [ 0000]
select_ln851_1          (select           ) [ 0101]
tmp_3                   (partselect       ) [ 0000]
tmp_4                   (partselect       ) [ 0000]
zext_ln74_4             (zext             ) [ 0000]
zext_ln74_5             (zext             ) [ 0000]
result_temp_2           (sub              ) [ 0000]
tmp_5                   (bitselect        ) [ 0000]
trunc_ln851_2           (trunc            ) [ 0000]
select_ln851_2          (select           ) [ 0101]
specpipeline_ln830      (specpipeline     ) [ 0000]
speclooptripcount_ln829 (speclooptripcount) [ 0000]
specloopname_ln827      (specloopname     ) [ 0000]
val_dst                 (bitconcatenate   ) [ 0000]
write_ln553             (write            ) [ 0000]
br_ln827                (br               ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imgInput1_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput1_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imgInput2_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput2_data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="imgOutput_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutput_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="j_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="val_src1_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="24" slack="0"/>
<pin id="60" dir="0" index="1" bw="24" slack="0"/>
<pin id="61" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_src1/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="val_src2_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="24" slack="0"/>
<pin id="66" dir="0" index="1" bw="24" slack="0"/>
<pin id="67" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_src2/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln553_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="24" slack="0"/>
<pin id="73" dir="0" index="2" bw="24" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln553/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln814_store_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="0"/>
<pin id="79" dir="0" index="1" bw="11" slack="0"/>
<pin id="80" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln814/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="j_1_load_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="11" slack="0"/>
<pin id="84" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="icmp_ln827_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="11" slack="0"/>
<pin id="87" dir="0" index="1" bw="11" slack="0"/>
<pin id="88" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln827/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="j_2_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="11" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln814_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="11" slack="0"/>
<pin id="99" dir="0" index="1" bw="11" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln814/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="trunc_ln842_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="24" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln842/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="trunc_ln844_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="24" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln844/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="zext_ln74_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln74_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_1/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="result_temp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_temp/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="9" slack="0"/>
<pin id="127" dir="0" index="2" bw="5" slack="0"/>
<pin id="128" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="trunc_ln851_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="9" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln851/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="select_ln851_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="8" slack="0"/>
<pin id="140" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln851/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_s_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="24" slack="0"/>
<pin id="147" dir="0" index="2" bw="5" slack="0"/>
<pin id="148" dir="0" index="3" bw="5" slack="0"/>
<pin id="149" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="24" slack="0"/>
<pin id="157" dir="0" index="2" bw="5" slack="0"/>
<pin id="158" dir="0" index="3" bw="5" slack="0"/>
<pin id="159" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln74_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_2/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln74_3_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_3/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="result_temp_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_temp_1/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_2_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="9" slack="0"/>
<pin id="181" dir="0" index="2" bw="5" slack="0"/>
<pin id="182" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="trunc_ln851_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="9" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln851_1/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="select_ln851_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="8" slack="0"/>
<pin id="194" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln851_1/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_3_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="24" slack="0"/>
<pin id="201" dir="0" index="2" bw="6" slack="0"/>
<pin id="202" dir="0" index="3" bw="6" slack="0"/>
<pin id="203" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_4_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="24" slack="0"/>
<pin id="211" dir="0" index="2" bw="6" slack="0"/>
<pin id="212" dir="0" index="3" bw="6" slack="0"/>
<pin id="213" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln74_4_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_4/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln74_5_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_5/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="result_temp_2_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_temp_2/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_5_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="9" slack="0"/>
<pin id="235" dir="0" index="2" bw="5" slack="0"/>
<pin id="236" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="trunc_ln851_2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="9" slack="0"/>
<pin id="242" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln851_2/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="select_ln851_2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="8" slack="0"/>
<pin id="248" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln851_2/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="val_dst_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="24" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="1"/>
<pin id="255" dir="0" index="2" bw="8" slack="1"/>
<pin id="256" dir="0" index="3" bw="8" slack="1"/>
<pin id="257" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="val_dst/3 "/>
</bind>
</comp>

<comp id="260" class="1005" name="j_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="11" slack="0"/>
<pin id="262" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="267" class="1005" name="icmp_ln827_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln827 "/>
</bind>
</comp>

<comp id="271" class="1005" name="select_ln851_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="1"/>
<pin id="273" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln851 "/>
</bind>
</comp>

<comp id="276" class="1005" name="select_ln851_1_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="1"/>
<pin id="278" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln851_1 "/>
</bind>
</comp>

<comp id="281" class="1005" name="select_ln851_2_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="1"/>
<pin id="283" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln851_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="24" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="24" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="52" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="89"><net_src comp="82" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="95"><net_src comp="82" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="22" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="101"><net_src comp="91" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="58" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="64" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="102" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="106" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="110" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="114" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="118" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="135"><net_src comp="118" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="124" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="30" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="132" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="58" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="160"><net_src comp="32" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="64" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="167"><net_src comp="144" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="154" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="164" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="168" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="172" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="189"><net_src comp="172" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="178" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="30" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="186" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="204"><net_src comp="32" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="58" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="36" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="38" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="214"><net_src comp="32" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="64" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="216"><net_src comp="36" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="217"><net_src comp="38" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="221"><net_src comp="198" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="208" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="218" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="222" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="26" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="226" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="28" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="243"><net_src comp="226" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="232" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="30" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="240" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="258"><net_src comp="50" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="252" pin="4"/><net_sink comp="70" pin=2"/></net>

<net id="263"><net_src comp="54" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="266"><net_src comp="260" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="270"><net_src comp="85" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="136" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="252" pin=3"/></net>

<net id="279"><net_src comp="190" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="284"><net_src comp="244" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="252" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imgOutput_data | {3 }
 - Input state : 
	Port: subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop : imgInput1_data | {2 }
	Port: subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop : imgInput2_data | {2 }
  - Chain level:
	State 1
		store_ln814 : 1
		j_1 : 1
		icmp_ln827 : 2
		j_2 : 2
		br_ln827 : 3
		store_ln814 : 3
	State 2
		zext_ln74 : 1
		zext_ln74_1 : 1
		result_temp : 2
		tmp : 3
		trunc_ln851 : 3
		select_ln851 : 4
		zext_ln74_2 : 1
		zext_ln74_3 : 1
		result_temp_1 : 2
		tmp_2 : 3
		trunc_ln851_1 : 3
		select_ln851_1 : 4
		zext_ln74_4 : 1
		zext_ln74_5 : 1
		result_temp_2 : 2
		tmp_5 : 3
		trunc_ln851_2 : 3
		select_ln851_2 : 4
	State 3
		write_ln553 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    result_temp_fu_118   |    0    |    15   |
|    sub   |   result_temp_1_fu_172  |    0    |    15   |
|          |   result_temp_2_fu_226  |    0    |    15   |
|----------|-------------------------|---------|---------|
|          |   select_ln851_fu_136   |    0    |    8    |
|  select  |  select_ln851_1_fu_190  |    0    |    8    |
|          |  select_ln851_2_fu_244  |    0    |    8    |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln827_fu_85    |    0    |    12   |
|----------|-------------------------|---------|---------|
|    add   |        j_2_fu_91        |    0    |    12   |
|----------|-------------------------|---------|---------|
|   read   |   val_src1_read_fu_58   |    0    |    0    |
|          |   val_src2_read_fu_64   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln553_write_fu_70 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    trunc_ln842_fu_102   |    0    |    0    |
|          |    trunc_ln844_fu_106   |    0    |    0    |
|   trunc  |    trunc_ln851_fu_132   |    0    |    0    |
|          |   trunc_ln851_1_fu_186  |    0    |    0    |
|          |   trunc_ln851_2_fu_240  |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     zext_ln74_fu_110    |    0    |    0    |
|          |    zext_ln74_1_fu_114   |    0    |    0    |
|   zext   |    zext_ln74_2_fu_164   |    0    |    0    |
|          |    zext_ln74_3_fu_168   |    0    |    0    |
|          |    zext_ln74_4_fu_218   |    0    |    0    |
|          |    zext_ln74_5_fu_222   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |        tmp_fu_124       |    0    |    0    |
| bitselect|       tmp_2_fu_178      |    0    |    0    |
|          |       tmp_5_fu_232      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |       tmp_s_fu_144      |    0    |    0    |
|partselect|       tmp_1_fu_154      |    0    |    0    |
|          |       tmp_3_fu_198      |    0    |    0    |
|          |       tmp_4_fu_208      |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|      val_dst_fu_252     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    93   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  icmp_ln827_reg_267  |    1   |
|       j_reg_260      |   11   |
|select_ln851_1_reg_276|    8   |
|select_ln851_2_reg_281|    8   |
| select_ln851_reg_271 |    8   |
+----------------------+--------+
|         Total        |   36   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   93   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   36   |    -   |
+-----------+--------+--------+
|   Total   |   36   |   93   |
+-----------+--------+--------+
