$date
	Tue Oct 31 12:57:32 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! c_1 $end
$var reg 1 " a_1 $end
$var reg 1 # b_1 $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! c $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1#
1"
1!
$end
#10
0!
0#
0"
#20
1"
#30
1#
0"
#40
