verilog work "netgen/map/MEMORIA_map.v"
vhdl work "SimulacionMemoria.vhd"
