{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 20 12:41:05 2022 " "Info: Processing started: Sat Aug 20 12:41:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projetoSD -c projetoSD --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoSD -c projetoSD --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "AmaiorB pin_name 14.777 ns Longest " "Info: Longest tpd from source pin \"AmaiorB\" to destination pin \"pin_name\" is 14.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.890 ns) 0.890 ns AmaiorB 1 PIN PIN_T11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.890 ns) = 0.890 ns; Loc. = PIN_T11; Fanout = 1; PIN Node = 'AmaiorB'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AmaiorB } "NODE_NAME" } } { "Mux3x1.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/Mux3x1.bdf" { { 120 48 216 136 "AmaiorB" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.454 ns) + CELL(0.333 ns) 7.677 ns inst12~0 2 COMB LCCOMB_X1_Y11_N0 1 " "Info: 2: + IC(6.454 ns) + CELL(0.333 ns) = 7.677 ns; Loc. = LCCOMB_X1_Y11_N0; Fanout = 1; COMB Node = 'inst12~0'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.787 ns" { AmaiorB inst12~0 } "NODE_NAME" } } { "Mux3x1.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/Mux3x1.bdf" { { 80 824 888 128 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.539 ns) 8.524 ns inst12~1 3 COMB LCCOMB_X1_Y11_N26 1 " "Info: 3: + IC(0.308 ns) + CELL(0.539 ns) = 8.524 ns; Loc. = LCCOMB_X1_Y11_N26; Fanout = 1; COMB Node = 'inst12~1'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { inst12~0 inst12~1 } "NODE_NAME" } } { "Mux3x1.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/Mux3x1.bdf" { { 80 824 888 128 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.328 ns) + CELL(2.925 ns) 14.777 ns pin_name 4 PIN PIN_L16 0 " "Info: 4: + IC(3.328 ns) + CELL(2.925 ns) = 14.777 ns; Loc. = PIN_L16; Fanout = 0; PIN Node = 'pin_name'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.253 ns" { inst12~1 pin_name } "NODE_NAME" } } { "Mux3x1.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/Mux3x1.bdf" { { 96 928 1104 112 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.687 ns ( 31.72 % ) " "Info: Total cell delay = 4.687 ns ( 31.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.090 ns ( 68.28 % ) " "Info: Total interconnect delay = 10.090 ns ( 68.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.777 ns" { AmaiorB inst12~0 inst12~1 pin_name } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.777 ns" { AmaiorB {} AmaiorB~combout {} inst12~0 {} inst12~1 {} pin_name {} } { 0.000ns 0.000ns 6.454ns 0.308ns 3.328ns } { 0.000ns 0.890ns 0.333ns 0.539ns 2.925ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 20 12:41:05 2022 " "Info: Processing ended: Sat Aug 20 12:41:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
