{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679451601543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679451601544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 21 22:20:01 2023 " "Processing started: Tue Mar 21 22:20:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679451601544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451601544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451601544 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1679451601921 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679451601944 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679451601944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sdram_controller.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_controller-behavioural " "Found design unit 1: sdram_controller-behavioural" {  } { { "sdram_controller.vhdl" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/sdram_controller.vhdl" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609776 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "sdram_controller.vhdl" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/sdram_controller.vhdl" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis_uart_v1_0.v 1 1 " "Found 1 design units, including 1 entities, in source file axis_uart_v1_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_uart_v1_0 " "Found entity 1: axis_uart_v1_0" {  } { { "axis_uart_v1_0.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis_uart_v1_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609780 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB uart_tx.v(80) " "Unrecognized synthesis attribute \"IOB\" at uart_tx.v(80)" {  } { { "uart_tx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_tx.v" 80 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PARITY parity uart_tx.v(24) " "Verilog HDL Declaration information at uart_tx.v(24): object \"PARITY\" differs only in case from object \"parity\" in the same scope" {  } { { "uart_tx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_tx.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679451609783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_SIZE byte_size uart_tx.v(25) " "Verilog HDL Declaration information at uart_tx.v(25): object \"BYTE_SIZE\" differs only in case from object \"byte_size\" in the same scope" {  } { { "uart_tx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_tx.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679451609783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "STOP_BITS stop_bits uart_tx.v(26) " "Verilog HDL Declaration information at uart_tx.v(26): object \"STOP_BITS\" differs only in case from object \"stop_bits\" in the same scope" {  } { { "uart_tx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_tx.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679451609783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_tx.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609783 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB uart_rx.v(90) " "Unrecognized synthesis attribute \"IOB\" at uart_rx.v(90)" {  } { { "uart_rx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_rx.v" 90 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609784 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB uart_rx.v(91) " "Unrecognized synthesis attribute \"IOB\" at uart_rx.v(91)" {  } { { "uart_rx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_rx.v" 91 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609784 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PARITY parity uart_rx.v(24) " "Verilog HDL Declaration information at uart_rx.v(24): object \"PARITY\" differs only in case from object \"parity\" in the same scope" {  } { { "uart_rx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_rx.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679451609785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_SIZE byte_size uart_rx.v(25) " "Verilog HDL Declaration information at uart_rx.v(25): object \"BYTE_SIZE\" differs only in case from object \"byte_size\" in the same scope" {  } { { "uart_rx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_rx.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679451609785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "STOP_BITS stop_bits uart_rx.v(26) " "Verilog HDL Declaration information at uart_rx.v(26): object \"STOP_BITS\" differs only in case from object \"stop_bits\" in the same scope" {  } { { "uart_rx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_rx.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679451609785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 2 2 " "Found 2 design units, including 2 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_rx.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609785 ""} { "Info" "ISGN_ENTITY_NAME" "2 edge_detect " "Found entity 2: edge_detect" {  } { { "uart_rx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_rx.v" 299 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_prescaler.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_prescaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_prescaler " "Found entity 1: uart_prescaler" {  } { { "uart_prescaler.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_prescaler.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_fifo " "Found entity 1: uart_fifo" {  } { { "uart_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_fifo.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609788 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style axis/sync_reset.v(46) " "Unrecognized synthesis attribute \"srl_style\" at axis/sync_reset.v(46)" {  } { { "axis/sync_reset.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/sync_reset.v" 46 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/sync_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/sync_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_reset " "Found entity 1: sync_reset" {  } { { "axis/sync_reset.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/sync_reset.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/priority_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/priority_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Found entity 1: priority_encoder" {  } { { "axis/priority_encoder.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/priority_encoder.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/ll_axis_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/ll_axis_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 ll_axis_bridge " "Found entity 1: ll_axis_bridge" {  } { { "axis/ll_axis_bridge.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/ll_axis_bridge.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_tap.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_tap.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_tap " "Found entity 1: axis_tap" {  } { { "axis/axis_tap.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_tap.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_switch " "Found entity 1: axis_switch" {  } { { "axis/axis_switch.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_switch.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_stat_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_stat_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_stat_counter " "Found entity 1: axis_stat_counter" {  } { { "axis/axis_stat_counter.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_stat_counter.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_srl_register.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_srl_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_srl_register " "Found entity 1: axis_srl_register" {  } { { "axis/axis_srl_register.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_srl_register.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_srl_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_srl_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_srl_fifo " "Found entity 1: axis_srl_fifo" {  } { { "axis/axis_srl_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_srl_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_register.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_register " "Found entity 1: axis_register" {  } { { "axis/axis_register.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_register.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_rate_limit.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_rate_limit.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_rate_limit " "Found entity 1: axis_rate_limit" {  } { { "axis/axis_rate_limit.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_rate_limit.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_ram_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_ram_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_ram_switch " "Found entity 1: axis_ram_switch" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_pipeline_register.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_pipeline_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_pipeline_register " "Found entity 1: axis_pipeline_register" {  } { { "axis/axis_pipeline_register.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_pipeline_register.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609814 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract axis/axis_pipeline_fifo.v(95) " "Unrecognized synthesis attribute \"shreg_extract\" at axis/axis_pipeline_fifo.v(95)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_pipeline_fifo.v" 95 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609815 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract axis/axis_pipeline_fifo.v(97) " "Unrecognized synthesis attribute \"shreg_extract\" at axis/axis_pipeline_fifo.v(97)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_pipeline_fifo.v" 97 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609815 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract axis/axis_pipeline_fifo.v(99) " "Unrecognized synthesis attribute \"shreg_extract\" at axis/axis_pipeline_fifo.v(99)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_pipeline_fifo.v" 99 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609815 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract axis/axis_pipeline_fifo.v(101) " "Unrecognized synthesis attribute \"shreg_extract\" at axis/axis_pipeline_fifo.v(101)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_pipeline_fifo.v" 101 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609816 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract axis/axis_pipeline_fifo.v(103) " "Unrecognized synthesis attribute \"shreg_extract\" at axis/axis_pipeline_fifo.v(103)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_pipeline_fifo.v" 103 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609816 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract axis/axis_pipeline_fifo.v(105) " "Unrecognized synthesis attribute \"shreg_extract\" at axis/axis_pipeline_fifo.v(105)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_pipeline_fifo.v" 105 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609816 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract axis/axis_pipeline_fifo.v(107) " "Unrecognized synthesis attribute \"shreg_extract\" at axis/axis_pipeline_fifo.v(107)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_pipeline_fifo.v" 107 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609816 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract axis/axis_pipeline_fifo.v(109) " "Unrecognized synthesis attribute \"shreg_extract\" at axis/axis_pipeline_fifo.v(109)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_pipeline_fifo.v" 109 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609816 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_pipeline_fifo.v(185) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_pipeline_fifo.v(185)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_pipeline_fifo.v" 185 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609816 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_pipeline_fifo.v(187) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_pipeline_fifo.v(187)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_pipeline_fifo.v" 187 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609816 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_pipeline_fifo.v(189) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_pipeline_fifo.v(189)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_pipeline_fifo.v" 189 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609816 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_pipeline_fifo.v(191) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_pipeline_fifo.v(191)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_pipeline_fifo.v" 191 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609816 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_pipeline_fifo.v(193) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_pipeline_fifo.v(193)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_pipeline_fifo.v" 193 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609816 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_pipeline_fifo.v(195) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_pipeline_fifo.v(195)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_pipeline_fifo.v" 195 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_pipeline_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_pipeline_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_pipeline_fifo " "Found entity 1: axis_pipeline_fifo" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_pipeline_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_mux " "Found entity 1: axis_mux" {  } { { "axis/axis_mux.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_mux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_ll_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_ll_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_ll_bridge " "Found entity 1: axis_ll_bridge" {  } { { "axis/axis_ll_bridge.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ll_bridge.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_frame_length_adjust_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_frame_length_adjust_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_frame_length_adjust_fifo " "Found entity 1: axis_frame_length_adjust_fifo" {  } { { "axis/axis_frame_length_adjust_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_frame_length_adjust_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_frame_length_adjust.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_frame_length_adjust.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_frame_length_adjust " "Found entity 1: axis_frame_length_adjust" {  } { { "axis/axis_frame_length_adjust.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_frame_length_adjust.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_frame_len.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_frame_len.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_frame_len " "Found entity 1: axis_frame_len" {  } { { "axis/axis_frame_len.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_frame_len.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_frame_join.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_frame_join.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_frame_join " "Found entity 1: axis_frame_join" {  } { { "axis/axis_frame_join.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_frame_join.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_fifo_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_fifo_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_fifo_adapter " "Found entity 1: axis_fifo_adapter" {  } { { "axis/axis_fifo_adapter.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo_adapter.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609830 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract axis/axis_fifo.v(168) " "Unrecognized synthesis attribute \"shreg_extract\" at axis/axis_fifo.v(168)" {  } { { "axis/axis_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo.v" 168 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609831 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_fifo.v(343) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_fifo.v(343)" {  } { { "axis/axis_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo.v" 343 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609831 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_fifo.v(345) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_fifo.v(345)" {  } { { "axis/axis_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo.v" 345 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609832 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_fifo.v(347) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_fifo.v(347)" {  } { { "axis/axis_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo.v" 347 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609832 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_fifo.v(349) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_fifo.v(349)" {  } { { "axis/axis_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo.v" 349 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609832 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_fifo.v(351) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_fifo.v(351)" {  } { { "axis/axis_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo.v" 351 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609832 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_fifo.v(353) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_fifo.v(353)" {  } { { "axis/axis_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo.v" 353 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_fifo " "Found entity 1: axis_fifo" {  } { { "axis/axis_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_demux.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_demux " "Found entity 1: axis_demux" {  } { { "axis/axis_demux.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_demux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_crosspoint.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_crosspoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_crosspoint " "Found entity 1: axis_crosspoint" {  } { { "axis/axis_crosspoint.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_crosspoint.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_cobs_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_cobs_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_cobs_encode " "Found entity 1: axis_cobs_encode" {  } { { "axis/axis_cobs_encode.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_cobs_encode.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_cobs_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_cobs_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_cobs_decode " "Found entity 1: axis_cobs_decode" {  } { { "axis/axis_cobs_decode.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_cobs_decode.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_broadcast.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_broadcast.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_broadcast " "Found entity 1: axis_broadcast" {  } { { "axis/axis_broadcast.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_broadcast.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_async_fifo_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_async_fifo_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_async_fifo_adapter " "Found entity 1: axis_async_fifo_adapter" {  } { { "axis/axis_async_fifo_adapter.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo_adapter.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609843 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(175) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(175)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v" 175 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609844 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(177) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(177)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v" 177 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609844 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(179) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(179)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v" 179 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609844 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(181) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(181)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v" 181 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609845 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(186) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(186)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v" 186 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609845 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(188) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(188)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v" 188 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609845 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(190) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(190)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v" 190 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609845 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(192) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(192)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v" 192 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609845 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(194) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(194)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v" 194 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609845 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(197) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(197)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v" 197 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609845 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(199) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(199)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v" 199 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609845 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(201) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(201)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v" 201 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609845 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(203) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(203)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v" 203 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609845 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(205) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(205)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v" 205 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609845 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(207) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(207)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v" 207 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609846 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract axis/axis_async_fifo.v(214) " "Unrecognized synthesis attribute \"shreg_extract\" at axis/axis_async_fifo.v(214)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v" 214 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609846 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "axis_async_fifo.v(319) " "Verilog HDL information at axis_async_fifo.v(319): always construct contains both blocking and non-blocking assignments" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v" 319 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1679451609846 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "axis_async_fifo.v(542) " "Verilog HDL information at axis_async_fifo.v(542): always construct contains both blocking and non-blocking assignments" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v" 542 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1679451609846 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_async_fifo.v(651) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_async_fifo.v(651)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v" 651 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609846 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_async_fifo.v(653) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_async_fifo.v(653)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v" 653 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609846 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_async_fifo.v(655) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_async_fifo.v(655)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v" 655 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609846 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_async_fifo.v(657) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_async_fifo.v(657)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v" 657 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609846 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_async_fifo.v(659) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_async_fifo.v(659)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v" 659 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609846 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_async_fifo.v(661) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_async_fifo.v(661)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v" 661 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_async_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_async_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_async_fifo " "Found entity 1: axis_async_fifo" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_arb_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_arb_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_arb_mux " "Found entity 1: axis_arb_mux" {  } { { "axis/axis_arb_mux.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_arb_mux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_adapter " "Found entity 1: axis_adapter" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_adapter.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "axis/arbiter.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/arbiter.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/xgmii_interleave.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/xgmii_interleave.v" { { "Info" "ISGN_ENTITY_NAME" "1 xgmii_interleave " "Found entity 1: xgmii_interleave" {  } { { "lib/xgmii_interleave.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/xgmii_interleave.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/xgmii_deinterleave.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/xgmii_deinterleave.v" { { "Info" "ISGN_ENTITY_NAME" "1 xgmii_deinterleave " "Found entity 1: xgmii_deinterleave" {  } { { "lib/xgmii_deinterleave.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/xgmii_deinterleave.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/xgmii_baser_enc_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/xgmii_baser_enc_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 xgmii_baser_enc_64 " "Found entity 1: xgmii_baser_enc_64" {  } { { "lib/xgmii_baser_enc_64.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/xgmii_baser_enc_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/xgmii_baser_dec_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/xgmii_baser_dec_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 xgmii_baser_dec_64 " "Found entity 1: xgmii_baser_dec_64" {  } { { "lib/xgmii_baser_dec_64.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/xgmii_baser_dec_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_mux " "Found entity 1: udp_mux" {  } { { "lib/udp_mux.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp_mux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_ip_tx_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_ip_tx_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_ip_tx_64 " "Found entity 1: udp_ip_tx_64" {  } { { "lib/udp_ip_tx_64.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp_ip_tx_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_ip_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_ip_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_ip_tx " "Found entity 1: udp_ip_tx" {  } { { "lib/udp_ip_tx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp_ip_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_ip_rx_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_ip_rx_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_ip_rx_64 " "Found entity 1: udp_ip_rx_64" {  } { { "lib/udp_ip_rx_64.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp_ip_rx_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_ip_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_ip_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_ip_rx " "Found entity 1: udp_ip_rx" {  } { { "lib/udp_ip_rx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp_ip_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_demux.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_demux " "Found entity 1: udp_demux" {  } { { "lib/udp_demux.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp_demux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_complete_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_complete_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_complete_64 " "Found entity 1: udp_complete_64" {  } { { "lib/udp_complete_64.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp_complete_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_complete.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_complete.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_complete " "Found entity 1: udp_complete" {  } { { "lib/udp_complete.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp_complete.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_checksum_gen_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_checksum_gen_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_checksum_gen_64 " "Found entity 1: udp_checksum_gen_64" {  } { { "lib/udp_checksum_gen_64.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp_checksum_gen_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_checksum_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_checksum_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_checksum_gen " "Found entity 1: udp_checksum_gen" {  } { { "lib/udp_checksum_gen.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp_checksum_gen.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_arb_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_arb_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_arb_mux " "Found entity 1: udp_arb_mux" {  } { { "lib/udp_arb_mux.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp_arb_mux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_64 " "Found entity 1: udp_64" {  } { { "lib/udp_64.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp " "Found entity 1: udp" {  } { { "lib/udp.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ssio_sdr_out_diff.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ssio_sdr_out_diff.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssio_sdr_out_diff " "Found entity 1: ssio_sdr_out_diff" {  } { { "lib/ssio_sdr_out_diff.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ssio_sdr_out_diff.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609892 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB lib/ssio_sdr_out.v(66) " "Unrecognized synthesis attribute \"IOB\" at lib/ssio_sdr_out.v(66)" {  } { { "lib/ssio_sdr_out.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ssio_sdr_out.v" 66 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ssio_sdr_out.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ssio_sdr_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssio_sdr_out " "Found entity 1: ssio_sdr_out" {  } { { "lib/ssio_sdr_out.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ssio_sdr_out.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ssio_sdr_in_diff.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ssio_sdr_in_diff.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssio_sdr_in_diff " "Found entity 1: ssio_sdr_in_diff" {  } { { "lib/ssio_sdr_in_diff.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ssio_sdr_in_diff.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609895 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB lib/ssio_sdr_in.v(156) " "Unrecognized synthesis attribute \"IOB\" at lib/ssio_sdr_in.v(156)" {  } { { "lib/ssio_sdr_in.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ssio_sdr_in.v" 156 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ssio_sdr_in.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ssio_sdr_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssio_sdr_in " "Found entity 1: ssio_sdr_in" {  } { { "lib/ssio_sdr_in.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ssio_sdr_in.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ssio_ddr_out_diff.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ssio_ddr_out_diff.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssio_ddr_out_diff " "Found entity 1: ssio_ddr_out_diff" {  } { { "lib/ssio_ddr_out_diff.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ssio_ddr_out_diff.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ssio_ddr_out.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ssio_ddr_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssio_ddr_out " "Found entity 1: ssio_ddr_out" {  } { { "lib/ssio_ddr_out.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ssio_ddr_out.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ssio_ddr_in_diff.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ssio_ddr_in_diff.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssio_ddr_in_diff " "Found entity 1: ssio_ddr_in_diff" {  } { { "lib/ssio_ddr_in_diff.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ssio_ddr_in_diff.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ssio_ddr_in.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ssio_ddr_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssio_ddr_in " "Found entity 1: ssio_ddr_in" {  } { { "lib/ssio_ddr_in.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ssio_ddr_in.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/rgmii_phy_if.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/rgmii_phy_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgmii_phy_if " "Found entity 1: rgmii_phy_if" {  } { { "lib/rgmii_phy_if.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/rgmii_phy_if.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ptp_ts_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ptp_ts_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 ptp_ts_extract " "Found entity 1: ptp_ts_extract" {  } { { "lib/ptp_ts_extract.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_ts_extract.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ptp_tag_insert.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ptp_tag_insert.v" { { "Info" "ISGN_ENTITY_NAME" "1 ptp_tag_insert " "Found entity 1: ptp_tag_insert" {  } { { "lib/ptp_tag_insert.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_tag_insert.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ptp_perout.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ptp_perout.v" { { "Info" "ISGN_ENTITY_NAME" "1 ptp_perout " "Found entity 1: ptp_perout" {  } { { "lib/ptp_perout.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_perout.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609912 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract lib/ptp_clock_cdc.v(169) " "Unrecognized synthesis attribute \"shreg_extract\" at lib/ptp_clock_cdc.v(169)" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock_cdc.v" 169 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609913 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract lib/ptp_clock_cdc.v(171) " "Unrecognized synthesis attribute \"shreg_extract\" at lib/ptp_clock_cdc.v(171)" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock_cdc.v" 171 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609914 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract lib/ptp_clock_cdc.v(173) " "Unrecognized synthesis attribute \"shreg_extract\" at lib/ptp_clock_cdc.v(173)" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock_cdc.v" 173 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ptp_clock_cdc.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ptp_clock_cdc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ptp_clock_cdc " "Found entity 1: ptp_clock_cdc" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock_cdc.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609915 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract lib/ptp_clock.v(146) " "Unrecognized synthesis attribute \"shreg_extract\" at lib/ptp_clock.v(146)" {  } { { "lib/ptp_clock.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock.v" 146 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609917 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract lib/ptp_clock.v(148) " "Unrecognized synthesis attribute \"shreg_extract\" at lib/ptp_clock.v(148)" {  } { { "lib/ptp_clock.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock.v" 148 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609917 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract lib/ptp_clock.v(150) " "Unrecognized synthesis attribute \"shreg_extract\" at lib/ptp_clock.v(150)" {  } { { "lib/ptp_clock.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock.v" 150 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609917 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract lib/ptp_clock.v(152) " "Unrecognized synthesis attribute \"shreg_extract\" at lib/ptp_clock.v(152)" {  } { { "lib/ptp_clock.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock.v" 152 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ptp_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ptp_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 ptp_clock " "Found entity 1: ptp_clock" {  } { { "lib/ptp_clock.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/oddr.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/oddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 oddr " "Found entity 1: oddr" {  } { { "lib/oddr.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/oddr.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609919 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB lib/mii_phy_if.v(87) " "Unrecognized synthesis attribute \"IOB\" at lib/mii_phy_if.v(87)" {  } { { "lib/mii_phy_if.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/mii_phy_if.v" 87 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609921 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB lib/mii_phy_if.v(89) " "Unrecognized synthesis attribute \"IOB\" at lib/mii_phy_if.v(89)" {  } { { "lib/mii_phy_if.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/mii_phy_if.v" 89 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/mii_phy_if.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/mii_phy_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 mii_phy_if " "Found entity 1: mii_phy_if" {  } { { "lib/mii_phy_if.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/mii_phy_if.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lib/lfsr.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/lfsr.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ip_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ip_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_mux " "Found entity 1: ip_mux" {  } { { "lib/ip_mux.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ip_mux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ip_eth_tx_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ip_eth_tx_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_eth_tx_64 " "Found entity 1: ip_eth_tx_64" {  } { { "lib/ip_eth_tx_64.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ip_eth_tx_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ip_eth_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ip_eth_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_eth_tx " "Found entity 1: ip_eth_tx" {  } { { "lib/ip_eth_tx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ip_eth_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ip_eth_rx_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ip_eth_rx_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_eth_rx_64 " "Found entity 1: ip_eth_rx_64" {  } { { "lib/ip_eth_rx_64.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ip_eth_rx_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ip_eth_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ip_eth_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_eth_rx " "Found entity 1: ip_eth_rx" {  } { { "lib/ip_eth_rx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ip_eth_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ip_demux.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ip_demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_demux " "Found entity 1: ip_demux" {  } { { "lib/ip_demux.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ip_demux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ip_complete_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ip_complete_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_complete_64 " "Found entity 1: ip_complete_64" {  } { { "lib/ip_complete_64.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ip_complete_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ip_complete.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ip_complete.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_complete " "Found entity 1: ip_complete" {  } { { "lib/ip_complete.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ip_complete.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ip_arb_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ip_arb_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_arb_mux " "Found entity 1: ip_arb_mux" {  } { { "lib/ip_arb_mux.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ip_arb_mux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ip_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ip_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_64 " "Found entity 1: ip_64" {  } { { "lib/ip_64.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ip_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ip.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip " "Found entity 1: ip" {  } { { "lib/ip.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ip.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/iddr.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/iddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 iddr " "Found entity 1: iddr" {  } { { "lib/iddr.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/iddr.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/gmii_phy_if.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/gmii_phy_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 gmii_phy_if " "Found entity 1: gmii_phy_if" {  } { { "lib/gmii_phy_if.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/gmii_phy_if.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609955 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style lib/eth_phy_10g_tx_if.v(109) " "Unrecognized synthesis attribute \"srl_style\" at lib/eth_phy_10g_tx_if.v(109)" {  } { { "lib/eth_phy_10g_tx_if.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_phy_10g_tx_if.v" 109 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609957 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style lib/eth_phy_10g_tx_if.v(111) " "Unrecognized synthesis attribute \"srl_style\" at lib/eth_phy_10g_tx_if.v(111)" {  } { { "lib/eth_phy_10g_tx_if.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_phy_10g_tx_if.v" 111 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_phy_10g_tx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_phy_10g_tx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_phy_10g_tx_if " "Found entity 1: eth_phy_10g_tx_if" {  } { { "lib/eth_phy_10g_tx_if.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_phy_10g_tx_if.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_phy_10g_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_phy_10g_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_phy_10g_tx " "Found entity 1: eth_phy_10g_tx" {  } { { "lib/eth_phy_10g_tx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_phy_10g_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_phy_10g_rx_watchdog.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_phy_10g_rx_watchdog.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_phy_10g_rx_watchdog " "Found entity 1: eth_phy_10g_rx_watchdog" {  } { { "lib/eth_phy_10g_rx_watchdog.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_phy_10g_rx_watchdog.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609963 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style lib/eth_phy_10g_rx_if.v(113) " "Unrecognized synthesis attribute \"srl_style\" at lib/eth_phy_10g_rx_if.v(113)" {  } { { "lib/eth_phy_10g_rx_if.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_phy_10g_rx_if.v" 113 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609966 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style lib/eth_phy_10g_rx_if.v(115) " "Unrecognized synthesis attribute \"srl_style\" at lib/eth_phy_10g_rx_if.v(115)" {  } { { "lib/eth_phy_10g_rx_if.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_phy_10g_rx_if.v" 115 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_phy_10g_rx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_phy_10g_rx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_phy_10g_rx_if " "Found entity 1: eth_phy_10g_rx_if" {  } { { "lib/eth_phy_10g_rx_if.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_phy_10g_rx_if.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_phy_10g_rx_frame_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_phy_10g_rx_frame_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_phy_10g_rx_frame_sync " "Found entity 1: eth_phy_10g_rx_frame_sync" {  } { { "lib/eth_phy_10g_rx_frame_sync.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_phy_10g_rx_frame_sync.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_phy_10g_rx_ber_mon.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_phy_10g_rx_ber_mon.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_phy_10g_rx_ber_mon " "Found entity 1: eth_phy_10g_rx_ber_mon" {  } { { "lib/eth_phy_10g_rx_ber_mon.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_phy_10g_rx_ber_mon.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_phy_10g_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_phy_10g_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_phy_10g_rx " "Found entity 1: eth_phy_10g_rx" {  } { { "lib/eth_phy_10g_rx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_phy_10g_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_phy_10g.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_phy_10g.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_phy_10g " "Found entity 1: eth_phy_10g" {  } { { "lib/eth_phy_10g.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_phy_10g.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mux " "Found entity 1: eth_mux" {  } { { "lib/eth_mux.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_phy_10g_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_phy_10g_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_phy_10g_tx " "Found entity 1: eth_mac_phy_10g_tx" {  } { { "lib/eth_mac_phy_10g_tx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_phy_10g_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_phy_10g_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_phy_10g_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_phy_10g_rx " "Found entity 1: eth_mac_phy_10g_rx" {  } { { "lib/eth_mac_phy_10g_rx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_phy_10g_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_phy_10g_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_phy_10g_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_phy_10g_fifo " "Found entity 1: eth_mac_phy_10g_fifo" {  } { { "lib/eth_mac_phy_10g_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_phy_10g_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_phy_10g.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_phy_10g.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_phy_10g " "Found entity 1: eth_mac_phy_10g" {  } { { "lib/eth_mac_phy_10g.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_phy_10g.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_mii_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_mii_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_mii_fifo " "Found entity 1: eth_mac_mii_fifo" {  } { { "lib/eth_mac_mii_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_mii_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_mii.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_mii.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_mii " "Found entity 1: eth_mac_mii" {  } { { "lib/eth_mac_mii.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_mii.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_10g_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_10g_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_10g_fifo " "Found entity 1: eth_mac_10g_fifo" {  } { { "lib/eth_mac_10g_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_10g_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451609997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451609997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_10g.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_10g.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_10g " "Found entity 1: eth_mac_10g" {  } { { "lib/eth_mac_10g.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_10g.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_1g_rgmii_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_1g_rgmii_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_1g_rgmii_fifo " "Found entity 1: eth_mac_1g_rgmii_fifo" {  } { { "lib/eth_mac_1g_rgmii_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_rgmii_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610002 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style lib/eth_mac_1g_rgmii.v(112) " "Unrecognized synthesis attribute \"srl_style\" at lib/eth_mac_1g_rgmii.v(112)" {  } { { "lib/eth_mac_1g_rgmii.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_rgmii.v" 112 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610003 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style lib/eth_mac_1g_rgmii.v(119) " "Unrecognized synthesis attribute \"srl_style\" at lib/eth_mac_1g_rgmii.v(119)" {  } { { "lib/eth_mac_1g_rgmii.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_rgmii.v" 119 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610004 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style lib/eth_mac_1g_rgmii.v(133) " "Unrecognized synthesis attribute \"srl_style\" at lib/eth_mac_1g_rgmii.v(133)" {  } { { "lib/eth_mac_1g_rgmii.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_rgmii.v" 133 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_1g_rgmii.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_1g_rgmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_1g_rgmii " "Found entity 1: eth_mac_1g_rgmii" {  } { { "lib/eth_mac_1g_rgmii.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_rgmii.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_1g_gmii_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_1g_gmii_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_1g_gmii_fifo " "Found entity 1: eth_mac_1g_gmii_fifo" {  } { { "lib/eth_mac_1g_gmii_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_gmii_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610007 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style lib/eth_mac_1g_gmii.v(112) " "Unrecognized synthesis attribute \"srl_style\" at lib/eth_mac_1g_gmii.v(112)" {  } { { "lib/eth_mac_1g_gmii.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_gmii.v" 112 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610009 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style lib/eth_mac_1g_gmii.v(119) " "Unrecognized synthesis attribute \"srl_style\" at lib/eth_mac_1g_gmii.v(119)" {  } { { "lib/eth_mac_1g_gmii.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_gmii.v" 119 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610009 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style lib/eth_mac_1g_gmii.v(133) " "Unrecognized synthesis attribute \"srl_style\" at lib/eth_mac_1g_gmii.v(133)" {  } { { "lib/eth_mac_1g_gmii.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_gmii.v" 133 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_1g_gmii.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_1g_gmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_1g_gmii " "Found entity 1: eth_mac_1g_gmii" {  } { { "lib/eth_mac_1g_gmii.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_gmii.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_1g_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_1g_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_1g_fifo " "Found entity 1: eth_mac_1g_fifo" {  } { { "lib/eth_mac_1g_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_1g.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_1g.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_1g " "Found entity 1: eth_mac_1g" {  } { { "lib/eth_mac_1g.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_demux.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_demux " "Found entity 1: eth_demux" {  } { { "lib/eth_demux.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_demux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_axis_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_axis_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_axis_tx " "Found entity 1: eth_axis_tx" {  } { { "lib/eth_axis_tx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_axis_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_axis_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_axis_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_axis_rx " "Found entity 1: eth_axis_rx" {  } { { "lib/eth_axis_rx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_axis_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_arb_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_arb_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_arb_mux " "Found entity 1: eth_arb_mux" {  } { { "lib/eth_arb_mux.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_arb_mux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_xgmii_tx_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_xgmii_tx_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_xgmii_tx_64 " "Found entity 1: axis_xgmii_tx_64" {  } { { "lib/axis_xgmii_tx_64.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_xgmii_tx_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_xgmii_tx_32.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_xgmii_tx_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_xgmii_tx_32 " "Found entity 1: axis_xgmii_tx_32" {  } { { "lib/axis_xgmii_tx_32.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_xgmii_tx_32.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "XGMII_TERM xgmii_term axis_xgmii_rx_64.v(97) " "Verilog HDL Declaration information at axis_xgmii_rx_64.v(97): object \"XGMII_TERM\" differs only in case from object \"xgmii_term\" in the same scope" {  } { { "lib/axis_xgmii_rx_64.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_xgmii_rx_64.v" 97 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679451610034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_xgmii_rx_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_xgmii_rx_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_xgmii_rx_64 " "Found entity 1: axis_xgmii_rx_64" {  } { { "lib/axis_xgmii_rx_64.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_xgmii_rx_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "XGMII_TERM xgmii_term axis_xgmii_rx_32.v(95) " "Verilog HDL Declaration information at axis_xgmii_rx_32.v(95): object \"XGMII_TERM\" differs only in case from object \"xgmii_term\" in the same scope" {  } { { "lib/axis_xgmii_rx_32.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_xgmii_rx_32.v" 95 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679451610036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_xgmii_rx_32.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_xgmii_rx_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_xgmii_rx_32 " "Found entity 1: axis_xgmii_rx_32" {  } { { "lib/axis_xgmii_rx_32.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_xgmii_rx_32.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_gmii_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_gmii_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_gmii_tx " "Found entity 1: axis_gmii_tx" {  } { { "lib/axis_gmii_tx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_gmii_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_gmii_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_gmii_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_gmii_rx " "Found entity 1: axis_gmii_rx" {  } { { "lib/axis_gmii_rx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_gmii_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_eth_fcs_insert_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_eth_fcs_insert_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_eth_fcs_insert_64 " "Found entity 1: axis_eth_fcs_insert_64" {  } { { "lib/axis_eth_fcs_insert_64.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_eth_fcs_insert_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_eth_fcs_insert.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_eth_fcs_insert.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_eth_fcs_insert " "Found entity 1: axis_eth_fcs_insert" {  } { { "lib/axis_eth_fcs_insert.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_eth_fcs_insert.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_eth_fcs_check_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_eth_fcs_check_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_eth_fcs_check_64 " "Found entity 1: axis_eth_fcs_check_64" {  } { { "lib/axis_eth_fcs_check_64.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_eth_fcs_check_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_eth_fcs_check.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_eth_fcs_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_eth_fcs_check " "Found entity 1: axis_eth_fcs_check" {  } { { "lib/axis_eth_fcs_check.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_eth_fcs_check.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_eth_fcs.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_eth_fcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_eth_fcs " "Found entity 1: axis_eth_fcs" {  } { { "lib/axis_eth_fcs.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_eth_fcs.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_baser_tx_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_baser_tx_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_baser_tx_64 " "Found entity 1: axis_baser_tx_64" {  } { { "lib/axis_baser_tx_64.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_baser_tx_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_baser_rx_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_baser_rx_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_baser_rx_64 " "Found entity 1: axis_baser_rx_64" {  } { { "lib/axis_baser_rx_64.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_baser_rx_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/arp_eth_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/arp_eth_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp_eth_tx " "Found entity 1: arp_eth_tx" {  } { { "lib/arp_eth_tx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/arp_eth_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/arp_eth_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/arp_eth_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp_eth_rx " "Found entity 1: arp_eth_rx" {  } { { "lib/arp_eth_rx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/arp_eth_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/arp_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/arp_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp_cache " "Found entity 1: arp_cache" {  } { { "lib/arp_cache.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/arp_cache.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/arp.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/arp.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp " "Found entity 1: arp" {  } { { "lib/arp.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/arp.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_signal " "Found entity 1: sync_signal" {  } { { "sync_signal.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/sync_signal.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_display.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Found entity 1: hex_display" {  } { { "hex_display.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/hex_display.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_core.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_core " "Found entity 1: fpga_core" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga_core.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga " "Found entity 1: fpga" {  } { { "fpga.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_switch " "Found entity 1: debounce_switch" {  } { { "debounce_switch.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/debounce_switch.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altplldram.v 1 1 " "Found 1 design units, including 1 entities, in source file altplldram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altplldram " "Found entity 1: altplldram" {  } { { "altplldram.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/altplldram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610082 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "priority_encoder priority_encoder.v(47) " "Verilog HDL Parameter Declaration warning at priority_encoder.v(47): Parameter Declaration in module \"priority_encoder\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/priority_encoder.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/priority_encoder.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610085 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "priority_encoder priority_encoder.v(48) " "Verilog HDL Parameter Declaration warning at priority_encoder.v(48): Parameter Declaration in module \"priority_encoder\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/priority_encoder.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/priority_encoder.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610085 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_switch axis_switch.v(116) " "Verilog HDL Parameter Declaration warning at axis_switch.v(116): Parameter Declaration in module \"axis_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_switch.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_switch.v" 116 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610086 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_switch axis_switch.v(117) " "Verilog HDL Parameter Declaration warning at axis_switch.v(117): Parameter Declaration in module \"axis_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_switch.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_switch.v" 117 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610086 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_switch axis_switch.v(119) " "Verilog HDL Parameter Declaration warning at axis_switch.v(119): Parameter Declaration in module \"axis_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_switch.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_switch.v" 119 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610086 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_switch axis_switch.v(120) " "Verilog HDL Parameter Declaration warning at axis_switch.v(120): Parameter Declaration in module \"axis_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_switch.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_switch.v" 120 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610086 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(144) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(144): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v" 144 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610090 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(145) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(145): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v" 145 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610090 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(147) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(147): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v" 147 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610090 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(148) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(148): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v" 148 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610090 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(151) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(151): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v" 151 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610090 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(152) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(152): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v" 152 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610090 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(155) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(155): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v" 155 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610090 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(156) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(156): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v" 156 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610090 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(158) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(158): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v" 158 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610090 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(159) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(159): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v" 159 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610090 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(161) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(161): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v" 161 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610090 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(162) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(162): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v" 162 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610091 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(163) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(163): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v" 163 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610091 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(164) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(164): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v" 164 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610091 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(165) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(165): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v" 165 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610091 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(167) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(167): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v" 167 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610091 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(168) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(168): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v" 168 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610091 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(170) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(170): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v" 170 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610091 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(93) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(93): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_adapter.v" 93 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610092 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(94) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(94): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_adapter.v" 94 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610092 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(97) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(97): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_adapter.v" 97 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610092 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(98) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(98): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_adapter.v" 98 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610092 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(100) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(100): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_adapter.v" 100 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610092 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(102) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(102): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_adapter.v" 102 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610092 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(103) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(103): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_adapter.v" 103 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610092 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(105) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(105): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_adapter.v" 105 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610092 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(106) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(106): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_adapter.v" 106 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610092 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(108) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(108): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_adapter.v" 108 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610092 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(109) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(109): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_adapter.v" 109 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610092 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_pipeline_fifo axis_pipeline_fifo.v(88) " "Verilog HDL Parameter Declaration warning at axis_pipeline_fifo.v(88): Parameter Declaration in module \"axis_pipeline_fifo\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_pipeline_fifo.v" 88 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610098 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_mux axis_mux.v(92) " "Verilog HDL Parameter Declaration warning at axis_mux.v(92): Parameter Declaration in module \"axis_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_mux.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_mux.v" 92 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610098 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_fifo axis_fifo.v(121) " "Verilog HDL Parameter Declaration warning at axis_fifo.v(121): Parameter Declaration in module \"axis_fifo\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo.v" 121 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610102 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_fifo axis_fifo.v(123) " "Verilog HDL Parameter Declaration warning at axis_fifo.v(123): Parameter Declaration in module \"axis_fifo\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo.v" 123 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610102 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_frame_join axis_frame_join.v(78) " "Verilog HDL Parameter Declaration warning at axis_frame_join.v(78): Parameter Declaration in module \"axis_frame_join\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_frame_join.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_frame_join.v" 78 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610103 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_frame_join axis_frame_join.v(80) " "Verilog HDL Parameter Declaration warning at axis_frame_join.v(80): Parameter Declaration in module \"axis_frame_join\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_frame_join.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_frame_join.v" 80 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610103 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_frame_join axis_frame_join.v(81) " "Verilog HDL Parameter Declaration warning at axis_frame_join.v(81): Parameter Declaration in module \"axis_frame_join\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_frame_join.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_frame_join.v" 81 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610103 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_fifo_adapter axis_fifo_adapter.v(127) " "Verilog HDL Parameter Declaration warning at axis_fifo_adapter.v(127): Parameter Declaration in module \"axis_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_fifo_adapter.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo_adapter.v" 127 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610104 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_fifo_adapter axis_fifo_adapter.v(128) " "Verilog HDL Parameter Declaration warning at axis_fifo_adapter.v(128): Parameter Declaration in module \"axis_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_fifo_adapter.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo_adapter.v" 128 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610104 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_fifo_adapter axis_fifo_adapter.v(131) " "Verilog HDL Parameter Declaration warning at axis_fifo_adapter.v(131): Parameter Declaration in module \"axis_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_fifo_adapter.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo_adapter.v" 131 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610104 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_fifo_adapter axis_fifo_adapter.v(132) " "Verilog HDL Parameter Declaration warning at axis_fifo_adapter.v(132): Parameter Declaration in module \"axis_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_fifo_adapter.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo_adapter.v" 132 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610104 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_fifo_adapter axis_fifo_adapter.v(134) " "Verilog HDL Parameter Declaration warning at axis_fifo_adapter.v(134): Parameter Declaration in module \"axis_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_fifo_adapter.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo_adapter.v" 134 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610104 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_fifo_adapter axis_fifo_adapter.v(136) " "Verilog HDL Parameter Declaration warning at axis_fifo_adapter.v(136): Parameter Declaration in module \"axis_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_fifo_adapter.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo_adapter.v" 136 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610104 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_fifo_adapter axis_fifo_adapter.v(137) " "Verilog HDL Parameter Declaration warning at axis_fifo_adapter.v(137): Parameter Declaration in module \"axis_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_fifo_adapter.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo_adapter.v" 137 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610104 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_demux axis_demux.v(97) " "Verilog HDL Parameter Declaration warning at axis_demux.v(97): Parameter Declaration in module \"axis_demux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_demux.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_demux.v" 97 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610105 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_demux axis_demux.v(99) " "Verilog HDL Parameter Declaration warning at axis_demux.v(99): Parameter Declaration in module \"axis_demux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_demux.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_demux.v" 99 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610105 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_crosspoint axis_crosspoint.v(93) " "Verilog HDL Parameter Declaration warning at axis_crosspoint.v(93): Parameter Declaration in module \"axis_crosspoint\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_crosspoint.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_crosspoint.v" 93 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610105 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_broadcast axis_broadcast.v(88) " "Verilog HDL Parameter Declaration warning at axis_broadcast.v(88): Parameter Declaration in module \"axis_broadcast\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_broadcast.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_broadcast.v" 88 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610107 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(131) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(131): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_async_fifo_adapter.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo_adapter.v" 131 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610107 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(132) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(132): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_async_fifo_adapter.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo_adapter.v" 132 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610107 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(135) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(135): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_async_fifo_adapter.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo_adapter.v" 135 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610107 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(136) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(136): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_async_fifo_adapter.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo_adapter.v" 136 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610107 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(138) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(138): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_async_fifo_adapter.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo_adapter.v" 138 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610108 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(140) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(140): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_async_fifo_adapter.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo_adapter.v" 140 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610108 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(141) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(141): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_async_fifo_adapter.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo_adapter.v" 141 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610108 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo axis_async_fifo.v(125) " "Verilog HDL Parameter Declaration warning at axis_async_fifo.v(125): Parameter Declaration in module \"axis_async_fifo\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v" 125 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610108 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo axis_async_fifo.v(127) " "Verilog HDL Parameter Declaration warning at axis_async_fifo.v(127): Parameter Declaration in module \"axis_async_fifo\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v" 127 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610108 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_arb_mux axis_arb_mux.v(96) " "Verilog HDL Parameter Declaration warning at axis_arb_mux.v(96): Parameter Declaration in module \"axis_arb_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_arb_mux.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_arb_mux.v" 96 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610110 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_arb_mux axis_arb_mux.v(98) " "Verilog HDL Parameter Declaration warning at axis_arb_mux.v(98): Parameter Declaration in module \"axis_arb_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_arb_mux.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_arb_mux.v" 98 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610110 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "udp_mux udp_mux.v(126) " "Verilog HDL Parameter Declaration warning at udp_mux.v(126): Parameter Declaration in module \"udp_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/udp_mux.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp_mux.v" 126 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610114 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "udp_demux udp_demux.v(127) " "Verilog HDL Parameter Declaration warning at udp_demux.v(127): Parameter Declaration in module \"udp_demux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/udp_demux.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp_demux.v" 127 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610118 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ip_arb_mux ip_arb_mux.v(116) " "Verilog HDL Parameter Declaration warning at ip_arb_mux.v(116): Parameter Declaration in module \"ip_arb_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ip_arb_mux.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ip_arb_mux.v" 116 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610119 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_arb_mux eth_arb_mux.v(90) " "Verilog HDL Parameter Declaration warning at eth_arb_mux.v(90): Parameter Declaration in module \"eth_arb_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_arb_mux.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_arb_mux.v" 90 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610120 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_rx arp_eth_rx.v(89) " "Verilog HDL Parameter Declaration warning at arp_eth_rx.v(89): Parameter Declaration in module \"arp_eth_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/arp_eth_rx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/arp_eth_rx.v" 89 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610125 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_rx arp_eth_rx.v(91) " "Verilog HDL Parameter Declaration warning at arp_eth_rx.v(91): Parameter Declaration in module \"arp_eth_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/arp_eth_rx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/arp_eth_rx.v" 91 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610125 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_rx arp_eth_rx.v(93) " "Verilog HDL Parameter Declaration warning at arp_eth_rx.v(93): Parameter Declaration in module \"arp_eth_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/arp_eth_rx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/arp_eth_rx.v" 93 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610125 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_tx arp_eth_tx.v(85) " "Verilog HDL Parameter Declaration warning at arp_eth_tx.v(85): Parameter Declaration in module \"arp_eth_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/arp_eth_tx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/arp_eth_tx.v" 85 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610127 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_tx arp_eth_tx.v(87) " "Verilog HDL Parameter Declaration warning at arp_eth_tx.v(87): Parameter Declaration in module \"arp_eth_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/arp_eth_tx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/arp_eth_tx.v" 87 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610127 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_tx arp_eth_tx.v(89) " "Verilog HDL Parameter Declaration warning at arp_eth_tx.v(89): Parameter Declaration in module \"arp_eth_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/arp_eth_tx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/arp_eth_tx.v" 89 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610127 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lfsr lfsr.v(355) " "Verilog HDL Parameter Declaration warning at lfsr.v(355): Parameter Declaration in module \"lfsr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/lfsr.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/lfsr.v" 355 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610130 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "udp_checksum_gen_64 udp_checksum_gen_64.v(145) " "Verilog HDL Parameter Declaration warning at udp_checksum_gen_64.v(145): Parameter Declaration in module \"udp_checksum_gen_64\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/udp_checksum_gen_64.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp_checksum_gen_64.v" 145 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610131 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "udp_checksum_gen udp_checksum_gen.v(143) " "Verilog HDL Parameter Declaration warning at udp_checksum_gen.v(143): Parameter Declaration in module \"udp_checksum_gen\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/udp_checksum_gen.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp_checksum_gen.v" 143 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610137 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "udp_arb_mux udp_arb_mux.v(124) " "Verilog HDL Parameter Declaration warning at udp_arb_mux.v(124): Parameter Declaration in module \"udp_arb_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/udp_arb_mux.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp_arb_mux.v" 124 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610138 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ptp_clock_cdc ptp_clock_cdc.v(81) " "Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(81): Parameter Declaration in module \"ptp_clock_cdc\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock_cdc.v" 81 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610141 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ptp_clock_cdc ptp_clock_cdc.v(83) " "Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(83): Parameter Declaration in module \"ptp_clock_cdc\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock_cdc.v" 83 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610141 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ptp_clock_cdc ptp_clock_cdc.v(84) " "Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(84): Parameter Declaration in module \"ptp_clock_cdc\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock_cdc.v" 84 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610141 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ptp_clock_cdc ptp_clock_cdc.v(86) " "Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(86): Parameter Declaration in module \"ptp_clock_cdc\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock_cdc.v" 86 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610141 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ptp_clock_cdc ptp_clock_cdc.v(87) " "Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(87): Parameter Declaration in module \"ptp_clock_cdc\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock_cdc.v" 87 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610141 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ptp_clock_cdc ptp_clock_cdc.v(89) " "Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(89): Parameter Declaration in module \"ptp_clock_cdc\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock_cdc.v" 89 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610141 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ptp_clock_cdc ptp_clock_cdc.v(90) " "Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(90): Parameter Declaration in module \"ptp_clock_cdc\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock_cdc.v" 90 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610141 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ptp_clock_cdc ptp_clock_cdc.v(519) " "Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(519): Parameter Declaration in module \"ptp_clock_cdc\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock_cdc.v" 519 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610142 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ptp_clock ptp_clock.v(97) " "Verilog HDL Parameter Declaration warning at ptp_clock.v(97): Parameter Declaration in module \"ptp_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ptp_clock.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock.v" 97 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610144 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ip_mux ip_mux.v(118) " "Verilog HDL Parameter Declaration warning at ip_mux.v(118): Parameter Declaration in module \"ip_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ip_mux.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ip_mux.v" 118 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610145 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ip_demux ip_demux.v(119) " "Verilog HDL Parameter Declaration warning at ip_demux.v(119): Parameter Declaration in module \"ip_demux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ip_demux.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ip_demux.v" 119 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610146 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_phy_10g_rx_watchdog eth_phy_10g_rx_watchdog.v(71) " "Verilog HDL Parameter Declaration warning at eth_phy_10g_rx_watchdog.v(71): Parameter Declaration in module \"eth_phy_10g_rx_watchdog\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_phy_10g_rx_watchdog.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_phy_10g_rx_watchdog.v" 71 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610147 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_phy_10g_rx_frame_sync eth_phy_10g_rx_frame_sync.v(56) " "Verilog HDL Parameter Declaration warning at eth_phy_10g_rx_frame_sync.v(56): Parameter Declaration in module \"eth_phy_10g_rx_frame_sync\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_phy_10g_rx_frame_sync.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_phy_10g_rx_frame_sync.v" 56 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610147 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_phy_10g_rx_frame_sync eth_phy_10g_rx_frame_sync.v(57) " "Verilog HDL Parameter Declaration warning at eth_phy_10g_rx_frame_sync.v(57): Parameter Declaration in module \"eth_phy_10g_rx_frame_sync\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_phy_10g_rx_frame_sync.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_phy_10g_rx_frame_sync.v" 57 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610148 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_phy_10g_rx_ber_mon eth_phy_10g_rx_ber_mon.v(62) " "Verilog HDL Parameter Declaration warning at eth_phy_10g_rx_ber_mon.v(62): Parameter Declaration in module \"eth_phy_10g_rx_ber_mon\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_phy_10g_rx_ber_mon.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_phy_10g_rx_ber_mon.v" 62 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610148 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_mux eth_mux.v(92) " "Verilog HDL Parameter Declaration warning at eth_mux.v(92): Parameter Declaration in module \"eth_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_mux.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mux.v" 92 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610148 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_baser_tx_64 axis_baser_tx_64.v(90) " "Verilog HDL Parameter Declaration warning at axis_baser_tx_64.v(90): Parameter Declaration in module \"axis_baser_tx_64\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/axis_baser_tx_64.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_baser_tx_64.v" 90 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610149 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_baser_tx_64 axis_baser_tx_64.v(91) " "Verilog HDL Parameter Declaration warning at axis_baser_tx_64.v(91): Parameter Declaration in module \"axis_baser_tx_64\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/axis_baser_tx_64.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_baser_tx_64.v" 91 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610149 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_mac_phy_10g_fifo eth_mac_phy_10g_fifo.v(154) " "Verilog HDL Parameter Declaration warning at eth_mac_phy_10g_fifo.v(154): Parameter Declaration in module \"eth_mac_phy_10g_fifo\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_mac_phy_10g_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_phy_10g_fifo.v" 154 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610154 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_gmii_tx axis_gmii_tx.v(91) " "Verilog HDL Parameter Declaration warning at axis_gmii_tx.v(91): Parameter Declaration in module \"axis_gmii_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/axis_gmii_tx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_gmii_tx.v" 91 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610155 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_mac_10g_fifo eth_mac_10g_fifo.v(138) " "Verilog HDL Parameter Declaration warning at eth_mac_10g_fifo.v(138): Parameter Declaration in module \"eth_mac_10g_fifo\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_mac_10g_fifo.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_10g_fifo.v" 138 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610157 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_xgmii_tx_64 axis_xgmii_tx_64.v(90) " "Verilog HDL Parameter Declaration warning at axis_xgmii_tx_64.v(90): Parameter Declaration in module \"axis_xgmii_tx_64\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/axis_xgmii_tx_64.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_xgmii_tx_64.v" 90 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610158 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_xgmii_tx_64 axis_xgmii_tx_64.v(91) " "Verilog HDL Parameter Declaration warning at axis_xgmii_tx_64.v(91): Parameter Declaration in module \"axis_xgmii_tx_64\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/axis_xgmii_tx_64.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_xgmii_tx_64.v" 91 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610158 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_xgmii_tx_32 axis_xgmii_tx_32.v(88) " "Verilog HDL Parameter Declaration warning at axis_xgmii_tx_32.v(88): Parameter Declaration in module \"axis_xgmii_tx_32\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/axis_xgmii_tx_32.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_xgmii_tx_32.v" 88 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610162 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_xgmii_tx_32 axis_xgmii_tx_32.v(89) " "Verilog HDL Parameter Declaration warning at axis_xgmii_tx_32.v(89): Parameter Declaration in module \"axis_xgmii_tx_32\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/axis_xgmii_tx_32.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_xgmii_tx_32.v" 89 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610162 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_demux eth_demux.v(93) " "Verilog HDL Parameter Declaration warning at eth_demux.v(93): Parameter Declaration in module \"eth_demux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_demux.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_demux.v" 93 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610166 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_tx eth_axis_tx.v(79) " "Verilog HDL Parameter Declaration warning at eth_axis_tx.v(79): Parameter Declaration in module \"eth_axis_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_axis_tx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_axis_tx.v" 79 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610166 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_tx eth_axis_tx.v(81) " "Verilog HDL Parameter Declaration warning at eth_axis_tx.v(81): Parameter Declaration in module \"eth_axis_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_axis_tx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_axis_tx.v" 81 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610166 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_tx eth_axis_tx.v(83) " "Verilog HDL Parameter Declaration warning at eth_axis_tx.v(83): Parameter Declaration in module \"eth_axis_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_axis_tx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_axis_tx.v" 83 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610166 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_rx eth_axis_rx.v(80) " "Verilog HDL Parameter Declaration warning at eth_axis_rx.v(80): Parameter Declaration in module \"eth_axis_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_axis_rx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_axis_rx.v" 80 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610168 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_rx eth_axis_rx.v(82) " "Verilog HDL Parameter Declaration warning at eth_axis_rx.v(82): Parameter Declaration in module \"eth_axis_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_axis_rx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_axis_rx.v" 82 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610168 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_rx eth_axis_rx.v(84) " "Verilog HDL Parameter Declaration warning at eth_axis_rx.v(84): Parameter Declaration in module \"eth_axis_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_axis_rx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_axis_rx.v" 84 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1679451610168 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga " "Elaborating entity \"fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679451610286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll:altpll_component\"" {  } { { "fpga.v" "altpll_component" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679451610337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll:altpll_component " "Elaborated megafunction instantiation \"altpll:altpll_component\"" {  } { { "fpga.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v" 208 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679451610350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll:altpll_component " "Instantiated megafunction \"altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 2000 " "Parameter \"clk1_phase_shift\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610351 ""}  } { { "fpga.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v" 208 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679451610351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_chi2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_chi2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_chi2 " "Found entity 1: altpll_chi2" {  } { { "db/altpll_chi2.tdf" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/altpll_chi2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_chi2 altpll:altpll_component\|altpll_chi2:auto_generated " "Elaborating entity \"altpll_chi2\" for hierarchy \"altpll:altpll_component\|altpll_chi2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679451610393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_reset sync_reset:sync_reset_inst " "Elaborating entity \"sync_reset\" for hierarchy \"sync_reset:sync_reset_inst\"" {  } { { "fpga.v" "sync_reset_inst" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679451610404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_switch debounce_switch:debounce_switch_inst " "Elaborating entity \"debounce_switch\" for hierarchy \"debounce_switch:debounce_switch_inst\"" {  } { { "fpga.v" "debounce_switch_inst" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679451610413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_core fpga_core:core_inst " "Elaborating entity \"fpga_core\" for hierarchy \"fpga_core:core_inst\"" {  } { { "fpga.v" "core_inst" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679451610431 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[8\] fpga_core.v(56) " "Output port \"ledg\[8\]\" at fpga_core.v(56) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga_core.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679451610436 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[6..4\] fpga_core.v(56) " "Output port \"ledg\[6..4\]\" at fpga_core.v(56) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga_core.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679451610436 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex0 fpga_core.v(58) " "Output port \"hex0\" at fpga_core.v(58) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga_core.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679451610436 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex1 fpga_core.v(59) " "Output port \"hex1\" at fpga_core.v(59) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga_core.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679451610436 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex2 fpga_core.v(60) " "Output port \"hex2\" at fpga_core.v(60) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga_core.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679451610436 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex3 fpga_core.v(61) " "Output port \"hex3\" at fpga_core.v(61) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga_core.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679451610436 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex4 fpga_core.v(62) " "Output port \"hex4\" at fpga_core.v(62) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga_core.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679451610436 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex5 fpga_core.v(63) " "Output port \"hex5\" at fpga_core.v(63) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga_core.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679451610436 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex6 fpga_core.v(64) " "Output port \"hex6\" at fpga_core.v(64) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga_core.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679451610436 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex7 fpga_core.v(65) " "Output port \"hex7\" at fpga_core.v(65) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga_core.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679451610436 "|fpga|fpga_core:core_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_mac_1g_rgmii_fifo fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0 " "Elaborating entity \"eth_mac_1g_rgmii_fifo\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\"" {  } { { "fpga_core.v" "eth_mac_inst0" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga_core.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679451610460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_mac_1g_rgmii fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst " "Elaborating entity \"eth_mac_1g_rgmii\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\"" {  } { { "lib/eth_mac_1g_rgmii_fifo.v" "eth_mac_1g_rgmii_inst" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_rgmii_fifo.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679451610476 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 eth_mac_1g_rgmii.v(150) " "Verilog HDL assignment warning at eth_mac_1g_rgmii.v(150): truncated value with size 32 to match size of target (7)" {  } { { "lib/eth_mac_1g_rgmii.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_rgmii.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679451610477 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 eth_mac_1g_rgmii.v(153) " "Verilog HDL assignment warning at eth_mac_1g_rgmii.v(153): truncated value with size 32 to match size of target (2)" {  } { { "lib/eth_mac_1g_rgmii.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_rgmii.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679451610477 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgmii_phy_if fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst " "Elaborating entity \"rgmii_phy_if\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\"" {  } { { "lib/eth_mac_1g_rgmii.v" "rgmii_phy_if_inst" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_rgmii.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679451610490 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rgmii_tx_clk_rise rgmii_phy_if.v(112) " "Verilog HDL or VHDL warning at rgmii_phy_if.v(112): object \"rgmii_tx_clk_rise\" assigned a value but never read" {  } { { "lib/rgmii_phy_if.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/rgmii_phy_if.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679451610491 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 rgmii_phy_if.v(129) " "Verilog HDL assignment warning at rgmii_phy_if.v(129): truncated value with size 32 to match size of target (6)" {  } { { "lib/rgmii_phy_if.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/rgmii_phy_if.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679451610491 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 rgmii_phy_if.v(144) " "Verilog HDL assignment warning at rgmii_phy_if.v(144): truncated value with size 32 to match size of target (6)" {  } { { "lib/rgmii_phy_if.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/rgmii_phy_if.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679451610492 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ssio_ddr_in fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst " "Elaborating entity \"ssio_ddr_in\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\"" {  } { { "lib/rgmii_phy_if.v" "rx_ssio_ddr_inst" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/rgmii_phy_if.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679451610505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iddr fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst " "Elaborating entity \"iddr\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\"" {  } { { "lib/ssio_ddr_in.v" "data_iddr_inst" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ssio_ddr_in.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679451610514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst " "Elaborating entity \"altddio_in\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\"" {  } { { "lib/iddr.v" "altddio_in_inst" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/iddr.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679451610551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst " "Elaborated megafunction instantiation \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\"" {  } { { "lib/iddr.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/iddr.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679451610567 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst " "Instantiated megafunction \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Parameter \"WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_HIGH OFF " "Parameter \"POWER_UP_HIGH\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610568 ""}  } { { "lib/iddr.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/iddr.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679451610568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_b2d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_b2d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_b2d " "Found entity 1: ddio_in_b2d" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_in_b2d.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_b2d fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated " "Elaborating entity \"ddio_in_b2d\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altddio_in.tdf" 85 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679451610607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oddr fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst " "Elaborating entity \"oddr\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\"" {  } { { "lib/rgmii_phy_if.v" "clk_oddr_inst" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/rgmii_phy_if.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679451610616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst " "Elaborating entity \"altddio_out\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst\"" {  } { { "lib/oddr.v" "altddio_out_inst" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/oddr.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679451610648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst " "Elaborated megafunction instantiation \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst\"" {  } { { "lib/oddr.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/oddr.v" 119 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679451610656 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst " "Instantiated megafunction \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_HIGH OFF " "Parameter \"POWER_UP_HIGH\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OE_REG UNUSED " "Parameter \"OE_REG\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610656 ""}  } { { "lib/oddr.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/oddr.v" 119 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679451610656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_86d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_86d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_86d " "Found entity 1: ddio_out_86d" {  } { { "db/ddio_out_86d.tdf" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_out_86d.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_86d fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst\|ddio_out_86d:auto_generated " "Elaborating entity \"ddio_out_86d\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst\|ddio_out_86d:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679451610692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oddr fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst " "Elaborating entity \"oddr\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\"" {  } { { "lib/rgmii_phy_if.v" "data_oddr_inst" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/rgmii_phy_if.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679451610699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst " "Elaborating entity \"altddio_out\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst\"" {  } { { "lib/oddr.v" "altddio_out_inst" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/oddr.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679451610709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst " "Elaborated megafunction instantiation \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst\"" {  } { { "lib/oddr.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/oddr.v" 119 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679451610719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst " "Instantiated megafunction \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Parameter \"WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_HIGH OFF " "Parameter \"POWER_UP_HIGH\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OE_REG UNUSED " "Parameter \"OE_REG\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679451610719 ""}  } { { "lib/oddr.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/oddr.v" 119 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679451610719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_c6d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_c6d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_c6d " "Found entity 1: ddio_out_c6d" {  } { { "db/ddio_out_c6d.tdf" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_out_c6d.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679451610752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679451610752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_c6d fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst\|ddio_out_c6d:auto_generated " "Elaborating entity \"ddio_out_c6d\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst\|ddio_out_c6d:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679451610753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_mac_1g fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst " "Elaborating entity \"eth_mac_1g\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\"" {  } { { "lib/eth_mac_1g_rgmii.v" "eth_mac_1g_inst" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_rgmii.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679451610761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_gmii_rx fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\|axis_gmii_rx:axis_gmii_rx_inst " "Elaborating entity \"axis_gmii_rx\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\|axis_gmii_rx:axis_gmii_rx_inst\"" {  } { { "lib/eth_mac_1g.v" "axis_gmii_rx_inst" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679451610773 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 1 axis_gmii_rx.v(140) " "Verilog HDL assignment warning at axis_gmii_rx.v(140): truncated value with size 97 to match size of target (1)" {  } { { "lib/axis_gmii_rx.v" "" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_gmii_rx.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679451610773 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\|axis_gmii_rx:axis_gmii_rx_inst\|lfsr:eth_crc_8 " "Elaborating entity \"lfsr\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\|axis_gmii_rx:axis_gmii_rx_inst\|lfsr:eth_crc_8\"" {  } { { "lib/axis_gmii_rx.v" "eth_crc_8" { Text "C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_gmii_rx.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679451610793 ""}
