strict digraph "compose( ,  )" {
	node [label="\N"];
	"307:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fe515b209d0>",
		clk_sens=False,
		fillcolor=gold,
		label="307:AL",
		sens="['sys_clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'prescaler']"];
	"308:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fe515b20b10>",
		fillcolor=springgreen,
		label="308:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"307:AL" -> "308:IF"	 [cond="[]",
		lineno=None];
	"311:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe515b20d50>",
		fillcolor=firebrick,
		label="311:NS
prescaler <= prescaler + 4'b0001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe515b20d50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"308:IF" -> "311:NS"	 [cond="['rst']",
		label="!(rst)",
		lineno=308];
	"309:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe515b20b50>",
		fillcolor=firebrick,
		label="309:NS
prescaler <= 4'b0000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe515b20b50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"308:IF" -> "309:NS"	 [cond="['rst']",
		label=rst,
		lineno=308];
	"Leaf_307:AL"	 [def_var="['prescaler']",
		label="Leaf_307:AL"];
	"Leaf_307:AL" -> "307:AL";
	"317:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fe515b20e90>",
		def_var="['mmc_clk']",
		fillcolor=deepskyblue,
		label="317:AS
mmc_clk = (mode_transfer)? sys_clk : prescaler[3];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['mode_transfer', 'sys_clk', 'prescaler']"];
	"Leaf_307:AL" -> "317:AS";
	"311:NS" -> "Leaf_307:AL"	 [cond="[]",
		lineno=None];
	"309:NS" -> "Leaf_307:AL"	 [cond="[]",
		lineno=None];
}
