
//=======================================================
//  This code is generated by Terasic System Builder
//=======================================================

module HW_C5G(

	//////////// CLOCK //////////
	input 		          		CLOCK_125_p,
	input 		          		CLOCK_50_B5B,
	input 		          		CLOCK_50_B6A,
	input 		          		CLOCK_50_B7A,
	input 		          		CLOCK_50_B8A,

	//////////// LED //////////
	output		     [7:0]		LEDG,
	output		     [9:0]		LEDR,

	//////////// KEY //////////
	input 		          		CPU_RESET_n,
	input 		     [3:0]		KEY,

	//////////// SW //////////
	input 		     [9:0]		SW,

	//////////// SEG7 //////////
	output		     [6:0]		HEX0,
	output		     [6:0]		HEX1,
	output		     [6:0]		HEX2,
	output		     [6:0]		HEX3,

	//////////// HDMI-TX //////////
	output		          		HDMI_TX_CLK,
	output		    [23:0]		HDMI_TX_D,
	output		          		HDMI_TX_DE,
	output		          		HDMI_TX_HS,
	input 		          		HDMI_TX_INT,
	output		          		HDMI_TX_VS,

	//////////// I2C for Audio/HDMI-TX/Si5338/HSMC //////////
	output		          		I2C_SCL,
	inout 		          		I2C_SDA,

	//////////// SDCARD //////////
	output		          		SD_CLK,
	inout 		          		SD_CMD,
	inout 		     [3:0]		SD_DAT,

	//////////// SRAM //////////
	output		    [17:0]		SRAM_A,
	output		          		SRAM_CE_n,
	inout 		    [15:0]		SRAM_D,
	output		          		SRAM_LB_n,
	output		          		SRAM_OE_n,
	output		          		SRAM_UB_n,
	output		          		SRAM_WE_n,

	//////////// LPDDR2 //////////
	output		     [9:0]		DDR2LP_CA,
	output		          		DDR2LP_CK_n,
	output		          		DDR2LP_CK_p,
	output		     [1:0]		DDR2LP_CKE,
	output		     [1:0]		DDR2LP_CS_n,
	output		     [3:0]		DDR2LP_DM,
	inout 		    [31:0]		DDR2LP_DQ,
	inout 		     [3:0]		DDR2LP_DQS_n,
	inout 		     [3:0]		DDR2LP_DQS_p,
	input 		          		DDR2LP_OCT_RZQ
);



//=======================================================
//  REG/WIRE declarations
//=======================================================
wire lpddr2_local_init_done;
wire lpddr2_local_cal_success;
wire lpddr2_local_cal_fail;	

//=======================================================
//  Structural coding
//=======================================================

    HW_QSYS u0 (
		.clk_125_clk											(CLOCK_125_p),
		.clk_50_clk												(CLOCK_50_B7A),
		.reset_reset_n											(CPU_RESET_n),    
		
		.lpddr2_mem_ca											(DDR2LP_CA),    
		.lpddr2_mem_ck											(DDR2LP_CK_p),  
		.lpddr2_mem_ck_n										(DDR2LP_CK_n),  
		.lpddr2_mem_cke										(DDR2LP_CKE),
		.lpddr2_mem_cs_n										(DDR2LP_CS_n),  
		.lpddr2_mem_dm											(DDR2LP_DM),    
		.lpddr2_mem_dq											(DDR2LP_DQ),    
		.lpddr2_mem_dqs										(DDR2LP_DQS_p),
		.lpddr2_mem_dqs_n										(DDR2LP_DQS_n), 
		.lpddr2_oct_rzqin										(DDR2LP_OCT_RZQ),
		  
		.lpddr2_pll_ref_clk_clk								(CLOCK_50_B5B),
		.lpddr2_status_local_init_done					(lpddr2_local_init_done),   	
		.lpddr2_status_local_cal_success					(lpddr2_local_cal_success), 	
		.lpddr2_status_local_cal_fail						(lpddr2_local_cal_fail),    
        
		.key_export												(KEY),
		.ledr_export											(LEDR[7:0]),
		.ledg_export											(LEDG[7:0]),
		
		.sram_bridge_out_sram_tcm_data_out				(SRAM_D),                  
		.sram_bridge_out_sram_tcm_address_out			({SRAM_A,sram_addr_dummy}),
		.sram_bridge_out_sram_tcm_outputenable_n_out	(SRAM_OE_n),           
		.sram_bridge_out_sram_tcm_chipselect_n_out	(SRAM_CE_n),     
		.sram_bridge_out_sram_tcm_write_n_out      	(SRAM_WE_n),
		.sram_bridge_out_sram_tcm_byteenable_n_out	({SRAM_UB_n,SRAM_LB_n})
	  );

assign  LEDR[8] = lpddr2_local_init_done;
assign  LEDR[9] = lpddr2_local_cal_success;
//assign  LEDR[2] = lpddr2_local_cal_fail;

endmodule
