Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Jun 23 09:27:06 2025
| Host         : latitude running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                             Violations  
---------  ----------------  ------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                             19          
TIMING-18  Warning           Missing input or output delay                           8           
XDCC-1     Warning           Scoped Clock constraint overwritten with the same name  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: PM_CLKDIV_1K/clk_int_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: PM_CLKDIV_1M/clk_int_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.399        0.000                      0                 2610        0.091        0.000                      0                 2610        3.000        0.000                       0                  1111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_pad               {0.000 5.000}      10.000          100.000         
  clk_100_clk_wiz_0   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pad                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_100_clk_wiz_0         4.399        0.000                      0                 2610        0.091        0.000                      0                 2610        4.500        0.000                       0                  1107  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                                   
(none)             clk_100_clk_wiz_0                     
(none)                                clk_100_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pad
  To Clock:  clk_pad

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pad
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pad }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_wiz_0
  To Clock:  clk_100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.399ns  (required time - arrival time)
  Source:                 oled_req_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/user_screen_reg[3,6][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 0.801ns (15.977%)  route 4.212ns (84.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.630    -0.837    clk_100M
    SLICE_X60Y32         FDCE                                         r  oled_req_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDCE (Prop_fdce_C_Q)         0.478    -0.359 r  oled_req_addr_reg[6]/Q
                         net (fo=64, routed)          3.596     3.237    PM_OLED/PM_UserDisp/user_screen_reg[0,2][0]_0[4]
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.323     3.560 r  PM_OLED/PM_UserDisp/user_screen[3,6][6]_i_1/O
                         net (fo=7, routed)           0.617     4.177    PM_OLED/PM_UserDisp/user_screen[3,6]
    SLICE_X51Y33         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[3,6][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.448     8.497    PM_OLED/PM_UserDisp/clk_100
    SLICE_X51Y33         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[3,6][0]/C
                         clock pessimism              0.564     9.060    
                         clock uncertainty           -0.077     8.983    
    SLICE_X51Y33         FDCE (Setup_fdce_C_CE)      -0.407     8.576    PM_OLED/PM_UserDisp/user_screen_reg[3,6][0]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -4.177    
  -------------------------------------------------------------------
                         slack                                  4.399    

Slack (MET) :             4.399ns  (required time - arrival time)
  Source:                 oled_req_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/user_screen_reg[3,6][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 0.801ns (15.977%)  route 4.212ns (84.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.630    -0.837    clk_100M
    SLICE_X60Y32         FDCE                                         r  oled_req_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDCE (Prop_fdce_C_Q)         0.478    -0.359 r  oled_req_addr_reg[6]/Q
                         net (fo=64, routed)          3.596     3.237    PM_OLED/PM_UserDisp/user_screen_reg[0,2][0]_0[4]
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.323     3.560 r  PM_OLED/PM_UserDisp/user_screen[3,6][6]_i_1/O
                         net (fo=7, routed)           0.617     4.177    PM_OLED/PM_UserDisp/user_screen[3,6]
    SLICE_X51Y33         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[3,6][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.448     8.497    PM_OLED/PM_UserDisp/clk_100
    SLICE_X51Y33         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[3,6][1]/C
                         clock pessimism              0.564     9.060    
                         clock uncertainty           -0.077     8.983    
    SLICE_X51Y33         FDCE (Setup_fdce_C_CE)      -0.407     8.576    PM_OLED/PM_UserDisp/user_screen_reg[3,6][1]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -4.177    
  -------------------------------------------------------------------
                         slack                                  4.399    

Slack (MET) :             4.399ns  (required time - arrival time)
  Source:                 oled_req_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/user_screen_reg[3,6][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 0.801ns (15.977%)  route 4.212ns (84.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.630    -0.837    clk_100M
    SLICE_X60Y32         FDCE                                         r  oled_req_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDCE (Prop_fdce_C_Q)         0.478    -0.359 r  oled_req_addr_reg[6]/Q
                         net (fo=64, routed)          3.596     3.237    PM_OLED/PM_UserDisp/user_screen_reg[0,2][0]_0[4]
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.323     3.560 r  PM_OLED/PM_UserDisp/user_screen[3,6][6]_i_1/O
                         net (fo=7, routed)           0.617     4.177    PM_OLED/PM_UserDisp/user_screen[3,6]
    SLICE_X51Y33         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[3,6][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.448     8.497    PM_OLED/PM_UserDisp/clk_100
    SLICE_X51Y33         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[3,6][2]/C
                         clock pessimism              0.564     9.060    
                         clock uncertainty           -0.077     8.983    
    SLICE_X51Y33         FDCE (Setup_fdce_C_CE)      -0.407     8.576    PM_OLED/PM_UserDisp/user_screen_reg[3,6][2]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -4.177    
  -------------------------------------------------------------------
                         slack                                  4.399    

Slack (MET) :             4.399ns  (required time - arrival time)
  Source:                 oled_req_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/user_screen_reg[3,6][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 0.801ns (15.977%)  route 4.212ns (84.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.630    -0.837    clk_100M
    SLICE_X60Y32         FDCE                                         r  oled_req_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDCE (Prop_fdce_C_Q)         0.478    -0.359 r  oled_req_addr_reg[6]/Q
                         net (fo=64, routed)          3.596     3.237    PM_OLED/PM_UserDisp/user_screen_reg[0,2][0]_0[4]
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.323     3.560 r  PM_OLED/PM_UserDisp/user_screen[3,6][6]_i_1/O
                         net (fo=7, routed)           0.617     4.177    PM_OLED/PM_UserDisp/user_screen[3,6]
    SLICE_X51Y33         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[3,6][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.448     8.497    PM_OLED/PM_UserDisp/clk_100
    SLICE_X51Y33         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[3,6][3]/C
                         clock pessimism              0.564     9.060    
                         clock uncertainty           -0.077     8.983    
    SLICE_X51Y33         FDCE (Setup_fdce_C_CE)      -0.407     8.576    PM_OLED/PM_UserDisp/user_screen_reg[3,6][3]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -4.177    
  -------------------------------------------------------------------
                         slack                                  4.399    

Slack (MET) :             4.399ns  (required time - arrival time)
  Source:                 oled_req_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/user_screen_reg[3,6][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 0.801ns (15.977%)  route 4.212ns (84.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.630    -0.837    clk_100M
    SLICE_X60Y32         FDCE                                         r  oled_req_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDCE (Prop_fdce_C_Q)         0.478    -0.359 r  oled_req_addr_reg[6]/Q
                         net (fo=64, routed)          3.596     3.237    PM_OLED/PM_UserDisp/user_screen_reg[0,2][0]_0[4]
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.323     3.560 r  PM_OLED/PM_UserDisp/user_screen[3,6][6]_i_1/O
                         net (fo=7, routed)           0.617     4.177    PM_OLED/PM_UserDisp/user_screen[3,6]
    SLICE_X51Y33         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[3,6][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.448     8.497    PM_OLED/PM_UserDisp/clk_100
    SLICE_X51Y33         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[3,6][4]/C
                         clock pessimism              0.564     9.060    
                         clock uncertainty           -0.077     8.983    
    SLICE_X51Y33         FDCE (Setup_fdce_C_CE)      -0.407     8.576    PM_OLED/PM_UserDisp/user_screen_reg[3,6][4]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -4.177    
  -------------------------------------------------------------------
                         slack                                  4.399    

Slack (MET) :             4.399ns  (required time - arrival time)
  Source:                 oled_req_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/user_screen_reg[3,6][5]/CE
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 0.801ns (15.977%)  route 4.212ns (84.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.630    -0.837    clk_100M
    SLICE_X60Y32         FDCE                                         r  oled_req_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDCE (Prop_fdce_C_Q)         0.478    -0.359 r  oled_req_addr_reg[6]/Q
                         net (fo=64, routed)          3.596     3.237    PM_OLED/PM_UserDisp/user_screen_reg[0,2][0]_0[4]
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.323     3.560 r  PM_OLED/PM_UserDisp/user_screen[3,6][6]_i_1/O
                         net (fo=7, routed)           0.617     4.177    PM_OLED/PM_UserDisp/user_screen[3,6]
    SLICE_X51Y33         FDPE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[3,6][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.448     8.497    PM_OLED/PM_UserDisp/clk_100
    SLICE_X51Y33         FDPE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[3,6][5]/C
                         clock pessimism              0.564     9.060    
                         clock uncertainty           -0.077     8.983    
    SLICE_X51Y33         FDPE (Setup_fdpe_C_CE)      -0.407     8.576    PM_OLED/PM_UserDisp/user_screen_reg[3,6][5]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -4.177    
  -------------------------------------------------------------------
                         slack                                  4.399    

Slack (MET) :             4.399ns  (required time - arrival time)
  Source:                 oled_req_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/user_screen_reg[3,6][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 0.801ns (15.977%)  route 4.212ns (84.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.630    -0.837    clk_100M
    SLICE_X60Y32         FDCE                                         r  oled_req_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDCE (Prop_fdce_C_Q)         0.478    -0.359 r  oled_req_addr_reg[6]/Q
                         net (fo=64, routed)          3.596     3.237    PM_OLED/PM_UserDisp/user_screen_reg[0,2][0]_0[4]
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.323     3.560 r  PM_OLED/PM_UserDisp/user_screen[3,6][6]_i_1/O
                         net (fo=7, routed)           0.617     4.177    PM_OLED/PM_UserDisp/user_screen[3,6]
    SLICE_X51Y33         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[3,6][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.448     8.497    PM_OLED/PM_UserDisp/clk_100
    SLICE_X51Y33         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[3,6][6]/C
                         clock pessimism              0.564     9.060    
                         clock uncertainty           -0.077     8.983    
    SLICE_X51Y33         FDCE (Setup_fdce_C_CE)      -0.407     8.576    PM_OLED/PM_UserDisp/user_screen_reg[3,6][6]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -4.177    
  -------------------------------------------------------------------
                         slack                                  4.399    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 oled_req_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/user_screen_reg[2,11][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 0.799ns (16.063%)  route 4.175ns (83.937%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.630    -0.837    clk_100M
    SLICE_X60Y32         FDCE                                         r  oled_req_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDCE (Prop_fdce_C_Q)         0.478    -0.359 f  oled_req_addr_reg[6]/Q
                         net (fo=64, routed)          3.560     3.201    PM_OLED/PM_UserDisp/user_screen_reg[0,2][0]_0[4]
    SLICE_X53Y26         LUT5 (Prop_lut5_I3_O)        0.321     3.522 r  PM_OLED/PM_UserDisp/user_screen[2,11][6]_i_1/O
                         net (fo=7, routed)           0.616     4.138    PM_OLED/PM_UserDisp/user_screen[2,11]
    SLICE_X53Y26         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[2,11][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.440     8.489    PM_OLED/PM_UserDisp/clk_100
    SLICE_X53Y26         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[2,11][0]/C
                         clock pessimism              0.564     9.052    
                         clock uncertainty           -0.077     8.975    
    SLICE_X53Y26         FDCE (Setup_fdce_C_CE)      -0.407     8.568    PM_OLED/PM_UserDisp/user_screen_reg[2,11][0]
  -------------------------------------------------------------------
                         required time                          8.568    
                         arrival time                          -4.138    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 oled_req_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/user_screen_reg[2,11][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 0.799ns (16.063%)  route 4.175ns (83.937%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.630    -0.837    clk_100M
    SLICE_X60Y32         FDCE                                         r  oled_req_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDCE (Prop_fdce_C_Q)         0.478    -0.359 f  oled_req_addr_reg[6]/Q
                         net (fo=64, routed)          3.560     3.201    PM_OLED/PM_UserDisp/user_screen_reg[0,2][0]_0[4]
    SLICE_X53Y26         LUT5 (Prop_lut5_I3_O)        0.321     3.522 r  PM_OLED/PM_UserDisp/user_screen[2,11][6]_i_1/O
                         net (fo=7, routed)           0.616     4.138    PM_OLED/PM_UserDisp/user_screen[2,11]
    SLICE_X53Y26         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[2,11][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.440     8.489    PM_OLED/PM_UserDisp/clk_100
    SLICE_X53Y26         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[2,11][1]/C
                         clock pessimism              0.564     9.052    
                         clock uncertainty           -0.077     8.975    
    SLICE_X53Y26         FDCE (Setup_fdce_C_CE)      -0.407     8.568    PM_OLED/PM_UserDisp/user_screen_reg[2,11][1]
  -------------------------------------------------------------------
                         required time                          8.568    
                         arrival time                          -4.138    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 oled_req_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/user_screen_reg[2,11][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 0.799ns (16.063%)  route 4.175ns (83.937%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.630    -0.837    clk_100M
    SLICE_X60Y32         FDCE                                         r  oled_req_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDCE (Prop_fdce_C_Q)         0.478    -0.359 f  oled_req_addr_reg[6]/Q
                         net (fo=64, routed)          3.560     3.201    PM_OLED/PM_UserDisp/user_screen_reg[0,2][0]_0[4]
    SLICE_X53Y26         LUT5 (Prop_lut5_I3_O)        0.321     3.522 r  PM_OLED/PM_UserDisp/user_screen[2,11][6]_i_1/O
                         net (fo=7, routed)           0.616     4.138    PM_OLED/PM_UserDisp/user_screen[2,11]
    SLICE_X53Y26         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[2,11][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.440     8.489    PM_OLED/PM_UserDisp/clk_100
    SLICE_X53Y26         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[2,11][2]/C
                         clock pessimism              0.564     9.052    
                         clock uncertainty           -0.077     8.975    
    SLICE_X53Y26         FDCE (Setup_fdce_C_CE)      -0.407     8.568    PM_OLED/PM_UserDisp/user_screen_reg[2,11][2]
  -------------------------------------------------------------------
                         required time                          8.568    
                         arrival time                          -4.138    
  -------------------------------------------------------------------
                         slack                                  4.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 PM_OLED/PM_UserDisp/temp_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.828%)  route 0.213ns (60.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.564    -0.583    PM_OLED/PM_UserDisp/clk_100
    SLICE_X51Y35         FDRE                                         r  PM_OLED/PM_UserDisp/temp_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  PM_OLED/PM_UserDisp/temp_addr_reg[4]/Q
                         net (fo=1, routed)           0.213    -0.229    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.878    -0.777    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.274    -0.503    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.320    <hidden>
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 PM_OLED/PM_UserDisp/temp_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.554%)  route 0.207ns (59.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.564    -0.583    PM_OLED/PM_UserDisp/clk_100
    SLICE_X48Y36         FDRE                                         r  PM_OLED/PM_UserDisp/temp_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  PM_OLED/PM_UserDisp/temp_addr_reg[0]/Q
                         net (fo=1, routed)           0.207    -0.236    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.878    -0.777    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.254    -0.523    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.340    <hidden>
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 PM_OLED/PM_UserDisp/user_screen_reg[0,11][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/current_screen_reg[0,11][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.560    -0.587    PM_OLED/PM_UserDisp/clk_100
    SLICE_X57Y28         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[0,11][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  PM_OLED/PM_UserDisp/user_screen_reg[0,11][2]/Q
                         net (fo=1, routed)           0.054    -0.392    PM_OLED/PM_UserDisp/user_screen_reg[0,11][2]
    SLICE_X56Y28         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[0,11][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.827    -0.828    PM_OLED/PM_UserDisp/clk_100
    SLICE_X56Y28         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[0,11][2]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X56Y28         FDRE (Hold_fdre_C_D)         0.076    -0.498    PM_OLED/PM_UserDisp/current_screen_reg[0,11][2]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 PM_OLED/PM_UserDisp/temp_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.921%)  route 0.212ns (60.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.564    -0.583    PM_OLED/PM_UserDisp/clk_100
    SLICE_X48Y36         FDRE                                         r  PM_OLED/PM_UserDisp/temp_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  PM_OLED/PM_UserDisp/temp_addr_reg[1]/Q
                         net (fo=1, routed)           0.212    -0.230    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.878    -0.777    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.254    -0.523    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.340    <hidden>
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 PM_OLED/PM_UserDisp/temp_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.759%)  route 0.214ns (60.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.564    -0.583    PM_OLED/PM_UserDisp/clk_100
    SLICE_X48Y36         FDRE                                         r  PM_OLED/PM_UserDisp/temp_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  PM_OLED/PM_UserDisp/temp_addr_reg[2]/Q
                         net (fo=1, routed)           0.214    -0.229    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.878    -0.777    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.254    -0.523    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.340    <hidden>
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 PM_OLED/PM_UserDisp/temp_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.004%)  route 0.240ns (62.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.564    -0.583    PM_OLED/PM_UserDisp/clk_100
    SLICE_X51Y35         FDRE                                         r  PM_OLED/PM_UserDisp/temp_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  PM_OLED/PM_UserDisp/temp_addr_reg[3]/Q
                         net (fo=1, routed)           0.240    -0.202    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.878    -0.777    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.274    -0.503    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.320    <hidden>
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 PM_OLED/PM_UserDisp/temp_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.522%)  route 0.213ns (62.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.564    -0.583    PM_OLED/PM_UserDisp/clk_100
    SLICE_X51Y35         FDRE                                         r  PM_OLED/PM_UserDisp/temp_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.128    -0.455 r  PM_OLED/PM_UserDisp/temp_addr_reg[9]/Q
                         net (fo=1, routed)           0.213    -0.242    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.878    -0.777    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.274    -0.503    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130    -0.373    <hidden>
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 PM_OLED/PM_UserDisp/after_char_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/after_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.564    -0.583    PM_OLED/PM_UserDisp/clk_100
    SLICE_X53Y36         FDRE                                         r  PM_OLED/PM_UserDisp/after_char_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  PM_OLED/PM_UserDisp/after_char_state_reg[1]/Q
                         net (fo=2, routed)           0.087    -0.355    PM_OLED/PM_UserDisp/after_char_state_reg_n_0_[1]
    SLICE_X52Y36         LUT5 (Prop_lut5_I1_O)        0.048    -0.307 r  PM_OLED/PM_UserDisp/after_state[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    PM_OLED/PM_UserDisp/after_state[3]
    SLICE_X52Y36         FDRE                                         r  PM_OLED/PM_UserDisp/after_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.834    -0.821    PM_OLED/PM_UserDisp/clk_100
    SLICE_X52Y36         FDRE                                         r  PM_OLED/PM_UserDisp/after_state_reg[3]/C
                         clock pessimism              0.251    -0.570    
    SLICE_X52Y36         FDRE (Hold_fdre_C_D)         0.131    -0.439    PM_OLED/PM_UserDisp/after_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 PM_OLED/PM_UserDisp/temp_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.257%)  route 0.216ns (62.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.564    -0.583    PM_OLED/PM_UserDisp/clk_100
    SLICE_X51Y35         FDRE                                         r  PM_OLED/PM_UserDisp/temp_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.128    -0.455 r  PM_OLED/PM_UserDisp/temp_addr_reg[7]/Q
                         net (fo=1, routed)           0.216    -0.240    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.878    -0.777    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.274    -0.503    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.129    -0.374    <hidden>
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 PM_OLED/PM_UserDisp/after_char_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/after_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.564    -0.583    PM_OLED/PM_UserDisp/clk_100
    SLICE_X53Y36         FDRE                                         r  PM_OLED/PM_UserDisp/after_char_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  PM_OLED/PM_UserDisp/after_char_state_reg[1]/Q
                         net (fo=2, routed)           0.087    -0.355    PM_OLED/PM_UserDisp/after_char_state_reg_n_0_[1]
    SLICE_X52Y36         LUT4 (Prop_lut4_I1_O)        0.045    -0.310 r  PM_OLED/PM_UserDisp/after_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    PM_OLED/PM_UserDisp/after_state[1]
    SLICE_X52Y36         FDRE                                         r  PM_OLED/PM_UserDisp/after_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.834    -0.821    PM_OLED/PM_UserDisp/clk_100
    SLICE_X52Y36         FDRE                                         r  PM_OLED/PM_UserDisp/after_state_reg[1]/C
                         clock pessimism              0.251    -0.570    
    SLICE_X52Y36         FDRE (Hold_fdre_C_D)         0.120    -0.450    PM_OLED/PM_UserDisp/after_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PM_PLL/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14     <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14     <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   PM_PLL/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X65Y35     FSM_sequential_state_oled_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X65Y33     FSM_sequential_state_oled_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X65Y35     oled_count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X63Y35     oled_count_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X63Y35     oled_count_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X63Y36     oled_count_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y35     FSM_sequential_state_oled_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y35     FSM_sequential_state_oled_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y33     FSM_sequential_state_oled_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y33     FSM_sequential_state_oled_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y35     oled_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y35     oled_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y35     oled_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y35     oled_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y35     oled_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y35     oled_count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y35     FSM_sequential_state_oled_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y35     FSM_sequential_state_oled_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y33     FSM_sequential_state_oled_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y33     FSM_sequential_state_oled_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y35     oled_count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y35     oled_count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y35     oled_count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y35     oled_count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y35     oled_count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y35     oled_count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PM_PLL/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   PM_PLL/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PM_CLKDIV_1/clk_int_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.143ns  (logic 4.436ns (43.734%)  route 5.707ns (56.266%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDCE                         0.000     0.000 r  PM_CLKDIV_1/clk_int_reg/C
    SLICE_X61Y51         FDCE (Prop_fdce_C_Q)         0.594     0.594 f  PM_CLKDIV_1/clk_int_reg/Q
                         net (fo=4, routed)           0.847     1.441    PM_CLKDIV_1/led_OBUF[0]
    SLICE_X61Y51         LUT1 (Prop_lut1_I0_O)        0.296     1.737 r  PM_CLKDIV_1/led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           4.860     6.597    led_OBUF[1]
    T9                   OBUF (Prop_obuf_I_O)         3.546    10.143 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.143    led[2]
    T9                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PM_CLKDIV_1/clk_int_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.997ns  (logic 4.305ns (47.855%)  route 4.691ns (52.145%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDCE                         0.000     0.000 r  PM_CLKDIV_1/clk_int_reg/C
    SLICE_X61Y51         FDCE (Prop_fdce_C_Q)         0.594     0.594 r  PM_CLKDIV_1/clk_int_reg/Q
                         net (fo=4, routed)           4.691     5.285    led_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.711     8.997 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.997    led[3]
    T10                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PM_CLKDIV_1/clk_int_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.077ns  (logic 4.397ns (62.134%)  route 2.680ns (37.866%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDCE                         0.000     0.000 r  PM_CLKDIV_1/clk_int_reg/C
    SLICE_X61Y51         FDCE (Prop_fdce_C_Q)         0.594     0.594 f  PM_CLKDIV_1/clk_int_reg/Q
                         net (fo=4, routed)           0.847     1.441    PM_CLKDIV_1/led_OBUF[0]
    SLICE_X61Y51         LUT1 (Prop_lut1_I0_O)        0.296     1.737 r  PM_CLKDIV_1/led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.833     3.570    led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.507     7.077 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.077    led[1]
    J5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PM_CLKDIV_1/clk_int_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.133ns  (logic 4.291ns (69.973%)  route 1.842ns (30.027%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDCE                         0.000     0.000 r  PM_CLKDIV_1/clk_int_reg/C
    SLICE_X61Y51         FDCE (Prop_fdce_C_Q)         0.594     0.594 r  PM_CLKDIV_1/clk_int_reg/Q
                         net (fo=4, routed)           1.842     2.436    led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.697     6.133 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.133    led[0]
    H5                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            PM_CLKDIV_1K/COUNT_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.806ns  (logic 1.638ns (34.072%)  route 3.169ns (65.928%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.190     3.704    PM_OLED/PM_UserDisp/PM_SPI_COMP/rst_n_IBUF
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.828 f  PM_OLED/PM_UserDisp/PM_SPI_COMP/FSM_sequential_current_state[2]_i_1/O
                         net (fo=542, routed)         0.978     4.806    PM_CLKDIV_1K/nrst_n
    SLICE_X60Y53         FDPE                                         f  PM_CLKDIV_1K/COUNT_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            PM_CLKDIV_1K/COUNT_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.806ns  (logic 1.638ns (34.072%)  route 3.169ns (65.928%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.190     3.704    PM_OLED/PM_UserDisp/PM_SPI_COMP/rst_n_IBUF
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.828 f  PM_OLED/PM_UserDisp/PM_SPI_COMP/FSM_sequential_current_state[2]_i_1/O
                         net (fo=542, routed)         0.978     4.806    PM_CLKDIV_1K/nrst_n
    SLICE_X60Y53         FDPE                                         f  PM_CLKDIV_1K/COUNT_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            PM_CLKDIV_1K/COUNT_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.806ns  (logic 1.638ns (34.072%)  route 3.169ns (65.928%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.190     3.704    PM_OLED/PM_UserDisp/PM_SPI_COMP/rst_n_IBUF
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.828 f  PM_OLED/PM_UserDisp/PM_SPI_COMP/FSM_sequential_current_state[2]_i_1/O
                         net (fo=542, routed)         0.978     4.806    PM_CLKDIV_1K/nrst_n
    SLICE_X61Y53         FDCE                                         f  PM_CLKDIV_1K/COUNT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            PM_CLKDIV_1K/COUNT_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.806ns  (logic 1.638ns (34.072%)  route 3.169ns (65.928%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.190     3.704    PM_OLED/PM_UserDisp/PM_SPI_COMP/rst_n_IBUF
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.828 f  PM_OLED/PM_UserDisp/PM_SPI_COMP/FSM_sequential_current_state[2]_i_1/O
                         net (fo=542, routed)         0.978     4.806    PM_CLKDIV_1K/nrst_n
    SLICE_X60Y53         FDCE                                         f  PM_CLKDIV_1K/COUNT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            PM_CLKDIV_1K/COUNT_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.806ns  (logic 1.638ns (34.072%)  route 3.169ns (65.928%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.190     3.704    PM_OLED/PM_UserDisp/PM_SPI_COMP/rst_n_IBUF
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.828 f  PM_OLED/PM_UserDisp/PM_SPI_COMP/FSM_sequential_current_state[2]_i_1/O
                         net (fo=542, routed)         0.978     4.806    PM_CLKDIV_1K/nrst_n
    SLICE_X61Y53         FDCE                                         f  PM_CLKDIV_1K/COUNT_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            PM_CLKDIV_1K/COUNT_reg[5]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.806ns  (logic 1.638ns (34.072%)  route 3.169ns (65.928%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.190     3.704    PM_OLED/PM_UserDisp/PM_SPI_COMP/rst_n_IBUF
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.828 f  PM_OLED/PM_UserDisp/PM_SPI_COMP/FSM_sequential_current_state[2]_i_1/O
                         net (fo=542, routed)         0.978     4.806    PM_CLKDIV_1K/nrst_n
    SLICE_X60Y53         FDPE                                         f  PM_CLKDIV_1K/COUNT_reg[5]/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PM_CLKDIV_1K/COUNT_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PM_CLKDIV_1K/COUNT_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.239ns (69.834%)  route 0.103ns (30.166%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE                         0.000     0.000 r  PM_CLKDIV_1K/COUNT_reg[4]/C
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  PM_CLKDIV_1K/COUNT_reg[4]/Q
                         net (fo=6, routed)           0.103     0.297    PM_CLKDIV_1K/COUNT_reg_n_0_[4]
    SLICE_X60Y53         LUT6 (Prop_lut6_I1_O)        0.045     0.342 r  PM_CLKDIV_1K/COUNT[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.342    PM_CLKDIV_1K/COUNT[5]
    SLICE_X60Y53         FDPE                                         r  PM_CLKDIV_1K/COUNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PM_CLKDIV_1/COUNT_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            PM_CLKDIV_1/COUNT_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.281ns (77.061%)  route 0.084ns (22.939%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDPE                         0.000     0.000 r  PM_CLKDIV_1/COUNT_reg[8]/C
    SLICE_X61Y51         FDPE (Prop_fdpe_C_Q)         0.182     0.182 r  PM_CLKDIV_1/COUNT_reg[8]/Q
                         net (fo=3, routed)           0.084     0.266    PM_CLKDIV_1/COUNT_reg_n_0_[8]
    SLICE_X61Y51         LUT6 (Prop_lut6_I1_O)        0.099     0.365 r  PM_CLKDIV_1/COUNT[9]_i_1/O
                         net (fo=1, routed)           0.000     0.365    PM_CLKDIV_1/COUNT[9]
    SLICE_X61Y51         FDPE                                         r  PM_CLKDIV_1/COUNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PM_CLKDIV_1/COUNT_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            PM_CLKDIV_1/COUNT_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.300ns (74.377%)  route 0.103ns (25.623%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDPE                         0.000     0.000 r  PM_CLKDIV_1/COUNT_reg[2]/C
    SLICE_X60Y52         FDPE (Prop_fdpe_C_Q)         0.202     0.202 r  PM_CLKDIV_1/COUNT_reg[2]/Q
                         net (fo=5, routed)           0.103     0.305    PM_CLKDIV_1/COUNT_reg_n_0_[2]
    SLICE_X60Y52         LUT6 (Prop_lut6_I3_O)        0.098     0.403 r  PM_CLKDIV_1/COUNT[4]_i_1__1/O
                         net (fo=1, routed)           0.000     0.403    PM_CLKDIV_1/COUNT[4]
    SLICE_X60Y52         FDCE                                         r  PM_CLKDIV_1/COUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PM_CLKDIV_1/COUNT_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            PM_CLKDIV_1/COUNT_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.237ns (56.924%)  route 0.179ns (43.076%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDPE                         0.000     0.000 r  PM_CLKDIV_1/COUNT_reg[7]/C
    SLICE_X61Y51         FDPE (Prop_fdpe_C_Q)         0.195     0.195 r  PM_CLKDIV_1/COUNT_reg[7]/Q
                         net (fo=4, routed)           0.179     0.374    PM_CLKDIV_1/COUNT_reg_n_0_[7]
    SLICE_X61Y51         LUT5 (Prop_lut5_I1_O)        0.042     0.416 r  PM_CLKDIV_1/COUNT[8]_i_1/O
                         net (fo=1, routed)           0.000     0.416    PM_CLKDIV_1/COUNT[8]
    SLICE_X61Y51         FDPE                                         r  PM_CLKDIV_1/COUNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PM_CLKDIV_1K/COUNT_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PM_CLKDIV_1K/COUNT_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.239ns (56.998%)  route 0.180ns (43.002%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE                         0.000     0.000 r  PM_CLKDIV_1K/COUNT_reg[2]/C
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  PM_CLKDIV_1K/COUNT_reg[2]/Q
                         net (fo=4, routed)           0.180     0.374    PM_CLKDIV_1K/COUNT_reg_n_0_[2]
    SLICE_X61Y53         LUT6 (Prop_lut6_I2_O)        0.045     0.419 r  PM_CLKDIV_1K/COUNT[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.419    PM_CLKDIV_1K/COUNT[2]
    SLICE_X61Y53         FDCE                                         r  PM_CLKDIV_1K/COUNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PM_CLKDIV_1K/COUNT_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            PM_CLKDIV_1K/COUNT_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.262ns (62.483%)  route 0.157ns (37.517%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDPE                         0.000     0.000 r  PM_CLKDIV_1K/COUNT_reg[5]/C
    SLICE_X60Y53         FDPE (Prop_fdpe_C_Q)         0.217     0.217 r  PM_CLKDIV_1K/COUNT_reg[5]/Q
                         net (fo=5, routed)           0.157     0.374    PM_CLKDIV_1K/COUNT_reg_n_0_[5]
    SLICE_X61Y53         LUT4 (Prop_lut4_I2_O)        0.045     0.419 r  PM_CLKDIV_1K/COUNT[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.419    PM_CLKDIV_1K/COUNT[4]
    SLICE_X61Y53         FDCE                                         r  PM_CLKDIV_1K/COUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PM_CLKDIV_1K/COUNT_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            PM_CLKDIV_1K/COUNT_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.262ns (62.483%)  route 0.157ns (37.517%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDPE                         0.000     0.000 r  PM_CLKDIV_1K/COUNT_reg[5]/C
    SLICE_X60Y53         FDPE (Prop_fdpe_C_Q)         0.217     0.217 r  PM_CLKDIV_1K/COUNT_reg[5]/Q
                         net (fo=5, routed)           0.157     0.374    PM_CLKDIV_1K/COUNT_reg_n_0_[5]
    SLICE_X61Y53         LUT4 (Prop_lut4_I1_O)        0.045     0.419 r  PM_CLKDIV_1K/COUNT[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.419    PM_CLKDIV_1K/COUNT[6]
    SLICE_X61Y53         FDPE                                         r  PM_CLKDIV_1K/COUNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PM_CLKDIV_1/COUNT_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            PM_CLKDIV_1/COUNT_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.240ns (57.232%)  route 0.179ns (42.768%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDPE                         0.000     0.000 r  PM_CLKDIV_1/COUNT_reg[7]/C
    SLICE_X61Y51         FDPE (Prop_fdpe_C_Q)         0.195     0.195 r  PM_CLKDIV_1/COUNT_reg[7]/Q
                         net (fo=4, routed)           0.179     0.374    PM_CLKDIV_1/COUNT_reg_n_0_[7]
    SLICE_X61Y51         LUT4 (Prop_lut4_I3_O)        0.045     0.419 r  PM_CLKDIV_1/COUNT[7]_i_1/O
                         net (fo=1, routed)           0.000     0.419    PM_CLKDIV_1/COUNT[7]
    SLICE_X61Y51         FDPE                                         r  PM_CLKDIV_1/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PM_CLKDIV_1K/COUNT_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            PM_CLKDIV_1K/clk_int_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.263ns (62.573%)  route 0.157ns (37.427%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDPE                         0.000     0.000 r  PM_CLKDIV_1K/COUNT_reg[5]/C
    SLICE_X60Y53         FDPE (Prop_fdpe_C_Q)         0.217     0.217 r  PM_CLKDIV_1K/COUNT_reg[5]/Q
                         net (fo=5, routed)           0.157     0.374    PM_CLKDIV_1K/COUNT_reg_n_0_[5]
    SLICE_X61Y53         LUT5 (Prop_lut5_I1_O)        0.046     0.420 r  PM_CLKDIV_1K/clk_int_i_1__0/O
                         net (fo=1, routed)           0.000     0.420    PM_CLKDIV_1K/clk_int_i_1__0_n_0
    SLICE_X61Y53         FDCE                                         r  PM_CLKDIV_1K/clk_int_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PM_CLKDIV_1/COUNT_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            PM_CLKDIV_1/COUNT_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.261ns (59.830%)  route 0.175ns (40.170%))
  Logic Levels:           2  (FDPE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         FDPE                         0.000     0.000 r  PM_CLKDIV_1/COUNT_reg[0]/C
    SLICE_X60Y51         FDPE (Prop_fdpe_C_Q)         0.218     0.218 r  PM_CLKDIV_1/COUNT_reg[0]/Q
                         net (fo=7, routed)           0.175     0.393    PM_CLKDIV_1/COUNT_reg_n_0_[0]
    SLICE_X60Y51         LUT2 (Prop_lut2_I1_O)        0.043     0.436 r  PM_CLKDIV_1/COUNT[1]_i_1/O
                         net (fo=1, routed)           0.000     0.436    PM_CLKDIV_1/COUNT[1]
    SLICE_X60Y51         FDPE                                         r  PM_CLKDIV_1/COUNT_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100_clk_wiz_0
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PM_OLED/PM_Init/SPI_COMP/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.566ns  (logic 4.250ns (44.429%)  route 5.316ns (55.571%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.639    -0.828    PM_OLED/PM_Init/SPI_COMP/clk_100
    SLICE_X58Y46         FDRE                                         r  PM_OLED/PM_Init/SPI_COMP/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  PM_OLED/PM_Init/SPI_COMP/FSM_sequential_current_state_reg[2]/Q
                         net (fo=9, routed)           0.842     0.471    PM_OLED/PM_Init/SPI_COMP/current_state[2]
    SLICE_X58Y45         LUT3 (Prop_lut3_I2_O)        0.124     0.595 r  PM_OLED/PM_Init/SPI_COMP/shift_counter[3]_i_1__0/O
                         net (fo=6, routed)           1.350     1.945    PM_OLED/PM_Init/SPI_COMP/shift_counter[3]_i_1__0_n_0
    SLICE_X55Y45         LUT5 (Prop_lut5_I0_O)        0.124     2.069 r  PM_OLED/PM_Init/SPI_COMP/pmod_cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.124     5.193    pmod_cs_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.546     8.739 r  pmod_cs_OBUF_inst/O
                         net (fo=0)                   0.000     8.739    pmod_cs
    D4                                                                r  pmod_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PM_OLED/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.836ns  (logic 4.437ns (50.221%)  route 4.398ns (49.779%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.571    -0.896    PM_OLED/clk_100
    SLICE_X54Y40         FDRE                                         r  PM_OLED/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.378 r  PM_OLED/FSM_onehot_current_state_reg[1]/Q
                         net (fo=8, routed)           1.429     1.051    PM_OLED/PM_Init/SPI_COMP/Q[0]
    SLICE_X56Y45         LUT3 (Prop_lut3_I1_O)        0.152     1.203 r  PM_OLED/PM_Init/SPI_COMP/pmod_mosi_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.970     4.173    pmod_mosi_OBUF
    D3                   OBUF (Prop_obuf_I_O)         3.767     7.940 r  pmod_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     7.940    pmod_mosi
    D3                                                                r  pmod_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PM_OLED/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.371ns  (logic 4.182ns (49.960%)  route 4.189ns (50.040%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.571    -0.896    PM_OLED/clk_100
    SLICE_X54Y40         FDRE                                         r  PM_OLED/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.378 r  PM_OLED/FSM_onehot_current_state_reg[1]/Q
                         net (fo=8, routed)           1.429     1.051    PM_OLED/PM_Init/SPI_COMP/Q[0]
    SLICE_X56Y45         LUT3 (Prop_lut3_I1_O)        0.124     1.175 r  PM_OLED/PM_Init/SPI_COMP/pmod_sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.760     3.935    pmod_sclk_OBUF
    F3                   OBUF (Prop_obuf_I_O)         3.540     7.475 r  pmod_sclk_OBUF_inst/O
                         net (fo=0)                   0.000     7.475    pmod_sclk
    F3                                                                r  pmod_sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PM_OLED/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_dc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.168ns  (logic 4.198ns (51.397%)  route 3.970ns (48.603%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.571    -0.896    PM_OLED/clk_100
    SLICE_X54Y40         FDRE                                         r  PM_OLED/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.378 f  PM_OLED/FSM_onehot_current_state_reg[1]/Q
                         net (fo=8, routed)           1.297     0.919    PM_OLED/PM_UserDisp/current_state_reg[0]_0[0]
    SLICE_X56Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.043 r  PM_OLED/PM_UserDisp/pmod_dc_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.673     3.716    pmod_dc_OBUF
    E2                   OBUF (Prop_obuf_I_O)         3.556     7.272 r  pmod_dc_OBUF_inst/O
                         net (fo=0)                   0.000     7.272    pmod_dc
    E2                                                                r  pmod_dc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PM_OLED/PM_Init/temp_vdd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_vdd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.513ns  (logic 4.071ns (62.504%)  route 2.442ns (37.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.640    -0.827    PM_OLED/PM_Init/clk_100
    SLICE_X60Y48         FDRE                                         r  PM_OLED/PM_Init/temp_vdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  PM_OLED/PM_Init/temp_vdd_reg/Q
                         net (fo=1, routed)           2.442     2.133    pmod_vdd_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.553     5.686 r  pmod_vdd_OBUF_inst/O
                         net (fo=0)                   0.000     5.686    pmod_vdd
    G2                                                                r  pmod_vdd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PM_OLED/PM_Init/temp_res_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_res
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.495ns  (logic 4.011ns (61.752%)  route 2.484ns (38.248%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.640    -0.827    PM_OLED/PM_Init/clk_100
    SLICE_X59Y47         FDRE                                         r  PM_OLED/PM_Init/temp_res_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  PM_OLED/PM_Init/temp_res_reg/Q
                         net (fo=1, routed)           2.484     2.113    pmod_res_OBUF
    D2                   OBUF (Prop_obuf_I_O)         3.555     5.668 r  pmod_res_OBUF_inst/O
                         net (fo=0)                   0.000     5.668    pmod_res
    D2                                                                r  pmod_res (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PM_OLED/PM_Init/temp_vbat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_vbat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.323ns  (logic 4.006ns (63.358%)  route 2.317ns (36.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.641    -0.826    PM_OLED/PM_Init/clk_100
    SLICE_X63Y48         FDRE                                         r  PM_OLED/PM_Init/temp_vbat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  PM_OLED/PM_Init/temp_vbat_reg/Q
                         net (fo=1, routed)           2.317     1.947    pmod_vbat_OBUF
    H2                   OBUF (Prop_obuf_I_O)         3.550     5.497 r  pmod_vbat_OBUF_inst/O
                         net (fo=0)                   0.000     5.497    pmod_vbat
    H2                                                                r  pmod_vbat (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PM_OLED/PM_Init/temp_vbat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_vbat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.011ns  (logic 1.392ns (69.220%)  route 0.619ns (30.780%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.598    -0.549    PM_OLED/PM_Init/clk_100
    SLICE_X63Y48         FDRE                                         r  PM_OLED/PM_Init/temp_vbat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  PM_OLED/PM_Init/temp_vbat_reg/Q
                         net (fo=1, routed)           0.619     0.211    pmod_vbat_OBUF
    H2                   OBUF (Prop_obuf_I_O)         1.251     1.461 r  pmod_vbat_OBUF_inst/O
                         net (fo=0)                   0.000     1.461    pmod_vbat
    H2                                                                r  pmod_vbat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PM_OLED/PM_Init/temp_res_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_res
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.075ns  (logic 1.396ns (67.279%)  route 0.679ns (32.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.597    -0.550    PM_OLED/PM_Init/clk_100
    SLICE_X59Y47         FDRE                                         r  PM_OLED/PM_Init/temp_res_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  PM_OLED/PM_Init/temp_res_reg/Q
                         net (fo=1, routed)           0.679     0.270    pmod_res_OBUF
    D2                   OBUF (Prop_obuf_I_O)         1.255     1.525 r  pmod_res_OBUF_inst/O
                         net (fo=0)                   0.000     1.525    pmod_res
    D2                                                                r  pmod_res (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PM_OLED/PM_Init/temp_vdd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_vdd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.081ns  (logic 1.417ns (68.099%)  route 0.664ns (31.901%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.597    -0.550    PM_OLED/PM_Init/clk_100
    SLICE_X60Y48         FDRE                                         r  PM_OLED/PM_Init/temp_vdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  PM_OLED/PM_Init/temp_vdd_reg/Q
                         net (fo=1, routed)           0.664     0.278    pmod_vdd_OBUF
    G2                   OBUF (Prop_obuf_I_O)         1.253     1.531 r  pmod_vdd_OBUF_inst/O
                         net (fo=0)                   0.000     1.531    pmod_vdd
    G2                                                                r  pmod_vdd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PM_OLED/PM_UserDisp/temp_dc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_dc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.514ns  (logic 1.466ns (58.303%)  route 1.048ns (41.697%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.566    -0.581    PM_OLED/PM_UserDisp/clk_100
    SLICE_X54Y39         FDRE                                         r  PM_OLED/PM_UserDisp/temp_dc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  PM_OLED/PM_UserDisp/temp_dc_reg/Q
                         net (fo=2, routed)           0.275    -0.142    PM_OLED/PM_UserDisp/user_dc
    SLICE_X56Y43         LUT2 (Prop_lut2_I0_O)        0.045    -0.097 r  PM_OLED/PM_UserDisp/pmod_dc_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.773     0.676    pmod_dc_OBUF
    E2                   OBUF (Prop_obuf_I_O)         1.257     1.932 r  pmod_dc_OBUF_inst/O
                         net (fo=0)                   0.000     1.932    pmod_dc
    E2                                                                r  pmod_dc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PM_OLED/PM_Init/SPI_COMP/temp_sdo_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.547ns  (logic 1.506ns (59.140%)  route 1.041ns (40.860%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.570    -0.577    PM_OLED/PM_Init/SPI_COMP/clk_100
    SLICE_X57Y45         FDSE                                         r  PM_OLED/PM_Init/SPI_COMP/temp_sdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDSE (Prop_fdse_C_Q)         0.141    -0.436 r  PM_OLED/PM_Init/SPI_COMP/temp_sdo_reg/Q
                         net (fo=1, routed)           0.091    -0.345    PM_OLED/PM_Init/SPI_COMP/init_sdo
    SLICE_X56Y45         LUT3 (Prop_lut3_I0_O)        0.048    -0.297 r  PM_OLED/PM_Init/SPI_COMP/pmod_mosi_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.950     0.652    pmod_mosi_OBUF
    D3                   OBUF (Prop_obuf_I_O)         1.317     1.970 r  pmod_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     1.970    pmod_mosi
    D3                                                                r  pmod_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PM_OLED/PM_Init/SPI_COMP/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.557ns  (logic 1.467ns (57.372%)  route 1.090ns (42.628%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.568    -0.579    PM_OLED/PM_Init/SPI_COMP/clk_100
    SLICE_X55Y45         FDRE                                         r  PM_OLED/PM_Init/SPI_COMP/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.128    -0.451 f  PM_OLED/PM_Init/SPI_COMP/counter_reg[3]/Q
                         net (fo=5, routed)           0.243    -0.208    PM_OLED/PM_Init/SPI_COMP/counter_reg[3]
    SLICE_X56Y45         LUT3 (Prop_lut3_I0_O)        0.098    -0.110 r  PM_OLED/PM_Init/SPI_COMP/pmod_sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.847     0.737    pmod_sclk_OBUF
    F3                   OBUF (Prop_obuf_I_O)         1.241     1.978 r  pmod_sclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.978    pmod_sclk
    F3                                                                r  pmod_sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PM_OLED/PM_UserDisp/temp_spi_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.788ns  (logic 1.456ns (52.230%)  route 1.332ns (47.770%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.566    -0.581    PM_OLED/PM_UserDisp/clk_100
    SLICE_X54Y39         FDRE                                         r  PM_OLED/PM_UserDisp/temp_spi_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.417 f  PM_OLED/PM_UserDisp/temp_spi_en_reg/Q
                         net (fo=5, routed)           0.311    -0.107    PM_OLED/PM_Init/SPI_COMP/temp_spi_en
    SLICE_X55Y45         LUT5 (Prop_lut5_I4_O)        0.045    -0.062 r  PM_OLED/PM_Init/SPI_COMP/pmod_cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.021     0.959    pmod_cs_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.247     2.206 r  pmod_cs_OBUF_inst/O
                         net (fo=0)                   0.000     2.206    pmod_cs
    D4                                                                r  pmod_cs (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100_clk_wiz_0

Max Delay           541 Endpoints
Min Delay           541 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            PM_OLED/PM_UserDisp/user_screen_reg[0,8][5]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.317ns  (logic 1.638ns (22.380%)  route 5.680ns (77.620%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.190     3.704    PM_OLED/PM_UserDisp/PM_SPI_COMP/rst_n_IBUF
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.828 f  PM_OLED/PM_UserDisp/PM_SPI_COMP/FSM_sequential_current_state[2]_i_1/O
                         net (fo=542, routed)         3.489     7.317    PM_OLED/PM_UserDisp/SS[0]
    SLICE_X48Y26         FDPE                                         f  PM_OLED/PM_UserDisp/user_screen_reg[0,8][5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.439    -1.512    PM_OLED/PM_UserDisp/clk_100
    SLICE_X48Y26         FDPE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[0,8][5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            PM_OLED/PM_UserDisp/user_screen_reg[0,8][3]/CLR
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.281ns  (logic 1.638ns (22.490%)  route 5.644ns (77.510%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.190     3.704    PM_OLED/PM_UserDisp/PM_SPI_COMP/rst_n_IBUF
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.828 f  PM_OLED/PM_UserDisp/PM_SPI_COMP/FSM_sequential_current_state[2]_i_1/O
                         net (fo=542, routed)         3.454     7.281    PM_OLED/PM_UserDisp/SS[0]
    SLICE_X48Y27         FDCE                                         f  PM_OLED/PM_UserDisp/user_screen_reg[0,8][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.440    -1.511    PM_OLED/PM_UserDisp/clk_100
    SLICE_X48Y27         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[0,8][3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            PM_OLED/PM_UserDisp/user_screen_reg[0,8][4]/CLR
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.281ns  (logic 1.638ns (22.490%)  route 5.644ns (77.510%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.190     3.704    PM_OLED/PM_UserDisp/PM_SPI_COMP/rst_n_IBUF
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.828 f  PM_OLED/PM_UserDisp/PM_SPI_COMP/FSM_sequential_current_state[2]_i_1/O
                         net (fo=542, routed)         3.454     7.281    PM_OLED/PM_UserDisp/SS[0]
    SLICE_X48Y27         FDCE                                         f  PM_OLED/PM_UserDisp/user_screen_reg[0,8][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.440    -1.511    PM_OLED/PM_UserDisp/clk_100
    SLICE_X48Y27         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[0,8][4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            PM_OLED/PM_UserDisp/user_screen_reg[0,8][6]/CLR
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.281ns  (logic 1.638ns (22.490%)  route 5.644ns (77.510%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.190     3.704    PM_OLED/PM_UserDisp/PM_SPI_COMP/rst_n_IBUF
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.828 f  PM_OLED/PM_UserDisp/PM_SPI_COMP/FSM_sequential_current_state[2]_i_1/O
                         net (fo=542, routed)         3.454     7.281    PM_OLED/PM_UserDisp/SS[0]
    SLICE_X48Y27         FDCE                                         f  PM_OLED/PM_UserDisp/user_screen_reg[0,8][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.440    -1.511    PM_OLED/PM_UserDisp/clk_100
    SLICE_X48Y27         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[0,8][6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            PM_OLED/PM_UserDisp/user_screen_reg[2,9][0]/CLR
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.182ns  (logic 1.638ns (22.799%)  route 5.545ns (77.201%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.190     3.704    PM_OLED/PM_UserDisp/PM_SPI_COMP/rst_n_IBUF
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.828 f  PM_OLED/PM_UserDisp/PM_SPI_COMP/FSM_sequential_current_state[2]_i_1/O
                         net (fo=542, routed)         3.355     7.182    PM_OLED/PM_UserDisp/SS[0]
    SLICE_X51Y29         FDCE                                         f  PM_OLED/PM_UserDisp/user_screen_reg[2,9][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.444    -1.507    PM_OLED/PM_UserDisp/clk_100
    SLICE_X51Y29         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[2,9][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            PM_OLED/PM_UserDisp/user_screen_reg[2,9][1]/CLR
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.182ns  (logic 1.638ns (22.799%)  route 5.545ns (77.201%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.190     3.704    PM_OLED/PM_UserDisp/PM_SPI_COMP/rst_n_IBUF
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.828 f  PM_OLED/PM_UserDisp/PM_SPI_COMP/FSM_sequential_current_state[2]_i_1/O
                         net (fo=542, routed)         3.355     7.182    PM_OLED/PM_UserDisp/SS[0]
    SLICE_X51Y29         FDCE                                         f  PM_OLED/PM_UserDisp/user_screen_reg[2,9][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.444    -1.507    PM_OLED/PM_UserDisp/clk_100
    SLICE_X51Y29         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[2,9][1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            PM_OLED/PM_UserDisp/user_screen_reg[2,9][2]/CLR
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.182ns  (logic 1.638ns (22.799%)  route 5.545ns (77.201%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.190     3.704    PM_OLED/PM_UserDisp/PM_SPI_COMP/rst_n_IBUF
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.828 f  PM_OLED/PM_UserDisp/PM_SPI_COMP/FSM_sequential_current_state[2]_i_1/O
                         net (fo=542, routed)         3.355     7.182    PM_OLED/PM_UserDisp/SS[0]
    SLICE_X51Y29         FDCE                                         f  PM_OLED/PM_UserDisp/user_screen_reg[2,9][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.444    -1.507    PM_OLED/PM_UserDisp/clk_100
    SLICE_X51Y29         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[2,9][2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            PM_OLED/PM_UserDisp/user_screen_reg[2,9][3]/CLR
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.182ns  (logic 1.638ns (22.799%)  route 5.545ns (77.201%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.190     3.704    PM_OLED/PM_UserDisp/PM_SPI_COMP/rst_n_IBUF
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.828 f  PM_OLED/PM_UserDisp/PM_SPI_COMP/FSM_sequential_current_state[2]_i_1/O
                         net (fo=542, routed)         3.355     7.182    PM_OLED/PM_UserDisp/SS[0]
    SLICE_X51Y29         FDCE                                         f  PM_OLED/PM_UserDisp/user_screen_reg[2,9][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.444    -1.507    PM_OLED/PM_UserDisp/clk_100
    SLICE_X51Y29         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[2,9][3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            PM_OLED/PM_UserDisp/user_screen_reg[2,9][4]/CLR
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.182ns  (logic 1.638ns (22.799%)  route 5.545ns (77.201%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.190     3.704    PM_OLED/PM_UserDisp/PM_SPI_COMP/rst_n_IBUF
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.828 f  PM_OLED/PM_UserDisp/PM_SPI_COMP/FSM_sequential_current_state[2]_i_1/O
                         net (fo=542, routed)         3.355     7.182    PM_OLED/PM_UserDisp/SS[0]
    SLICE_X51Y29         FDCE                                         f  PM_OLED/PM_UserDisp/user_screen_reg[2,9][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.444    -1.507    PM_OLED/PM_UserDisp/clk_100
    SLICE_X51Y29         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[2,9][4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            PM_OLED/PM_UserDisp/user_screen_reg[2,9][5]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.182ns  (logic 1.638ns (22.799%)  route 5.545ns (77.201%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.190     3.704    PM_OLED/PM_UserDisp/PM_SPI_COMP/rst_n_IBUF
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.828 f  PM_OLED/PM_UserDisp/PM_SPI_COMP/FSM_sequential_current_state[2]_i_1/O
                         net (fo=542, routed)         3.355     7.182    PM_OLED/PM_UserDisp/SS[0]
    SLICE_X51Y29         FDPE                                         f  PM_OLED/PM_UserDisp/user_screen_reg[2,9][5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        1.444    -1.507    PM_OLED/PM_UserDisp/clk_100
    SLICE_X51Y29         FDPE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[2,9][5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            PM_OLED/PM_Init/temp_vbat_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.157ns  (logic 0.326ns (28.182%)  route 0.831ns (71.818%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           0.715     0.996    PM_OLED/PM_Init/rst_n_IBUF
    SLICE_X61Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.041 r  PM_OLED/PM_Init/temp_vbat_i_1/O
                         net (fo=1, routed)           0.116     1.157    PM_OLED/PM_Init/temp_vbat3_out
    SLICE_X63Y48         FDRE                                         r  PM_OLED/PM_Init/temp_vbat_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.869    -0.786    PM_OLED/PM_Init/clk_100
    SLICE_X63Y48         FDRE                                         r  PM_OLED/PM_Init/temp_vbat_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            PM_OLED/PM_Init/temp_vdd_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.326ns (26.368%)  route 0.911ns (73.632%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           0.781     1.062    PM_OLED/PM_Init/rst_n_IBUF
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.107 r  PM_OLED/PM_Init/temp_vdd_i_1/O
                         net (fo=1, routed)           0.130     1.237    PM_OLED/PM_Init/temp_vdd2_out
    SLICE_X60Y48         FDRE                                         r  PM_OLED/PM_Init/temp_vdd_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.867    -0.788    PM_OLED/PM_Init/clk_100
    SLICE_X60Y48         FDRE                                         r  PM_OLED/PM_Init/temp_vdd_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            PM_OLED/PM_Init/temp_delay_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.283ns  (logic 0.326ns (25.422%)  route 0.956ns (74.578%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           0.956     1.238    PM_OLED/PM_Init/rst_n_IBUF
    SLICE_X61Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.283 r  PM_OLED/PM_Init/temp_delay_en_i_1/O
                         net (fo=1, routed)           0.000     1.283    PM_OLED/PM_Init/temp_delay_en_i_1_n_0
    SLICE_X61Y44         FDRE                                         r  PM_OLED/PM_Init/temp_delay_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.866    -0.789    PM_OLED/PM_Init/clk_100
    SLICE_X61Y44         FDRE                                         r  PM_OLED/PM_Init/temp_delay_en_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            PM_OLED/PM_Init/temp_spi_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.326ns (25.016%)  route 0.977ns (74.984%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           0.876     1.158    PM_OLED/PM_Init/rst_n_IBUF
    SLICE_X60Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.203 r  PM_OLED/PM_Init/g0_b0__4/O
                         net (fo=8, routed)           0.101     1.303    PM_OLED/PM_Init/g0_b0__4_n_0
    SLICE_X58Y44         FDRE                                         r  PM_OLED/PM_Init/temp_spi_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.866    -0.789    PM_OLED/PM_Init/clk_100
    SLICE_X58Y44         FDRE                                         r  PM_OLED/PM_Init/temp_spi_data_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            PM_OLED/PM_Init/temp_spi_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.326ns (25.016%)  route 0.977ns (74.984%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           0.876     1.158    PM_OLED/PM_Init/rst_n_IBUF
    SLICE_X60Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.203 r  PM_OLED/PM_Init/g0_b0__4/O
                         net (fo=8, routed)           0.101     1.303    PM_OLED/PM_Init/g0_b0__4_n_0
    SLICE_X58Y44         FDRE                                         r  PM_OLED/PM_Init/temp_spi_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.866    -0.789    PM_OLED/PM_Init/clk_100
    SLICE_X58Y44         FDRE                                         r  PM_OLED/PM_Init/temp_spi_data_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            PM_OLED/PM_Init/temp_spi_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.326ns (25.016%)  route 0.977ns (74.984%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           0.876     1.158    PM_OLED/PM_Init/rst_n_IBUF
    SLICE_X60Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.203 r  PM_OLED/PM_Init/g0_b0__4/O
                         net (fo=8, routed)           0.101     1.303    PM_OLED/PM_Init/g0_b0__4_n_0
    SLICE_X58Y44         FDRE                                         r  PM_OLED/PM_Init/temp_spi_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.866    -0.789    PM_OLED/PM_Init/clk_100
    SLICE_X58Y44         FDRE                                         r  PM_OLED/PM_Init/temp_spi_data_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            PM_OLED/PM_Init/temp_spi_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.326ns (25.016%)  route 0.977ns (74.984%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           0.876     1.158    PM_OLED/PM_Init/rst_n_IBUF
    SLICE_X60Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.203 r  PM_OLED/PM_Init/g0_b0__4/O
                         net (fo=8, routed)           0.101     1.303    PM_OLED/PM_Init/g0_b0__4_n_0
    SLICE_X58Y44         FDRE                                         r  PM_OLED/PM_Init/temp_spi_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.866    -0.789    PM_OLED/PM_Init/clk_100
    SLICE_X58Y44         FDRE                                         r  PM_OLED/PM_Init/temp_spi_data_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            PM_OLED/PM_Init/temp_spi_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.326ns (25.016%)  route 0.977ns (74.984%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           0.876     1.158    PM_OLED/PM_Init/rst_n_IBUF
    SLICE_X60Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.203 r  PM_OLED/PM_Init/g0_b0__4/O
                         net (fo=8, routed)           0.101     1.303    PM_OLED/PM_Init/g0_b0__4_n_0
    SLICE_X58Y44         FDRE                                         r  PM_OLED/PM_Init/temp_spi_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.866    -0.789    PM_OLED/PM_Init/clk_100
    SLICE_X58Y44         FDRE                                         r  PM_OLED/PM_Init/temp_spi_data_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            PM_OLED/PM_Init/temp_spi_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.326ns (25.016%)  route 0.977ns (74.984%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           0.876     1.158    PM_OLED/PM_Init/rst_n_IBUF
    SLICE_X60Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.203 r  PM_OLED/PM_Init/g0_b0__4/O
                         net (fo=8, routed)           0.101     1.303    PM_OLED/PM_Init/g0_b0__4_n_0
    SLICE_X58Y44         FDRE                                         r  PM_OLED/PM_Init/temp_spi_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.866    -0.789    PM_OLED/PM_Init/clk_100
    SLICE_X58Y44         FDRE                                         r  PM_OLED/PM_Init/temp_spi_data_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            PM_OLED/PM_Init/temp_spi_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.326ns (25.016%)  route 0.977ns (74.984%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           0.876     1.158    PM_OLED/PM_Init/rst_n_IBUF
    SLICE_X60Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.203 r  PM_OLED/PM_Init/g0_b0__4/O
                         net (fo=8, routed)           0.101     1.303    PM_OLED/PM_Init/g0_b0__4_n_0
    SLICE_X58Y44         FDRE                                         r  PM_OLED/PM_Init/temp_spi_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1105, routed)        0.866    -0.789    PM_OLED/PM_Init/clk_100
    SLICE_X58Y44         FDRE                                         r  PM_OLED/PM_Init/temp_spi_data_reg[6]/C





