// Seed: 490984102
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    input wire id_3,
    input supply1 id_4,
    input wor id_5,
    input wor id_6,
    output supply1 id_7,
    input wor id_8,
    input tri id_9,
    output tri0 id_10,
    output uwire id_11,
    input wor id_12,
    input uwire id_13,
    output wire id_14,
    output tri id_15
);
  wand id_17, id_18;
  assign id_18 = id_6 ^ id_12;
  wire id_19;
  wire id_20;
  module_0();
endmodule
