INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/34638/Desktop/Uni/Tercero/SegundoCuatri/Modelado_L/Laboratorio/Modelado2024/ProyectosVivado/Apartado4/Apartado4.sim/sim_1/impl/timing/xsim/top_system_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-311] analyzing module spi_controller
INFO: [VRFC 10-311] analyzing module top_system
INFO: [VRFC 10-311] analyzing module glbl
