
*** Running vivado
    with args -log func2_bd_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source func2_bd_wrapper.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source func2_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TARIK/Desktop/HDL/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/TARIK/Desktop/HDL/ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top func2_bd_wrapper -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14072
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1131.984 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'func2_bd_wrapper' [C:/Users/TARIK/Desktop/HDL/ip_catalog/func2.srcs/sources_1/imports/hdl/func2_bd_wrapper.vhd:27]
INFO: [Synth 8-3491] module 'func2_bd' declared at 'c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/bd/func2_bd/synth/func2_bd.vhd:14' bound to instance 'func2_bd_i' of component 'func2_bd' [C:/Users/TARIK/Desktop/HDL/ip_catalog/func2.srcs/sources_1/imports/hdl/func2_bd_wrapper.vhd:41]
INFO: [Synth 8-638] synthesizing module 'func2_bd' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/bd/func2_bd/synth/func2_bd.vhd:31]
INFO: [Synth 8-3491] module 'func2_bd_func2_1_0' declared at 'C:/Users/TARIK/Desktop/HDL/ip_catalog/func2.runs/synth_1/.Xil/Vivado-11600-DESKTOP-BJG36E9/realtime/func2_bd_func2_1_0_stub.vhdl:5' bound to instance 'func2_1' of component 'func2_bd_func2_1_0' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/bd/func2_bd/synth/func2_bd.vhd:79]
INFO: [Synth 8-638] synthesizing module 'func2_bd_func2_1_0' [C:/Users/TARIK/Desktop/HDL/ip_catalog/func2.runs/synth_1/.Xil/Vivado-11600-DESKTOP-BJG36E9/realtime/func2_bd_func2_1_0_stub.vhdl:19]
INFO: [Synth 8-256] done synthesizing module 'func2_bd' (1#1) [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/bd/func2_bd/synth/func2_bd.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'func2_bd_wrapper' (2#1) [C:/Users/TARIK/Desktop/HDL/ip_catalog/func2.srcs/sources_1/imports/hdl/func2_bd_wrapper.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1131.984 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1131.984 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1131.984 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1131.984 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/bd/func2_bd/ip/func2_bd_func2_1_0/func2_bd_func2_1_0/func2_0_in_context.xdc] for cell 'func2_bd_i/func2_1'
Finished Parsing XDC File [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/bd/func2_bd/ip/func2_bd_func2_1_0/func2_bd_func2_1_0/func2_0_in_context.xdc] for cell 'func2_bd_i/func2_1'
Parsing XDC File [C:/Users/TARIK/Desktop/HDL/ip_catalog/func2.srcs/constrs_1/imports/sysgen/func2_clock.xdc]
Finished Parsing XDC File [C:/Users/TARIK/Desktop/HDL/ip_catalog/func2.srcs/constrs_1/imports/sysgen/func2_clock.xdc]
Parsing XDC File [C:/Users/TARIK/Desktop/HDL/ip_catalog/func2.srcs/constrs_1/imports/sysgen/func2.xdc]
Finished Parsing XDC File [C:/Users/TARIK/Desktop/HDL/ip_catalog/func2.srcs/constrs_1/imports/sysgen/func2.xdc]
Parsing XDC File [C:/Users/TARIK/Desktop/HDL/ip_catalog/func2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/TARIK/Desktop/HDL/ip_catalog/func2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1131.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1131.984 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1131.984 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1131.984 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for func2_bd_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for func2_bd_i/func2_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1131.984 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1131.984 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1131.984 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1131.984 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1131.984 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1131.984 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1131.984 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1131.984 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1131.984 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1131.984 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1131.984 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1131.984 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |func2_bd_func2_1_0 |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |func2_bd_func2_1_0_bbox |     1|
+------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1131.984 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 1131.984 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1131.984 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1131.984 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1131.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 3cf54c9c
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1131.984 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/TARIK/Desktop/HDL/ip_catalog/func2.runs/synth_1/func2_bd_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file func2_bd_wrapper_utilization_synth.rpt -pb func2_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 25 23:19:25 2021...
