{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549592989570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549592989571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  8 04:29:49 2019 " "Processing started: Fri Feb  8 04:29:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549592989571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549592989571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV_FPGA_PLC_Potato -c RV_FPGA_PLC_Potato " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV_FPGA_PLC_Potato -c RV_FPGA_PLC_Potato" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549592989572 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1549592990098 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1549592990098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RV_FPGA_PLC_Potato.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RV_FPGA_PLC_Potato.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RV_FPGA_PLC_Potato-behaviour " "Found design unit 1: RV_FPGA_PLC_Potato-behaviour" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005827 ""} { "Info" "ISGN_ENTITY_NAME" "1 RV_FPGA_PLC_Potato " "Found entity 1: RV_FPGA_PLC_Potato" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pp_soc_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pp_soc_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pp_soc_uart-behaviour " "Found design unit 1: pp_soc_uart-behaviour" {  } { { "vhdl/pp_soc_uart.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_uart.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005829 ""} { "Info" "ISGN_ENTITY_NAME" "1 pp_soc_uart " "Found entity 1: pp_soc_uart" {  } { { "vhdl/pp_soc_uart.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_uart.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pp_soc_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pp_soc_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pp_soc_timer-behaviour " "Found design unit 1: pp_soc_timer-behaviour" {  } { { "vhdl/pp_soc_timer.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_timer.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005829 ""} { "Info" "ISGN_ENTITY_NAME" "1 pp_soc_timer " "Found entity 1: pp_soc_timer" {  } { { "vhdl/pp_soc_timer.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_timer.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pp_soc_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pp_soc_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pp_soc_reset-behaviour " "Found design unit 1: pp_soc_reset-behaviour" {  } { { "vhdl/pp_soc_reset.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_reset.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005830 ""} { "Info" "ISGN_ENTITY_NAME" "1 pp_soc_reset " "Found entity 1: pp_soc_reset" {  } { { "vhdl/pp_soc_reset.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_reset.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005830 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style vhdl/pp_soc_memory.vhd(37) " "Unrecognized synthesis attribute \"ram_style\" at vhdl/pp_soc_memory.vhd(37)" {  } { { "vhdl/pp_soc_memory.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_memory.vhd" 37 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pp_soc_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pp_soc_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pp_soc_memory-behaviour " "Found design unit 1: pp_soc_memory-behaviour" {  } { { "vhdl/pp_soc_memory.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_memory.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005831 ""} { "Info" "ISGN_ENTITY_NAME" "1 pp_soc_memory " "Found entity 1: pp_soc_memory" {  } { { "vhdl/pp_soc_memory.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_memory.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pp_soc_intercon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pp_soc_intercon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pp_soc_intercon-behaviour " "Found design unit 1: pp_soc_intercon-behaviour" {  } { { "vhdl/pp_soc_intercon.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_intercon.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005832 ""} { "Info" "ISGN_ENTITY_NAME" "1 pp_soc_intercon " "Found entity 1: pp_soc_intercon" {  } { { "vhdl/pp_soc_intercon.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_intercon.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pp_soc_gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pp_soc_gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pp_soc_gpio-behaviour " "Found design unit 1: pp_soc_gpio-behaviour" {  } { { "vhdl/pp_soc_gpio.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_gpio.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005845 ""} { "Info" "ISGN_ENTITY_NAME" "1 pp_soc_gpio " "Found entity 1: pp_soc_gpio" {  } { { "vhdl/pp_soc_gpio.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_gpio.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pp_fifo-behaviour " "Found design unit 1: pp_fifo-behaviour" {  } { { "vhdl/pp_fifo.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_fifo.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005852 ""} { "Info" "ISGN_ENTITY_NAME" "1 pp_fifo " "Found entity 1: pp_fifo" {  } { { "vhdl/pp_fifo.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_fifo.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-behaviour " "Found design unit 1: toplevel-behaviour" {  } { { "vhdl/toplevel.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005853 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "vhdl/toplevel.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/tb_toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/tb_toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_toplevel-testbench " "Found design unit 1: tb_toplevel-testbench" {  } { { "vhdl/tb_toplevel.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/tb_toplevel.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005854 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_toplevel " "Found entity 1: tb_toplevel" {  } { { "vhdl/tb_toplevel.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/tb_toplevel.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pp_writeback.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pp_writeback.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pp_writeback-behaviour " "Found design unit 1: pp_writeback-behaviour" {  } { { "vhdl/pp_writeback.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_writeback.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005859 ""} { "Info" "ISGN_ENTITY_NAME" "1 pp_writeback " "Found entity 1: pp_writeback" {  } { { "vhdl/pp_writeback.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_writeback.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pp_wb_arbiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pp_wb_arbiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pp_wb_arbiter-behaviour " "Found design unit 1: pp_wb_arbiter-behaviour" {  } { { "vhdl/pp_wb_arbiter.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_wb_arbiter.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005860 ""} { "Info" "ISGN_ENTITY_NAME" "1 pp_wb_arbiter " "Found entity 1: pp_wb_arbiter" {  } { { "vhdl/pp_wb_arbiter.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_wb_arbiter.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pp_wb_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pp_wb_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pp_wb_adapter-behaviour " "Found design unit 1: pp_wb_adapter-behaviour" {  } { { "vhdl/pp_wb_adapter.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_wb_adapter.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005861 ""} { "Info" "ISGN_ENTITY_NAME" "1 pp_wb_adapter " "Found entity 1: pp_wb_adapter" {  } { { "vhdl/pp_wb_adapter.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_wb_adapter.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pp_utilities.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vhdl/pp_utilities.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pp_utilities " "Found design unit 1: pp_utilities" {  } { { "vhdl/pp_utilities.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_utilities.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005862 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pp_utilities-body " "Found design unit 2: pp_utilities-body" {  } { { "vhdl/pp_utilities.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_utilities.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pp_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vhdl/pp_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pp_types " "Found design unit 1: pp_types" {  } { { "vhdl/pp_types.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_types.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005868 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pp_types-body " "Found design unit 2: pp_types-body" {  } { { "vhdl/pp_types.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_types.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pp_register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pp_register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pp_register_file-behaviour " "Found design unit 1: pp_register_file-behaviour" {  } { { "vhdl/pp_register_file.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_register_file.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005869 ""} { "Info" "ISGN_ENTITY_NAME" "1 pp_register_file " "Found entity 1: pp_register_file" {  } { { "vhdl/pp_register_file.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_register_file.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pp_potato.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pp_potato.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pp_potato-behaviour " "Found design unit 1: pp_potato-behaviour" {  } { { "vhdl/pp_potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_potato.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005870 ""} { "Info" "ISGN_ENTITY_NAME" "1 pp_potato " "Found entity 1: pp_potato" {  } { { "vhdl/pp_potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_potato.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pp_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pp_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pp_memory-behaviour " "Found design unit 1: pp_memory-behaviour" {  } { { "vhdl/pp_memory.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_memory.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005875 ""} { "Info" "ISGN_ENTITY_NAME" "1 pp_memory " "Found entity 1: pp_memory" {  } { { "vhdl/pp_memory.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_memory.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pp_imm_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pp_imm_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pp_imm_decoder-behaviour " "Found design unit 1: pp_imm_decoder-behaviour" {  } { { "vhdl/pp_imm_decoder.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_imm_decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005876 ""} { "Info" "ISGN_ENTITY_NAME" "1 pp_imm_decoder " "Found entity 1: pp_imm_decoder" {  } { { "vhdl/pp_imm_decoder.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_imm_decoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005876 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style vhdl/pp_icache.vhd(55) " "Unrecognized synthesis attribute \"ram_style\" at vhdl/pp_icache.vhd(55)" {  } { { "vhdl/pp_icache.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_icache.vhd" 55 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pp_icache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pp_icache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pp_icache-behaviour " "Found design unit 1: pp_icache-behaviour" {  } { { "vhdl/pp_icache.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_icache.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005878 ""} { "Info" "ISGN_ENTITY_NAME" "1 pp_icache " "Found entity 1: pp_icache" {  } { { "vhdl/pp_icache.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_icache.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pp_fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pp_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pp_fetch-behaviour " "Found design unit 1: pp_fetch-behaviour" {  } { { "vhdl/pp_fetch.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_fetch.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005879 ""} { "Info" "ISGN_ENTITY_NAME" "1 pp_fetch " "Found entity 1: pp_fetch" {  } { { "vhdl/pp_fetch.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_fetch.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pp_execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pp_execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pp_execute-behaviour " "Found design unit 1: pp_execute-behaviour" {  } { { "vhdl/pp_execute.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_execute.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005891 ""} { "Info" "ISGN_ENTITY_NAME" "1 pp_execute " "Found entity 1: pp_execute" {  } { { "vhdl/pp_execute.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_execute.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pp_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pp_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pp_decode-behaviour " "Found design unit 1: pp_decode-behaviour" {  } { { "vhdl/pp_decode.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_decode.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005896 ""} { "Info" "ISGN_ENTITY_NAME" "1 pp_decode " "Found entity 1: pp_decode" {  } { { "vhdl/pp_decode.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_decode.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pp_csr_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pp_csr_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pp_csr_unit-behaviour " "Found design unit 1: pp_csr_unit-behaviour" {  } { { "vhdl/pp_csr_unit.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_csr_unit.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005897 ""} { "Info" "ISGN_ENTITY_NAME" "1 pp_csr_unit " "Found entity 1: pp_csr_unit" {  } { { "vhdl/pp_csr_unit.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_csr_unit.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pp_csr_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pp_csr_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pp_csr_alu-behaviour " "Found design unit 1: pp_csr_alu-behaviour" {  } { { "vhdl/pp_csr_alu.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_csr_alu.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005911 ""} { "Info" "ISGN_ENTITY_NAME" "1 pp_csr_alu " "Found entity 1: pp_csr_alu" {  } { { "vhdl/pp_csr_alu.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_csr_alu.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pp_csr.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vhdl/pp_csr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pp_csr " "Found design unit 1: pp_csr" {  } { { "vhdl/pp_csr.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_csr.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005916 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pp_csr-body " "Found design unit 2: pp_csr-body" {  } { { "vhdl/pp_csr.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_csr.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pp_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pp_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pp_counter-behaviour " "Found design unit 1: pp_counter-behaviour" {  } { { "vhdl/pp_counter.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_counter.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005917 ""} { "Info" "ISGN_ENTITY_NAME" "1 pp_counter " "Found entity 1: pp_counter" {  } { { "vhdl/pp_counter.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_counter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pp_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pp_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pp_core-behaviour " "Found design unit 1: pp_core-behaviour" {  } { { "vhdl/pp_core.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_core.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005926 ""} { "Info" "ISGN_ENTITY_NAME" "1 pp_core " "Found entity 1: pp_core" {  } { { "vhdl/pp_core.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_core.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pp_control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pp_control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pp_control_unit-behaviour " "Found design unit 1: pp_control_unit-behaviour" {  } { { "vhdl/pp_control_unit.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_control_unit.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005939 ""} { "Info" "ISGN_ENTITY_NAME" "1 pp_control_unit " "Found entity 1: pp_control_unit" {  } { { "vhdl/pp_control_unit.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_control_unit.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pp_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vhdl/pp_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pp_constants " "Found design unit 1: pp_constants" {  } { { "vhdl/pp_constants.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_constants.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pp_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pp_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pp_comparator-behaviour " "Found design unit 1: pp_comparator-behaviour" {  } { { "vhdl/pp_comparator.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_comparator.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005944 ""} { "Info" "ISGN_ENTITY_NAME" "1 pp_comparator " "Found entity 1: pp_comparator" {  } { { "vhdl/pp_comparator.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_comparator.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pp_alu_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pp_alu_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pp_alu_mux-behaviour " "Found design unit 1: pp_alu_mux-behaviour" {  } { { "vhdl/pp_alu_mux.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_alu_mux.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005956 ""} { "Info" "ISGN_ENTITY_NAME" "1 pp_alu_mux " "Found entity 1: pp_alu_mux" {  } { { "vhdl/pp_alu_mux.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_alu_mux.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pp_alu_control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pp_alu_control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pp_alu_control_unit-behaviour " "Found design unit 1: pp_alu_control_unit-behaviour" {  } { { "vhdl/pp_alu_control_unit.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_alu_control_unit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005957 ""} { "Info" "ISGN_ENTITY_NAME" "1 pp_alu_control_unit " "Found entity 1: pp_alu_control_unit" {  } { { "vhdl/pp_alu_control_unit.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_alu_control_unit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pp_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pp_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pp_alu-behaviour " "Found design unit 1: pp_alu-behaviour" {  } { { "vhdl/pp_alu.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_alu.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005970 ""} { "Info" "ISGN_ENTITY_NAME" "1 pp_alu " "Found entity 1: pp_alu" {  } { { "vhdl/pp_alu.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_alu.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/aee_rom_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/aee_rom_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aee_rom_wrapper-behaviour " "Found design unit 1: aee_rom_wrapper-behaviour" {  } { { "vhdl/aee_rom_wrapper.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/aee_rom_wrapper.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005971 ""} { "Info" "ISGN_ENTITY_NAME" "1 aee_rom_wrapper " "Found entity 1: aee_rom_wrapper" {  } { { "vhdl/aee_rom_wrapper.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/aee_rom_wrapper.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/aee_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/aee_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aee_rom-SYN " "Found design unit 1: aee_rom-SYN" {  } { { "vhdl/aee_rom.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/aee_rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005972 ""} { "Info" "ISGN_ENTITY_NAME" "1 aee_rom " "Found entity 1: aee_rom" {  } { { "vhdl/aee_rom.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/aee_rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005972 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RV_FPGA_PLC.vhd " "Can't analyze file -- file RV_FPGA_PLC.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1549593005972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/clock_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/clock_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-rtl " "Found design unit 1: clock_generator-rtl" {  } { { "vhdl/clock_generator.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/clock_generator.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005973 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "vhdl/clock_generator.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/clock_generator.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593005973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593005973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/clock_generator/clock_generator_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vhdl/clock_generator/clock_generator_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator_0002 " "Found entity 1: clock_generator_0002" {  } { { "vhdl/clock_generator/clock_generator_0002.v" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/clock_generator/clock_generator_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593006004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593006004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/Input_Output_Peripheral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/Input_Output_Peripheral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Input_Output_Peripheral-RTL " "Found design unit 1: Input_Output_Peripheral-RTL" {  } { { "vhdl/Input_Output_Peripheral.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/Input_Output_Peripheral.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593006005 ""} { "Info" "ISGN_ENTITY_NAME" "1 Input_Output_Peripheral " "Found entity 1: Input_Output_Peripheral" {  } { { "vhdl/Input_Output_Peripheral.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/Input_Output_Peripheral.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593006005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593006005 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RV_FPGA_PLC_Potato " "Elaborating entity \"RV_FPGA_PLC_Potato\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549593006381 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_OUT RV_FPGA_PLC_Potato.vhd(19) " "VHDL Signal Declaration warning at RV_FPGA_PLC_Potato.vhd(19): used implicit default value for signal \"GPIO_OUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1549593006408 "|RV_FPGA_PLC_Potato"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 RV_FPGA_PLC_Potato.vhd(22) " "VHDL Signal Declaration warning at RV_FPGA_PLC_Potato.vhd(22): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1549593006408 "|RV_FPGA_PLC_Potato"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 RV_FPGA_PLC_Potato.vhd(25) " "VHDL Signal Declaration warning at RV_FPGA_PLC_Potato.vhd(25): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1549593006408 "|RV_FPGA_PLC_Potato"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR RV_FPGA_PLC_Potato.vhd(34) " "VHDL Signal Declaration warning at RV_FPGA_PLC_Potato.vhd(34): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1549593006408 "|RV_FPGA_PLC_Potato"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart1_txd RV_FPGA_PLC_Potato.vhd(70) " "Verilog HDL or VHDL warning at RV_FPGA_PLC_Potato.vhd(70): object \"uart1_txd\" assigned a value but never read" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1549593006408 "|RV_FPGA_PLC_Potato"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uart1_rxd RV_FPGA_PLC_Potato.vhd(71) " "VHDL Signal Declaration warning at RV_FPGA_PLC_Potato.vhd(71): used implicit default value for signal \"uart1_rxd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1549593006408 "|RV_FPGA_PLC_Potato"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[7..4\] RV_FPGA_PLC_Potato.vhd(31) " "Using initial value X (don't care) for net \"LEDG\[7..4\]\" at RV_FPGA_PLC_Potato.vhd(31)" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 31 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593006408 "|RV_FPGA_PLC_Potato"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel toplevel:Potato_SoC " "Elaborating entity \"toplevel\" for hierarchy \"toplevel:Potato_SoC\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "Potato_SoC" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593006410 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uart1_txd toplevel.vhd(32) " "VHDL Signal Declaration warning at toplevel.vhd(32): used implicit default value for signal \"uart1_txd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl/toplevel.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1549593006435 "|RV_FPGA_PLC_Potato|toplevel:Potato_SoC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uart1_irq toplevel.vhd(67) " "VHDL Signal Declaration warning at toplevel.vhd(67): used implicit default value for signal \"uart1_irq\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl/toplevel.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1549593006435 "|RV_FPGA_PLC_Potato|toplevel:Potato_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pp_soc_reset toplevel:Potato_SoC\|pp_soc_reset:reset_controller " "Elaborating entity \"pp_soc_reset\" for hierarchy \"toplevel:Potato_SoC\|pp_soc_reset:reset_controller\"" {  } { { "vhdl/toplevel.vhd" "reset_controller" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593006436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator toplevel:Potato_SoC\|clock_generator:clkgen " "Elaborating entity \"clock_generator\" for hierarchy \"toplevel:Potato_SoC\|clock_generator:clkgen\"" {  } { { "vhdl/toplevel.vhd" "clkgen" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593006451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator_0002 toplevel:Potato_SoC\|clock_generator:clkgen\|clock_generator_0002:clock_generator_inst " "Elaborating entity \"clock_generator_0002\" for hierarchy \"toplevel:Potato_SoC\|clock_generator:clkgen\|clock_generator_0002:clock_generator_inst\"" {  } { { "vhdl/clock_generator.vhd" "clock_generator_inst" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/clock_generator.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593006457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll toplevel:Potato_SoC\|clock_generator:clkgen\|clock_generator_0002:clock_generator_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"toplevel:Potato_SoC\|clock_generator:clkgen\|clock_generator_0002:clock_generator_inst\|altera_pll:altera_pll_i\"" {  } { { "vhdl/clock_generator/clock_generator_0002.v" "altera_pll_i" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/clock_generator/clock_generator_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593006507 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1549593006537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel:Potato_SoC\|clock_generator:clkgen\|clock_generator_0002:clock_generator_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"toplevel:Potato_SoC\|clock_generator:clkgen\|clock_generator_0002:clock_generator_inst\|altera_pll:altera_pll_i\"" {  } { { "vhdl/clock_generator/clock_generator_0002.v" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/clock_generator/clock_generator_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593006538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel:Potato_SoC\|clock_generator:clkgen\|clock_generator_0002:clock_generator_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"toplevel:Potato_SoC\|clock_generator:clkgen\|clock_generator_0002:clock_generator_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 125.0 MHz " "Parameter \"reference_clock_frequency\" = \"125.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 80.000000 MHz " "Parameter \"output_clock_frequency0\" = \"80.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 10.000000 MHz " "Parameter \"output_clock_frequency1\" = \"10.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593006538 ""}  } { { "vhdl/clock_generator/clock_generator_0002.v" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/clock_generator/clock_generator_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549593006538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pp_potato toplevel:Potato_SoC\|pp_potato:processor " "Elaborating entity \"pp_potato\" for hierarchy \"toplevel:Potato_SoC\|pp_potato:processor\"" {  } { { "vhdl/toplevel.vhd" "processor" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593006541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pp_core toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor " "Elaborating entity \"pp_core\" for hierarchy \"toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\"" {  } { { "vhdl/pp_potato.vhd" "processor" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_potato.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593006558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pp_csr_unit toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_csr_unit:csr_unit " "Elaborating entity \"pp_csr_unit\" for hierarchy \"toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_csr_unit:csr_unit\"" {  } { { "vhdl/pp_core.vhd" "csr_unit" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_core.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593006583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pp_counter toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_csr_unit:csr_unit\|pp_counter:timer_counter " "Elaborating entity \"pp_counter\" for hierarchy \"toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_csr_unit:csr_unit\|pp_counter:timer_counter\"" {  } { { "vhdl/pp_csr_unit.vhd" "timer_counter" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_csr_unit.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593006618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pp_register_file toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_register_file:regfile " "Elaborating entity \"pp_register_file\" for hierarchy \"toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_register_file:regfile\"" {  } { { "vhdl/pp_core.vhd" "regfile" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_core.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593006641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pp_fetch toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_fetch:fetch " "Elaborating entity \"pp_fetch\" for hierarchy \"toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_fetch:fetch\"" {  } { { "vhdl/pp_core.vhd" "fetch" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_core.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593006667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pp_decode toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_decode:decode " "Elaborating entity \"pp_decode\" for hierarchy \"toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_decode:decode\"" {  } { { "vhdl/pp_core.vhd" "decode" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_core.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593006683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pp_imm_decoder toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_decode:decode\|pp_imm_decoder:immediate_decoder " "Elaborating entity \"pp_imm_decoder\" for hierarchy \"toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_decode:decode\|pp_imm_decoder:immediate_decoder\"" {  } { { "vhdl/pp_decode.vhd" "immediate_decoder" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_decode.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593006686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pp_control_unit toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_decode:decode\|pp_control_unit:control_unit " "Elaborating entity \"pp_control_unit\" for hierarchy \"toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_decode:decode\|pp_control_unit:control_unit\"" {  } { { "vhdl/pp_decode.vhd" "control_unit" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_decode.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593006691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pp_alu_control_unit toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_decode:decode\|pp_control_unit:control_unit\|pp_alu_control_unit:alu_control " "Elaborating entity \"pp_alu_control_unit\" for hierarchy \"toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_decode:decode\|pp_control_unit:control_unit\|pp_alu_control_unit:alu_control\"" {  } { { "vhdl/pp_control_unit.vhd" "alu_control" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_control_unit.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593006693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pp_execute toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_execute:execute " "Elaborating entity \"pp_execute\" for hierarchy \"toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_execute:execute\"" {  } { { "vhdl/pp_core.vhd" "execute" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_core.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593006703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pp_alu_mux toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_execute:execute\|pp_alu_mux:alu_x_mux " "Elaborating entity \"pp_alu_mux\" for hierarchy \"toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_execute:execute\|pp_alu_mux:alu_x_mux\"" {  } { { "vhdl/pp_execute.vhd" "alu_x_mux" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_execute.vhd" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593006715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pp_comparator toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_execute:execute\|pp_comparator:branch_comparator " "Elaborating entity \"pp_comparator\" for hierarchy \"toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_execute:execute\|pp_comparator:branch_comparator\"" {  } { { "vhdl/pp_execute.vhd" "branch_comparator" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_execute.vhd" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593006732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pp_alu toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_execute:execute\|pp_alu:alu_instance " "Elaborating entity \"pp_alu\" for hierarchy \"toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_execute:execute\|pp_alu:alu_instance\"" {  } { { "vhdl/pp_execute.vhd" "alu_instance" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_execute.vhd" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593006745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pp_csr_alu toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_execute:execute\|pp_csr_alu:csr_alu_instance " "Elaborating entity \"pp_csr_alu\" for hierarchy \"toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_execute:execute\|pp_csr_alu:csr_alu_instance\"" {  } { { "vhdl/pp_execute.vhd" "csr_alu_instance" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_execute.vhd" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593006751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pp_memory toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_memory:memory " "Elaborating entity \"pp_memory\" for hierarchy \"toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_memory:memory\"" {  } { { "vhdl/pp_core.vhd" "memory" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_core.vhd" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593006760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pp_writeback toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_writeback:writeback " "Elaborating entity \"pp_writeback\" for hierarchy \"toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_writeback:writeback\"" {  } { { "vhdl/pp_core.vhd" "writeback" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_core.vhd" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593006767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pp_icache toplevel:Potato_SoC\|pp_potato:processor\|pp_icache:\\icache_enabled:icache " "Elaborating entity \"pp_icache\" for hierarchy \"toplevel:Potato_SoC\|pp_potato:processor\|pp_icache:\\icache_enabled:icache\"" {  } { { "vhdl/pp_potato.vhd" "\\icache_enabled:icache" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_potato.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593006776 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "wb_outputs.dat pp_icache.vhd(30) " "Using initial value X (don't care) for net \"wb_outputs.dat\" at pp_icache.vhd(30)" {  } { { "vhdl/pp_icache.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_icache.vhd" 30 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593006790 "|RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pp_wb_adapter toplevel:Potato_SoC\|pp_potato:processor\|pp_wb_adapter:dmem_if " "Elaborating entity \"pp_wb_adapter\" for hierarchy \"toplevel:Potato_SoC\|pp_potato:processor\|pp_wb_adapter:dmem_if\"" {  } { { "vhdl/pp_potato.vhd" "dmem_if" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_potato.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593006791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pp_wb_arbiter toplevel:Potato_SoC\|pp_potato:processor\|pp_wb_arbiter:arbiter " "Elaborating entity \"pp_wb_arbiter\" for hierarchy \"toplevel:Potato_SoC\|pp_potato:processor\|pp_wb_arbiter:arbiter\"" {  } { { "vhdl/pp_potato.vhd" "arbiter" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_potato.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593006794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pp_soc_timer toplevel:Potato_SoC\|pp_soc_timer:timer0 " "Elaborating entity \"pp_soc_timer\" for hierarchy \"toplevel:Potato_SoC\|pp_soc_timer:timer0\"" {  } { { "vhdl/toplevel.vhd" "timer0" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593006798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pp_soc_uart toplevel:Potato_SoC\|pp_soc_uart:uart0 " "Elaborating entity \"pp_soc_uart\" for hierarchy \"toplevel:Potato_SoC\|pp_soc_uart:uart0\"" {  } { { "vhdl/toplevel.vhd" "uart0" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593006801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pp_fifo toplevel:Potato_SoC\|pp_soc_uart:uart0\|pp_fifo:send_buffer " "Elaborating entity \"pp_fifo\" for hierarchy \"toplevel:Potato_SoC\|pp_soc_uart:uart0\|pp_fifo:send_buffer\"" {  } { { "vhdl/pp_soc_uart.vhd" "send_buffer" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_uart.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593006825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pp_soc_intercon toplevel:Potato_SoC\|pp_soc_intercon:intercon_error " "Elaborating entity \"pp_soc_intercon\" for hierarchy \"toplevel:Potato_SoC\|pp_soc_intercon:intercon_error\"" {  } { { "vhdl/toplevel.vhd" "intercon_error" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593006836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aee_rom_wrapper toplevel:Potato_SoC\|aee_rom_wrapper:aee_rom " "Elaborating entity \"aee_rom_wrapper\" for hierarchy \"toplevel:Potato_SoC\|aee_rom_wrapper:aee_rom\"" {  } { { "vhdl/toplevel.vhd" "aee_rom" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593006841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aee_rom toplevel:Potato_SoC\|aee_rom_wrapper:aee_rom\|aee_rom:rom " "Elaborating entity \"aee_rom\" for hierarchy \"toplevel:Potato_SoC\|aee_rom_wrapper:aee_rom\|aee_rom:rom\"" {  } { { "vhdl/aee_rom_wrapper.vhd" "rom" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/aee_rom_wrapper.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593006858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram toplevel:Potato_SoC\|aee_rom_wrapper:aee_rom\|aee_rom:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"toplevel:Potato_SoC\|aee_rom_wrapper:aee_rom\|aee_rom:rom\|altsyncram:altsyncram_component\"" {  } { { "vhdl/aee_rom.vhd" "altsyncram_component" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/aee_rom.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593007300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel:Potato_SoC\|aee_rom_wrapper:aee_rom\|aee_rom:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"toplevel:Potato_SoC\|aee_rom_wrapper:aee_rom\|aee_rom:rom\|altsyncram:altsyncram_component\"" {  } { { "vhdl/aee_rom.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/aee_rom.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593007413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel:Potato_SoC\|aee_rom_wrapper:aee_rom\|aee_rom:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"toplevel:Potato_SoC\|aee_rom_wrapper:aee_rom\|aee_rom:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file bootloader.mif " "Parameter \"init_file\" = \"bootloader.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593007413 ""}  } { { "vhdl/aee_rom.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/aee_rom.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549593007413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hl24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hl24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hl24 " "Found entity 1: altsyncram_hl24" {  } { { "db/altsyncram_hl24.tdf" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/db/altsyncram_hl24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593007510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593007510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hl24 toplevel:Potato_SoC\|aee_rom_wrapper:aee_rom\|aee_rom:rom\|altsyncram:altsyncram_component\|altsyncram_hl24:auto_generated " "Elaborating entity \"altsyncram_hl24\" for hierarchy \"toplevel:Potato_SoC\|aee_rom_wrapper:aee_rom\|aee_rom:rom\|altsyncram:altsyncram_component\|altsyncram_hl24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/hossameldin/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593007511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pp_soc_memory toplevel:Potato_SoC\|pp_soc_memory:aee_ram " "Elaborating entity \"pp_soc_memory\" for hierarchy \"toplevel:Potato_SoC\|pp_soc_memory:aee_ram\"" {  } { { "vhdl/toplevel.vhd" "aee_ram" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593007766 ""}
{ "Warning" "WSGN_WIRE_LOOP" "toplevel:Potato_SoC\|gpio_pins\[11\] " "Node \"toplevel:Potato_SoC\|gpio_pins\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "vhdl/toplevel.vhd" "gpio_pins\[11\]" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd" 25 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1549593008532 ""}
{ "Warning" "WSGN_WIRE_LOOP" "toplevel:Potato_SoC\|gpio_pins\[10\] " "Node \"toplevel:Potato_SoC\|gpio_pins\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "vhdl/toplevel.vhd" "gpio_pins\[10\]" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd" 25 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1549593008532 ""}
{ "Warning" "WSGN_WIRE_LOOP" "toplevel:Potato_SoC\|gpio_pins\[9\] " "Node \"toplevel:Potato_SoC\|gpio_pins\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "vhdl/toplevel.vhd" "gpio_pins\[9\]" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd" 25 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1549593008532 ""}
{ "Warning" "WSGN_WIRE_LOOP" "toplevel:Potato_SoC\|gpio_pins\[8\] " "Node \"toplevel:Potato_SoC\|gpio_pins\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "vhdl/toplevel.vhd" "gpio_pins\[8\]" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd" 25 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1549593008532 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_register_file:regfile\|\\regfile:registers_rtl_0 " "Inferred RAM node \"toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_register_file:regfile\|\\regfile:registers_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1549593010012 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_register_file:regfile\|\\regfile:registers_rtl_1 " "Inferred RAM node \"toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_register_file:regfile\|\\regfile:registers_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1549593010013 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "toplevel:Potato_SoC\|pp_potato:processor\|pp_icache:\\icache_enabled:icache\|tag_memory " "RAM logic \"toplevel:Potato_SoC\|pp_potato:processor\|pp_icache:\\icache_enabled:icache\|tag_memory\" is uninferred due to asynchronous read logic" {  } { { "vhdl/pp_icache.vhd" "tag_memory" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_icache.vhd" 51 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1549593010014 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1549593010014 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "toplevel:Potato_SoC\|pp_soc_uart:uart0\|pp_fifo:recv_buffer\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"toplevel:Potato_SoC\|pp_soc_uart:uart0\|pp_fifo:recv_buffer\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RV_FPGA_PLC_Potato.ram0_pp_fifo_64a0ced3.hdl.mif " "Parameter INIT_FILE set to db/RV_FPGA_PLC_Potato.ram0_pp_fifo_64a0ced3.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "toplevel:Potato_SoC\|pp_soc_uart:uart0\|pp_fifo:send_buffer\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"toplevel:Potato_SoC\|pp_soc_uart:uart0\|pp_fifo:send_buffer\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RV_FPGA_PLC_Potato.ram0_pp_fifo_64a0ced3.hdl.mif " "Parameter INIT_FILE set to db/RV_FPGA_PLC_Potato.ram0_pp_fifo_64a0ced3.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "toplevel:Potato_SoC\|pp_potato:processor\|pp_icache:\\icache_enabled:icache\|cache_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"toplevel:Potato_SoC\|pp_potato:processor\|pp_icache:\\icache_enabled:icache\|cache_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 120 " "Parameter WIDTH_A set to 120" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 120 " "Parameter WIDTH_B set to 120" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_register_file:regfile\|\\regfile:registers_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_register_file:regfile\|\\regfile:registers_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RV_FPGA_PLC_Potato.ram0_pp_register_file_b60e35e6.hdl.mif " "Parameter INIT_FILE set to db/RV_FPGA_PLC_Potato.ram0_pp_register_file_b60e35e6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_register_file:regfile\|\\regfile:registers_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_register_file:regfile\|\\regfile:registers_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RV_FPGA_PLC_Potato.ram0_pp_register_file_b60e35e6.hdl.mif " "Parameter INIT_FILE set to db/RV_FPGA_PLC_Potato.ram0_pp_register_file_b60e35e6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1549593015111 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1549593015111 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1549593015111 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel:Potato_SoC\|pp_soc_uart:uart0\|pp_fifo:recv_buffer\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"toplevel:Potato_SoC\|pp_soc_uart:uart0\|pp_fifo:recv_buffer\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593015179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel:Potato_SoC\|pp_soc_uart:uart0\|pp_fifo:recv_buffer\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"toplevel:Potato_SoC\|pp_soc_uart:uart0\|pp_fifo:recv_buffer\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RV_FPGA_PLC_Potato.ram0_pp_fifo_64a0ced3.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RV_FPGA_PLC_Potato.ram0_pp_fifo_64a0ced3.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015179 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549593015179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n9o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n9o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n9o1 " "Found entity 1: altsyncram_n9o1" {  } { { "db/altsyncram_n9o1.tdf" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/db/altsyncram_n9o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593015224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593015224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel:Potato_SoC\|pp_potato:processor\|pp_icache:\\icache_enabled:icache\|altsyncram:cache_memory_rtl_0 " "Elaborated megafunction instantiation \"toplevel:Potato_SoC\|pp_potato:processor\|pp_icache:\\icache_enabled:icache\|altsyncram:cache_memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593015240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel:Potato_SoC\|pp_potato:processor\|pp_icache:\\icache_enabled:icache\|altsyncram:cache_memory_rtl_0 " "Instantiated megafunction \"toplevel:Potato_SoC\|pp_potato:processor\|pp_icache:\\icache_enabled:icache\|altsyncram:cache_memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 120 " "Parameter \"WIDTH_A\" = \"120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 120 " "Parameter \"WIDTH_B\" = \"120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015240 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549593015240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a9n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a9n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a9n1 " "Found entity 1: altsyncram_a9n1" {  } { { "db/altsyncram_a9n1.tdf" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/db/altsyncram_a9n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593015312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593015312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_register_file:regfile\|altsyncram:\\regfile:registers_rtl_0 " "Elaborated megafunction instantiation \"toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_register_file:regfile\|altsyncram:\\regfile:registers_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593015322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_register_file:regfile\|altsyncram:\\regfile:registers_rtl_0 " "Instantiated megafunction \"toplevel:Potato_SoC\|pp_potato:processor\|pp_core:processor\|pp_register_file:regfile\|altsyncram:\\regfile:registers_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RV_FPGA_PLC_Potato.ram0_pp_register_file_b60e35e6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RV_FPGA_PLC_Potato.ram0_pp_register_file_b60e35e6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549593015323 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549593015323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_79p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_79p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_79p1 " "Found entity 1: altsyncram_79p1" {  } { { "db/altsyncram_79p1.tdf" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/db/altsyncram_79p1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549593015373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593015373 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1549593016181 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_OUT\[0\] GND " "Pin \"GPIO_OUT\[0\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|GPIO_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_OUT\[1\] GND " "Pin \"GPIO_OUT\[1\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|GPIO_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_OUT\[2\] GND " "Pin \"GPIO_OUT\[2\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|GPIO_OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_OUT\[3\] GND " "Pin \"GPIO_OUT\[3\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|GPIO_OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_OUT\[4\] GND " "Pin \"GPIO_OUT\[4\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|GPIO_OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_OUT\[5\] GND " "Pin \"GPIO_OUT\[5\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|GPIO_OUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_OUT\[6\] GND " "Pin \"GPIO_OUT\[6\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|GPIO_OUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_OUT\[7\] GND " "Pin \"GPIO_OUT\[7\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|GPIO_OUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_OUT\[8\] GND " "Pin \"GPIO_OUT\[8\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|GPIO_OUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_OUT\[9\] GND " "Pin \"GPIO_OUT\[9\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|GPIO_OUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_OUT\[10\] GND " "Pin \"GPIO_OUT\[10\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|GPIO_OUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_OUT\[11\] GND " "Pin \"GPIO_OUT\[11\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|GPIO_OUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_OUT\[12\] GND " "Pin \"GPIO_OUT\[12\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|GPIO_OUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_OUT\[13\] GND " "Pin \"GPIO_OUT\[13\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|GPIO_OUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_OUT\[14\] GND " "Pin \"GPIO_OUT\[14\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|GPIO_OUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_OUT\[15\] GND " "Pin \"GPIO_OUT\[15\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|GPIO_OUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_OUT\[16\] GND " "Pin \"GPIO_OUT\[16\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|GPIO_OUT[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_OUT\[17\] GND " "Pin \"GPIO_OUT\[17\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|GPIO_OUT[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549593020728 "|RV_FPGA_PLC_Potato|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1549593020728 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1549593021403 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1549593028456 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "6 0 2 0 0 " "Adding 6 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1549593029926 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549593029926 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "37 " "Design contains 37 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B3B " "No output dependent on input pin \"CLOCK_50_B3B\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|CLOCK_50_B3B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B5B " "No output dependent on input pin \"CLOCK_50_B5B\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|CLOCK_50_B5B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B6A " "No output dependent on input pin \"CLOCK_50_B6A\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|CLOCK_50_B6A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B7A " "No output dependent on input pin \"CLOCK_50_B7A\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|CLOCK_50_B7A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B8A " "No output dependent on input pin \"CLOCK_50_B8A\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|CLOCK_50_B8A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_IN\[0\] " "No output dependent on input pin \"GPIO_IN\[0\]\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|GPIO_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_IN\[1\] " "No output dependent on input pin \"GPIO_IN\[1\]\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|GPIO_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_IN\[2\] " "No output dependent on input pin \"GPIO_IN\[2\]\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|GPIO_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_IN\[3\] " "No output dependent on input pin \"GPIO_IN\[3\]\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|GPIO_IN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_IN\[4\] " "No output dependent on input pin \"GPIO_IN\[4\]\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|GPIO_IN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_IN\[5\] " "No output dependent on input pin \"GPIO_IN\[5\]\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|GPIO_IN[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_IN\[6\] " "No output dependent on input pin \"GPIO_IN\[6\]\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|GPIO_IN[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_IN\[7\] " "No output dependent on input pin \"GPIO_IN\[7\]\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|GPIO_IN[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_IN\[8\] " "No output dependent on input pin \"GPIO_IN\[8\]\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|GPIO_IN[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_IN\[9\] " "No output dependent on input pin \"GPIO_IN\[9\]\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|GPIO_IN[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_IN\[10\] " "No output dependent on input pin \"GPIO_IN\[10\]\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|GPIO_IN[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_IN\[11\] " "No output dependent on input pin \"GPIO_IN\[11\]\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|GPIO_IN[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_IN\[12\] " "No output dependent on input pin \"GPIO_IN\[12\]\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|GPIO_IN[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_IN\[13\] " "No output dependent on input pin \"GPIO_IN\[13\]\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|GPIO_IN[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_IN\[14\] " "No output dependent on input pin \"GPIO_IN\[14\]\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|GPIO_IN[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_IN\[15\] " "No output dependent on input pin \"GPIO_IN\[15\]\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|GPIO_IN[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_IN\[16\] " "No output dependent on input pin \"GPIO_IN\[16\]\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|GPIO_IN[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_IN\[17\] " "No output dependent on input pin \"GPIO_IN\[17\]\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|GPIO_IN[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_n\[0\] " "No output dependent on input pin \"KEY_n\[0\]\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|KEY_n[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_n\[1\] " "No output dependent on input pin \"KEY_n\[1\]\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|KEY_n[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_n\[2\] " "No output dependent on input pin \"KEY_n\[2\]\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|KEY_n[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_n\[3\] " "No output dependent on input pin \"KEY_n\[3\]\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|KEY_n[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "RV_FPGA_PLC_Potato.vhd" "" { Text "/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549593032019 "|RV_FPGA_PLC_Potato|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1549593032019 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9617 " "Implemented 9617 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1549593032058 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1549593032058 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9292 " "Implemented 9292 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1549593032058 ""} { "Info" "ICUT_CUT_TM_RAMS" "232 " "Implemented 232 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1549593032058 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1549593032058 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1549593032058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1115 " "Peak virtual memory: 1115 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549593032090 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  8 04:30:32 2019 " "Processing ended: Fri Feb  8 04:30:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549593032090 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549593032090 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549593032090 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549593032090 ""}
