// Seed: 339966788
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  assign module_2.type_3 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  nor primCall (id_1, id_6, id_5, id_3, id_2, id_4);
  module_0 modCall_1 (
      id_3,
      id_6
  );
endmodule
module module_2 (
    output tri  id_0,
    input  tri0 id_1,
    input  tri0 id_2,
    output tri0 id_3,
    input  wor  id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6
  );
endmodule
