Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Sun Dec 22 14:00:27 2019
| Host         : Artifank-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 53 register/latch pins with no clock driven by root clock pin: master_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_color_sens/s_color_sens_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_01/s_senss_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_01/s_senss_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_01/s_senss_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_01/s_senss_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_01/s_senss_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_01/s_senss_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_01/s_senss_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_02/s_senss_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_02/s_senss_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_02/s_senss_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_02/s_senss_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_02/s_senss_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_02/s_senss_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_02/s_senss_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_03/s_senss_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_03/s_senss_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_03/s_senss_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_03/s_senss_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_03/s_senss_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_03/s_senss_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_03/s_senss_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_04/s_senss_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_04/s_senss_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_04/s_senss_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_04/s_senss_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_04/s_senss_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_04/s_senss_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_04/s_senss_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_05/s_senss_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_05/s_senss_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_05/s_senss_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_05/s_senss_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_05/s_senss_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_05/s_senss_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_05/s_senss_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_06/s_senss_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_06/s_senss_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_06/s_senss_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_06/s_senss_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_06/s_senss_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_06/s_senss_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_06/s_senss_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_07/s_senss_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_07/s_senss_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_07/s_senss_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_07/s_senss_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_07/s_senss_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_07/s_senss_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_07/s_senss_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_08/s_senss_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_08/s_senss_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_08/s_senss_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_08/s_senss_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_08/s_senss_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_08/s_senss_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_08/s_senss_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_09/s_senss_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_09/s_senss_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_09/s_senss_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_09/s_senss_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_09/s_senss_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_09/s_senss_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_09/s_senss_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_10/s_senss_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_10/s_senss_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_10/s_senss_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_10/s_senss_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_10/s_senss_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_10/s_senss_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_10/s_senss_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_11/s_senss_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_11/s_senss_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_11/s_senss_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_11/s_senss_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_11/s_senss_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_11/s_senss_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_11/s_senss_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_12/s_senss_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_12/s_senss_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_12/s_senss_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_12/s_senss_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_12/s_senss_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_12/s_senss_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_12/s_senss_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_13/s_senss_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_13/s_senss_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_13/s_senss_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_13/s_senss_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_13/s_senss_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_13/s_senss_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_13/s_senss_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_14/s_senss_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_14/s_senss_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_14/s_senss_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_14/s_senss_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_14/s_senss_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_14/s_senss_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_14/s_senss_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_15/s_senss_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_15/s_senss_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_15/s_senss_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_15/s_senss_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_15/s_senss_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_15/s_senss_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_15/s_senss_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_16/s_senss_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_16/s_senss_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_16/s_senss_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_16/s_senss_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_16/s_senss_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_16/s_senss_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_qtr_senss/qtr_sens_16/s_senss_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -15.409     -242.112                     16                 3686        0.035        0.000                      0                 3686        4.500        0.000                       0                  1482  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -15.409     -242.112                     16                 3686        0.035        0.000                      0                 3686        4.500        0.000                       0                  1482  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           16  Failing Endpoints,  Worst Slack      -15.409ns,  Total Violation     -242.112ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.409ns  (required time - arrival time)
  Source:                 u_color_sens/s_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ssd_ctrl/s_disp_num_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.335ns  (logic 12.061ns (47.606%)  route 13.274ns (52.394%))
  Logic Levels:           40  (CARRY4=26 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        1.639     5.160    u_color_sens/clk_IBUF_BUFG
    SLICE_X65Y0          FDRE                                         r  u_color_sens/s_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y0          FDRE (Prop_fdre_C_Q)         0.456     5.616 f  u_color_sens/s_red_reg[0]/Q
                         net (fo=26, routed)          0.212     5.828    u_color_sens/s_red_reg_n_0_[0]
    SLICE_X64Y0          LUT1 (Prop_lut1_I0_O)        0.124     5.952 r  u_color_sens/s_disp_num[15]_i_671/O
                         net (fo=2, routed)           0.341     6.293    u_color_sens/s_disp_num[15]_i_671_n_0
    SLICE_X62Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.873 r  u_color_sens/s_disp_num_reg[15]_i_565/CO[3]
                         net (fo=1, routed)           0.000     6.873    u_color_sens/s_disp_num_reg[15]_i_565_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.987 r  u_color_sens/s_disp_num_reg[15]_i_573/CO[3]
                         net (fo=1, routed)           0.000     6.987    u_color_sens/s_disp_num_reg[15]_i_573_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.226 r  u_color_sens/s_disp_num_reg[7]_i_325/O[2]
                         net (fo=14, routed)          1.040     8.266    o_red4[11]
    SLICE_X61Y3          LUT4 (Prop_lut4_I3_O)        0.302     8.568 r  s_disp_num[7]_i_341/O
                         net (fo=1, routed)           0.000     8.568    u_color_sens/s_disp_num[7]_i_252_0[1]
    SLICE_X61Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.118 r  u_color_sens/s_disp_num_reg[7]_i_256/CO[3]
                         net (fo=1, routed)           0.000     9.118    u_color_sens/s_disp_num_reg[7]_i_256_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.431 r  u_color_sens/s_disp_num_reg[7]_i_132/O[3]
                         net (fo=4, routed)           0.663    10.094    u_color_sens_n_110
    SLICE_X64Y8          LUT6 (Prop_lut6_I5_O)        0.306    10.400 r  s_disp_num[7]_i_55/O
                         net (fo=2, routed)           0.855    11.255    s_disp_num[7]_i_55_n_0
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124    11.379 r  s_disp_num[7]_i_59/O
                         net (fo=1, routed)           0.000    11.379    u_color_sens/s_disp_num[15]_i_86_0[2]
    SLICE_X59Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.777 r  u_color_sens/s_disp_num_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.777    u_color_sens/s_disp_num_reg[7]_i_20_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.111 f  u_color_sens/s_disp_num_reg[7]_i_6/O[1]
                         net (fo=21, routed)          0.977    13.088    u_ssd_ctrl/s_disp_num[15]_i_5[1]
    SLICE_X55Y5          LUT2 (Prop_lut2_I0_O)        0.303    13.391 r  u_ssd_ctrl/s_disp_num[15]_i_83/O
                         net (fo=1, routed)           0.000    13.391    u_color_sens/s_disp_num[2]_i_264_1[3]
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.792 r  u_color_sens/s_disp_num_reg[15]_i_40/CO[3]
                         net (fo=220, routed)         1.221    15.013    u_color_sens/s_disp_num_reg[15]_i_40_n_0
    SLICE_X53Y5          LUT3 (Prop_lut3_I1_O)        0.124    15.137 r  u_color_sens/s_disp_num[2]_i_198/O
                         net (fo=12, routed)          1.187    16.324    u_color_sens/s_disp_num[2]_i_198_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I0_O)        0.124    16.448 r  u_color_sens/s_disp_num[2]_i_253/O
                         net (fo=1, routed)           0.000    16.448    u_color_sens/s_disp_num[2]_i_253_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.828 r  u_color_sens/s_disp_num_reg[2]_i_216/CO[3]
                         net (fo=1, routed)           0.000    16.828    u_color_sens/s_disp_num_reg[2]_i_216_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.945 r  u_color_sens/s_disp_num_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    16.945    u_color_sens/s_disp_num_reg[2]_i_170_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.062 r  u_color_sens/s_disp_num_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000    17.062    u_color_sens/s_disp_num_reg[2]_i_117_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.377 r  u_color_sens/s_disp_num_reg[2]_i_75/O[3]
                         net (fo=3, routed)           0.803    18.180    u_ssd_ctrl/s_disp_num_reg[2]_i_18_1[3]
    SLICE_X59Y9          LUT3 (Prop_lut3_I0_O)        0.307    18.487 r  u_ssd_ctrl/s_disp_num[2]_i_33/O
                         net (fo=1, routed)           0.885    19.372    u_color_sens/s_disp_num_reg[2]_i_9_0[1]
    SLICE_X56Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    19.892 r  u_color_sens/s_disp_num_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.892    u_color_sens/s_disp_num_reg[2]_i_18_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.009 r  u_color_sens/s_disp_num_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.009    u_color_sens/s_disp_num_reg[2]_i_9_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.332 r  u_color_sens/s_disp_num_reg[2]_i_5/O[1]
                         net (fo=13, routed)          0.721    21.053    u_ssd_ctrl/s_disp_num_reg[15]_i_586_0[0]
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    21.891 r  u_ssd_ctrl/s_disp_num_reg[15]_i_688/CO[3]
                         net (fo=1, routed)           0.000    21.891    u_ssd_ctrl/s_disp_num_reg[15]_i_688_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.005 r  u_ssd_ctrl/s_disp_num_reg[15]_i_586/CO[3]
                         net (fo=1, routed)           0.000    22.005    u_ssd_ctrl/s_disp_num_reg[15]_i_586_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.244 r  u_ssd_ctrl/s_disp_num_reg[15]_i_465/O[2]
                         net (fo=3, routed)           0.642    22.885    u_ssd_ctrl/s_disp_num_reg[15]_i_465_n_5
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.302    23.187 r  u_ssd_ctrl/s_disp_num[15]_i_458/O
                         net (fo=1, routed)           0.629    23.817    u_ssd_ctrl/s_disp_num[15]_i_458_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    24.221 r  u_ssd_ctrl/s_disp_num_reg[15]_i_329/CO[3]
                         net (fo=1, routed)           0.000    24.221    u_ssd_ctrl/s_disp_num_reg[15]_i_329_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.544 r  u_ssd_ctrl/s_disp_num_reg[15]_i_173/O[1]
                         net (fo=3, routed)           0.465    25.008    u_color_sens/s_disp_num_reg[15]_i_94_0[1]
    SLICE_X54Y14         LUT4 (Prop_lut4_I0_O)        0.306    25.314 r  u_color_sens/s_disp_num[15]_i_343/O
                         net (fo=1, routed)           0.331    25.645    u_color_sens/s_disp_num[15]_i_343_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.030 r  u_color_sens/s_disp_num_reg[15]_i_183/CO[3]
                         net (fo=1, routed)           0.000    26.030    u_color_sens/s_disp_num_reg[15]_i_183_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.144 r  u_color_sens/s_disp_num_reg[15]_i_94/CO[3]
                         net (fo=1, routed)           0.000    26.144    u_color_sens/s_disp_num_reg[15]_i_94_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.372 r  u_color_sens/s_disp_num_reg[15]_i_43/CO[2]
                         net (fo=1, routed)           0.438    26.810    u_color_sens/s_disp_num_reg[15]_i_43_n_1
    SLICE_X55Y17         LUT5 (Prop_lut5_I4_O)        0.313    27.123 r  u_color_sens/s_disp_num[15]_i_14/O
                         net (fo=32, routed)          0.673    27.795    u_color_sens/s_disp_num[15]_i_14_n_0
    SLICE_X56Y18         LUT3 (Prop_lut3_I1_O)        0.124    27.919 r  u_color_sens/s_disp_num[8]_i_36/O
                         net (fo=1, routed)           0.000    27.919    u_color_sens/s_disp_num[8]_i_36_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.432 r  u_color_sens/s_disp_num_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.432    u_color_sens/s_disp_num_reg[8]_i_9_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.549 r  u_color_sens/s_disp_num_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.549    u_color_sens/s_disp_num_reg[8]_i_5_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.872 r  u_color_sens/s_disp_num_reg[12]_i_5/O[1]
                         net (fo=1, routed)           0.505    29.377    u_color_sens/o_red1[10]
    SLICE_X54Y20         LUT6 (Prop_lut6_I4_O)        0.306    29.683 r  u_color_sens/s_disp_num[10]_i_2/O
                         net (fo=5, routed)           0.688    30.371    u_color_sens/s_red[10]
    SLICE_X54Y19         LUT6 (Prop_lut6_I0_O)        0.124    30.495 r  u_color_sens/s_disp_num[10]_i_1/O
                         net (fo=1, routed)           0.000    30.495    u_ssd_ctrl/i_disp_num[10]
    SLICE_X54Y19         FDRE                                         r  u_ssd_ctrl/s_disp_num_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        1.441    14.782    u_ssd_ctrl/clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  u_ssd_ctrl/s_disp_num_reg[10]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X54Y19         FDRE (Setup_fdre_C_D)        0.079    15.086    u_ssd_ctrl/s_disp_num_reg[10]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -30.495    
  -------------------------------------------------------------------
                         slack                                -15.409    

Slack (VIOLATED) :        -15.400ns  (required time - arrival time)
  Source:                 u_color_sens/s_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ssd_ctrl/s_disp_num_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.350ns  (logic 12.167ns (47.996%)  route 13.183ns (52.004%))
  Logic Levels:           39  (CARRY4=23 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        1.566     5.087    u_color_sens/clk_IBUF_BUFG
    SLICE_X38Y1          FDRE                                         r  u_color_sens/s_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDRE (Prop_fdre_C_Q)         0.518     5.605 f  u_color_sens/s_green_reg[0]/Q
                         net (fo=27, routed)          0.188     5.793    u_color_sens/s_green_reg_n_0_[0]
    SLICE_X39Y1          LUT1 (Prop_lut1_I0_O)        0.124     5.917 r  u_color_sens/s_disp_num[15]_i_731/O
                         net (fo=2, routed)           0.346     6.263    u_color_sens/s_disp_num[15]_i_731_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.858 r  u_color_sens/s_disp_num_reg[15]_i_632/CO[3]
                         net (fo=1, routed)           0.000     6.858    u_color_sens/s_disp_num_reg[15]_i_632_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.975 r  u_color_sens/s_disp_num_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000     6.975    u_color_sens/s_disp_num_reg[15]_i_640_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.194 r  u_color_sens/s_disp_num_reg[7]_i_361/O[0]
                         net (fo=14, routed)          0.823     8.017    o_green4[9]
    SLICE_X39Y4          LUT4 (Prop_lut4_I2_O)        0.295     8.312 r  s_disp_num[7]_i_413/O
                         net (fo=1, routed)           0.000     8.312    u_color_sens/s_disp_num[15]_i_536_0[1]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.862 r  u_color_sens/s_disp_num_reg[7]_i_362/CO[3]
                         net (fo=1, routed)           0.000     8.862    u_color_sens/s_disp_num_reg[7]_i_362_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.084 r  u_color_sens/s_disp_num_reg[7]_i_308/O[0]
                         net (fo=4, routed)           0.897     9.981    u_color_sens_n_267
    SLICE_X40Y4          LUT6 (Prop_lut6_I0_O)        0.299    10.280 r  s_disp_num[7]_i_300/O
                         net (fo=2, routed)           0.556    10.836    s_disp_num[7]_i_300_n_0
    SLICE_X41Y5          LUT5 (Prop_lut5_I0_O)        0.124    10.960 r  s_disp_num[7]_i_304/O
                         net (fo=1, routed)           0.000    10.960    u_color_sens/s_disp_num[15]_i_270_0[2]
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.358 r  u_color_sens/s_disp_num_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.000    11.358    u_color_sens/s_disp_num_reg[7]_i_210_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.472 r  u_color_sens/s_disp_num_reg[7]_i_99/CO[3]
                         net (fo=1, routed)           0.000    11.472    u_color_sens/s_disp_num_reg[7]_i_99_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.806 f  u_color_sens/s_disp_num_reg[7]_i_42/O[1]
                         net (fo=16, routed)          0.653    12.459    u_ssd_ctrl/s_disp_num_reg[15]_i_58_0[1]
    SLICE_X42Y7          LUT2 (Prop_lut2_I1_O)        0.303    12.762 r  u_ssd_ctrl/s_disp_num[15]_i_141/O
                         net (fo=1, routed)           0.000    12.762    u_color_sens/s_disp_num[0]_i_330_1[1]
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.295 r  u_color_sens/s_disp_num_reg[15]_i_58/CO[3]
                         net (fo=229, routed)         1.069    14.364    u_color_sens/s_disp_num_reg[15]_i_58_n_0
    SLICE_X45Y5          LUT3 (Prop_lut3_I1_O)        0.124    14.488 f  u_color_sens/s_disp_num[0]_i_242/O
                         net (fo=15, routed)          0.462    14.950    u_color_sens/s_disp_num[0]_i_242_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.124    15.074 r  u_color_sens/s_disp_num[0]_i_267/O
                         net (fo=1, routed)           0.934    16.008    u_color_sens/s_disp_num[0]_i_267_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.393 r  u_color_sens/s_disp_num_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    16.393    u_color_sens/s_disp_num_reg[0]_i_211_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.507 r  u_color_sens/s_disp_num_reg[0]_i_161/CO[3]
                         net (fo=1, routed)           0.000    16.507    u_color_sens/s_disp_num_reg[0]_i_161_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.621 r  u_color_sens/s_disp_num_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    16.621    u_color_sens/s_disp_num_reg[0]_i_102_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  u_color_sens/s_disp_num_reg[0]_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.735    u_color_sens/s_disp_num_reg[0]_i_66_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.069 r  u_color_sens/s_disp_num_reg[4]_i_17/O[1]
                         net (fo=3, routed)           1.124    18.193    u_ssd_ctrl/s_disp_num_reg[4]_i_7_3[1]
    SLICE_X50Y9          LUT3 (Prop_lut3_I2_O)        0.303    18.496 r  u_ssd_ctrl/s_disp_num[4]_i_12/O
                         net (fo=1, routed)           0.626    19.122    u_color_sens/s_disp_num[15]_i_547[0]
    SLICE_X48Y9          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    19.737 r  u_color_sens/s_disp_num_reg[4]_i_7/O[3]
                         net (fo=18, routed)          1.182    20.919    u_ssd_ctrl/s_disp_num_reg[15]_i_412_0[3]
    SLICE_X50Y11         LUT5 (Prop_lut5_I0_O)        0.306    21.225 r  u_ssd_ctrl/s_disp_num[15]_i_773/O
                         net (fo=1, routed)           0.000    21.225    u_ssd_ctrl/s_disp_num[15]_i_773_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.758 r  u_ssd_ctrl/s_disp_num_reg[15]_i_748/CO[3]
                         net (fo=1, routed)           0.000    21.758    u_ssd_ctrl_n_153
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.081 r  s_disp_num_reg[15]_i_653/O[1]
                         net (fo=3, routed)           0.779    22.860    u_ssd_ctrl/O[1]
    SLICE_X48Y14         LUT6 (Prop_lut6_I2_O)        0.306    23.166 r  u_ssd_ctrl/s_disp_num[15]_i_550/O
                         net (fo=1, routed)           0.000    23.166    u_ssd_ctrl/s_disp_num[15]_i_550_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.716 r  u_ssd_ctrl/s_disp_num_reg[15]_i_412/CO[3]
                         net (fo=1, routed)           0.000    23.716    u_ssd_ctrl/s_disp_num_reg[15]_i_412_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.050 r  u_ssd_ctrl/s_disp_num_reg[15]_i_276/O[1]
                         net (fo=3, routed)           0.718    24.767    u_color_sens/s_disp_num_reg[15]_i_148_0[1]
    SLICE_X46Y13         LUT4 (Prop_lut4_I0_O)        0.303    25.070 r  u_color_sens/s_disp_num[15]_i_290/O
                         net (fo=1, routed)           0.420    25.490    u_color_sens/s_disp_num[15]_i_290_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.016 r  u_color_sens/s_disp_num_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    26.016    u_color_sens/s_disp_num_reg[15]_i_148_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.244 r  u_color_sens/s_disp_num_reg[15]_i_61/CO[2]
                         net (fo=1, routed)           0.551    26.795    u_color_sens/s_disp_num_reg[15]_i_61_n_1
    SLICE_X49Y16         LUT5 (Prop_lut5_I4_O)        0.313    27.108 r  u_color_sens/s_disp_num[15]_i_26/O
                         net (fo=32, routed)          0.269    27.377    u_color_sens/s_disp_num[15]_i_26_n_0
    SLICE_X49Y16         LUT3 (Prop_lut3_I1_O)        0.124    27.501 r  u_color_sens/s_disp_num[8]_i_44/O
                         net (fo=1, routed)           0.330    27.831    u_color_sens/s_disp_num[8]_i_44_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.411 r  u_color_sens/s_disp_num_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.411    u_color_sens/s_disp_num_reg[8]_i_27_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.633 r  u_color_sens/s_disp_num_reg[8]_i_8/O[0]
                         net (fo=1, routed)           0.301    28.934    u_color_sens/o_green1[5]
    SLICE_X53Y18         LUT4 (Prop_lut4_I0_O)        0.299    29.233 r  u_color_sens/s_disp_num[5]_i_8/O
                         net (fo=1, routed)           0.301    29.534    u_color_sens/s_disp_num[5]_i_8_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124    29.658 r  u_color_sens/s_disp_num[5]_i_4/O
                         net (fo=3, routed)           0.655    30.313    u_color_sens/s_green[5]
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.124    30.437 r  u_color_sens/s_disp_num[5]_i_1/O
                         net (fo=1, routed)           0.000    30.437    u_ssd_ctrl/i_disp_num[5]
    SLICE_X51Y21         FDRE                                         r  u_ssd_ctrl/s_disp_num_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        1.440    14.781    u_ssd_ctrl/clk_IBUF_BUFG
    SLICE_X51Y21         FDRE                                         r  u_ssd_ctrl/s_disp_num_reg[5]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X51Y21         FDRE (Setup_fdre_C_D)        0.031    15.037    u_ssd_ctrl/s_disp_num_reg[5]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -30.437    
  -------------------------------------------------------------------
                         slack                                -15.400    

Slack (VIOLATED) :        -15.386ns  (required time - arrival time)
  Source:                 u_color_sens/s_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ssd_ctrl/s_disp_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.382ns  (logic 11.967ns (47.147%)  route 13.415ns (52.853%))
  Logic Levels:           38  (CARRY4=22 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        1.566     5.087    u_color_sens/clk_IBUF_BUFG
    SLICE_X38Y1          FDRE                                         r  u_color_sens/s_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDRE (Prop_fdre_C_Q)         0.518     5.605 f  u_color_sens/s_green_reg[0]/Q
                         net (fo=27, routed)          0.188     5.793    u_color_sens/s_green_reg_n_0_[0]
    SLICE_X39Y1          LUT1 (Prop_lut1_I0_O)        0.124     5.917 r  u_color_sens/s_disp_num[15]_i_731/O
                         net (fo=2, routed)           0.346     6.263    u_color_sens/s_disp_num[15]_i_731_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.858 r  u_color_sens/s_disp_num_reg[15]_i_632/CO[3]
                         net (fo=1, routed)           0.000     6.858    u_color_sens/s_disp_num_reg[15]_i_632_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.975 r  u_color_sens/s_disp_num_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000     6.975    u_color_sens/s_disp_num_reg[15]_i_640_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.194 r  u_color_sens/s_disp_num_reg[7]_i_361/O[0]
                         net (fo=14, routed)          0.823     8.017    o_green4[9]
    SLICE_X39Y4          LUT4 (Prop_lut4_I2_O)        0.295     8.312 r  s_disp_num[7]_i_413/O
                         net (fo=1, routed)           0.000     8.312    u_color_sens/s_disp_num[15]_i_536_0[1]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.862 r  u_color_sens/s_disp_num_reg[7]_i_362/CO[3]
                         net (fo=1, routed)           0.000     8.862    u_color_sens/s_disp_num_reg[7]_i_362_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.084 r  u_color_sens/s_disp_num_reg[7]_i_308/O[0]
                         net (fo=4, routed)           0.897     9.981    u_color_sens_n_267
    SLICE_X40Y4          LUT6 (Prop_lut6_I0_O)        0.299    10.280 r  s_disp_num[7]_i_300/O
                         net (fo=2, routed)           0.556    10.836    s_disp_num[7]_i_300_n_0
    SLICE_X41Y5          LUT5 (Prop_lut5_I0_O)        0.124    10.960 r  s_disp_num[7]_i_304/O
                         net (fo=1, routed)           0.000    10.960    u_color_sens/s_disp_num[15]_i_270_0[2]
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.358 r  u_color_sens/s_disp_num_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.000    11.358    u_color_sens/s_disp_num_reg[7]_i_210_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.472 r  u_color_sens/s_disp_num_reg[7]_i_99/CO[3]
                         net (fo=1, routed)           0.000    11.472    u_color_sens/s_disp_num_reg[7]_i_99_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.806 f  u_color_sens/s_disp_num_reg[7]_i_42/O[1]
                         net (fo=16, routed)          0.653    12.459    u_ssd_ctrl/s_disp_num_reg[15]_i_58_0[1]
    SLICE_X42Y7          LUT2 (Prop_lut2_I1_O)        0.303    12.762 r  u_ssd_ctrl/s_disp_num[15]_i_141/O
                         net (fo=1, routed)           0.000    12.762    u_color_sens/s_disp_num[0]_i_330_1[1]
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.295 r  u_color_sens/s_disp_num_reg[15]_i_58/CO[3]
                         net (fo=229, routed)         1.069    14.364    u_color_sens/s_disp_num_reg[15]_i_58_n_0
    SLICE_X45Y5          LUT3 (Prop_lut3_I1_O)        0.124    14.488 f  u_color_sens/s_disp_num[0]_i_242/O
                         net (fo=15, routed)          0.462    14.950    u_color_sens/s_disp_num[0]_i_242_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.124    15.074 r  u_color_sens/s_disp_num[0]_i_267/O
                         net (fo=1, routed)           0.934    16.008    u_color_sens/s_disp_num[0]_i_267_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.393 r  u_color_sens/s_disp_num_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    16.393    u_color_sens/s_disp_num_reg[0]_i_211_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.507 r  u_color_sens/s_disp_num_reg[0]_i_161/CO[3]
                         net (fo=1, routed)           0.000    16.507    u_color_sens/s_disp_num_reg[0]_i_161_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.621 r  u_color_sens/s_disp_num_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    16.621    u_color_sens/s_disp_num_reg[0]_i_102_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  u_color_sens/s_disp_num_reg[0]_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.735    u_color_sens/s_disp_num_reg[0]_i_66_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.069 r  u_color_sens/s_disp_num_reg[4]_i_17/O[1]
                         net (fo=3, routed)           1.124    18.193    u_ssd_ctrl/s_disp_num_reg[4]_i_7_3[1]
    SLICE_X50Y9          LUT3 (Prop_lut3_I2_O)        0.303    18.496 r  u_ssd_ctrl/s_disp_num[4]_i_12/O
                         net (fo=1, routed)           0.626    19.122    u_color_sens/s_disp_num[15]_i_547[0]
    SLICE_X48Y9          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    19.737 r  u_color_sens/s_disp_num_reg[4]_i_7/O[3]
                         net (fo=18, routed)          1.182    20.919    u_ssd_ctrl/s_disp_num_reg[15]_i_412_0[3]
    SLICE_X50Y11         LUT5 (Prop_lut5_I0_O)        0.306    21.225 r  u_ssd_ctrl/s_disp_num[15]_i_773/O
                         net (fo=1, routed)           0.000    21.225    u_ssd_ctrl/s_disp_num[15]_i_773_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.758 r  u_ssd_ctrl/s_disp_num_reg[15]_i_748/CO[3]
                         net (fo=1, routed)           0.000    21.758    u_ssd_ctrl_n_153
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.081 r  s_disp_num_reg[15]_i_653/O[1]
                         net (fo=3, routed)           0.779    22.860    u_ssd_ctrl/O[1]
    SLICE_X48Y14         LUT6 (Prop_lut6_I2_O)        0.306    23.166 r  u_ssd_ctrl/s_disp_num[15]_i_550/O
                         net (fo=1, routed)           0.000    23.166    u_ssd_ctrl/s_disp_num[15]_i_550_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.716 r  u_ssd_ctrl/s_disp_num_reg[15]_i_412/CO[3]
                         net (fo=1, routed)           0.000    23.716    u_ssd_ctrl/s_disp_num_reg[15]_i_412_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.050 r  u_ssd_ctrl/s_disp_num_reg[15]_i_276/O[1]
                         net (fo=3, routed)           0.718    24.767    u_color_sens/s_disp_num_reg[15]_i_148_0[1]
    SLICE_X46Y13         LUT4 (Prop_lut4_I0_O)        0.303    25.070 r  u_color_sens/s_disp_num[15]_i_290/O
                         net (fo=1, routed)           0.420    25.490    u_color_sens/s_disp_num[15]_i_290_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.016 r  u_color_sens/s_disp_num_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    26.016    u_color_sens/s_disp_num_reg[15]_i_148_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.244 r  u_color_sens/s_disp_num_reg[15]_i_61/CO[2]
                         net (fo=1, routed)           0.551    26.795    u_color_sens/s_disp_num_reg[15]_i_61_n_1
    SLICE_X49Y16         LUT5 (Prop_lut5_I4_O)        0.313    27.108 r  u_color_sens/s_disp_num[15]_i_26/O
                         net (fo=32, routed)          0.269    27.377    u_color_sens/s_disp_num[15]_i_26_n_0
    SLICE_X49Y16         LUT3 (Prop_lut3_I1_O)        0.124    27.501 r  u_color_sens/s_disp_num[8]_i_44/O
                         net (fo=1, routed)           0.330    27.831    u_color_sens/s_disp_num[8]_i_44_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    28.429 r  u_color_sens/s_disp_num_reg[8]_i_27/O[1]
                         net (fo=1, routed)           0.446    28.875    u_color_sens/o_green1[2]
    SLICE_X48Y20         LUT4 (Prop_lut4_I0_O)        0.303    29.178 r  u_color_sens/s_disp_num[2]_i_8/O
                         net (fo=1, routed)           0.303    29.481    u_color_sens/s_disp_num[2]_i_8_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124    29.605 r  u_color_sens/s_disp_num[2]_i_4/O
                         net (fo=3, routed)           0.740    30.345    u_color_sens/s_green[2]
    SLICE_X54Y21         LUT6 (Prop_lut6_I5_O)        0.124    30.469 r  u_color_sens/s_disp_num[2]_i_1/O
                         net (fo=1, routed)           0.000    30.469    u_ssd_ctrl/i_disp_num[2]
    SLICE_X54Y21         FDRE                                         r  u_ssd_ctrl/s_disp_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        1.440    14.781    u_ssd_ctrl/clk_IBUF_BUFG
    SLICE_X54Y21         FDRE                                         r  u_ssd_ctrl/s_disp_num_reg[2]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X54Y21         FDRE (Setup_fdre_C_D)        0.077    15.083    u_ssd_ctrl/s_disp_num_reg[2]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -30.469    
  -------------------------------------------------------------------
                         slack                                -15.386    

Slack (VIOLATED) :        -15.332ns  (required time - arrival time)
  Source:                 u_color_sens/s_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ssd_ctrl/s_disp_num_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.266ns  (logic 12.149ns (48.084%)  route 13.117ns (51.916%))
  Logic Levels:           38  (CARRY4=21 LUT1=1 LUT2=2 LUT3=5 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        1.560     5.081    u_color_sens/clk_IBUF_BUFG
    SLICE_X32Y14         FDRE                                         r  u_color_sens/s_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  u_color_sens/s_blue_reg[0]/Q
                         net (fo=21, routed)          0.189     5.727    u_color_sens/s_blue_reg_n_0_[0]
    SLICE_X33Y14         LUT1 (Prop_lut1_I0_O)        0.124     5.851 r  u_color_sens/s_disp_num[15]_i_700/O
                         net (fo=2, routed)           0.349     6.200    u_color_sens/s_disp_num[15]_i_700_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.795 r  u_color_sens/s_disp_num_reg[15]_i_600/CO[3]
                         net (fo=1, routed)           0.000     6.795    u_color_sens/s_disp_num_reg[15]_i_600_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.034 r  u_color_sens/s_disp_num_reg[15]_i_608/O[2]
                         net (fo=12, routed)          1.096     8.130    o_blue4[7]
    SLICE_X32Y16         LUT4 (Prop_lut4_I3_O)        0.301     8.431 r  s_disp_num[7]_i_401/O
                         net (fo=1, routed)           0.000     8.431    u_color_sens/s_disp_num[15]_i_493_0[1]
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.071 r  u_color_sens/s_disp_num_reg[7]_i_344/O[3]
                         net (fo=4, routed)           0.817     9.888    u_color_sens_n_497
    SLICE_X28Y16         LUT6 (Prop_lut6_I1_O)        0.306    10.194 r  s_disp_num[7]_i_275/O
                         net (fo=2, routed)           0.656    10.849    s_disp_num[7]_i_275_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.973 r  s_disp_num[7]_i_279/O
                         net (fo=1, routed)           0.000    10.973    u_color_sens/s_disp_num[15]_i_236_0[1]
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.523 r  u_color_sens/s_disp_num_reg[7]_i_159/CO[3]
                         net (fo=1, routed)           0.000    11.523    u_color_sens/s_disp_num_reg[7]_i_159_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.836 f  u_color_sens/s_disp_num_reg[7]_i_71/O[3]
                         net (fo=11, routed)          0.836    12.672    u_ssd_ctrl/s_disp_num_reg[15]_i_54[3]
    SLICE_X34Y18         LUT2 (Prop_lut2_I1_O)        0.306    12.978 r  u_ssd_ctrl/s_disp_num[15]_i_117/O
                         net (fo=1, routed)           0.000    12.978    u_color_sens/s_disp_num[1]_i_216_1[0]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.491 r  u_color_sens/s_disp_num_reg[15]_i_54/CO[3]
                         net (fo=206, routed)         0.963    14.454    u_color_sens/s_disp_num_reg[15]_i_54_n_0
    SLICE_X35Y15         LUT3 (Prop_lut3_I1_O)        0.124    14.578 r  u_color_sens/s_disp_num[1]_i_97/O
                         net (fo=13, routed)          0.554    15.132    u_color_sens/s_disp_num[1]_i_97_n_0
    SLICE_X39Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.256 r  u_color_sens/s_disp_num[1]_i_84/O
                         net (fo=4, routed)           0.789    16.045    u_color_sens/s_disp_num[1]_i_84_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.124    16.169 r  u_color_sens/s_disp_num[1]_i_177/O
                         net (fo=1, routed)           0.000    16.169    u_color_sens/s_disp_num[1]_i_177_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.702 r  u_color_sens/s_disp_num_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000    16.702    u_color_sens/s_disp_num_reg[1]_i_111_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.819 r  u_color_sens/s_disp_num_reg[1]_i_73/CO[3]
                         net (fo=1, routed)           0.000    16.819    u_color_sens/s_disp_num_reg[1]_i_73_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.936 r  u_color_sens/s_disp_num_reg[1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.936    u_color_sens/s_disp_num_reg[1]_i_41_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.053 r  u_color_sens/s_disp_num_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.053    u_color_sens/s_disp_num_reg[1]_i_29_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.170 r  u_color_sens/s_disp_num_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.170    u_color_sens/s_disp_num_reg[5]_i_19_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.493 r  u_color_sens/s_disp_num_reg[9]_i_16/O[1]
                         net (fo=3, routed)           0.605    18.099    u_ssd_ctrl/s_disp_num_reg[9]_i_5_0[1]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.306    18.405 r  u_ssd_ctrl/s_disp_num[5]_i_10/O
                         net (fo=1, routed)           0.683    19.087    u_color_sens/s_disp_num[15]_i_722[2]
    SLICE_X43Y20         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.485 r  u_color_sens/s_disp_num_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.485    u_color_sens/s_disp_num_reg[5]_i_6_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.798 r  u_color_sens/s_disp_num_reg[9]_i_5/O[3]
                         net (fo=12, routed)          0.630    20.429    u_ssd_ctrl/s_disp_num_reg[15]_i_382_0[3]
    SLICE_X47Y21         LUT2 (Prop_lut2_I1_O)        0.306    20.735 r  u_ssd_ctrl/s_disp_num[15]_i_621/O
                         net (fo=1, routed)           0.000    20.735    u_ssd_ctrl/s_disp_num[15]_i_621_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.285 r  u_ssd_ctrl/s_disp_num_reg[15]_i_508/CO[3]
                         net (fo=1, routed)           0.000    21.285    u_ssd_ctrl/s_disp_num_reg[15]_i_508_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.619 r  u_ssd_ctrl/s_disp_num_reg[15]_i_382/O[1]
                         net (fo=3, routed)           0.445    22.063    u_ssd_ctrl/s_disp_num_reg[15]_i_382_n_6
    SLICE_X44Y22         LUT3 (Prop_lut3_I1_O)        0.303    22.366 r  u_ssd_ctrl/s_disp_num[15]_i_246/O
                         net (fo=1, routed)           0.521    22.887    u_ssd_ctrl/s_disp_num[15]_i_246_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.413 r  u_ssd_ctrl/s_disp_num_reg[15]_i_121/CO[3]
                         net (fo=1, routed)           0.000    23.413    u_ssd_ctrl/s_disp_num_reg[15]_i_121_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.747 r  u_ssd_ctrl/s_disp_num_reg[15]_i_56/O[1]
                         net (fo=3, routed)           0.482    24.229    u_color_sens/s_disp_num[0]_i_3_0[1]
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.303    24.532 r  u_color_sens/s_disp_num[15]_i_131/O
                         net (fo=1, routed)           0.610    25.142    u_color_sens/s_disp_num[15]_i_131_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    25.630 r  u_color_sens/s_disp_num_reg[15]_i_57/CO[1]
                         net (fo=1, routed)           0.538    26.168    u_color_sens/s_disp_num_reg[15]_i_57_n_2
    SLICE_X48Y22         LUT5 (Prop_lut5_I4_O)        0.332    26.500 r  u_color_sens/s_disp_num[15]_i_23/O
                         net (fo=32, routed)          0.463    26.963    u_color_sens/s_disp_num[15]_i_23_n_0
    SLICE_X48Y21         LUT3 (Prop_lut3_I1_O)        0.124    27.087 r  u_color_sens/s_disp_num[8]_i_37/O
                         net (fo=1, routed)           0.189    27.277    u_color_sens/s_disp_num[8]_i_37_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.857 r  u_color_sens/s_disp_num_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.857    u_color_sens/s_disp_num_reg[8]_i_14_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.096 r  u_color_sens/s_disp_num_reg[8]_i_6/O[2]
                         net (fo=1, routed)           0.498    28.593    u_ssd_ctrl/s_disp_num[7]_i_3_0[6]
    SLICE_X51Y22         LUT3 (Prop_lut3_I1_O)        0.302    28.895 r  u_ssd_ctrl/s_disp_num[7]_i_11/O
                         net (fo=1, routed)           0.460    29.355    u_color_sens/s_disp_num_reg[7]_3
    SLICE_X54Y22         LUT6 (Prop_lut6_I4_O)        0.124    29.479 r  u_color_sens/s_disp_num[7]_i_3/O
                         net (fo=3, routed)           0.744    30.224    u_color_sens/s_blue[7]
    SLICE_X54Y19         LUT6 (Prop_lut6_I2_O)        0.124    30.348 r  u_color_sens/s_disp_num[7]_i_1/O
                         net (fo=1, routed)           0.000    30.348    u_ssd_ctrl/i_disp_num[7]
    SLICE_X54Y19         FDRE                                         r  u_ssd_ctrl/s_disp_num_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        1.441    14.782    u_ssd_ctrl/clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  u_ssd_ctrl/s_disp_num_reg[7]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X54Y19         FDRE (Setup_fdre_C_D)        0.081    15.016    u_ssd_ctrl/s_disp_num_reg[7]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -30.348    
  -------------------------------------------------------------------
                         slack                                -15.332    

Slack (VIOLATED) :        -15.329ns  (required time - arrival time)
  Source:                 u_color_sens/s_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ssd_ctrl/s_disp_num_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.280ns  (logic 12.283ns (48.588%)  route 12.997ns (51.412%))
  Logic Levels:           39  (CARRY4=23 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        1.566     5.087    u_color_sens/clk_IBUF_BUFG
    SLICE_X38Y1          FDRE                                         r  u_color_sens/s_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDRE (Prop_fdre_C_Q)         0.518     5.605 f  u_color_sens/s_green_reg[0]/Q
                         net (fo=27, routed)          0.188     5.793    u_color_sens/s_green_reg_n_0_[0]
    SLICE_X39Y1          LUT1 (Prop_lut1_I0_O)        0.124     5.917 r  u_color_sens/s_disp_num[15]_i_731/O
                         net (fo=2, routed)           0.346     6.263    u_color_sens/s_disp_num[15]_i_731_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.858 r  u_color_sens/s_disp_num_reg[15]_i_632/CO[3]
                         net (fo=1, routed)           0.000     6.858    u_color_sens/s_disp_num_reg[15]_i_632_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.975 r  u_color_sens/s_disp_num_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000     6.975    u_color_sens/s_disp_num_reg[15]_i_640_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.194 r  u_color_sens/s_disp_num_reg[7]_i_361/O[0]
                         net (fo=14, routed)          0.823     8.017    o_green4[9]
    SLICE_X39Y4          LUT4 (Prop_lut4_I2_O)        0.295     8.312 r  s_disp_num[7]_i_413/O
                         net (fo=1, routed)           0.000     8.312    u_color_sens/s_disp_num[15]_i_536_0[1]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.862 r  u_color_sens/s_disp_num_reg[7]_i_362/CO[3]
                         net (fo=1, routed)           0.000     8.862    u_color_sens/s_disp_num_reg[7]_i_362_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.084 r  u_color_sens/s_disp_num_reg[7]_i_308/O[0]
                         net (fo=4, routed)           0.897     9.981    u_color_sens_n_267
    SLICE_X40Y4          LUT6 (Prop_lut6_I0_O)        0.299    10.280 r  s_disp_num[7]_i_300/O
                         net (fo=2, routed)           0.556    10.836    s_disp_num[7]_i_300_n_0
    SLICE_X41Y5          LUT5 (Prop_lut5_I0_O)        0.124    10.960 r  s_disp_num[7]_i_304/O
                         net (fo=1, routed)           0.000    10.960    u_color_sens/s_disp_num[15]_i_270_0[2]
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.358 r  u_color_sens/s_disp_num_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.000    11.358    u_color_sens/s_disp_num_reg[7]_i_210_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.472 r  u_color_sens/s_disp_num_reg[7]_i_99/CO[3]
                         net (fo=1, routed)           0.000    11.472    u_color_sens/s_disp_num_reg[7]_i_99_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.806 f  u_color_sens/s_disp_num_reg[7]_i_42/O[1]
                         net (fo=16, routed)          0.653    12.459    u_ssd_ctrl/s_disp_num_reg[15]_i_58_0[1]
    SLICE_X42Y7          LUT2 (Prop_lut2_I1_O)        0.303    12.762 r  u_ssd_ctrl/s_disp_num[15]_i_141/O
                         net (fo=1, routed)           0.000    12.762    u_color_sens/s_disp_num[0]_i_330_1[1]
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.295 r  u_color_sens/s_disp_num_reg[15]_i_58/CO[3]
                         net (fo=229, routed)         1.069    14.364    u_color_sens/s_disp_num_reg[15]_i_58_n_0
    SLICE_X45Y5          LUT3 (Prop_lut3_I1_O)        0.124    14.488 f  u_color_sens/s_disp_num[0]_i_242/O
                         net (fo=15, routed)          0.462    14.950    u_color_sens/s_disp_num[0]_i_242_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.124    15.074 r  u_color_sens/s_disp_num[0]_i_267/O
                         net (fo=1, routed)           0.934    16.008    u_color_sens/s_disp_num[0]_i_267_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.393 r  u_color_sens/s_disp_num_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    16.393    u_color_sens/s_disp_num_reg[0]_i_211_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.507 r  u_color_sens/s_disp_num_reg[0]_i_161/CO[3]
                         net (fo=1, routed)           0.000    16.507    u_color_sens/s_disp_num_reg[0]_i_161_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.621 r  u_color_sens/s_disp_num_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    16.621    u_color_sens/s_disp_num_reg[0]_i_102_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  u_color_sens/s_disp_num_reg[0]_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.735    u_color_sens/s_disp_num_reg[0]_i_66_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.069 r  u_color_sens/s_disp_num_reg[4]_i_17/O[1]
                         net (fo=3, routed)           1.124    18.193    u_ssd_ctrl/s_disp_num_reg[4]_i_7_3[1]
    SLICE_X50Y9          LUT3 (Prop_lut3_I2_O)        0.303    18.496 r  u_ssd_ctrl/s_disp_num[4]_i_12/O
                         net (fo=1, routed)           0.626    19.122    u_color_sens/s_disp_num[15]_i_547[0]
    SLICE_X48Y9          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    19.737 r  u_color_sens/s_disp_num_reg[4]_i_7/O[3]
                         net (fo=18, routed)          1.182    20.919    u_ssd_ctrl/s_disp_num_reg[15]_i_412_0[3]
    SLICE_X50Y11         LUT5 (Prop_lut5_I0_O)        0.306    21.225 r  u_ssd_ctrl/s_disp_num[15]_i_773/O
                         net (fo=1, routed)           0.000    21.225    u_ssd_ctrl/s_disp_num[15]_i_773_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.758 r  u_ssd_ctrl/s_disp_num_reg[15]_i_748/CO[3]
                         net (fo=1, routed)           0.000    21.758    u_ssd_ctrl_n_153
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.081 r  s_disp_num_reg[15]_i_653/O[1]
                         net (fo=3, routed)           0.779    22.860    u_ssd_ctrl/O[1]
    SLICE_X48Y14         LUT6 (Prop_lut6_I2_O)        0.306    23.166 r  u_ssd_ctrl/s_disp_num[15]_i_550/O
                         net (fo=1, routed)           0.000    23.166    u_ssd_ctrl/s_disp_num[15]_i_550_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.716 r  u_ssd_ctrl/s_disp_num_reg[15]_i_412/CO[3]
                         net (fo=1, routed)           0.000    23.716    u_ssd_ctrl/s_disp_num_reg[15]_i_412_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.050 r  u_ssd_ctrl/s_disp_num_reg[15]_i_276/O[1]
                         net (fo=3, routed)           0.718    24.767    u_color_sens/s_disp_num_reg[15]_i_148_0[1]
    SLICE_X46Y13         LUT4 (Prop_lut4_I0_O)        0.303    25.070 r  u_color_sens/s_disp_num[15]_i_290/O
                         net (fo=1, routed)           0.420    25.490    u_color_sens/s_disp_num[15]_i_290_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.016 r  u_color_sens/s_disp_num_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    26.016    u_color_sens/s_disp_num_reg[15]_i_148_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.244 r  u_color_sens/s_disp_num_reg[15]_i_61/CO[2]
                         net (fo=1, routed)           0.551    26.795    u_color_sens/s_disp_num_reg[15]_i_61_n_1
    SLICE_X49Y16         LUT5 (Prop_lut5_I4_O)        0.313    27.108 r  u_color_sens/s_disp_num[15]_i_26/O
                         net (fo=32, routed)          0.269    27.377    u_color_sens/s_disp_num[15]_i_26_n_0
    SLICE_X49Y16         LUT3 (Prop_lut3_I1_O)        0.124    27.501 r  u_color_sens/s_disp_num[8]_i_44/O
                         net (fo=1, routed)           0.330    27.831    u_color_sens/s_disp_num[8]_i_44_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.411 r  u_color_sens/s_disp_num_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.411    u_color_sens/s_disp_num_reg[8]_i_27_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.745 r  u_color_sens/s_disp_num_reg[8]_i_8/O[1]
                         net (fo=1, routed)           0.303    29.048    u_color_sens/o_green1[6]
    SLICE_X48Y19         LUT4 (Prop_lut4_I0_O)        0.303    29.351 r  u_color_sens/s_disp_num[6]_i_8/O
                         net (fo=1, routed)           0.493    29.844    u_color_sens/s_disp_num[6]_i_8_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124    29.968 r  u_color_sens/s_disp_num[6]_i_4/O
                         net (fo=3, routed)           0.276    30.243    u_color_sens/s_green[6]
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124    30.367 r  u_color_sens/s_disp_num[6]_i_1/O
                         net (fo=1, routed)           0.000    30.367    u_ssd_ctrl/i_disp_num[6]
    SLICE_X55Y20         FDRE                                         r  u_ssd_ctrl/s_disp_num_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        1.441    14.782    u_ssd_ctrl/clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  u_ssd_ctrl/s_disp_num_reg[6]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X55Y20         FDRE (Setup_fdre_C_D)        0.031    15.038    u_ssd_ctrl/s_disp_num_reg[6]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -30.367    
  -------------------------------------------------------------------
                         slack                                -15.329    

Slack (VIOLATED) :        -15.276ns  (required time - arrival time)
  Source:                 u_color_sens/s_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ssd_ctrl/s_disp_num_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.221ns  (logic 12.291ns (48.733%)  route 12.930ns (51.267%))
  Logic Levels:           40  (CARRY4=25 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        1.566     5.087    u_color_sens/clk_IBUF_BUFG
    SLICE_X38Y1          FDRE                                         r  u_color_sens/s_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDRE (Prop_fdre_C_Q)         0.518     5.605 f  u_color_sens/s_green_reg[0]/Q
                         net (fo=27, routed)          0.188     5.793    u_color_sens/s_green_reg_n_0_[0]
    SLICE_X39Y1          LUT1 (Prop_lut1_I0_O)        0.124     5.917 r  u_color_sens/s_disp_num[15]_i_731/O
                         net (fo=2, routed)           0.346     6.263    u_color_sens/s_disp_num[15]_i_731_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.858 r  u_color_sens/s_disp_num_reg[15]_i_632/CO[3]
                         net (fo=1, routed)           0.000     6.858    u_color_sens/s_disp_num_reg[15]_i_632_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.975 r  u_color_sens/s_disp_num_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000     6.975    u_color_sens/s_disp_num_reg[15]_i_640_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.194 r  u_color_sens/s_disp_num_reg[7]_i_361/O[0]
                         net (fo=14, routed)          0.823     8.017    o_green4[9]
    SLICE_X39Y4          LUT4 (Prop_lut4_I2_O)        0.295     8.312 r  s_disp_num[7]_i_413/O
                         net (fo=1, routed)           0.000     8.312    u_color_sens/s_disp_num[15]_i_536_0[1]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.862 r  u_color_sens/s_disp_num_reg[7]_i_362/CO[3]
                         net (fo=1, routed)           0.000     8.862    u_color_sens/s_disp_num_reg[7]_i_362_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.084 r  u_color_sens/s_disp_num_reg[7]_i_308/O[0]
                         net (fo=4, routed)           0.897     9.981    u_color_sens_n_267
    SLICE_X40Y4          LUT6 (Prop_lut6_I0_O)        0.299    10.280 r  s_disp_num[7]_i_300/O
                         net (fo=2, routed)           0.556    10.836    s_disp_num[7]_i_300_n_0
    SLICE_X41Y5          LUT5 (Prop_lut5_I0_O)        0.124    10.960 r  s_disp_num[7]_i_304/O
                         net (fo=1, routed)           0.000    10.960    u_color_sens/s_disp_num[15]_i_270_0[2]
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.358 r  u_color_sens/s_disp_num_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.000    11.358    u_color_sens/s_disp_num_reg[7]_i_210_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.472 r  u_color_sens/s_disp_num_reg[7]_i_99/CO[3]
                         net (fo=1, routed)           0.000    11.472    u_color_sens/s_disp_num_reg[7]_i_99_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.806 f  u_color_sens/s_disp_num_reg[7]_i_42/O[1]
                         net (fo=16, routed)          0.653    12.459    u_ssd_ctrl/s_disp_num_reg[15]_i_58_0[1]
    SLICE_X42Y7          LUT2 (Prop_lut2_I1_O)        0.303    12.762 r  u_ssd_ctrl/s_disp_num[15]_i_141/O
                         net (fo=1, routed)           0.000    12.762    u_color_sens/s_disp_num[0]_i_330_1[1]
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.295 r  u_color_sens/s_disp_num_reg[15]_i_58/CO[3]
                         net (fo=229, routed)         1.069    14.364    u_color_sens/s_disp_num_reg[15]_i_58_n_0
    SLICE_X45Y5          LUT3 (Prop_lut3_I1_O)        0.124    14.488 f  u_color_sens/s_disp_num[0]_i_242/O
                         net (fo=15, routed)          0.462    14.950    u_color_sens/s_disp_num[0]_i_242_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.124    15.074 r  u_color_sens/s_disp_num[0]_i_267/O
                         net (fo=1, routed)           0.934    16.008    u_color_sens/s_disp_num[0]_i_267_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.393 r  u_color_sens/s_disp_num_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    16.393    u_color_sens/s_disp_num_reg[0]_i_211_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.507 r  u_color_sens/s_disp_num_reg[0]_i_161/CO[3]
                         net (fo=1, routed)           0.000    16.507    u_color_sens/s_disp_num_reg[0]_i_161_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.621 r  u_color_sens/s_disp_num_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    16.621    u_color_sens/s_disp_num_reg[0]_i_102_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  u_color_sens/s_disp_num_reg[0]_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.735    u_color_sens/s_disp_num_reg[0]_i_66_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.069 r  u_color_sens/s_disp_num_reg[4]_i_17/O[1]
                         net (fo=3, routed)           1.124    18.193    u_ssd_ctrl/s_disp_num_reg[4]_i_7_3[1]
    SLICE_X50Y9          LUT3 (Prop_lut3_I2_O)        0.303    18.496 r  u_ssd_ctrl/s_disp_num[4]_i_12/O
                         net (fo=1, routed)           0.626    19.122    u_color_sens/s_disp_num[15]_i_547[0]
    SLICE_X48Y9          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    19.737 r  u_color_sens/s_disp_num_reg[4]_i_7/O[3]
                         net (fo=18, routed)          1.182    20.919    u_ssd_ctrl/s_disp_num_reg[15]_i_412_0[3]
    SLICE_X50Y11         LUT5 (Prop_lut5_I0_O)        0.306    21.225 r  u_ssd_ctrl/s_disp_num[15]_i_773/O
                         net (fo=1, routed)           0.000    21.225    u_ssd_ctrl/s_disp_num[15]_i_773_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.758 r  u_ssd_ctrl/s_disp_num_reg[15]_i_748/CO[3]
                         net (fo=1, routed)           0.000    21.758    u_ssd_ctrl_n_153
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.081 r  s_disp_num_reg[15]_i_653/O[1]
                         net (fo=3, routed)           0.779    22.860    u_ssd_ctrl/O[1]
    SLICE_X48Y14         LUT6 (Prop_lut6_I2_O)        0.306    23.166 r  u_ssd_ctrl/s_disp_num[15]_i_550/O
                         net (fo=1, routed)           0.000    23.166    u_ssd_ctrl/s_disp_num[15]_i_550_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.716 r  u_ssd_ctrl/s_disp_num_reg[15]_i_412/CO[3]
                         net (fo=1, routed)           0.000    23.716    u_ssd_ctrl/s_disp_num_reg[15]_i_412_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.050 r  u_ssd_ctrl/s_disp_num_reg[15]_i_276/O[1]
                         net (fo=3, routed)           0.718    24.767    u_color_sens/s_disp_num_reg[15]_i_148_0[1]
    SLICE_X46Y13         LUT4 (Prop_lut4_I0_O)        0.303    25.070 r  u_color_sens/s_disp_num[15]_i_290/O
                         net (fo=1, routed)           0.420    25.490    u_color_sens/s_disp_num[15]_i_290_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.016 r  u_color_sens/s_disp_num_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    26.016    u_color_sens/s_disp_num_reg[15]_i_148_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.244 r  u_color_sens/s_disp_num_reg[15]_i_61/CO[2]
                         net (fo=1, routed)           0.551    26.795    u_color_sens/s_disp_num_reg[15]_i_61_n_1
    SLICE_X49Y16         LUT5 (Prop_lut5_I4_O)        0.313    27.108 r  u_color_sens/s_disp_num[15]_i_26/O
                         net (fo=32, routed)          0.269    27.377    u_color_sens/s_disp_num[15]_i_26_n_0
    SLICE_X49Y16         LUT3 (Prop_lut3_I1_O)        0.124    27.501 r  u_color_sens/s_disp_num[8]_i_44/O
                         net (fo=1, routed)           0.330    27.831    u_color_sens/s_disp_num[8]_i_44_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.411 r  u_color_sens/s_disp_num_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.411    u_color_sens/s_disp_num_reg[8]_i_27_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.525 r  u_color_sens/s_disp_num_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.525    u_color_sens/s_disp_num_reg[8]_i_8_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.639 r  u_color_sens/s_disp_num_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.639    u_color_sens/s_disp_num_reg[12]_i_8_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.878 r  u_color_sens/s_disp_num_reg[15]_i_30/O[2]
                         net (fo=1, routed)           0.649    29.527    u_color_sens/o_green1[15]
    SLICE_X54Y23         LUT6 (Prop_lut6_I4_O)        0.302    29.829 r  u_color_sens/s_disp_num[15]_i_7/O
                         net (fo=3, routed)           0.355    30.184    u_color_sens/s_green[15]
    SLICE_X55Y23         LUT6 (Prop_lut6_I5_O)        0.124    30.308 r  u_color_sens/s_disp_num[15]_i_2/O
                         net (fo=1, routed)           0.000    30.308    u_ssd_ctrl/i_disp_num[15]
    SLICE_X55Y23         FDRE                                         r  u_ssd_ctrl/s_disp_num_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        1.437    14.778    u_ssd_ctrl/clk_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  u_ssd_ctrl/s_disp_num_reg[15]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X55Y23         FDRE (Setup_fdre_C_D)        0.029    15.032    u_ssd_ctrl/s_disp_num_reg[15]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -30.308    
  -------------------------------------------------------------------
                         slack                                -15.276    

Slack (VIOLATED) :        -15.276ns  (required time - arrival time)
  Source:                 u_color_sens/s_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ssd_ctrl/s_disp_num_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.225ns  (logic 12.271ns (48.647%)  route 12.954ns (51.353%))
  Logic Levels:           40  (CARRY4=25 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        1.566     5.087    u_color_sens/clk_IBUF_BUFG
    SLICE_X38Y1          FDRE                                         r  u_color_sens/s_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDRE (Prop_fdre_C_Q)         0.518     5.605 f  u_color_sens/s_green_reg[0]/Q
                         net (fo=27, routed)          0.188     5.793    u_color_sens/s_green_reg_n_0_[0]
    SLICE_X39Y1          LUT1 (Prop_lut1_I0_O)        0.124     5.917 r  u_color_sens/s_disp_num[15]_i_731/O
                         net (fo=2, routed)           0.346     6.263    u_color_sens/s_disp_num[15]_i_731_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.858 r  u_color_sens/s_disp_num_reg[15]_i_632/CO[3]
                         net (fo=1, routed)           0.000     6.858    u_color_sens/s_disp_num_reg[15]_i_632_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.975 r  u_color_sens/s_disp_num_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000     6.975    u_color_sens/s_disp_num_reg[15]_i_640_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.194 r  u_color_sens/s_disp_num_reg[7]_i_361/O[0]
                         net (fo=14, routed)          0.823     8.017    o_green4[9]
    SLICE_X39Y4          LUT4 (Prop_lut4_I2_O)        0.295     8.312 r  s_disp_num[7]_i_413/O
                         net (fo=1, routed)           0.000     8.312    u_color_sens/s_disp_num[15]_i_536_0[1]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.862 r  u_color_sens/s_disp_num_reg[7]_i_362/CO[3]
                         net (fo=1, routed)           0.000     8.862    u_color_sens/s_disp_num_reg[7]_i_362_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.084 r  u_color_sens/s_disp_num_reg[7]_i_308/O[0]
                         net (fo=4, routed)           0.897     9.981    u_color_sens_n_267
    SLICE_X40Y4          LUT6 (Prop_lut6_I0_O)        0.299    10.280 r  s_disp_num[7]_i_300/O
                         net (fo=2, routed)           0.556    10.836    s_disp_num[7]_i_300_n_0
    SLICE_X41Y5          LUT5 (Prop_lut5_I0_O)        0.124    10.960 r  s_disp_num[7]_i_304/O
                         net (fo=1, routed)           0.000    10.960    u_color_sens/s_disp_num[15]_i_270_0[2]
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.358 r  u_color_sens/s_disp_num_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.000    11.358    u_color_sens/s_disp_num_reg[7]_i_210_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.472 r  u_color_sens/s_disp_num_reg[7]_i_99/CO[3]
                         net (fo=1, routed)           0.000    11.472    u_color_sens/s_disp_num_reg[7]_i_99_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.806 f  u_color_sens/s_disp_num_reg[7]_i_42/O[1]
                         net (fo=16, routed)          0.653    12.459    u_ssd_ctrl/s_disp_num_reg[15]_i_58_0[1]
    SLICE_X42Y7          LUT2 (Prop_lut2_I1_O)        0.303    12.762 r  u_ssd_ctrl/s_disp_num[15]_i_141/O
                         net (fo=1, routed)           0.000    12.762    u_color_sens/s_disp_num[0]_i_330_1[1]
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.295 r  u_color_sens/s_disp_num_reg[15]_i_58/CO[3]
                         net (fo=229, routed)         1.069    14.364    u_color_sens/s_disp_num_reg[15]_i_58_n_0
    SLICE_X45Y5          LUT3 (Prop_lut3_I1_O)        0.124    14.488 f  u_color_sens/s_disp_num[0]_i_242/O
                         net (fo=15, routed)          0.462    14.950    u_color_sens/s_disp_num[0]_i_242_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.124    15.074 r  u_color_sens/s_disp_num[0]_i_267/O
                         net (fo=1, routed)           0.934    16.008    u_color_sens/s_disp_num[0]_i_267_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.393 r  u_color_sens/s_disp_num_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    16.393    u_color_sens/s_disp_num_reg[0]_i_211_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.507 r  u_color_sens/s_disp_num_reg[0]_i_161/CO[3]
                         net (fo=1, routed)           0.000    16.507    u_color_sens/s_disp_num_reg[0]_i_161_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.621 r  u_color_sens/s_disp_num_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    16.621    u_color_sens/s_disp_num_reg[0]_i_102_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  u_color_sens/s_disp_num_reg[0]_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.735    u_color_sens/s_disp_num_reg[0]_i_66_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.069 r  u_color_sens/s_disp_num_reg[4]_i_17/O[1]
                         net (fo=3, routed)           1.124    18.193    u_ssd_ctrl/s_disp_num_reg[4]_i_7_3[1]
    SLICE_X50Y9          LUT3 (Prop_lut3_I2_O)        0.303    18.496 r  u_ssd_ctrl/s_disp_num[4]_i_12/O
                         net (fo=1, routed)           0.626    19.122    u_color_sens/s_disp_num[15]_i_547[0]
    SLICE_X48Y9          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    19.737 r  u_color_sens/s_disp_num_reg[4]_i_7/O[3]
                         net (fo=18, routed)          1.182    20.919    u_ssd_ctrl/s_disp_num_reg[15]_i_412_0[3]
    SLICE_X50Y11         LUT5 (Prop_lut5_I0_O)        0.306    21.225 r  u_ssd_ctrl/s_disp_num[15]_i_773/O
                         net (fo=1, routed)           0.000    21.225    u_ssd_ctrl/s_disp_num[15]_i_773_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.758 r  u_ssd_ctrl/s_disp_num_reg[15]_i_748/CO[3]
                         net (fo=1, routed)           0.000    21.758    u_ssd_ctrl_n_153
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.081 r  s_disp_num_reg[15]_i_653/O[1]
                         net (fo=3, routed)           0.779    22.860    u_ssd_ctrl/O[1]
    SLICE_X48Y14         LUT6 (Prop_lut6_I2_O)        0.306    23.166 r  u_ssd_ctrl/s_disp_num[15]_i_550/O
                         net (fo=1, routed)           0.000    23.166    u_ssd_ctrl/s_disp_num[15]_i_550_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.716 r  u_ssd_ctrl/s_disp_num_reg[15]_i_412/CO[3]
                         net (fo=1, routed)           0.000    23.716    u_ssd_ctrl/s_disp_num_reg[15]_i_412_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.050 r  u_ssd_ctrl/s_disp_num_reg[15]_i_276/O[1]
                         net (fo=3, routed)           0.718    24.767    u_color_sens/s_disp_num_reg[15]_i_148_0[1]
    SLICE_X46Y13         LUT4 (Prop_lut4_I0_O)        0.303    25.070 r  u_color_sens/s_disp_num[15]_i_290/O
                         net (fo=1, routed)           0.420    25.490    u_color_sens/s_disp_num[15]_i_290_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.016 r  u_color_sens/s_disp_num_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    26.016    u_color_sens/s_disp_num_reg[15]_i_148_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.244 r  u_color_sens/s_disp_num_reg[15]_i_61/CO[2]
                         net (fo=1, routed)           0.551    26.795    u_color_sens/s_disp_num_reg[15]_i_61_n_1
    SLICE_X49Y16         LUT5 (Prop_lut5_I4_O)        0.313    27.108 r  u_color_sens/s_disp_num[15]_i_26/O
                         net (fo=32, routed)          0.269    27.377    u_color_sens/s_disp_num[15]_i_26_n_0
    SLICE_X49Y16         LUT3 (Prop_lut3_I1_O)        0.124    27.501 r  u_color_sens/s_disp_num[8]_i_44/O
                         net (fo=1, routed)           0.330    27.831    u_color_sens/s_disp_num[8]_i_44_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.411 r  u_color_sens/s_disp_num_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.411    u_color_sens/s_disp_num_reg[8]_i_27_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.525 r  u_color_sens/s_disp_num_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.525    u_color_sens/s_disp_num_reg[8]_i_8_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.639 r  u_color_sens/s_disp_num_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.639    u_color_sens/s_disp_num_reg[12]_i_8_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.861 r  u_color_sens/s_disp_num_reg[15]_i_30/O[0]
                         net (fo=1, routed)           0.301    29.161    u_color_sens/o_green1[13]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.299    29.460 r  u_color_sens/s_disp_num[13]_i_4/O
                         net (fo=3, routed)           0.728    30.188    u_color_sens/s_green[13]
    SLICE_X51Y22         LUT6 (Prop_lut6_I5_O)        0.124    30.312 r  u_color_sens/s_disp_num[13]_i_1/O
                         net (fo=1, routed)           0.000    30.312    u_ssd_ctrl/i_disp_num[13]
    SLICE_X51Y22         FDRE                                         r  u_ssd_ctrl/s_disp_num_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        1.438    14.779    u_ssd_ctrl/clk_IBUF_BUFG
    SLICE_X51Y22         FDRE                                         r  u_ssd_ctrl/s_disp_num_reg[13]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X51Y22         FDRE (Setup_fdre_C_D)        0.032    15.036    u_ssd_ctrl/s_disp_num_reg[13]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -30.312    
  -------------------------------------------------------------------
                         slack                                -15.276    

Slack (VIOLATED) :        -15.271ns  (required time - arrival time)
  Source:                 u_color_sens/s_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ssd_ctrl/s_disp_num_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.267ns  (logic 12.387ns (49.024%)  route 12.880ns (50.977%))
  Logic Levels:           40  (CARRY4=25 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        1.566     5.087    u_color_sens/clk_IBUF_BUFG
    SLICE_X38Y1          FDRE                                         r  u_color_sens/s_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDRE (Prop_fdre_C_Q)         0.518     5.605 f  u_color_sens/s_green_reg[0]/Q
                         net (fo=27, routed)          0.188     5.793    u_color_sens/s_green_reg_n_0_[0]
    SLICE_X39Y1          LUT1 (Prop_lut1_I0_O)        0.124     5.917 r  u_color_sens/s_disp_num[15]_i_731/O
                         net (fo=2, routed)           0.346     6.263    u_color_sens/s_disp_num[15]_i_731_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.858 r  u_color_sens/s_disp_num_reg[15]_i_632/CO[3]
                         net (fo=1, routed)           0.000     6.858    u_color_sens/s_disp_num_reg[15]_i_632_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.975 r  u_color_sens/s_disp_num_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000     6.975    u_color_sens/s_disp_num_reg[15]_i_640_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.194 r  u_color_sens/s_disp_num_reg[7]_i_361/O[0]
                         net (fo=14, routed)          0.823     8.017    o_green4[9]
    SLICE_X39Y4          LUT4 (Prop_lut4_I2_O)        0.295     8.312 r  s_disp_num[7]_i_413/O
                         net (fo=1, routed)           0.000     8.312    u_color_sens/s_disp_num[15]_i_536_0[1]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.862 r  u_color_sens/s_disp_num_reg[7]_i_362/CO[3]
                         net (fo=1, routed)           0.000     8.862    u_color_sens/s_disp_num_reg[7]_i_362_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.084 r  u_color_sens/s_disp_num_reg[7]_i_308/O[0]
                         net (fo=4, routed)           0.897     9.981    u_color_sens_n_267
    SLICE_X40Y4          LUT6 (Prop_lut6_I0_O)        0.299    10.280 r  s_disp_num[7]_i_300/O
                         net (fo=2, routed)           0.556    10.836    s_disp_num[7]_i_300_n_0
    SLICE_X41Y5          LUT5 (Prop_lut5_I0_O)        0.124    10.960 r  s_disp_num[7]_i_304/O
                         net (fo=1, routed)           0.000    10.960    u_color_sens/s_disp_num[15]_i_270_0[2]
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.358 r  u_color_sens/s_disp_num_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.000    11.358    u_color_sens/s_disp_num_reg[7]_i_210_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.472 r  u_color_sens/s_disp_num_reg[7]_i_99/CO[3]
                         net (fo=1, routed)           0.000    11.472    u_color_sens/s_disp_num_reg[7]_i_99_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.806 f  u_color_sens/s_disp_num_reg[7]_i_42/O[1]
                         net (fo=16, routed)          0.653    12.459    u_ssd_ctrl/s_disp_num_reg[15]_i_58_0[1]
    SLICE_X42Y7          LUT2 (Prop_lut2_I1_O)        0.303    12.762 r  u_ssd_ctrl/s_disp_num[15]_i_141/O
                         net (fo=1, routed)           0.000    12.762    u_color_sens/s_disp_num[0]_i_330_1[1]
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.295 r  u_color_sens/s_disp_num_reg[15]_i_58/CO[3]
                         net (fo=229, routed)         1.069    14.364    u_color_sens/s_disp_num_reg[15]_i_58_n_0
    SLICE_X45Y5          LUT3 (Prop_lut3_I1_O)        0.124    14.488 f  u_color_sens/s_disp_num[0]_i_242/O
                         net (fo=15, routed)          0.462    14.950    u_color_sens/s_disp_num[0]_i_242_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.124    15.074 r  u_color_sens/s_disp_num[0]_i_267/O
                         net (fo=1, routed)           0.934    16.008    u_color_sens/s_disp_num[0]_i_267_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.393 r  u_color_sens/s_disp_num_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    16.393    u_color_sens/s_disp_num_reg[0]_i_211_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.507 r  u_color_sens/s_disp_num_reg[0]_i_161/CO[3]
                         net (fo=1, routed)           0.000    16.507    u_color_sens/s_disp_num_reg[0]_i_161_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.621 r  u_color_sens/s_disp_num_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    16.621    u_color_sens/s_disp_num_reg[0]_i_102_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  u_color_sens/s_disp_num_reg[0]_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.735    u_color_sens/s_disp_num_reg[0]_i_66_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.069 r  u_color_sens/s_disp_num_reg[4]_i_17/O[1]
                         net (fo=3, routed)           1.124    18.193    u_ssd_ctrl/s_disp_num_reg[4]_i_7_3[1]
    SLICE_X50Y9          LUT3 (Prop_lut3_I2_O)        0.303    18.496 r  u_ssd_ctrl/s_disp_num[4]_i_12/O
                         net (fo=1, routed)           0.626    19.122    u_color_sens/s_disp_num[15]_i_547[0]
    SLICE_X48Y9          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    19.737 r  u_color_sens/s_disp_num_reg[4]_i_7/O[3]
                         net (fo=18, routed)          1.182    20.919    u_ssd_ctrl/s_disp_num_reg[15]_i_412_0[3]
    SLICE_X50Y11         LUT5 (Prop_lut5_I0_O)        0.306    21.225 r  u_ssd_ctrl/s_disp_num[15]_i_773/O
                         net (fo=1, routed)           0.000    21.225    u_ssd_ctrl/s_disp_num[15]_i_773_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.758 r  u_ssd_ctrl/s_disp_num_reg[15]_i_748/CO[3]
                         net (fo=1, routed)           0.000    21.758    u_ssd_ctrl_n_153
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.081 r  s_disp_num_reg[15]_i_653/O[1]
                         net (fo=3, routed)           0.779    22.860    u_ssd_ctrl/O[1]
    SLICE_X48Y14         LUT6 (Prop_lut6_I2_O)        0.306    23.166 r  u_ssd_ctrl/s_disp_num[15]_i_550/O
                         net (fo=1, routed)           0.000    23.166    u_ssd_ctrl/s_disp_num[15]_i_550_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.716 r  u_ssd_ctrl/s_disp_num_reg[15]_i_412/CO[3]
                         net (fo=1, routed)           0.000    23.716    u_ssd_ctrl/s_disp_num_reg[15]_i_412_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.050 r  u_ssd_ctrl/s_disp_num_reg[15]_i_276/O[1]
                         net (fo=3, routed)           0.718    24.767    u_color_sens/s_disp_num_reg[15]_i_148_0[1]
    SLICE_X46Y13         LUT4 (Prop_lut4_I0_O)        0.303    25.070 r  u_color_sens/s_disp_num[15]_i_290/O
                         net (fo=1, routed)           0.420    25.490    u_color_sens/s_disp_num[15]_i_290_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.016 r  u_color_sens/s_disp_num_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    26.016    u_color_sens/s_disp_num_reg[15]_i_148_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.244 r  u_color_sens/s_disp_num_reg[15]_i_61/CO[2]
                         net (fo=1, routed)           0.551    26.795    u_color_sens/s_disp_num_reg[15]_i_61_n_1
    SLICE_X49Y16         LUT5 (Prop_lut5_I4_O)        0.313    27.108 r  u_color_sens/s_disp_num[15]_i_26/O
                         net (fo=32, routed)          0.269    27.377    u_color_sens/s_disp_num[15]_i_26_n_0
    SLICE_X49Y16         LUT3 (Prop_lut3_I1_O)        0.124    27.501 r  u_color_sens/s_disp_num[8]_i_44/O
                         net (fo=1, routed)           0.330    27.831    u_color_sens/s_disp_num[8]_i_44_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.411 r  u_color_sens/s_disp_num_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.411    u_color_sens/s_disp_num_reg[8]_i_27_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.525 r  u_color_sens/s_disp_num_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.525    u_color_sens/s_disp_num_reg[8]_i_8_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.639 r  u_color_sens/s_disp_num_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.639    u_color_sens/s_disp_num_reg[12]_i_8_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.973 r  u_color_sens/s_disp_num_reg[15]_i_30/O[1]
                         net (fo=1, routed)           0.661    29.634    u_color_sens/o_green1[14]
    SLICE_X56Y22         LUT6 (Prop_lut6_I4_O)        0.303    29.937 r  u_color_sens/s_disp_num[14]_i_4/O
                         net (fo=3, routed)           0.294    30.231    u_color_sens/s_green[14]
    SLICE_X56Y22         LUT6 (Prop_lut6_I5_O)        0.124    30.355 r  u_color_sens/s_disp_num[14]_i_1/O
                         net (fo=1, routed)           0.000    30.355    u_ssd_ctrl/i_disp_num[14]
    SLICE_X56Y22         FDRE                                         r  u_ssd_ctrl/s_disp_num_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        1.439    14.780    u_ssd_ctrl/clk_IBUF_BUFG
    SLICE_X56Y22         FDRE                                         r  u_ssd_ctrl/s_disp_num_reg[14]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X56Y22         FDRE (Setup_fdre_C_D)        0.079    15.084    u_ssd_ctrl/s_disp_num_reg[14]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -30.355    
  -------------------------------------------------------------------
                         slack                                -15.271    

Slack (VIOLATED) :        -15.225ns  (required time - arrival time)
  Source:                 u_color_sens/s_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ssd_ctrl/s_disp_num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.223ns  (logic 11.952ns (47.386%)  route 13.271ns (52.614%))
  Logic Levels:           38  (CARRY4=22 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        1.566     5.087    u_color_sens/clk_IBUF_BUFG
    SLICE_X38Y1          FDRE                                         r  u_color_sens/s_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDRE (Prop_fdre_C_Q)         0.518     5.605 f  u_color_sens/s_green_reg[0]/Q
                         net (fo=27, routed)          0.188     5.793    u_color_sens/s_green_reg_n_0_[0]
    SLICE_X39Y1          LUT1 (Prop_lut1_I0_O)        0.124     5.917 r  u_color_sens/s_disp_num[15]_i_731/O
                         net (fo=2, routed)           0.346     6.263    u_color_sens/s_disp_num[15]_i_731_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.858 r  u_color_sens/s_disp_num_reg[15]_i_632/CO[3]
                         net (fo=1, routed)           0.000     6.858    u_color_sens/s_disp_num_reg[15]_i_632_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.975 r  u_color_sens/s_disp_num_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000     6.975    u_color_sens/s_disp_num_reg[15]_i_640_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.194 r  u_color_sens/s_disp_num_reg[7]_i_361/O[0]
                         net (fo=14, routed)          0.823     8.017    o_green4[9]
    SLICE_X39Y4          LUT4 (Prop_lut4_I2_O)        0.295     8.312 r  s_disp_num[7]_i_413/O
                         net (fo=1, routed)           0.000     8.312    u_color_sens/s_disp_num[15]_i_536_0[1]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.862 r  u_color_sens/s_disp_num_reg[7]_i_362/CO[3]
                         net (fo=1, routed)           0.000     8.862    u_color_sens/s_disp_num_reg[7]_i_362_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.084 r  u_color_sens/s_disp_num_reg[7]_i_308/O[0]
                         net (fo=4, routed)           0.897     9.981    u_color_sens_n_267
    SLICE_X40Y4          LUT6 (Prop_lut6_I0_O)        0.299    10.280 r  s_disp_num[7]_i_300/O
                         net (fo=2, routed)           0.556    10.836    s_disp_num[7]_i_300_n_0
    SLICE_X41Y5          LUT5 (Prop_lut5_I0_O)        0.124    10.960 r  s_disp_num[7]_i_304/O
                         net (fo=1, routed)           0.000    10.960    u_color_sens/s_disp_num[15]_i_270_0[2]
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.358 r  u_color_sens/s_disp_num_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.000    11.358    u_color_sens/s_disp_num_reg[7]_i_210_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.472 r  u_color_sens/s_disp_num_reg[7]_i_99/CO[3]
                         net (fo=1, routed)           0.000    11.472    u_color_sens/s_disp_num_reg[7]_i_99_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.806 f  u_color_sens/s_disp_num_reg[7]_i_42/O[1]
                         net (fo=16, routed)          0.653    12.459    u_ssd_ctrl/s_disp_num_reg[15]_i_58_0[1]
    SLICE_X42Y7          LUT2 (Prop_lut2_I1_O)        0.303    12.762 r  u_ssd_ctrl/s_disp_num[15]_i_141/O
                         net (fo=1, routed)           0.000    12.762    u_color_sens/s_disp_num[0]_i_330_1[1]
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.295 r  u_color_sens/s_disp_num_reg[15]_i_58/CO[3]
                         net (fo=229, routed)         1.069    14.364    u_color_sens/s_disp_num_reg[15]_i_58_n_0
    SLICE_X45Y5          LUT3 (Prop_lut3_I1_O)        0.124    14.488 f  u_color_sens/s_disp_num[0]_i_242/O
                         net (fo=15, routed)          0.462    14.950    u_color_sens/s_disp_num[0]_i_242_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.124    15.074 r  u_color_sens/s_disp_num[0]_i_267/O
                         net (fo=1, routed)           0.934    16.008    u_color_sens/s_disp_num[0]_i_267_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.393 r  u_color_sens/s_disp_num_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    16.393    u_color_sens/s_disp_num_reg[0]_i_211_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.507 r  u_color_sens/s_disp_num_reg[0]_i_161/CO[3]
                         net (fo=1, routed)           0.000    16.507    u_color_sens/s_disp_num_reg[0]_i_161_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.621 r  u_color_sens/s_disp_num_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    16.621    u_color_sens/s_disp_num_reg[0]_i_102_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  u_color_sens/s_disp_num_reg[0]_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.735    u_color_sens/s_disp_num_reg[0]_i_66_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.069 r  u_color_sens/s_disp_num_reg[4]_i_17/O[1]
                         net (fo=3, routed)           1.124    18.193    u_ssd_ctrl/s_disp_num_reg[4]_i_7_3[1]
    SLICE_X50Y9          LUT3 (Prop_lut3_I2_O)        0.303    18.496 r  u_ssd_ctrl/s_disp_num[4]_i_12/O
                         net (fo=1, routed)           0.626    19.122    u_color_sens/s_disp_num[15]_i_547[0]
    SLICE_X48Y9          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    19.737 r  u_color_sens/s_disp_num_reg[4]_i_7/O[3]
                         net (fo=18, routed)          1.182    20.919    u_ssd_ctrl/s_disp_num_reg[15]_i_412_0[3]
    SLICE_X50Y11         LUT5 (Prop_lut5_I0_O)        0.306    21.225 r  u_ssd_ctrl/s_disp_num[15]_i_773/O
                         net (fo=1, routed)           0.000    21.225    u_ssd_ctrl/s_disp_num[15]_i_773_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.758 r  u_ssd_ctrl/s_disp_num_reg[15]_i_748/CO[3]
                         net (fo=1, routed)           0.000    21.758    u_ssd_ctrl_n_153
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.081 r  s_disp_num_reg[15]_i_653/O[1]
                         net (fo=3, routed)           0.779    22.860    u_ssd_ctrl/O[1]
    SLICE_X48Y14         LUT6 (Prop_lut6_I2_O)        0.306    23.166 r  u_ssd_ctrl/s_disp_num[15]_i_550/O
                         net (fo=1, routed)           0.000    23.166    u_ssd_ctrl/s_disp_num[15]_i_550_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.716 r  u_ssd_ctrl/s_disp_num_reg[15]_i_412/CO[3]
                         net (fo=1, routed)           0.000    23.716    u_ssd_ctrl/s_disp_num_reg[15]_i_412_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.050 r  u_ssd_ctrl/s_disp_num_reg[15]_i_276/O[1]
                         net (fo=3, routed)           0.718    24.767    u_color_sens/s_disp_num_reg[15]_i_148_0[1]
    SLICE_X46Y13         LUT4 (Prop_lut4_I0_O)        0.303    25.070 r  u_color_sens/s_disp_num[15]_i_290/O
                         net (fo=1, routed)           0.420    25.490    u_color_sens/s_disp_num[15]_i_290_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.016 r  u_color_sens/s_disp_num_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    26.016    u_color_sens/s_disp_num_reg[15]_i_148_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.244 r  u_color_sens/s_disp_num_reg[15]_i_61/CO[2]
                         net (fo=1, routed)           0.551    26.795    u_color_sens/s_disp_num_reg[15]_i_61_n_1
    SLICE_X49Y16         LUT5 (Prop_lut5_I4_O)        0.313    27.108 r  u_color_sens/s_disp_num[15]_i_26/O
                         net (fo=32, routed)          0.269    27.377    u_color_sens/s_disp_num[15]_i_26_n_0
    SLICE_X49Y16         LUT3 (Prop_lut3_I1_O)        0.124    27.501 r  u_color_sens/s_disp_num[8]_i_44/O
                         net (fo=1, routed)           0.330    27.831    u_color_sens/s_disp_num[8]_i_44_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    28.415 r  u_color_sens/s_disp_num_reg[8]_i_27/O[2]
                         net (fo=1, routed)           0.505    28.920    u_color_sens/o_green1[3]
    SLICE_X52Y17         LUT4 (Prop_lut4_I0_O)        0.302    29.222 r  u_color_sens/s_disp_num[3]_i_10/O
                         net (fo=1, routed)           0.401    29.623    u_color_sens/s_disp_num[3]_i_10_n_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I5_O)        0.124    29.747 r  u_color_sens/s_disp_num[3]_i_4/O
                         net (fo=3, routed)           0.439    30.186    u_color_sens/s_green[3]
    SLICE_X54Y18         LUT6 (Prop_lut6_I5_O)        0.124    30.310 r  u_color_sens/s_disp_num[3]_i_1/O
                         net (fo=1, routed)           0.000    30.310    u_ssd_ctrl/i_disp_num[3]
    SLICE_X54Y18         FDRE                                         r  u_ssd_ctrl/s_disp_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        1.442    14.783    u_ssd_ctrl/clk_IBUF_BUFG
    SLICE_X54Y18         FDRE                                         r  u_ssd_ctrl/s_disp_num_reg[3]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X54Y18         FDRE (Setup_fdre_C_D)        0.077    15.085    u_ssd_ctrl/s_disp_num_reg[3]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -30.310    
  -------------------------------------------------------------------
                         slack                                -15.225    

Slack (VIOLATED) :        -15.212ns  (required time - arrival time)
  Source:                 u_color_sens/s_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ssd_ctrl/s_disp_num_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.087ns  (logic 11.972ns (47.722%)  route 13.115ns (52.278%))
  Logic Levels:           40  (CARRY4=26 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        1.639     5.160    u_color_sens/clk_IBUF_BUFG
    SLICE_X65Y0          FDRE                                         r  u_color_sens/s_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y0          FDRE (Prop_fdre_C_Q)         0.456     5.616 f  u_color_sens/s_red_reg[0]/Q
                         net (fo=26, routed)          0.212     5.828    u_color_sens/s_red_reg_n_0_[0]
    SLICE_X64Y0          LUT1 (Prop_lut1_I0_O)        0.124     5.952 r  u_color_sens/s_disp_num[15]_i_671/O
                         net (fo=2, routed)           0.341     6.293    u_color_sens/s_disp_num[15]_i_671_n_0
    SLICE_X62Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.873 r  u_color_sens/s_disp_num_reg[15]_i_565/CO[3]
                         net (fo=1, routed)           0.000     6.873    u_color_sens/s_disp_num_reg[15]_i_565_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.987 r  u_color_sens/s_disp_num_reg[15]_i_573/CO[3]
                         net (fo=1, routed)           0.000     6.987    u_color_sens/s_disp_num_reg[15]_i_573_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.226 r  u_color_sens/s_disp_num_reg[7]_i_325/O[2]
                         net (fo=14, routed)          1.040     8.266    o_red4[11]
    SLICE_X61Y3          LUT4 (Prop_lut4_I3_O)        0.302     8.568 r  s_disp_num[7]_i_341/O
                         net (fo=1, routed)           0.000     8.568    u_color_sens/s_disp_num[7]_i_252_0[1]
    SLICE_X61Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.118 r  u_color_sens/s_disp_num_reg[7]_i_256/CO[3]
                         net (fo=1, routed)           0.000     9.118    u_color_sens/s_disp_num_reg[7]_i_256_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.431 r  u_color_sens/s_disp_num_reg[7]_i_132/O[3]
                         net (fo=4, routed)           0.663    10.094    u_color_sens_n_110
    SLICE_X64Y8          LUT6 (Prop_lut6_I5_O)        0.306    10.400 r  s_disp_num[7]_i_55/O
                         net (fo=2, routed)           0.855    11.255    s_disp_num[7]_i_55_n_0
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124    11.379 r  s_disp_num[7]_i_59/O
                         net (fo=1, routed)           0.000    11.379    u_color_sens/s_disp_num[15]_i_86_0[2]
    SLICE_X59Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.777 r  u_color_sens/s_disp_num_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.777    u_color_sens/s_disp_num_reg[7]_i_20_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.111 f  u_color_sens/s_disp_num_reg[7]_i_6/O[1]
                         net (fo=21, routed)          0.977    13.088    u_ssd_ctrl/s_disp_num[15]_i_5[1]
    SLICE_X55Y5          LUT2 (Prop_lut2_I0_O)        0.303    13.391 r  u_ssd_ctrl/s_disp_num[15]_i_83/O
                         net (fo=1, routed)           0.000    13.391    u_color_sens/s_disp_num[2]_i_264_1[3]
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.792 r  u_color_sens/s_disp_num_reg[15]_i_40/CO[3]
                         net (fo=220, routed)         1.221    15.013    u_color_sens/s_disp_num_reg[15]_i_40_n_0
    SLICE_X53Y5          LUT3 (Prop_lut3_I1_O)        0.124    15.137 r  u_color_sens/s_disp_num[2]_i_198/O
                         net (fo=12, routed)          1.187    16.324    u_color_sens/s_disp_num[2]_i_198_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I0_O)        0.124    16.448 r  u_color_sens/s_disp_num[2]_i_253/O
                         net (fo=1, routed)           0.000    16.448    u_color_sens/s_disp_num[2]_i_253_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.828 r  u_color_sens/s_disp_num_reg[2]_i_216/CO[3]
                         net (fo=1, routed)           0.000    16.828    u_color_sens/s_disp_num_reg[2]_i_216_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.945 r  u_color_sens/s_disp_num_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    16.945    u_color_sens/s_disp_num_reg[2]_i_170_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.062 r  u_color_sens/s_disp_num_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000    17.062    u_color_sens/s_disp_num_reg[2]_i_117_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.377 r  u_color_sens/s_disp_num_reg[2]_i_75/O[3]
                         net (fo=3, routed)           0.803    18.180    u_ssd_ctrl/s_disp_num_reg[2]_i_18_1[3]
    SLICE_X59Y9          LUT3 (Prop_lut3_I0_O)        0.307    18.487 r  u_ssd_ctrl/s_disp_num[2]_i_33/O
                         net (fo=1, routed)           0.885    19.372    u_color_sens/s_disp_num_reg[2]_i_9_0[1]
    SLICE_X56Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    19.892 r  u_color_sens/s_disp_num_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.892    u_color_sens/s_disp_num_reg[2]_i_18_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.009 r  u_color_sens/s_disp_num_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.009    u_color_sens/s_disp_num_reg[2]_i_9_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.332 r  u_color_sens/s_disp_num_reg[2]_i_5/O[1]
                         net (fo=13, routed)          0.721    21.053    u_ssd_ctrl/s_disp_num_reg[15]_i_586_0[0]
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    21.891 r  u_ssd_ctrl/s_disp_num_reg[15]_i_688/CO[3]
                         net (fo=1, routed)           0.000    21.891    u_ssd_ctrl/s_disp_num_reg[15]_i_688_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.005 r  u_ssd_ctrl/s_disp_num_reg[15]_i_586/CO[3]
                         net (fo=1, routed)           0.000    22.005    u_ssd_ctrl/s_disp_num_reg[15]_i_586_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.244 r  u_ssd_ctrl/s_disp_num_reg[15]_i_465/O[2]
                         net (fo=3, routed)           0.642    22.885    u_ssd_ctrl/s_disp_num_reg[15]_i_465_n_5
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.302    23.187 r  u_ssd_ctrl/s_disp_num[15]_i_458/O
                         net (fo=1, routed)           0.629    23.817    u_ssd_ctrl/s_disp_num[15]_i_458_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    24.221 r  u_ssd_ctrl/s_disp_num_reg[15]_i_329/CO[3]
                         net (fo=1, routed)           0.000    24.221    u_ssd_ctrl/s_disp_num_reg[15]_i_329_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.544 r  u_ssd_ctrl/s_disp_num_reg[15]_i_173/O[1]
                         net (fo=3, routed)           0.465    25.008    u_color_sens/s_disp_num_reg[15]_i_94_0[1]
    SLICE_X54Y14         LUT4 (Prop_lut4_I0_O)        0.306    25.314 r  u_color_sens/s_disp_num[15]_i_343/O
                         net (fo=1, routed)           0.331    25.645    u_color_sens/s_disp_num[15]_i_343_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.030 r  u_color_sens/s_disp_num_reg[15]_i_183/CO[3]
                         net (fo=1, routed)           0.000    26.030    u_color_sens/s_disp_num_reg[15]_i_183_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.144 r  u_color_sens/s_disp_num_reg[15]_i_94/CO[3]
                         net (fo=1, routed)           0.000    26.144    u_color_sens/s_disp_num_reg[15]_i_94_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.372 r  u_color_sens/s_disp_num_reg[15]_i_43/CO[2]
                         net (fo=1, routed)           0.438    26.810    u_color_sens/s_disp_num_reg[15]_i_43_n_1
    SLICE_X55Y17         LUT5 (Prop_lut5_I4_O)        0.313    27.123 r  u_color_sens/s_disp_num[15]_i_14/O
                         net (fo=32, routed)          0.673    27.795    u_color_sens/s_disp_num[15]_i_14_n_0
    SLICE_X56Y18         LUT3 (Prop_lut3_I1_O)        0.124    27.919 r  u_color_sens/s_disp_num[8]_i_36/O
                         net (fo=1, routed)           0.000    27.919    u_color_sens/s_disp_num[8]_i_36_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.432 r  u_color_sens/s_disp_num_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.432    u_color_sens/s_disp_num_reg[8]_i_9_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.549 r  u_color_sens/s_disp_num_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.549    u_color_sens/s_disp_num_reg[8]_i_5_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.788 r  u_color_sens/s_disp_num_reg[12]_i_5/O[2]
                         net (fo=1, routed)           0.571    29.359    u_color_sens/o_red1[11]
    SLICE_X55Y21         LUT6 (Prop_lut6_I4_O)        0.301    29.660 r  u_color_sens/s_disp_num[11]_i_2/O
                         net (fo=5, routed)           0.463    30.123    u_color_sens/s_red[11]
    SLICE_X55Y21         LUT6 (Prop_lut6_I0_O)        0.124    30.247 r  u_color_sens/s_disp_num[11]_i_1/O
                         net (fo=1, routed)           0.000    30.247    u_ssd_ctrl/i_disp_num[11]
    SLICE_X55Y21         FDRE                                         r  u_ssd_ctrl/s_disp_num_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        1.440    14.781    u_ssd_ctrl/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  u_ssd_ctrl/s_disp_num_reg[11]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X55Y21         FDRE (Setup_fdre_C_D)        0.029    15.035    u_ssd_ctrl/s_disp_num_reg[11]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -30.247    
  -------------------------------------------------------------------
                         slack                                -15.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_color_sens/s_blue_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_color_sens/s_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.155%)  route 0.238ns (62.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        0.560     1.443    u_color_sens/clk_IBUF_BUFG
    SLICE_X36Y12         FDRE                                         r  u_color_sens/s_blue_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  u_color_sens/s_blue_counter_reg[4]/Q
                         net (fo=2, routed)           0.238     1.823    u_color_sens/s_blue_counter_reg[4]
    SLICE_X30Y15         FDRE                                         r  u_color_sens/s_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        0.826     1.953    u_color_sens/clk_IBUF_BUFG
    SLICE_X30Y15         FDRE                                         r  u_color_sens/s_blue_reg[4]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X30Y15         FDRE (Hold_fdre_C_D)         0.083     1.787    u_color_sens/s_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_qtr_senss/qtr_sens_12/s_setup_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_qtr_senss/qtr_sens_12/s_setup_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.863%)  route 0.118ns (23.137%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        0.565     1.448    u_qtr_senss/qtr_sens_12/clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  u_qtr_senss/qtr_sens_12/s_setup_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  u_qtr_senss/qtr_sens_12/s_setup_counter_reg[24]/Q
                         net (fo=2, routed)           0.117     1.707    u_qtr_senss/qtr_sens_12/s_setup_counter_reg[24]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.904 r  u_qtr_senss/qtr_sens_12/s_setup_counter_reg[24]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001     1.904    u_qtr_senss/qtr_sens_12/s_setup_counter_reg[24]_i_1__10_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.958 r  u_qtr_senss/qtr_sens_12/s_setup_counter_reg[28]_i_1__10/O[0]
                         net (fo=1, routed)           0.000     1.958    u_qtr_senss/qtr_sens_12/s_setup_counter_reg[28]_i_1__10_n_7
    SLICE_X51Y100        FDRE                                         r  u_qtr_senss/qtr_sens_12/s_setup_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        0.920     2.048    u_qtr_senss/qtr_sens_12/clk_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  u_qtr_senss/qtr_sens_12/s_setup_counter_reg[28]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.904    u_qtr_senss/qtr_sens_12/s_setup_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_qtr_senss/qtr_sens_09/s_setup_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_qtr_senss/qtr_sens_09/s_setup_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.392ns (76.528%)  route 0.120ns (23.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        0.565     1.448    u_qtr_senss/qtr_sens_09/clk_IBUF_BUFG
    SLICE_X55Y99         FDRE                                         r  u_qtr_senss/qtr_sens_09/s_setup_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  u_qtr_senss/qtr_sens_09/s_setup_counter_reg[24]/Q
                         net (fo=2, routed)           0.120     1.709    u_qtr_senss/qtr_sens_09/s_setup_counter_reg[24]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.906 r  u_qtr_senss/qtr_sens_09/s_setup_counter_reg[24]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.906    u_qtr_senss/qtr_sens_09/s_setup_counter_reg[24]_i_1__7_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.960 r  u_qtr_senss/qtr_sens_09/s_setup_counter_reg[28]_i_1__7/O[0]
                         net (fo=1, routed)           0.000     1.960    u_qtr_senss/qtr_sens_09/s_setup_counter_reg[28]_i_1__7_n_7
    SLICE_X55Y100        FDRE                                         r  u_qtr_senss/qtr_sens_09/s_setup_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        0.920     2.048    u_qtr_senss/qtr_sens_09/clk_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  u_qtr_senss/qtr_sens_09/s_setup_counter_reg[28]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105     1.904    u_qtr_senss/qtr_sens_09/s_setup_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_qtr_senss/qtr_sens_12/s_setup_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_qtr_senss/qtr_sens_12/s_setup_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.351%)  route 0.118ns (22.649%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        0.565     1.448    u_qtr_senss/qtr_sens_12/clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  u_qtr_senss/qtr_sens_12/s_setup_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  u_qtr_senss/qtr_sens_12/s_setup_counter_reg[24]/Q
                         net (fo=2, routed)           0.117     1.707    u_qtr_senss/qtr_sens_12/s_setup_counter_reg[24]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.904 r  u_qtr_senss/qtr_sens_12/s_setup_counter_reg[24]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001     1.904    u_qtr_senss/qtr_sens_12/s_setup_counter_reg[24]_i_1__10_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.969 r  u_qtr_senss/qtr_sens_12/s_setup_counter_reg[28]_i_1__10/O[2]
                         net (fo=1, routed)           0.000     1.969    u_qtr_senss/qtr_sens_12/s_setup_counter_reg[28]_i_1__10_n_5
    SLICE_X51Y100        FDRE                                         r  u_qtr_senss/qtr_sens_12/s_setup_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        0.920     2.048    u_qtr_senss/qtr_sens_12/clk_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  u_qtr_senss/qtr_sens_12/s_setup_counter_reg[30]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.904    u_qtr_senss/qtr_sens_12/s_setup_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_color_sens/s_blue_counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_color_sens/s_blue_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.743%)  route 0.253ns (64.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        0.558     1.441    u_color_sens/clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  u_color_sens/s_blue_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  u_color_sens/s_blue_counter_reg[21]/Q
                         net (fo=2, routed)           0.253     1.836    u_color_sens/s_blue_counter_reg[21]
    SLICE_X31Y20         FDRE                                         r  u_color_sens/s_blue_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        0.821     1.948    u_color_sens/clk_IBUF_BUFG
    SLICE_X31Y20         FDRE                                         r  u_color_sens/s_blue_reg[21]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X31Y20         FDRE (Hold_fdre_C_D)         0.070     1.769    u_color_sens/s_blue_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_qtr_senss/qtr_sens_09/s_setup_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_qtr_senss/qtr_sens_09/s_setup_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.403ns (77.021%)  route 0.120ns (22.979%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        0.565     1.448    u_qtr_senss/qtr_sens_09/clk_IBUF_BUFG
    SLICE_X55Y99         FDRE                                         r  u_qtr_senss/qtr_sens_09/s_setup_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  u_qtr_senss/qtr_sens_09/s_setup_counter_reg[24]/Q
                         net (fo=2, routed)           0.120     1.709    u_qtr_senss/qtr_sens_09/s_setup_counter_reg[24]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.906 r  u_qtr_senss/qtr_sens_09/s_setup_counter_reg[24]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.906    u_qtr_senss/qtr_sens_09/s_setup_counter_reg[24]_i_1__7_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.971 r  u_qtr_senss/qtr_sens_09/s_setup_counter_reg[28]_i_1__7/O[2]
                         net (fo=1, routed)           0.000     1.971    u_qtr_senss/qtr_sens_09/s_setup_counter_reg[28]_i_1__7_n_5
    SLICE_X55Y100        FDRE                                         r  u_qtr_senss/qtr_sens_09/s_setup_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        0.920     2.048    u_qtr_senss/qtr_sens_09/clk_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  u_qtr_senss/qtr_sens_09/s_setup_counter_reg[30]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105     1.904    u_qtr_senss/qtr_sens_09/s_setup_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_color_sens/s_blue_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_color_sens/s_blue_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.576%)  route 0.255ns (64.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        0.559     1.442    u_color_sens/clk_IBUF_BUFG
    SLICE_X36Y15         FDRE                                         r  u_color_sens/s_blue_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  u_color_sens/s_blue_counter_reg[19]/Q
                         net (fo=2, routed)           0.255     1.838    u_color_sens/s_blue_counter_reg[19]
    SLICE_X32Y19         FDRE                                         r  u_color_sens/s_blue_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        0.822     1.949    u_color_sens/clk_IBUF_BUFG
    SLICE_X32Y19         FDRE                                         r  u_color_sens/s_blue_reg[19]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X32Y19         FDRE (Hold_fdre_C_D)         0.070     1.770    u_color_sens/s_blue_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_color_sens/s_blue_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_color_sens/s_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.653%)  route 0.254ns (64.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        0.559     1.442    u_color_sens/clk_IBUF_BUFG
    SLICE_X36Y13         FDRE                                         r  u_color_sens/s_blue_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  u_color_sens/s_blue_counter_reg[9]/Q
                         net (fo=2, routed)           0.254     1.838    u_color_sens/s_blue_counter_reg[9]
    SLICE_X30Y17         FDRE                                         r  u_color_sens/s_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        0.824     1.951    u_color_sens/clk_IBUF_BUFG
    SLICE_X30Y17         FDRE                                         r  u_color_sens/s_blue_reg[9]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X30Y17         FDRE (Hold_fdre_C_D)         0.063     1.765    u_color_sens/s_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_color_sens/s_blue_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_color_sens/s_blue_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.451%)  route 0.257ns (64.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        0.559     1.442    u_color_sens/clk_IBUF_BUFG
    SLICE_X36Y13         FDRE                                         r  u_color_sens/s_blue_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  u_color_sens/s_blue_counter_reg[11]/Q
                         net (fo=2, routed)           0.257     1.840    u_color_sens/s_blue_counter_reg[11]
    SLICE_X30Y17         FDRE                                         r  u_color_sens/s_blue_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        0.824     1.951    u_color_sens/clk_IBUF_BUFG
    SLICE_X30Y17         FDRE                                         r  u_color_sens/s_blue_reg[11]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X30Y17         FDRE (Hold_fdre_C_D)         0.059     1.761    u_color_sens/s_blue_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_color_sens/s_blue_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_color_sens/s_blue_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.713%)  route 0.265ns (65.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        0.559     1.442    u_color_sens/clk_IBUF_BUFG
    SLICE_X36Y15         FDRE                                         r  u_color_sens/s_blue_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  u_color_sens/s_blue_counter_reg[18]/Q
                         net (fo=2, routed)           0.265     1.848    u_color_sens/s_blue_counter_reg[18]
    SLICE_X32Y19         FDRE                                         r  u_color_sens/s_blue_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1481, routed)        0.822     1.949    u_color_sens/clk_IBUF_BUFG
    SLICE_X32Y19         FDRE                                         r  u_color_sens/s_blue_reg[18]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X32Y19         FDRE (Hold_fdre_C_D)         0.066     1.766    u_color_sens/s_blue_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y93   io_JA_IOBUF[0]_inst_i_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y86   io_JA_IOBUF[1]_inst_i_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y95   io_JA_IOBUF[2]_inst_i_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y98   io_JA_IOBUF[3]_inst_i_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y93   io_JA_IOBUF[4]_inst_i_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y90   io_JA_IOBUF[5]_inst_i_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y97   io_JA_IOBUF[6]_inst_i_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y99   io_JA_IOBUF[7]_inst_i_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y134   io_JB_IOBUF[0]_inst_i_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y119   u_qtr_senss/qtr_sens_03/s_setup_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y119   u_qtr_senss/qtr_sens_03/s_setup_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y119   u_qtr_senss/qtr_sens_03/s_setup_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y120   u_qtr_senss/qtr_sens_03/s_setup_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y120   u_qtr_senss/qtr_sens_03/s_setup_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y120   u_qtr_senss/qtr_sens_03/s_setup_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y120   u_qtr_senss/qtr_sens_03/s_setup_counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y129   u_qtr_senss/qtr_sens_07/o_sens_ctrl_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y129   u_qtr_senss/qtr_sens_07/s_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y129   u_qtr_senss/qtr_sens_07/s_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y93   io_JA_IOBUF[0]_inst_i_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y95   io_JA_IOBUF[2]_inst_i_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y93   io_JA_IOBUF[4]_inst_i_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y124   u_qtr_senss/qtr_sens_03/s_setup_counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y124   u_qtr_senss/qtr_sens_03/s_setup_counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y124   u_qtr_senss/qtr_sens_03/s_setup_counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y124   u_qtr_senss/qtr_sens_03/s_setup_counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y125   u_qtr_senss/qtr_sens_03/s_setup_counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y125   u_qtr_senss/qtr_sens_03/s_setup_counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y118   u_qtr_senss/qtr_sens_06/s_setup_counter_reg[9]/C



