<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='500' ll='505' type='bool llvm::MachineRegisterInfo::hasOneUse(unsigned int RegNo) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='498'>/// hasOneUse - Return true if there is exactly one instruction using the
  /// specified register.</doc>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MIPatternMatch.h' l='35' u='c' c='_ZN4llvm14MIPatternMatch12OneUse_match5matchERKNS_19MachineRegisterInfoEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='390' u='c' c='_ZN4llvm28LegalizationArtifactCombiner18markInstAndDefDeadERNS_12MachineInstrES2_RNS_15SmallVectorImplIPS1_EE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='400' u='c' c='_ZN4llvm28LegalizationArtifactCombiner18markInstAndDefDeadERNS_12MachineInstrES2_RNS_15SmallVectorImplIPS1_EE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='2367' u='c' c='_ZN4llvm8FastISel13tryToFoldLoadEPKNS_8LoadInstEPKNS_11InstructionE'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='479' u='c' c='_ZL8isKilledRN4llvm12MachineInstrEjPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='2883' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector12tryOptSelectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='244' u='c' c='_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2167' u='c' c='_ZNK4llvm11SIInstrInfo13FoldImmediateERNS_12MachineInstrES2_jPNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp' l='909' u='c' c='_ZNK12_GLOBAL__N_114SIPeepholeSDWA21pseudoOpConvertToVOP2ERN4llvm12MachineInstrERKNS1_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='81' u='c' c='_ZL14foldImmediatesRN4llvm12MachineInstrEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoEb'/>
<use f='llvm/llvm/lib/Target/Mips/CheriAddressingModeFolder.cpp' l='391' u='c' c='_ZN12_GLOBAL__N_125CheriAddressingModeFolder19foldMachineFunctionERN4llvm15MachineFunctionERNS1_15MachineLoopInfoERNS1_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='1767' u='c' c='_ZNK4llvm12PPCInstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='2736' u='c' c='_ZNK4llvm12PPCInstrInfo22convertToImmediateFormERNS_12MachineInstrEPPS1_'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='290' u='c' c='_ZL9hasOneUsejPN4llvm12MachineInstrERNS_19MachineRegisterInfoERNS_20MachineDominatorTreeERNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='495' u='c' c='_ZL16moveForSingleUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS_19MachineRegisterInfoE'/>
