# Compile of testbench_q2.sv was successful.
# Compile of Vdiscription_q2.sv was successful.
# Compile of Vdiscription_q3.sv was successful.
# Compile of testbench_q3.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.tb3
# vsim -gui work.tb3 
# Start time: 11:46:04 on Nov 10,2023
# Loading sv_std.std
# Loading work.tb3
# Loading work.OC1_q2
# Loading work.OC1_q3
add wave -position end  sim:/tb3/aa
add wave -position end  sim:/tb3/bb
add wave -position end  sim:/tb3/cc
add wave -position end  sim:/tb3/q2y1
add wave -position end  sim:/tb3/q2y0
add wave -position end  sim:/tb3/q3y1
add wave -position end  sim:/tb3/q3y0
run -all
# ** Note: $stop    : E:/alireza/Code/System-Digital/CA1/modelsi/testbench_q3.sv(33)
#    Time: 2400 ns  Iteration: 0  Instance: /tb3
# Break in Module tb3 at E:/alireza/Code/System-Digital/CA1/modelsi/testbench_q3.sv line 33
# Compile of testbench_q2.sv was successful.
# Compile of Vdiscription_q2.sv was successful.
# Compile of Vdiscription_q3.sv was successful.
# Compile of testbench_q3.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.tb3
# End time: 11:51:39 on Nov 10,2023, Elapsed time: 0:05:35
# Errors: 0, Warnings: 3
# vsim -gui work.tb3 
# Start time: 11:51:39 on Nov 10,2023
# Loading sv_std.std
# Loading work.tb3
# Loading work.OC1_q2
# Loading work.OC1_q3
add wave -position end  sim:/tb3/aa
add wave -position end  sim:/tb3/bb
add wave -position end  sim:/tb3/cc
add wave -position end  sim:/tb3/q2y1
add wave -position end  sim:/tb3/q2y0
add wave -position end  sim:/tb3/q3y1
add wave -position end  sim:/tb3/q3y0
run -all
# ** Note: $stop    : E:/alireza/Code/System-Digital/CA1/modelsi/testbench_q3.sv(33)
#    Time: 1200 ns  Iteration: 0  Instance: /tb3
# Break in Module tb3 at E:/alireza/Code/System-Digital/CA1/modelsi/testbench_q3.sv line 33
# End time: 13:26:48 on Nov 10,2023, Elapsed time: 1:35:09
# Errors: 0, Warnings: 1
