#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jun 18 19:05:47 2025
# Process ID: 16552
# Current directory: C:/final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17076 C:\final\project_1.xpr
# Log file: C:/final/vivado.log
# Journal file: C:/final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/final/project_1.xpr
update_compile_order -fileset sources_1
launch_sdk -workspace C:/final/project_1.sdk -hwspec C:/final/project_1.sdk/design_1_wrapper.hdf
open_bd_design {C:/final/project_1.srcs/sources_1/bd/design_1/design_1.bd}
set_property location {1048 225} [get_bd_ports uart_rtl_rxd]
file mkdir C:/final/project_1.srcs/sources_1/new
close [ open C:/final/project_1.srcs/sources_1/new/IIR.v w ]
add_files C:/final/project_1.srcs/sources_1/new/IIR.v
update_compile_order -fileset sources_1
open_bd_design {C:/final/project_1.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_cell -type module -reference simple_filter simple_filter_0
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins simple_filter_0/clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_5bits ( Push buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
startgroup
set_property -dict [list CONFIG.C_IS_DUAL {0} CONFIG.C_ALL_INPUTS {0} CONFIG.GPIO_BOARD_INTERFACE {Custom} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {13}] [get_bd_cells axi_gpio_0]
endgroup
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports btns_5bits]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins simple_filter_0/x_in]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
connect_bd_net [get_bd_pins simple_filter_0/y_out] [get_bd_pins axi_dma_0/s_axis_s2mm_tdata]
connect_bd_net [get_bd_pins simple_filter_0/y_valid] [get_bd_pins axi_dma_0/s_axis_s2mm_tvalid]
validate_bd_design
connect_bd_net [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_sg_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
validate_bd_design
validate_bd_design -force
delete_bd_objs [get_bd_nets simple_filter_0_y_out]
connect_bd_net [get_bd_pins simple_filter_0/y_valid] [get_bd_pins axi_dma_0/s_axis_s2mm_tdata]
delete_bd_objs [get_bd_nets simple_filter_0_y_valid]
connect_bd_net [get_bd_pins axi_dma_0/s_axis_s2mm_tvalid] [get_bd_pins simple_filter_0/y_valid]
connect_bd_net [get_bd_pins simple_filter_0/y_out] [get_bd_pins axi_dma_0/s_axis_s2mm_tdata]
validate_bd_design
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {12} CONFIG.C_GPIO2_WIDTH {1} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_OUTPUTS_2 {1}] [get_bd_cells axi_gpio_0]
endgroup
connect_bd_net [get_bd_pins axi_gpio_0/gpio2_io_o] [get_bd_pins simple_filter_0/x_valid]
validate_bd_design
validate_bd_design -force
generate_target all [get_files  C:/final/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/final/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/final/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/final/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/final/project_1.ip_user_files -ipstatic_source_dir C:/final/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/final/project_1.cache/compile_simlib/modelsim} {questa=C:/final/project_1.cache/compile_simlib/questa} {riviera=C:/final/project_1.cache/compile_simlib/riviera} {activehdl=C:/final/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
make_wrapper -files [get_files C:/final/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
file copy -force C:/final/project_1.runs/impl_1/design_1_wrapper.sysdef C:/final/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/final/project_1.sdk -hwspec C:/final/project_1.sdk/design_1_wrapper.hdf
