Info: Starting: Create testbench Platform Designer system
Info: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic.ipx
Info: qsys-generate /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic.qsys --testbench=SIMPLE --output-directory=/home/andrea/Documents/Tesi_287628/287628/hyperram_system --family="Cyclone 10 LP" --part=10CL006YE144A7G
Progress: Loading hyperram_system/avs_hram_converter_TEST_basic.qsys
Progress: Reading input file
Progress: Adding avs_hram_converter_inst [avs_hram_converter 1.0]
Progress: Parameterizing module avs_hram_converter_inst
Progress: Adding clk_50MHz [clock_source 22.1]
Progress: Parameterizing module clk_50MHz
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: avs_hram_converter_TEST_basic.avs_hram_converter_inst.clkctrl.altclkctrl_0: Targeting device family: Cyclone 10 LP.
: avs_hram_converter_TEST_basic.avs_hram_converter_inst.clkctrl.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/root_components.ipx
Info: /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/root_components.ipx: Loading now from components.ipx
Info: Reading index /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/ip_component_categories.ipx
Info: /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/ip_component_categories.ipx described 0 plugins, 0 paths, in 0.01 seconds
Info: /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.01 seconds
Info: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/testbench/ip/**/* matched 0 files in 0.00 seconds
Progress: Loading testbench/avs_hram_converter_TEST_basic_tb.qsys
Info: Reading index /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic.ipx
Progress: Loading hyperram_system/avs_hram_converter_TEST_basic.qsys
Info: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/* matched 8 files in 0.00 seconds
Progress: Loading avs_hram_converter/clkctrl.qsys
Progress: Loading avs_hram_converter/avs_hram_mainconv_hw.tcl
Progress: Loading avs_hram_converter/clkctrl_hw.tcl
Progress: Loading avs_hram_converter/avs_hram_converter_hw.tcl
Progress: Loading avs_hram_converter/avs_hram_converter.qsys
Info: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/**/* matched 21 files in 0.08 seconds
Info: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/*/* matched 25 files in 0.00 seconds
Info: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic.ipx described 0 plugins, 3 paths, in 0.08 seconds
Info: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/testbench/* matched 12 files in 0.09 seconds
Info: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/testbench/*/* matched 8 files in 0.00 seconds
Info: Reading index /home/andrea/.altera.quartus/ip/22.1/ip_search_path/user_components.ipx
Info: /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/**/* matched 1958 files in 0.07 seconds
Info: /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/storage/**/* matched 26 files in 0.00 seconds
Info: /home/andrea/.altera.quartus/ip/22.1/ip_search_path/user_components.ipx described 0 plugins, 2 paths, in 0.07 seconds
Info: /home/andrea/.altera.quartus/ip/22.1/**/* matched 2 files in 0.07 seconds
Info: /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0.00 seconds
Info: /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0.00 seconds
Info: /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0.00 seconds
Info: Reading index /home/andrea/intelFPGA_lite/22.1std/ip/altera/altera_components.ipx
Info: /home/andrea/intelFPGA_lite/22.1std/ip/altera/altera_components.ipx described 1968 plugins, 0 paths, in 0.23 seconds
Info: /home/andrea/intelFPGA_lite/22.1std/ip/**/* matched 108 files in 0.23 seconds
Info: /home/andrea/intelFPGA_lite/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/builtin.ipx
Info: /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/builtin.ipx described 83 plugins, 0 paths, in 0.01 seconds
Info: /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/**/* matched 9 files in 0.01 seconds
Info: /home/andrea/intelFPGA_lite/22.1std/quartus/common/librarian/factories/**/* matched 0 files in 0.00 seconds
Info: /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/root_components.ipx described 0 plugins, 13 paths, in 0.41 seconds
Info: /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.41 seconds
Progress: 
Progress: 
Progress: 
Info: Running script /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: avs_hram_converter_TEST_basic
Info: TB_Gen: System design is: avs_hram_converter_TEST_basic
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property avalon_slave EXPORT_OF
Info: get_instance_property avs_hram_converter_inst CLASS_NAME
Info: get_instance_assignment avs_hram_converter_inst testbench.partner.map.avalon_slave
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_50MHz CLASS_NAME
Info: get_instance_assignment clk_50MHz testbench.partner.map.clk_in
Info: get_interface_property hyperbus_clock EXPORT_OF
Info: get_instance_property avs_hram_converter_inst CLASS_NAME
Info: get_instance_assignment avs_hram_converter_inst testbench.partner.map.hyperbus_clock
Info: get_interface_property hyperbus_master EXPORT_OF
Info: get_instance_property avs_hram_converter_inst CLASS_NAME
Info: get_instance_assignment avs_hram_converter_inst testbench.partner.map.hyperbus_master
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_50MHz CLASS_NAME
Info: get_instance_assignment clk_50MHz testbench.partner.map.clk_in_reset
Info: send_message Info TB_Gen: Creating testbench system : avs_hram_converter_TEST_basic_tb with clock and reset BFMs
Info: TB_Gen: Creating testbench system : avs_hram_converter_TEST_basic_tb with clock and reset BFMs
Info: create_system avs_hram_converter_TEST_basic_tb
Info: add_instance avs_hram_converter_TEST_basic_inst avs_hram_converter_TEST_basic 
Info: set_use_testbench_naming_pattern true avs_hram_converter_TEST_basic
Info: get_instance_interfaces avs_hram_converter_TEST_basic_inst
Info: get_instance_interface_property avs_hram_converter_TEST_basic_inst avalon_slave CLASS_NAME
Info: get_instance_interface_property avs_hram_converter_TEST_basic_inst clk CLASS_NAME
Info: get_instance_interface_property avs_hram_converter_TEST_basic_inst hyperbus_clock CLASS_NAME
Info: get_instance_interface_property avs_hram_converter_TEST_basic_inst hyperbus_master CLASS_NAME
Info: get_instance_interface_property avs_hram_converter_TEST_basic_inst reset CLASS_NAME
Info: get_instance_interface_property avs_hram_converter_TEST_basic_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property avs_hram_converter_TEST_basic_inst clk CLASS_NAME
Info: add_instance avs_hram_converter_TEST_basic_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property avs_hram_converter_TEST_basic_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value avs_hram_converter_TEST_basic_inst clk clockRate
Info: set_instance_parameter_value avs_hram_converter_TEST_basic_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value avs_hram_converter_TEST_basic_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property avs_hram_converter_TEST_basic_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property avs_hram_converter_TEST_basic_inst clk CLASS_NAME
Info: get_instance_interfaces avs_hram_converter_TEST_basic_inst_clk_bfm
Info: get_instance_interface_property avs_hram_converter_TEST_basic_inst_clk_bfm clk CLASS_NAME
Info: add_connection avs_hram_converter_TEST_basic_inst_clk_bfm.clk avs_hram_converter_TEST_basic_inst.clk
Info: get_instance_interface_property avs_hram_converter_TEST_basic_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property avs_hram_converter_TEST_basic_inst reset CLASS_NAME
Info: add_instance avs_hram_converter_TEST_basic_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property avs_hram_converter_TEST_basic_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports avs_hram_converter_TEST_basic_inst reset
Info: get_instance_interface_port_property avs_hram_converter_TEST_basic_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property avs_hram_converter_TEST_basic_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value avs_hram_converter_TEST_basic_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value avs_hram_converter_TEST_basic_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property avs_hram_converter_TEST_basic_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces avs_hram_converter_TEST_basic_inst_reset_bfm
Info: get_instance_interface_property avs_hram_converter_TEST_basic_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property avs_hram_converter_TEST_basic_inst_reset_bfm reset CLASS_NAME
Info: get_instance_property avs_hram_converter_TEST_basic_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value avs_hram_converter_TEST_basic_inst reset associatedClock
Info: get_instance_interfaces avs_hram_converter_TEST_basic_inst_clk_bfm
Info: get_instance_interface_property avs_hram_converter_TEST_basic_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: avs_hram_converter_TEST_basic_inst_reset_bfm is not associated to any clock; connecting avs_hram_converter_TEST_basic_inst_reset_bfm to 'avs_hram_converter_TEST_basic_inst_clk_bfm.clk'
Warning: TB_Gen: avs_hram_converter_TEST_basic_inst_reset_bfm is not associated to any clock; connecting avs_hram_converter_TEST_basic_inst_reset_bfm to 'avs_hram_converter_TEST_basic_inst_clk_bfm.clk'
Info: add_connection avs_hram_converter_TEST_basic_inst_clk_bfm.clk avs_hram_converter_TEST_basic_inst_reset_bfm.clk
Info: get_instance_interface_property avs_hram_converter_TEST_basic_inst reset CLASS_NAME
Info: get_instance_interfaces avs_hram_converter_TEST_basic_inst_reset_bfm
Info: get_instance_interface_property avs_hram_converter_TEST_basic_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property avs_hram_converter_TEST_basic_inst_reset_bfm reset CLASS_NAME
Info: add_connection avs_hram_converter_TEST_basic_inst_reset_bfm.reset avs_hram_converter_TEST_basic_inst.reset
Info: send_message Info TB_Gen: Saving testbench system: avs_hram_converter_TEST_basic_tb.qsys
Info: TB_Gen: Saving testbench system: avs_hram_converter_TEST_basic_tb.qsys
Info: save_system avs_hram_converter_TEST_basic_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb.qsys
Info: Done
Info: qsys-generate /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic.qsys --simulation=VHDL --allow-mixed-language-simulation --testbench=SIMPLE --testbench-simulation=VHDL --allow-mixed-language-testbench-simulation --output-directory=/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation --family="Cyclone 10 LP" --part=10CL006YE144A7G
Progress: Loading testbench/avs_hram_converter_TEST_basic_tb.qsys
Progress: Reading input file
Progress: Adding avs_hram_converter_TEST_basic_inst [avs_hram_converter_TEST_basic 1.0]
Progress: Parameterizing module avs_hram_converter_TEST_basic_inst
Progress: Adding avs_hram_converter_TEST_basic_inst_clk_bfm [altera_avalon_clock_source 22.1]
Progress: Parameterizing module avs_hram_converter_TEST_basic_inst_clk_bfm
Progress: Adding avs_hram_converter_TEST_basic_inst_reset_bfm [altera_avalon_reset_source 22.1]
Progress: Parameterizing module avs_hram_converter_TEST_basic_inst_reset_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: avs_hram_converter_TEST_basic_tb.avs_hram_converter_TEST_basic_inst.avs_hram_converter_inst.clkctrl.altclkctrl_0: Targeting device family: Cyclone 10 LP.
: avs_hram_converter_TEST_basic_tb.avs_hram_converter_TEST_basic_inst.avs_hram_converter_inst.clkctrl.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: avs_hram_converter_TEST_basic_tb.avs_hram_converter_TEST_basic_inst_clk_bfm: Elaborate: altera_clock_source
Info: avs_hram_converter_TEST_basic_tb.avs_hram_converter_TEST_basic_inst_clk_bfm:            $Revision: #1 $
Info: avs_hram_converter_TEST_basic_tb.avs_hram_converter_TEST_basic_inst_clk_bfm:            $Date: 2021/10/27 $
Info: avs_hram_converter_TEST_basic_tb.avs_hram_converter_TEST_basic_inst_reset_bfm: Elaborate: altera_reset_source
Info: avs_hram_converter_TEST_basic_tb.avs_hram_converter_TEST_basic_inst_reset_bfm:            $Revision: #1 $
Info: avs_hram_converter_TEST_basic_tb.avs_hram_converter_TEST_basic_inst_reset_bfm:            $Date: 2021/10/27 $
Info: avs_hram_converter_TEST_basic_tb.avs_hram_converter_TEST_basic_inst_reset_bfm: Reset is negatively asserted.
Warning: avs_hram_converter_TEST_basic_tb.avs_hram_converter_TEST_basic_inst: avs_hram_converter_TEST_basic_inst.hyperbus_clock must be exported, or connected to a matching conduit.
Warning: avs_hram_converter_TEST_basic_tb.avs_hram_converter_TEST_basic_inst: avs_hram_converter_TEST_basic_inst.hyperbus_master must be exported, or connected to a matching conduit.
Warning: avs_hram_converter_TEST_basic_tb.avs_hram_converter_TEST_basic_inst: avs_hram_converter_TEST_basic_inst.avalon_slave must be connected to an Avalon-MM master
Info: avs_hram_converter_TEST_basic_tb: Generating avs_hram_converter_TEST_basic_tb "avs_hram_converter_TEST_basic_tb" for SIM_VHDL
Info: avs_hram_converter_TEST_basic_inst: "avs_hram_converter_TEST_basic_tb" instantiated avs_hram_converter_TEST_basic "avs_hram_converter_TEST_basic_inst"
Info: avs_hram_converter_TEST_basic_inst_clk_bfm: "avs_hram_converter_TEST_basic_tb" instantiated altera_avalon_clock_source "avs_hram_converter_TEST_basic_inst_clk_bfm"
Info: avs_hram_converter_TEST_basic_inst_reset_bfm: "avs_hram_converter_TEST_basic_tb" instantiated altera_avalon_reset_source "avs_hram_converter_TEST_basic_inst_reset_bfm"
Info: avs_hram_converter_inst: "avs_hram_converter_TEST_basic_inst" instantiated avs_hram_converter "avs_hram_converter_inst"
Info: avs_hram_mainconv: "avs_hram_converter_inst" instantiated avs_hram_mainconv "avs_hram_mainconv"
Info: clkctrl: "avs_hram_converter_inst" instantiated clkctrl "clkctrl"
Info: rst_controller: "avs_hram_converter_inst" instantiated altera_reset_controller "rst_controller"
Info: altclkctrl_0: Generating top-level entity avs_hram_converter_TEST_basic_avs_hram_converter_inst_clkctrl_altclkctrl_0.
Info: altclkctrl_0: "clkctrl" instantiated altclkctrl "altclkctrl_0"
Info: avs_hram_converter_TEST_basic_tb: Done "avs_hram_converter_TEST_basic_tb" with 9 modules, 44 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic_tb.spd --output-directory=/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic_tb.spd --output-directory=/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for XCELIUM simulator in /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/testbench/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	8 .cds.lib files in xcelium/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_basic/testbench/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Platform Designer system
