name: Synthesis
on: [push, pull_request, workflow_dispatch]
jobs:
    cu-gowin-yosys:
        runs-on: self-hosted
        steps:
            - name: Checkout
              uses: actions/checkout@master
            - name: Yosys Synthesis for Gowin FPGA
              run: make gowin-yosys TOP=compute_unit
            - name: Report Area
              run: make gowin-report
            - name: Generating report...
              run: DISPLAY=:1.0 make gowin-yosys-gen-report TOP=compute_unit
            - name: Show report
              run: make gowin-yosys-report TOP=compute_unit
            - name: Post Synthesis Simulation
              run: make tb_compute_unit BENDER_TARGET_SIM="-t sim -t gowin_postsynth -t post_synth"

    cu-gowin-eda:
        runs-on: self-hosted
        steps:
            - name: Checkout
              uses: actions/checkout@master
            - name: Gowin EDA Synthesis for Gowin FPGA
              run: DISPLAY=:1.0 make gowin-eda TOP=compute_unit
            - name: Show report
              run: make gowin-eda-report TOP=compute_unit

    cu-xilinx-yosys:
        runs-on: self-hosted
        steps:
            - name: Checkout
              uses: actions/checkout@master
            - name: Yosys Synthesis for Xilinx FPGA
              run: make xilinx-yosys TOP=compute_unit
            - name: Report Area
              run: tail -n 32 xilinx/yosys.log
            - name: Post Synthesis Simulation
              run: make tb_compute_unit BENDER_TARGET_SIM="-t sim -t xilinx_postsynth -t post_synth" VERILATOR_ARGS="-Wno-PINMISSING"

    cu-asic:
        runs-on: self-hosted
        steps:
            - name: Checkout
              uses: actions/checkout@master
            - name: Synthesis for ASIC
              run: make asic TOP=compute_unit
            - name: Report Area
              run: make asic-report TOP=compute_unit

    cc-gowin-yosys:
        runs-on: self-hosted
        steps:
            - name: Checkout
              uses: actions/checkout@master
            - name: Yosys Synthesis for Gowin FPGA
              run: make gowin-yosys TOP=compute_cluster_synth_wrapper
            - name: Report Area
              run: make gowin-report TOP=compute_cluster_synth_wrapper
            - name: Generating report...
              run: DISPLAY=:1.0 make gowin-yosys-gen-report TOP=compute_cluster_synth_wrapper
            - name: Show report
              run: make gowin-yosys-report TOP=compute_cluster_synth_wrapper

    cc-gowin-eda:
        runs-on: self-hosted
        steps:
            - name: Checkout
              uses: actions/checkout@master
            - name: Gowin EDA Synthesis for Gowin FPGA
              run: DISPLAY=:1.0 make gowin-eda TOP=compute_cluster_synth_wrapper
            - name: Show report
              run: make gowin-eda-report TOP=compute_cluster_synth_wrapper

    cc-xilinx-yosys:
        runs-on: self-hosted
        steps:
            - name: Checkout
              uses: actions/checkout@master
            - name: Yosys Synthesis for Xilinx FPGA
              run: make xilinx-yosys TOP=compute_cluster_synth_wrapper
            - name: Report Area
              run: tail -n 32 xilinx/yosys.log

    cc-asic:
        runs-on: self-hosted
        steps:
            - name: Checkout
              uses: actions/checkout@master
            - name: Synthesis for ASIC
              run: make asic TOP=compute_cluster_synth_wrapper
            - name: Report Area
              run: make asic-report TOP=compute_cluster_synth_wrapper
