
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.005837                       # Number of seconds simulated
sim_ticks                                  5837036500                       # Number of ticks simulated
final_tick                                 5837036500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 101070                       # Simulator instruction rate (inst/s)
host_op_rate                                   196553                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              101060396                       # Simulator tick rate (ticks/s)
host_mem_usage                                 706856                       # Number of bytes of host memory used
host_seconds                                    57.76                       # Real time elapsed on the host
sim_insts                                     5837564                       # Number of instructions simulated
sim_ops                                      11352502                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   5837036500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          104640                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           58048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              162688                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       104640                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         104640                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1635                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              907                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2542                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           17926905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            9944772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               27871678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      17926905                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          17926905                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          17926905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           9944772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              27871678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1635.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       907.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001102250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 5677                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2542                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2542                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  162688                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   162688                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                139                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                228                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                246                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                238                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                141                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                163                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                103                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                122                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                124                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                114                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               136                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                94                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               163                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               186                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               151                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               194                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     5836943500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2542                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1907                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      522                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       93                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       16                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          890                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     180.710112                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    113.147743                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    230.498612                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           547     61.46%     61.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          160     17.98%     79.44% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           59      6.63%     86.07% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           33      3.71%     89.78% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           28      3.15%     92.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           13      1.46%     94.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           11      1.24%     95.62% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           11      1.24%     96.85% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           28      3.15%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           890                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       104640                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        58048                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 17926905.202665768564                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 9944772.488573610783                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1635                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          907                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     60343500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    131939000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     36907.34                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data    145467.48                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                     144620000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                192282500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    12710000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      56892.21                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 75642.21                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         27.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      27.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.22                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.22                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.04                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1645                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  64.71                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     2296201.22                       # Average gap between requests
system.mem_ctrl.pageHitRate                     64.71                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2706060                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1419330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  9853200                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          92810640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              34079160                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               6474720                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        281957910                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        185106240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        1140218640                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              1754625900                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             300.602181                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            5745197000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      13320500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       39260000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    4645063250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    482044750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       38992250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    618355750                       # Time in different power states
system.mem_ctrl_1.actEnergy                   3698520                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   1958220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  8296680                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          307934640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              72644220                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              21627840                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        905087040                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        670399200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         539373900                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              2531315130                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             433.664434                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            5620687750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      45275000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      130260000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    1890076000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   1745815750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       40764000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN   1984845750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   5837036500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1828824                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1828824                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            183165                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1012614                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  651742                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              84267                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1012614                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             527303                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           485311                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        81327                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5837036500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     2137628                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1721475                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5044                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           481                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   5837036500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   5837036500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1708347                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           272                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      5837036500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         11674074                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             273677                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        9139197                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1828824                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1179045                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      11141184                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  368694                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  138                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1761                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          104                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1708193                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1305                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           11601235                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.562496                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.770392                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2015192     17.37%     17.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1045205      9.01%     26.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  8540838     73.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             11601235                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.156657                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.782863                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1148552                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1565752                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   7813349                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                889235                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 184347                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               16398642                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                648823                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 184347                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2102975                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  260313                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1743                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   7719366                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1332491                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               15731147                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                323404                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    52                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 553236                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    146                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 417894                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               30                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            14131543                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              37932141                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         27693360                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             11275                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              10047188                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  4084355                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 33                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             30                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1251448                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2709553                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1958408                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            185074                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            69085                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   15086096                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 635                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  12633277                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            467798                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         3734228                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      6655916                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            619                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      11601235                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.088960                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.720968                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2545014     21.94%     21.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5479165     47.23%     69.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3577056     30.83%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        11601235                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3971220     75.67%     75.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     75.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     75.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     75.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     75.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     75.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     75.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     75.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     75.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     75.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     75.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     75.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     75.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    220      0.00%     75.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     75.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     19      0.00%     75.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    21      0.00%     75.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     75.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     75.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     75.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     75.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     75.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     75.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     75.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     75.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     75.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     75.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     75.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     75.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     75.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     75.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     75.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     75.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     75.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     75.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     75.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     75.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     75.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     75.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 885450     16.87%     92.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                390930      7.45%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             48288      0.38%      0.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8584716     67.95%     68.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5458      0.04%     68.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   506      0.00%     68.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     68.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     68.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  824      0.01%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  286      0.00%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 280      0.00%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2241461     17.74%     86.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1742805     13.80%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            5619      0.04%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           3016      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12633277                       # Type of FU issued
system.cpu.iq.rate                           1.082165                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     5247860                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.415400                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           42562129                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          18799452                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     12183245                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               21318                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              22796                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         8271                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               17822538                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   10311                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           857276                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       772019                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         2837                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1298                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       290894                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          168                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            15                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 184347                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  130970                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 17196                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            15086731                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            138685                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2709553                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1958408                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                238                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1074                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 15953                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1298                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          91368                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       102519                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               193887                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              12249168                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2137400                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            384109                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      3858456                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1143154                       # Number of branches executed
system.cpu.iew.exec_stores                    1721056                       # Number of stores executed
system.cpu.iew.exec_rate                     1.049262                       # Inst execution rate
system.cpu.iew.wb_sent                       12207188                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      12191516                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   8515898                       # num instructions producing a value
system.cpu.iew.wb_consumers                  15636412                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.044324                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.544620                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         3412327                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            183281                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     11291137                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.005435                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.893337                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4474939     39.63%     39.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2279894     20.19%     59.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      4536304     40.18%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     11291137                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5837564                       # Number of instructions committed
system.cpu.commit.committedOps               11352502                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3605048                       # Number of memory references committed
system.cpu.commit.loads                       1937534                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1106007                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       5898                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  11281708                       # Number of committed integer instructions.
system.cpu.commit.function_calls               408331                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        31200      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7709031     67.91%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5414      0.05%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              497      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             740      0.01%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             278      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            276      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1935172     17.05%     85.29% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1665298     14.67%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         2362      0.02%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         2216      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11352502                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4536304                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     21519662                       # The number of ROB reads
system.cpu.rob.rob_writes                    29840658                       # The number of ROB writes
system.cpu.timesIdled                             825                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           72839                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5837564                       # Number of Instructions Simulated
system.cpu.committedOps                      11352502                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.999819                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.999819                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.500045                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.500045                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 21630466                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9232017                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      5686                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     5133                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2037824                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1629007                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 5796307                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5837036500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.948358                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2939861                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7036                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            417.831296                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    63.948358                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999193                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999193                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          23550716                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         23550716                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5837036500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1266358                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1266358                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1666466                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1666466                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      2932824                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2932824                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2932824                       # number of overall hits
system.cpu.dcache.overall_hits::total         2932824                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8802                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8802                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1334                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1334                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        10136                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10136                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        10136                       # number of overall misses
system.cpu.dcache.overall_misses::total         10136                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    128688500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    128688500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    167827000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    167827000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    296515500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    296515500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    296515500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    296515500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1275160                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1275160                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1667800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1667800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2942960                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2942960                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2942960                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2942960                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006903                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006903                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000800                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000800                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003444                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003444                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003444                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003444                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14620.370370                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14620.370370                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 125807.346327                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 125807.346327                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29253.699684                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29253.699684                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 29253.699684                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29253.699684                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          470                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    52.222222                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         6317                       # number of writebacks
system.cpu.dcache.writebacks::total              6317                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3062                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3062                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           37                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           37                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         3099                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3099                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3099                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3099                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5740                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5740                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1297                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1297                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         7037                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7037                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7037                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7037                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     81875000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     81875000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    166117000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    166117000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    247992000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    247992000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    247992000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    247992000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004501                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004501                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000778                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000778                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002391                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002391                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002391                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002391                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14263.937282                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14263.937282                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 128077.872012                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 128077.872012                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35241.153901                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35241.153901                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35241.153901                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35241.153901                       # average overall mshr miss latency
system.cpu.dcache.replacements                   6972                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5837036500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.085305                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1707657                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1872                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            912.209936                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.085305                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994307                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994307                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          242                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13667408                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13667408                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5837036500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1705785                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1705785                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1705785                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1705785                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1705785                       # number of overall hits
system.cpu.icache.overall_hits::total         1705785                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2407                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2407                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2407                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2407                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2407                       # number of overall misses
system.cpu.icache.overall_misses::total          2407                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    173573500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    173573500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    173573500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    173573500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    173573500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    173573500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1708192                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1708192                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1708192                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1708192                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1708192                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1708192                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001409                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001409                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001409                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001409                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001409                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001409                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72111.965102                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72111.965102                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72111.965102                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72111.965102                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72111.965102                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72111.965102                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          903                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    69.461538                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          534                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          534                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          534                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          534                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          534                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          534                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1873                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1873                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1873                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1873                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1873                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1873                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    144406000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    144406000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    144406000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    144406000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    144406000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    144406000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001096                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001096                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001096                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001096                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001096                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001096                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77098.772023                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77098.772023                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77098.772023                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77098.772023                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77098.772023                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77098.772023                       # average overall mshr miss latency
system.cpu.icache.replacements                   1359                       # number of replacements
system.l2bus.snoop_filter.tot_requests          17241                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         8332                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          268                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   5837036500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                7612                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          6317                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2035                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1296                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1296                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           7613                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         5103                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        21045                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   26148                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       119744                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       854592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   974336                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                22                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               8931                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.030120                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.170927                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     8662     96.99%     96.99% # Request fanout histogram
system.l2bus.snoop_fanout::1                      269      3.01%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 8931                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             21254500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4682994                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            17590998                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   5837036500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             2109.182560                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  15224                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2542                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 5.988985                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1419.600526                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   689.582033                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.346582                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.168355                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.514937                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2521                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          144                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2260                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.615479                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               124342                       # Number of tag accesses
system.l2cache.tags.data_accesses              124342                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   5837036500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         6317                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         6317                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data          596                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              596                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          236                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         5533                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5769                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             236                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            6129                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6365                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            236                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           6129                       # number of overall hits
system.l2cache.overall_hits::total               6365                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          700                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            700                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1636                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          207                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1843                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1636                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           907                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2543                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1636                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          907                       # number of overall misses
system.l2cache.overall_misses::total             2543                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    158143000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    158143000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    139170000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     17485500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    156655500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    139170000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    175628500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    314798500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    139170000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    175628500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    314798500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         6317                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         6317                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         1296                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1296                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1872                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         5740                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         7612                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         1872                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         7036                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            8908                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1872                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         7036                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           8908                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.540123                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.540123                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.873932                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.036063                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.242118                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.873932                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.128908                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.285474                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.873932                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.128908                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.285474                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 225918.571429                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 225918.571429                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 85067.237164                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 84471.014493                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 85000.271297                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 85067.237164                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 193636.714443                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 123790.208415                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 85067.237164                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 193636.714443                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 123790.208415                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          700                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          700                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1636                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          207                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1843                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1636                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          907                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2543                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1636                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          907                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2543                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    156743000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    156743000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    135900000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     17071500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    152971500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    135900000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    173814500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    309714500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    135900000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    173814500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    309714500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.540123                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.540123                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.873932                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.036063                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.242118                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.873932                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.128908                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.285474                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.873932                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.128908                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.285474                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 223918.571429                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 223918.571429                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 83068.459658                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82471.014493                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 83001.356484                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 83068.459658                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 191636.714443                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 121790.994888                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 83068.459658                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 191636.714443                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 121790.994888                       # average overall mshr miss latency
system.l2cache.replacements                        21                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2563                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests           21                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   5837036500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1842                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                21                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                700                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               700                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1842                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         5105                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       162688                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2542                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2542    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2542                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1281500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             6355000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   5837036500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2113.828522                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2542                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2542                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1421.365395                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   692.463127                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.043377                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.021132                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.064509                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2542                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          144                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         2281                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.077576                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                43214                       # Number of tag accesses
system.l3cache.tags.data_accesses               43214                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   5837036500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          700                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            700                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1635                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          207                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1842                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1635                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           907                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2542                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1635                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          907                       # number of overall misses
system.l3cache.overall_misses::total             2542                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data    150443000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    150443000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    121185000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     15208500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    136393500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    121185000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    165651500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    286836500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    121185000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    165651500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    286836500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          700                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          700                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1635                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          207                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1842                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1635                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          907                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2542                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1635                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          907                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2542                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 214918.571429                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 214918.571429                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 74119.266055                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 73471.014493                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 74046.416938                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 74119.266055                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 182636.714443                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 112838.906373                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 74119.266055                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 182636.714443                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 112838.906373                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          700                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          700                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1635                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          207                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1842                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1635                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          907                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2542                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1635                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          907                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2542                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data    149043000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    149043000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117915000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     14794500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    132709500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    117915000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    163837500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    281752500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    117915000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    163837500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    281752500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 212918.571429                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 212918.571429                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 72119.266055                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71471.014493                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 72046.416938                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 72119.266055                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 180636.714443                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 110838.906373                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 72119.266055                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 180636.714443                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 110838.906373                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2542                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   5837036500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1842                       # Transaction distribution
system.membus.trans_dist::ReadExReq               700                       # Transaction distribution
system.membus.trans_dist::ReadExResp              700                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1842                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         5084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         5084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       162688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       162688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  162688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2542                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2542    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2542                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1271000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6855000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
