# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Leading_Ones_Counter.srcs/sources_1/new/Leading_Ones_Counter.vhd" \
"../../../../Leading_Ones_Counter.srcs/sim_1/new/Leading_Ones_Counter_TB.vhd" \

# Do not sort compile order
nosort
