{"vcs1":{"timestamp_begin":1680464883.317683259, "rt":0.78, "ut":0.20, "st":0.15}}
{"vcselab":{"timestamp_begin":1680464884.131691249, "rt":1.04, "ut":0.20, "st":0.10}}
{"link":{"timestamp_begin":1680464885.191401850, "rt":0.61, "ut":0.07, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680464883.022291364}
{"VCS_COMP_START_TIME": 1680464883.022291364}
{"VCS_COMP_END_TIME": 1680464887.267788967}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339536}}
{"stitch_vcselab": {"peak_mem": 239016}}
