# reading modelsim.ini
# ** Error: (vish-7) Failed to open ini file "/home/krisv/intelFPGA_lite/20.1/modelsim_ase/modelsim.ini" in read mode.
# No such file or directory. (errno = ENOENT)
# Loading project core_simulation
# Compile of ACU.v was successful.
# Compile of ADDER.v was successful.
# Compile of ALU.v was successful.
# Compile of BRU.v was successful.
# Compile of CORE.v was successful.
# Compile of DATAMEM.sv was successful.
# Compile of DEMUX_1_32.v was successful.
# Compile of IDU.v was successful.
# Compile of IMM_GEN.v was successful.
# Compile of IMRD.v was successful.
# Compile of INS_MEM.sv was successful.
# Compile of JCU.v was successful.
# Compile of LSU.v was successful.
# Compile of MCU.v was successful.
# Compile of MUX_2_1.v was successful.
# Compile of MUX_4_1.v was successful.
# Compile of MUX_32_1.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of REG_NEG.v was successful.
# Compile of REG_POS.v was successful.
# Compile of CORE_tb.sv was successful.
# Compile of AXI_RAM_tb.v was successful.
# Compile of AXI_RAM.v was successful.
# 23 compiles, 0 failed with no errors.
vsim work.CORE_tb
# vsim work.CORE_tb 
# Start time: 13:26:19 on May 28,2023
# Loading sv_std.std
# Loading work.CORE_tb
# Loading work.CORE
# Loading work.REG_NEG
# Loading work.REG_POS
# Loading work.ADDER
# Loading work.MUX_2_1
# Loading work.IMM_GEN
# Loading work.REG_FILE
# Loading work.DEMUX_1_32
# Loading work.MUX_32_1
# Loading work.ACU
# Loading work.ALU
# Loading work.JCU
# Loading work.BRU
# Loading work.LSU
# Loading work.MUX_4_1
# Loading work.MCU
# Loading work.IDU
# Loading work.INS_MEM
# Loading work.DATAMEM
do CORE.do
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# Initializig Data Memory...
# Data Memory successfully loaded.
# Warning clock cycles limit has been reached
# Total clock cycles:       5000
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.sv(167)
#    Time: 100040 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.sv line 167
# Break key hit
quit -sim
# End time: 13:28:39 on May 28,2023, Elapsed time: 0:02:20
# Errors: 1, Warnings: 2
# Compile of ACU.v was successful.
# Compile of ADDER.v was successful.
# Compile of ALU.v was successful.
# Compile of BRU.v was successful.
# Compile of CORE.v was successful.
# Compile of DATAMEM.sv was successful.
# Compile of DEMUX_1_32.v was successful.
# Compile of IDU.v was successful.
# Compile of IMM_GEN.v was successful.
# Compile of IMRD.v was successful.
# Compile of INS_MEM.sv was successful.
# Compile of JCU.v was successful.
# Compile of LSU.v was successful.
# Compile of MCU.v was successful.
# Compile of MUX_2_1.v was successful.
# Compile of MUX_4_1.v was successful.
# Compile of MUX_32_1.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of REG_NEG.v was successful.
# Compile of REG_POS.v was successful.
# Compile of CORE_tb.sv was successful.
# Compile of AXI_RAM_tb.v was successful.
# Compile of AXI_RAM.v was successful.
# 23 compiles, 0 failed with no errors.
vsim work.CORE_tb
# vsim work.CORE_tb 
# Start time: 13:29:02 on May 28,2023
# Loading sv_std.std
# Loading work.CORE_tb
# Loading work.CORE
# Loading work.REG_NEG
# Loading work.REG_POS
# Loading work.ADDER
# Loading work.MUX_2_1
# Loading work.IMM_GEN
# Loading work.REG_FILE
# Loading work.DEMUX_1_32
# Loading work.MUX_32_1
# Loading work.ACU
# Loading work.ALU
# Loading work.JCU
# Loading work.BRU
# Loading work.LSU
# Loading work.MUX_4_1
# Loading work.MCU
# Loading work.IDU
# Loading work.INS_MEM
# Loading work.DATAMEM
do CORE.do
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# Initializig Data Memory...
# Data Memory successfully loaded.
# Warning clock cycles limit has been reached
# Total clock cycles:       5000
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.sv(167)
#    Time: 100040 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.sv line 167
add wave -position end  sim:/CORE_tb/ins_mem/Ram_Array
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# Initializig Data Memory...
# Data Memory successfully loaded.
# Warning clock cycles limit has been reached
# Total clock cycles:       5000
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.sv(167)
#    Time: 100040 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.sv line 167
# Compile of ACU.v was successful.
# Compile of ADDER.v was successful.
# Compile of ALU.v was successful.
# Compile of BRU.v was successful.
# Compile of CORE.v was successful.
# Compile of DATAMEM.sv was successful.
# Compile of DEMUX_1_32.v was successful.
# Compile of IDU.v was successful.
# Compile of IMM_GEN.v was successful.
# Compile of IMRD.v was successful.
# Compile of INS_MEM.sv was successful.
# Compile of JCU.v was successful.
# Compile of LSU.v was successful.
# Compile of MCU.v was successful.
# Compile of MUX_2_1.v was successful.
# Compile of MUX_4_1.v was successful.
# Compile of MUX_32_1.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of REG_NEG.v was successful.
# Compile of REG_POS.v was successful.
# Compile of CORE_tb.sv was successful.
# Compile of AXI_RAM_tb.v was successful.
# Compile of AXI_RAM.v was successful.
# 23 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.CORE_tb
# Loading work.CORE
# Loading work.REG_NEG
# Loading work.REG_POS
# Loading work.ADDER
# Loading work.MUX_2_1
# Loading work.IMM_GEN
# Loading work.REG_FILE
# Loading work.DEMUX_1_32
# Loading work.MUX_32_1
# Loading work.ACU
# Loading work.ALU
# Loading work.JCU
# Loading work.BRU
# Loading work.LSU
# Loading work.MUX_4_1
# Loading work.MCU
# Loading work.IDU
# Loading work.INS_MEM
# Loading work.DATAMEM
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# Initializig Data Memory...
# Data Memory successfully loaded.
# Warning clock cycles limit has been reached
# Total clock cycles:       5000
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.sv(167)
#    Time: 100040 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.sv line 167
add wave -position 23  sim:/CORE_tb/RiscCore/Register_File/Reg30/REG_Data_OutBUS
restart -f
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# Initializig Data Memory...
# Data Memory successfully loaded.
# Warning clock cycles limit has been reached
# Total clock cycles:       5000
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.sv(167)
#    Time: 100040 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.sv line 167
add wave -position 6  sim:/CORE_tb/RiscCore/Bru/BRU_rs1_data_InBUS
add wave -position 7  sim:/CORE_tb/RiscCore/Bru/BRU_rs2_data_InBUS
restart -f
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# Initializig Data Memory...
# Data Memory successfully loaded.
# Warning clock cycles limit has been reached
# Total clock cycles:       5000
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.sv(167)
#    Time: 100040 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.sv line 167
add wave -position 26  sim:/CORE_tb/RiscCore/Register_File/Reg31/REG_Data_OutBUS
restart -f
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# Initializig Data Memory...
# Data Memory successfully loaded.
# Warning clock cycles limit has been reached
# Total clock cycles:       5000
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.sv(167)
#    Time: 100040 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.sv line 167
add wave -position 6  sim:/CORE_tb/RiscCore/Imm_Generation/IMM_GEN_Inmediate_OutBUS
restart -f
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# Initializig Data Memory...
# Data Memory successfully loaded.
# Warning clock cycles limit has been reached
# Total clock cycles:       5000
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.sv(167)
#    Time: 100040 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.sv line 167
add wave -position 7  sim:/CORE_tb/RiscCore/MuxA/MUX_Output_OutBUS
restart -f
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# Initializig Data Memory...
# Data Memory successfully loaded.
# Warning clock cycles limit has been reached
# Total clock cycles:       5000
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.sv(167)
#    Time: 100040 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.sv line 167
add wave -position 11  sim:/CORE_tb/RiscCore/Alu/Operand_1
add wave -position 12  sim:/CORE_tb/RiscCore/Alu/Operand_2
add wave -position 12  sim:/CORE_tb/RiscCore/Alu/Opcode
restart -f
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# Initializig Data Memory...
# Data Memory successfully loaded.
# Warning clock cycles limit has been reached
# Total clock cycles:       5000
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.sv(167)
#    Time: 100040 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.sv line 167
add wave -position 13  sim:/CORE_tb/RiscCore/Acu/ACU_AluOP_InBUS
restart -f
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# Initializig Data Memory...
# Data Memory successfully loaded.
# Warning clock cycles limit has been reached
# Total clock cycles:       5000
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.sv(167)
#    Time: 100040 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.sv line 167
# Compile of ACU.v was successful.
# Compile of ADDER.v was successful.
# Compile of ALU.v was successful.
# Compile of BRU.v was successful.
# Compile of CORE.v was successful.
# Compile of DATAMEM.sv was successful.
# Compile of DEMUX_1_32.v was successful.
# Compile of IDU.v was successful.
# Compile of IMM_GEN.v was successful.
# Compile of IMRD.v was successful.
# Compile of INS_MEM.sv was successful.
# Compile of JCU.v was successful.
# Compile of LSU.v was successful.
# Compile of MCU.v was successful.
# Compile of MUX_2_1.v was successful.
# Compile of MUX_4_1.v was successful.
# Compile of MUX_32_1.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of REG_NEG.v was successful.
# Compile of REG_POS.v was successful.
# Compile of CORE_tb.sv was successful.
# Compile of AXI_RAM_tb.v was successful.
# Compile of AXI_RAM.v was successful.
# 23 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.CORE_tb
# Loading work.CORE
# Loading work.REG_NEG
# Loading work.REG_POS
# Loading work.ADDER
# Loading work.MUX_2_1
# Loading work.IMM_GEN
# Loading work.REG_FILE
# Loading work.DEMUX_1_32
# Loading work.MUX_32_1
# Loading work.ACU
# Loading work.ALU
# Loading work.JCU
# Loading work.BRU
# Loading work.LSU
# Loading work.MUX_4_1
# Loading work.MCU
# Loading work.IDU
# Loading work.INS_MEM
# Loading work.DATAMEM
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# Initializig Data Memory...
# Data Memory successfully loaded.
# Total clock cycles:        242
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.sv(167)
#    Time: 4880 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.sv line 167
# Compile of CORE_tb.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.CORE_tb
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# Initializig Data Memory...
# Data Memory successfully loaded.
# Total clock cycles:       3792
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.sv(167)
#    Time: 75880 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.sv line 167
