/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Oct 20 06:11:22 2016
 *                 Full Compile MD5 Checksum  a4cf01343914cbe977ff5dbbfecedfc2
 *                     (minus title and desc)
 *                 MD5 Checksum               79b3267dbc97ab78b1475c8950650765
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1139
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_GENET_0_UMAC_H__
#define BCHP_GENET_0_UMAC_H__

/***************************************************************************
 *GENET_0_UMAC
 ***************************************************************************/
#define BCHP_GENET_0_UMAC_UMAC_DUMMY             0x20480800 /* [RO][32] UniMAC Dummy Register */
#define BCHP_GENET_0_UMAC_HD_BKP_CNTL            0x20480804 /* [RW][32] UniMAC Half Duplex Backpressure Control Register */
#define BCHP_GENET_0_UMAC_CMD                    0x20480808 /* [RW][32] UniMAC Command Register */
#define BCHP_GENET_0_UMAC_MAC0                   0x2048080c /* [RW][32] UniMAC MAC 0 */
#define BCHP_GENET_0_UMAC_MAC1                   0x20480810 /* [RW][32] UniMAC MAC 1 */
#define BCHP_GENET_0_UMAC_FRM_LEN                0x20480814 /* [RW][32] UniMAC Frame Length */
#define BCHP_GENET_0_UMAC_PAUSE_QUNAT            0x20480818 /* [RW][32] UniMAC Pause Quanta */
#define BCHP_GENET_0_UMAC_SFD_OFFSET             0x20480840 /* [RO][32] UniMAC EFM Preamble Length */
#define BCHP_GENET_0_UMAC_MODE                   0x20480844 /* [RO][32] UniMAC Mode */
#define BCHP_GENET_0_UMAC_FRM_TAG0               0x20480848 /* [RW][32] UniMAC Preamble Outer TAG 0 */
#define BCHP_GENET_0_UMAC_FRM_TAG1               0x2048084c /* [RW][32] UniMAC Preamble Outer TAG 1 */
#define BCHP_GENET_0_UMAC_TX_IPG_LEN             0x2048085c /* [RW][32] UniMAC Inter Packet Gap */
#define BCHP_GENET_0_UMAC_EEE_CTRL               0x20480864 /* [RW][32] UniMAC EEE Control */
#define BCHP_GENET_0_UMAC_EEE_LPI_TIMER          0x20480868 /* [RW][32] UniMAC EEE  LPI Timer */
#define BCHP_GENET_0_UMAC_EEE_WAKE_TIMER         0x2048086c /* [RW][32] UniMAC EEE  Wake Timer */
#define BCHP_GENET_0_UMAC_EEE_REF_COUNT          0x20480870 /* [RW][32] UniMAC EEE Reference Count */
#define BCHP_GENET_0_UMAC_RX_PKT_DROP_STATUS     0x20480878 /* [RW][32] UniMAC Rx Pkt Drop Status */
#define BCHP_GENET_0_UMAC_SYMMETRIC_IDLE_THRESHOLD 0x2048087c /* [RW][32] UniMAC Symmetric Idle Threshold */
#define BCHP_GENET_0_UMAC_MACSEC_PROG_TX_CRC     0x20480b10 /* [RW][32] UniMAC Programmable CRC value */
#define BCHP_GENET_0_UMAC_MACSEC_CNTRL           0x20480b14 /* [RW][32] UniMAC Misc. MACSEC Control Register */
#define BCHP_GENET_0_UMAC_TS_STATUS_CNTRL        0x20480b18 /* [RO][32] UniMAC Timestamp Status */
#define BCHP_GENET_0_UMAC_TX_TS_DATA             0x20480b1c /* [RO][32] UniMAC Timestamp Data */
#define BCHP_GENET_0_UMAC_PAUSE_CNTRL            0x20480b30 /* [RW][32] UniMAC Repetitive Pause Control in TX direction */
#define BCHP_GENET_0_UMAC_TXFIFO_FLUSH           0x20480b34 /* [RW][32] UniMAC TX Flush */
#define BCHP_GENET_0_UMAC_RXFIFO_STAT            0x20480b38 /* [RO][32] UniMAC RX FIFO Status */
#define BCHP_GENET_0_UMAC_TXFIFO_STAT            0x20480b3c /* [RO][32] UniMAC TX FIFO Status */
#define BCHP_GENET_0_UMAC_PPP_CNTRL              0x20480b40 /* [RW][32] UniMAC PPP Control */
#define BCHP_GENET_0_UMAC_PPP_REFRESH_CNTRL      0x20480b44 /* [RW][32] UniMAC Refresh Control */
#define BCHP_GENET_0_UMAC_TX_PAUSE_PREL0         0x20480b48 /* [RO][32] UniMAC TX Pause PRBL[31:0] */
#define BCHP_GENET_0_UMAC_TX_PAUSE_PREL1         0x20480b4c /* [RO][32] UniMAC TX Pause PRBL[63:32] */
#define BCHP_GENET_0_UMAC_TX_PAUSE_PREL2         0x20480b50 /* [RO][32] UniMAC TX Pause PRBL[95:64] */
#define BCHP_GENET_0_UMAC_TX_PAUSE_PREL3         0x20480b54 /* [RO][32] UniMAC TX Pause PRBL[127:96] */
#define BCHP_GENET_0_UMAC_RX_PAUSE_PREL0         0x20480b58 /* [RO][32] UniMAC RX Pause PRBL[31:0] */
#define BCHP_GENET_0_UMAC_RX_PAUSE_PREL1         0x20480b5c /* [RO][32] UniMAC RX Pause PRBL[63:32] */
#define BCHP_GENET_0_UMAC_RX_PAUSE_PREL2         0x20480b60 /* [RO][32] UniMAC RX Pause PRBL[95:64] */
#define BCHP_GENET_0_UMAC_RX_PAUSE_PREL3         0x20480b64 /* [RO][32] UniMAC RX Pause PRBL[127:96] */
#define BCHP_GENET_0_UMAC_GR64                   0x20480c00 /* [RW][32] Receive 64B Frame Counter */
#define BCHP_GENET_0_UMAC_GR127                  0x20480c04 /* [RW][32] Receive 65B to 127B Frame Counter */
#define BCHP_GENET_0_UMAC_GR255                  0x20480c08 /* [RW][32] Receive 128B to 255B Frame Counter */
#define BCHP_GENET_0_UMAC_GR511                  0x20480c0c /* [RW][32] Receive 256B to 511B Frame Counter */
#define BCHP_GENET_0_UMAC_GR1023                 0x20480c10 /* [RW][32] Receive 512B to 1023B Frame Counter */
#define BCHP_GENET_0_UMAC_GR1518                 0x20480c14 /* [RW][32] Receive 1024B to 1518B Frame Counter */
#define BCHP_GENET_0_UMAC_GRMGV                  0x20480c18 /* [RW][32] Receive 1519B to 1522B Good VLAN Frame Counter */
#define BCHP_GENET_0_UMAC_GR2047                 0x20480c1c /* [RW][32] Receive 1519B to 2047B Frame Counter */
#define BCHP_GENET_0_UMAC_GR4095                 0x20480c20 /* [RW][32] Receive 2048B to 4095B Frame Counter */
#define BCHP_GENET_0_UMAC_GR9216                 0x20480c24 /* [RW][32] Receive 4096B to 9216B Frame Counter */
#define BCHP_GENET_0_UMAC_GRPKT                  0x20480c28 /* [RW][32] Receive Packet Counter */
#define BCHP_GENET_0_UMAC_GRBYT                  0x20480c2c /* [RW][32] Receive Byte Counter */
#define BCHP_GENET_0_UMAC_GRMCA                  0x20480c30 /* [RW][32] Receive Multicast Frame Counter */
#define BCHP_GENET_0_UMAC_GRBCA                  0x20480c34 /* [RW][32] Receive Broadcast Frame Counter */
#define BCHP_GENET_0_UMAC_GRFCS                  0x20480c38 /* [RW][32] Receive FCS Error Counter */
#define BCHP_GENET_0_UMAC_GRXCF                  0x20480c3c /* [RW][32] Receive Control Frame Packet Counter */
#define BCHP_GENET_0_UMAC_GRXPF                  0x20480c40 /* [RW][32] Receive Pause Frame Packet Counter */
#define BCHP_GENET_0_UMAC_GRXUO                  0x20480c44 /* [RW][32] Receive Unknown OP Code Packet Counter */
#define BCHP_GENET_0_UMAC_GRALN                  0x20480c48 /* [RW][32] Receive Alignmenet Error Counter */
#define BCHP_GENET_0_UMAC_GRFLR                  0x20480c4c /* [RW][32] Receive Frame Length Out Of Range Counter */
#define BCHP_GENET_0_UMAC_GRCDE                  0x20480c50 /* [RW][32] Receive Code Error Packet Counter */
#define BCHP_GENET_0_UMAC_GRFCR                  0x20480c54 /* [RW][32] Receive Carrier Sense Error Packet Counter */
#define BCHP_GENET_0_UMAC_GROVR                  0x20480c58 /* [RW][32] Receive Oversize Packet Counter */
#define BCHP_GENET_0_UMAC_GRJBR                  0x20480c5c /* [RW][32] Receive Jabber Counter */
#define BCHP_GENET_0_UMAC_GRMTUE                 0x20480c60 /* [RW][32] Receive MTU Error Packet Counter */
#define BCHP_GENET_0_UMAC_GRPOK                  0x20480c64 /* [RW][32] Receive Good Packet Counter */
#define BCHP_GENET_0_UMAC_GRUC                   0x20480c68 /* [RW][32] Receive Unicast Packet Counter */
#define BCHP_GENET_0_UMAC_GRPPP                  0x20480c6c /* [RW][32] Receive PPP Packet Counter */
#define BCHP_GENET_0_UMAC_GRCRC                  0x20480c70 /* [RW][32] Receive CRC Match Packet Counter */
#define BCHP_GENET_0_UMAC_TR64                   0x20480c80 /* [RW][32] Transmit 64B Frame Counter */
#define BCHP_GENET_0_UMAC_TR127                  0x20480c84 /* [RW][32] Transmit 65B to 127B Frame Counter */
#define BCHP_GENET_0_UMAC_TR255                  0x20480c88 /* [RW][32] Transmit 128B to 255B Frame Counter */
#define BCHP_GENET_0_UMAC_TR511                  0x20480c8c /* [RW][32] Transmit 256B to 511B Frame Counter */
#define BCHP_GENET_0_UMAC_TR1023                 0x20480c90 /* [RW][32] Transmit 512B to 1023B Frame Counter */
#define BCHP_GENET_0_UMAC_TR1518                 0x20480c94 /* [RW][32] Transmit 1024B to 1518B Frame Counter */
#define BCHP_GENET_0_UMAC_TRMGV                  0x20480c98 /* [RW][32] Transmit 1519B to 1522B Good VLAN Frame Counter */
#define BCHP_GENET_0_UMAC_TR2047                 0x20480c9c /* [RW][32] Transmit 1519B to 2047B Frame Counter */
#define BCHP_GENET_0_UMAC_TR4095                 0x20480ca0 /* [RW][32] Transmit 2048B to 4095B Frame Counter */
#define BCHP_GENET_0_UMAC_TR9216                 0x20480ca4 /* [RW][32] Transmit 4096B to 9216B Frame Counter */
#define BCHP_GENET_0_UMAC_GTPKT                  0x20480ca8 /* [RW][32] Transmit Packet Counter */
#define BCHP_GENET_0_UMAC_GTMCA                  0x20480cac /* [RW][32] Transmit Multicast Packet Counter */
#define BCHP_GENET_0_UMAC_GTBCA                  0x20480cb0 /* [RW][32] Transmit Broadcast Packet Counter */
#define BCHP_GENET_0_UMAC_GTXPF                  0x20480cb4 /* [RW][32] Transmit Pause Frame Packet Counter */
#define BCHP_GENET_0_UMAC_GTXCF                  0x20480cb8 /* [RW][32] Transmit Control Frame Packet Counter */
#define BCHP_GENET_0_UMAC_GTFCS                  0x20480cbc /* [RW][32] Transmit FCS Error Counter */
#define BCHP_GENET_0_UMAC_GTOVR                  0x20480cc0 /* [RW][32] Transmit Oversize Packet Counter */
#define BCHP_GENET_0_UMAC_GTDRF                  0x20480cc4 /* [RW][32] Transmit Deferral Packet Counter */
#define BCHP_GENET_0_UMAC_GTEDF                  0x20480cc8 /* [RW][32] Transmit Excessive Deferral Packet Counter */
#define BCHP_GENET_0_UMAC_GTSCL                  0x20480ccc /* [RW][32] Transmit Single Collision Packet Counter */
#define BCHP_GENET_0_UMAC_GTMCL                  0x20480cd0 /* [RW][32] Transmit Multiple Collision Packet Counter */
#define BCHP_GENET_0_UMAC_GTLCL                  0x20480cd4 /* [RW][32] Transmit Late Collision Packet Counter */
#define BCHP_GENET_0_UMAC_GTXCL                  0x20480cd8 /* [RW][32] Transmit Excessive Collision Packet Counter */
#define BCHP_GENET_0_UMAC_GTFRG                  0x20480cdc /* [RW][32] Transmit Fragments Packet Counter */
#define BCHP_GENET_0_UMAC_GTNCL                  0x20480ce0 /* [RW][32] Transmit Total Collision Counter */
#define BCHP_GENET_0_UMAC_GTJBR                  0x20480ce4 /* [RW][32] Transmit Jabber Counter */
#define BCHP_GENET_0_UMAC_GTBYT                  0x20480ce8 /* [RW][32] Transmit Byte Counter */
#define BCHP_GENET_0_UMAC_GTPOK                  0x20480cec /* [RW][32] Transmit Good Packet Counter */
#define BCHP_GENET_0_UMAC_GTUC                   0x20480cf0 /* [RW][32] Transmit Unicast Packet Counter */
#define BCHP_GENET_0_UMAC_RRPKT                  0x20480d00 /* [RW][32] Receive RUNT Packet Counter */
#define BCHP_GENET_0_UMAC_RRUND                  0x20480d04 /* [RW][32] Receive RUNT Packet And Contain A Valid FCS */
#define BCHP_GENET_0_UMAC_RRFRG                  0x20480d08 /* [RW][32] Receive RUNT Packet And Contain Invalid FCS or Alignment Error */
#define BCHP_GENET_0_UMAC_RRBYT                  0x20480d0c /* [RW][32] Receive RUNT Packet Byte Counter */
#define BCHP_GENET_0_UMAC_MIB_CNTRL              0x20480d80 /* [RW][32] MIB Control Register */
#define BCHP_GENET_0_UMAC_BKPU_CNTRL             0x20480e00 /* [RW][32] UniMAC Backpressure Control Register */
#define BCHP_GENET_0_UMAC_RXERR_MASK             0x20480e04 /* [RW][32] UniMAC RXERR Mask Register */
#define BCHP_GENET_0_UMAC_RX_MAX_PKT_SIZE        0x20480e08 /* [RW][32] UniMAC RX MAX packet Size Register */
#define BCHP_GENET_0_UMAC_VLAN_TAG               0x20480e0c /* [RW][32] RBUF VLAN Tag Register */
#define BCHP_GENET_0_UMAC_MDIO_CMD               0x20480e14 /* [RW][32] MDIO Command Register */
#define BCHP_GENET_0_UMAC_MDIO_CFG               0x20480e18 /* [RW][32] MDIO Configuration Register */
#define BCHP_GENET_0_UMAC_MPD_CTRL               0x20480e20 /* [RW][32] Magic Packet Control Registers */
#define BCHP_GENET_0_UMAC_PSW_MS                 0x20480e24 /* [RW][32] Magic Packet Optional password byte 0 and 1 */
#define BCHP_GENET_0_UMAC_PSW_LS                 0x20480e28 /* [RW][32] Magic Packet Optional password byte 2 ~ 5 */
#define BCHP_GENET_0_UMAC_MDF_CNT                0x20480e38 /* [RO][32] MDF Discard Packet Counter */
#define BCHP_GENET_0_UMAC_DIAG_SEL               0x20480e4c /* [RW][32] Diag Select Register */
#define BCHP_GENET_0_UMAC_MDF_CNTRL              0x20480e50 /* [RW][32] MDF Control Register */
#define BCHP_GENET_0_UMAC_MDF_ADDR0              0x20480e54 /* [RW][32] MDF Address Register 0 */
#define BCHP_GENET_0_UMAC_MDF_ADDR1              0x20480e58 /* [RW][32] MDF Address Register 1 */
#define BCHP_GENET_0_UMAC_MDF_ADDR2              0x20480e5c /* [RW][32] MDF Address Register 2 */
#define BCHP_GENET_0_UMAC_MDF_ADDR3              0x20480e60 /* [RW][32] MDF Address Register 3 */
#define BCHP_GENET_0_UMAC_MDF_ADDR4              0x20480e64 /* [RW][32] MDF Address Register 4 */
#define BCHP_GENET_0_UMAC_MDF_ADDR5              0x20480e68 /* [RW][32] MDF Address Register 5 */
#define BCHP_GENET_0_UMAC_MDF_ADDR6              0x20480e6c /* [RW][32] MDF Address Register 6 */
#define BCHP_GENET_0_UMAC_MDF_ADDR7              0x20480e70 /* [RW][32] MDF Address Register 7 */
#define BCHP_GENET_0_UMAC_MDF_ADDR8              0x20480e74 /* [RW][32] MDF Address Register 8 */
#define BCHP_GENET_0_UMAC_MDF_ADDR9              0x20480e78 /* [RW][32] MDF Address Register 9 */
#define BCHP_GENET_0_UMAC_MDF_ADDR10             0x20480e7c /* [RW][32] MDF Address Register 10 */
#define BCHP_GENET_0_UMAC_MDF_ADDR11             0x20480e80 /* [RW][32] MDF Address Register 11 */
#define BCHP_GENET_0_UMAC_MDF_ADDR12             0x20480e84 /* [RW][32] MDF Address Register 12 */
#define BCHP_GENET_0_UMAC_MDF_ADDR13             0x20480e88 /* [RW][32] MDF Address Register 13 */
#define BCHP_GENET_0_UMAC_MDF_ADDR14             0x20480e8c /* [RW][32] MDF Address Register 14 */
#define BCHP_GENET_0_UMAC_MDF_ADDR15             0x20480e90 /* [RW][32] MDF Address Register 15 */
#define BCHP_GENET_0_UMAC_MDF_ADDR16             0x20480e94 /* [RW][32] MDF Address Register 16 */
#define BCHP_GENET_0_UMAC_MDF_ADDR17             0x20480e98 /* [RW][32] MDF Address Register 17 */
#define BCHP_GENET_0_UMAC_MDF_ADDR18             0x20480e9c /* [RW][32] MDF Address Register 18 */
#define BCHP_GENET_0_UMAC_MDF_ADDR19             0x20480ea0 /* [RW][32] MDF Address Register 19 */
#define BCHP_GENET_0_UMAC_MDF_ADDR20             0x20480ea4 /* [RW][32] MDF Address Register 20 */
#define BCHP_GENET_0_UMAC_MDF_ADDR21             0x20480ea8 /* [RW][32] MDF Address Register 21 */
#define BCHP_GENET_0_UMAC_MDF_ADDR22             0x20480eac /* [RW][32] MDF Address Register 22 */
#define BCHP_GENET_0_UMAC_MDF_ADDR23             0x20480eb0 /* [RW][32] MDF Address Register 23 */
#define BCHP_GENET_0_UMAC_MDF_ADDR24             0x20480eb4 /* [RW][32] MDF Address Register 24 */
#define BCHP_GENET_0_UMAC_MDF_ADDR25             0x20480eb8 /* [RW][32] MDF Address Register 25 */
#define BCHP_GENET_0_UMAC_MDF_ADDR26             0x20480ebc /* [RW][32] MDF Address Register 26 */
#define BCHP_GENET_0_UMAC_MDF_ADDR27             0x20480ec0 /* [RW][32] MDF Address Register 27 */
#define BCHP_GENET_0_UMAC_MDF_ADDR28             0x20480ec4 /* [RW][32] MDF Address Register 28 */
#define BCHP_GENET_0_UMAC_MDF_ADDR29             0x20480ec8 /* [RW][32] MDF Address Register 29 */
#define BCHP_GENET_0_UMAC_MDF_ADDR30             0x20480ecc /* [RW][32] MDF Address Register 30 */
#define BCHP_GENET_0_UMAC_MDF_ADDR31             0x20480ed0 /* [RW][32] MDF Address Register 31 */
#define BCHP_GENET_0_UMAC_MDF_ADDR32             0x20480ed4 /* [RW][32] MDF Address Register 32 */
#define BCHP_GENET_0_UMAC_MDF_ADDR33             0x20480ed8 /* [RW][32] MDF Address Register 33 */

/***************************************************************************
 *UMAC_DUMMY - UniMAC Dummy Register
 ***************************************************************************/
/* GENET_0_UMAC :: UMAC_DUMMY :: reserved0 [31:08] */
#define BCHP_GENET_0_UMAC_UMAC_DUMMY_reserved0_MASK                0xffffff00
#define BCHP_GENET_0_UMAC_UMAC_DUMMY_reserved0_SHIFT               8

/* GENET_0_UMAC :: UMAC_DUMMY :: umac_dummy [07:00] */
#define BCHP_GENET_0_UMAC_UMAC_DUMMY_umac_dummy_MASK               0x000000ff
#define BCHP_GENET_0_UMAC_UMAC_DUMMY_umac_dummy_SHIFT              0

/***************************************************************************
 *HD_BKP_CNTL - UniMAC Half Duplex Backpressure Control Register
 ***************************************************************************/
/* GENET_0_UMAC :: HD_BKP_CNTL :: reserved0 [31:07] */
#define BCHP_GENET_0_UMAC_HD_BKP_CNTL_reserved0_MASK               0xffffff80
#define BCHP_GENET_0_UMAC_HD_BKP_CNTL_reserved0_SHIFT              7

/* GENET_0_UMAC :: HD_BKP_CNTL :: ipg_config_rx [06:02] */
#define BCHP_GENET_0_UMAC_HD_BKP_CNTL_ipg_config_rx_MASK           0x0000007c
#define BCHP_GENET_0_UMAC_HD_BKP_CNTL_ipg_config_rx_SHIFT          2
#define BCHP_GENET_0_UMAC_HD_BKP_CNTL_ipg_config_rx_DEFAULT        0x00000005

/* GENET_0_UMAC :: HD_BKP_CNTL :: hd_fc_bkoff_ok [01:01] */
#define BCHP_GENET_0_UMAC_HD_BKP_CNTL_hd_fc_bkoff_ok_MASK          0x00000002
#define BCHP_GENET_0_UMAC_HD_BKP_CNTL_hd_fc_bkoff_ok_SHIFT         1
#define BCHP_GENET_0_UMAC_HD_BKP_CNTL_hd_fc_bkoff_ok_DEFAULT       0x00000000

/* GENET_0_UMAC :: HD_BKP_CNTL :: hd_fc_ena [00:00] */
#define BCHP_GENET_0_UMAC_HD_BKP_CNTL_hd_fc_ena_MASK               0x00000001
#define BCHP_GENET_0_UMAC_HD_BKP_CNTL_hd_fc_ena_SHIFT              0
#define BCHP_GENET_0_UMAC_HD_BKP_CNTL_hd_fc_ena_DEFAULT            0x00000000

/***************************************************************************
 *CMD - UniMAC Command Register
 ***************************************************************************/
/* GENET_0_UMAC :: CMD :: reserved0 [31:31] */
#define BCHP_GENET_0_UMAC_CMD_reserved0_MASK                       0x80000000
#define BCHP_GENET_0_UMAC_CMD_reserved0_SHIFT                      31

/* GENET_0_UMAC :: CMD :: runt_filter_dis [30:30] */
#define BCHP_GENET_0_UMAC_CMD_runt_filter_dis_MASK                 0x40000000
#define BCHP_GENET_0_UMAC_CMD_runt_filter_dis_SHIFT                30
#define BCHP_GENET_0_UMAC_CMD_runt_filter_dis_DEFAULT              0x00000000

/* GENET_0_UMAC :: CMD :: txrx_en_config [29:29] */
#define BCHP_GENET_0_UMAC_CMD_txrx_en_config_MASK                  0x20000000
#define BCHP_GENET_0_UMAC_CMD_txrx_en_config_SHIFT                 29
#define BCHP_GENET_0_UMAC_CMD_txrx_en_config_DEFAULT               0x00000000

/* GENET_0_UMAC :: CMD :: tx_pause_ignore [28:28] */
#define BCHP_GENET_0_UMAC_CMD_tx_pause_ignore_MASK                 0x10000000
#define BCHP_GENET_0_UMAC_CMD_tx_pause_ignore_SHIFT                28
#define BCHP_GENET_0_UMAC_CMD_tx_pause_ignore_DEFAULT              0x00000000

/* GENET_0_UMAC :: CMD :: prbl_ena [27:27] */
#define BCHP_GENET_0_UMAC_CMD_prbl_ena_MASK                        0x08000000
#define BCHP_GENET_0_UMAC_CMD_prbl_ena_SHIFT                       27
#define BCHP_GENET_0_UMAC_CMD_prbl_ena_DEFAULT                     0x00000000

/* GENET_0_UMAC :: CMD :: rx_err_disc [26:26] */
#define BCHP_GENET_0_UMAC_CMD_rx_err_disc_MASK                     0x04000000
#define BCHP_GENET_0_UMAC_CMD_rx_err_disc_SHIFT                    26
#define BCHP_GENET_0_UMAC_CMD_rx_err_disc_DEFAULT                  0x00000000

/* GENET_0_UMAC :: CMD :: rmt_loop_ena [25:25] */
#define BCHP_GENET_0_UMAC_CMD_rmt_loop_ena_MASK                    0x02000000
#define BCHP_GENET_0_UMAC_CMD_rmt_loop_ena_SHIFT                   25
#define BCHP_GENET_0_UMAC_CMD_rmt_loop_ena_DEFAULT                 0x00000000

/* GENET_0_UMAC :: CMD :: no_lgth_check [24:24] */
#define BCHP_GENET_0_UMAC_CMD_no_lgth_check_MASK                   0x01000000
#define BCHP_GENET_0_UMAC_CMD_no_lgth_check_SHIFT                  24
#define BCHP_GENET_0_UMAC_CMD_no_lgth_check_DEFAULT                0x00000001

/* GENET_0_UMAC :: CMD :: cntl_frm_ena [23:23] */
#define BCHP_GENET_0_UMAC_CMD_cntl_frm_ena_MASK                    0x00800000
#define BCHP_GENET_0_UMAC_CMD_cntl_frm_ena_SHIFT                   23
#define BCHP_GENET_0_UMAC_CMD_cntl_frm_ena_DEFAULT                 0x00000000

/* GENET_0_UMAC :: CMD :: ena_ext_config [22:22] */
#define BCHP_GENET_0_UMAC_CMD_ena_ext_config_MASK                  0x00400000
#define BCHP_GENET_0_UMAC_CMD_ena_ext_config_SHIFT                 22
#define BCHP_GENET_0_UMAC_CMD_ena_ext_config_DEFAULT               0x00000000

/* GENET_0_UMAC :: CMD :: reserved1 [21:16] */
#define BCHP_GENET_0_UMAC_CMD_reserved1_MASK                       0x003f0000
#define BCHP_GENET_0_UMAC_CMD_reserved1_SHIFT                      16

/* GENET_0_UMAC :: CMD :: lcl_loop_ena [15:15] */
#define BCHP_GENET_0_UMAC_CMD_lcl_loop_ena_MASK                    0x00008000
#define BCHP_GENET_0_UMAC_CMD_lcl_loop_ena_SHIFT                   15
#define BCHP_GENET_0_UMAC_CMD_lcl_loop_ena_DEFAULT                 0x00000000

/* GENET_0_UMAC :: CMD :: reserved2 [14:14] */
#define BCHP_GENET_0_UMAC_CMD_reserved2_MASK                       0x00004000
#define BCHP_GENET_0_UMAC_CMD_reserved2_SHIFT                      14

/* GENET_0_UMAC :: CMD :: sw_reset [13:13] */
#define BCHP_GENET_0_UMAC_CMD_sw_reset_MASK                        0x00002000
#define BCHP_GENET_0_UMAC_CMD_sw_reset_SHIFT                       13
#define BCHP_GENET_0_UMAC_CMD_sw_reset_DEFAULT                     0x00000000

/* GENET_0_UMAC :: CMD :: reserved3 [12:11] */
#define BCHP_GENET_0_UMAC_CMD_reserved3_MASK                       0x00001800
#define BCHP_GENET_0_UMAC_CMD_reserved3_SHIFT                      11

/* GENET_0_UMAC :: CMD :: hd_ena [10:10] */
#define BCHP_GENET_0_UMAC_CMD_hd_ena_MASK                          0x00000400
#define BCHP_GENET_0_UMAC_CMD_hd_ena_SHIFT                         10
#define BCHP_GENET_0_UMAC_CMD_hd_ena_DEFAULT                       0x00000000

/* GENET_0_UMAC :: CMD :: tx_addr_ins [09:09] */
#define BCHP_GENET_0_UMAC_CMD_tx_addr_ins_MASK                     0x00000200
#define BCHP_GENET_0_UMAC_CMD_tx_addr_ins_SHIFT                    9
#define BCHP_GENET_0_UMAC_CMD_tx_addr_ins_DEFAULT                  0x00000000

/* GENET_0_UMAC :: CMD :: rx_pause_ignore [08:08] */
#define BCHP_GENET_0_UMAC_CMD_rx_pause_ignore_MASK                 0x00000100
#define BCHP_GENET_0_UMAC_CMD_rx_pause_ignore_SHIFT                8
#define BCHP_GENET_0_UMAC_CMD_rx_pause_ignore_DEFAULT              0x00000000

/* GENET_0_UMAC :: CMD :: pause_fwd [07:07] */
#define BCHP_GENET_0_UMAC_CMD_pause_fwd_MASK                       0x00000080
#define BCHP_GENET_0_UMAC_CMD_pause_fwd_SHIFT                      7
#define BCHP_GENET_0_UMAC_CMD_pause_fwd_DEFAULT                    0x00000001

/* GENET_0_UMAC :: CMD :: crc_fwd [06:06] */
#define BCHP_GENET_0_UMAC_CMD_crc_fwd_MASK                         0x00000040
#define BCHP_GENET_0_UMAC_CMD_crc_fwd_SHIFT                        6
#define BCHP_GENET_0_UMAC_CMD_crc_fwd_DEFAULT                      0x00000001

/* GENET_0_UMAC :: CMD :: pad_en [05:05] */
#define BCHP_GENET_0_UMAC_CMD_pad_en_MASK                          0x00000020
#define BCHP_GENET_0_UMAC_CMD_pad_en_SHIFT                         5
#define BCHP_GENET_0_UMAC_CMD_pad_en_DEFAULT                       0x00000000

/* GENET_0_UMAC :: CMD :: promis_en [04:04] */
#define BCHP_GENET_0_UMAC_CMD_promis_en_MASK                       0x00000010
#define BCHP_GENET_0_UMAC_CMD_promis_en_SHIFT                      4
#define BCHP_GENET_0_UMAC_CMD_promis_en_DEFAULT                    0x00000001

/* GENET_0_UMAC :: CMD :: eth_speed [03:02] */
#define BCHP_GENET_0_UMAC_CMD_eth_speed_MASK                       0x0000000c
#define BCHP_GENET_0_UMAC_CMD_eth_speed_SHIFT                      2
#define BCHP_GENET_0_UMAC_CMD_eth_speed_DEFAULT                    0x00000002

/* GENET_0_UMAC :: CMD :: rx_ena [01:01] */
#define BCHP_GENET_0_UMAC_CMD_rx_ena_MASK                          0x00000002
#define BCHP_GENET_0_UMAC_CMD_rx_ena_SHIFT                         1
#define BCHP_GENET_0_UMAC_CMD_rx_ena_DEFAULT                       0x00000000

/* GENET_0_UMAC :: CMD :: tx_ena [00:00] */
#define BCHP_GENET_0_UMAC_CMD_tx_ena_MASK                          0x00000001
#define BCHP_GENET_0_UMAC_CMD_tx_ena_SHIFT                         0
#define BCHP_GENET_0_UMAC_CMD_tx_ena_DEFAULT                       0x00000000

/***************************************************************************
 *MAC0 - UniMAC MAC 0
 ***************************************************************************/
/* GENET_0_UMAC :: MAC0 :: mac_0 [31:00] */
#define BCHP_GENET_0_UMAC_MAC0_mac_0_MASK                          0xffffffff
#define BCHP_GENET_0_UMAC_MAC0_mac_0_SHIFT                         0
#define BCHP_GENET_0_UMAC_MAC0_mac_0_DEFAULT                       0x00000000

/***************************************************************************
 *MAC1 - UniMAC MAC 1
 ***************************************************************************/
/* GENET_0_UMAC :: MAC1 :: reserved0 [31:16] */
#define BCHP_GENET_0_UMAC_MAC1_reserved0_MASK                      0xffff0000
#define BCHP_GENET_0_UMAC_MAC1_reserved0_SHIFT                     16

/* GENET_0_UMAC :: MAC1 :: mac_1 [15:00] */
#define BCHP_GENET_0_UMAC_MAC1_mac_1_MASK                          0x0000ffff
#define BCHP_GENET_0_UMAC_MAC1_mac_1_SHIFT                         0
#define BCHP_GENET_0_UMAC_MAC1_mac_1_DEFAULT                       0x00000000

/***************************************************************************
 *FRM_LEN - UniMAC Frame Length
 ***************************************************************************/
/* GENET_0_UMAC :: FRM_LEN :: reserved0 [31:14] */
#define BCHP_GENET_0_UMAC_FRM_LEN_reserved0_MASK                   0xffffc000
#define BCHP_GENET_0_UMAC_FRM_LEN_reserved0_SHIFT                  14

/* GENET_0_UMAC :: FRM_LEN :: frame_length [13:00] */
#define BCHP_GENET_0_UMAC_FRM_LEN_frame_length_MASK                0x00003fff
#define BCHP_GENET_0_UMAC_FRM_LEN_frame_length_SHIFT               0
#define BCHP_GENET_0_UMAC_FRM_LEN_frame_length_DEFAULT             0x000005ee

/***************************************************************************
 *PAUSE_QUNAT - UniMAC Pause Quanta
 ***************************************************************************/
/* GENET_0_UMAC :: PAUSE_QUNAT :: reserved0 [31:16] */
#define BCHP_GENET_0_UMAC_PAUSE_QUNAT_reserved0_MASK               0xffff0000
#define BCHP_GENET_0_UMAC_PAUSE_QUNAT_reserved0_SHIFT              16

/* GENET_0_UMAC :: PAUSE_QUNAT :: pause_quant [15:00] */
#define BCHP_GENET_0_UMAC_PAUSE_QUNAT_pause_quant_MASK             0x0000ffff
#define BCHP_GENET_0_UMAC_PAUSE_QUNAT_pause_quant_SHIFT            0
#define BCHP_GENET_0_UMAC_PAUSE_QUNAT_pause_quant_DEFAULT          0x0000ffff

/***************************************************************************
 *SFD_OFFSET - UniMAC EFM Preamble Length
 ***************************************************************************/
/* GENET_0_UMAC :: SFD_OFFSET :: reserved0 [31:00] */
#define BCHP_GENET_0_UMAC_SFD_OFFSET_reserved0_MASK                0xffffffff
#define BCHP_GENET_0_UMAC_SFD_OFFSET_reserved0_SHIFT               0

/***************************************************************************
 *MODE - UniMAC Mode
 ***************************************************************************/
/* GENET_0_UMAC :: MODE :: reserved0 [31:06] */
#define BCHP_GENET_0_UMAC_MODE_reserved0_MASK                      0xffffffc0
#define BCHP_GENET_0_UMAC_MODE_reserved0_SHIFT                     6

/* GENET_0_UMAC :: MODE :: mac_link_stat [05:05] */
#define BCHP_GENET_0_UMAC_MODE_mac_link_stat_MASK                  0x00000020
#define BCHP_GENET_0_UMAC_MODE_mac_link_stat_SHIFT                 5
#define BCHP_GENET_0_UMAC_MODE_mac_link_stat_DEFAULT               0x00000000

/* GENET_0_UMAC :: MODE :: mac_tx_pause [04:04] */
#define BCHP_GENET_0_UMAC_MODE_mac_tx_pause_MASK                   0x00000010
#define BCHP_GENET_0_UMAC_MODE_mac_tx_pause_SHIFT                  4
#define BCHP_GENET_0_UMAC_MODE_mac_tx_pause_DEFAULT                0x00000001

/* GENET_0_UMAC :: MODE :: mac_rx_pause [03:03] */
#define BCHP_GENET_0_UMAC_MODE_mac_rx_pause_MASK                   0x00000008
#define BCHP_GENET_0_UMAC_MODE_mac_rx_pause_SHIFT                  3
#define BCHP_GENET_0_UMAC_MODE_mac_rx_pause_DEFAULT                0x00000001

/* GENET_0_UMAC :: MODE :: mac_duplex [02:02] */
#define BCHP_GENET_0_UMAC_MODE_mac_duplex_MASK                     0x00000004
#define BCHP_GENET_0_UMAC_MODE_mac_duplex_SHIFT                    2
#define BCHP_GENET_0_UMAC_MODE_mac_duplex_DEFAULT                  0x00000000

/* GENET_0_UMAC :: MODE :: mac_speed [01:00] */
#define BCHP_GENET_0_UMAC_MODE_mac_speed_MASK                      0x00000003
#define BCHP_GENET_0_UMAC_MODE_mac_speed_SHIFT                     0
#define BCHP_GENET_0_UMAC_MODE_mac_speed_DEFAULT                   0x00000002

/***************************************************************************
 *FRM_TAG0 - UniMAC Preamble Outer TAG 0
 ***************************************************************************/
/* GENET_0_UMAC :: FRM_TAG0 :: reserved0 [31:16] */
#define BCHP_GENET_0_UMAC_FRM_TAG0_reserved0_MASK                  0xffff0000
#define BCHP_GENET_0_UMAC_FRM_TAG0_reserved0_SHIFT                 16

/* GENET_0_UMAC :: FRM_TAG0 :: outer_tag [15:00] */
#define BCHP_GENET_0_UMAC_FRM_TAG0_outer_tag_MASK                  0x0000ffff
#define BCHP_GENET_0_UMAC_FRM_TAG0_outer_tag_SHIFT                 0
#define BCHP_GENET_0_UMAC_FRM_TAG0_outer_tag_DEFAULT               0x00008100

/***************************************************************************
 *FRM_TAG1 - UniMAC Preamble Outer TAG 1
 ***************************************************************************/
/* GENET_0_UMAC :: FRM_TAG1 :: reserved0 [31:16] */
#define BCHP_GENET_0_UMAC_FRM_TAG1_reserved0_MASK                  0xffff0000
#define BCHP_GENET_0_UMAC_FRM_TAG1_reserved0_SHIFT                 16

/* GENET_0_UMAC :: FRM_TAG1 :: inner_tag [15:00] */
#define BCHP_GENET_0_UMAC_FRM_TAG1_inner_tag_MASK                  0x0000ffff
#define BCHP_GENET_0_UMAC_FRM_TAG1_inner_tag_SHIFT                 0
#define BCHP_GENET_0_UMAC_FRM_TAG1_inner_tag_DEFAULT               0x00008100

/***************************************************************************
 *TX_IPG_LEN - UniMAC Inter Packet Gap
 ***************************************************************************/
/* GENET_0_UMAC :: TX_IPG_LEN :: reserved0 [31:15] */
#define BCHP_GENET_0_UMAC_TX_IPG_LEN_reserved0_MASK                0xffff8000
#define BCHP_GENET_0_UMAC_TX_IPG_LEN_reserved0_SHIFT               15

/* GENET_0_UMAC :: TX_IPG_LEN :: tx_min_frm_size [14:08] */
#define BCHP_GENET_0_UMAC_TX_IPG_LEN_tx_min_frm_size_MASK          0x00007f00
#define BCHP_GENET_0_UMAC_TX_IPG_LEN_tx_min_frm_size_SHIFT         8
#define BCHP_GENET_0_UMAC_TX_IPG_LEN_tx_min_frm_size_DEFAULT       0x0000003c

/* GENET_0_UMAC :: TX_IPG_LEN :: reserved1 [07:05] */
#define BCHP_GENET_0_UMAC_TX_IPG_LEN_reserved1_MASK                0x000000e0
#define BCHP_GENET_0_UMAC_TX_IPG_LEN_reserved1_SHIFT               5

/* GENET_0_UMAC :: TX_IPG_LEN :: tx_ipg_len [04:00] */
#define BCHP_GENET_0_UMAC_TX_IPG_LEN_tx_ipg_len_MASK               0x0000001f
#define BCHP_GENET_0_UMAC_TX_IPG_LEN_tx_ipg_len_SHIFT              0
#define BCHP_GENET_0_UMAC_TX_IPG_LEN_tx_ipg_len_DEFAULT            0x00000000

/***************************************************************************
 *EEE_CTRL - UniMAC EEE Control
 ***************************************************************************/
/* GENET_0_UMAC :: EEE_CTRL :: reserved0 [31:08] */
#define BCHP_GENET_0_UMAC_EEE_CTRL_reserved0_MASK                  0xffffff00
#define BCHP_GENET_0_UMAC_EEE_CTRL_reserved0_SHIFT                 8

/* GENET_0_UMAC :: EEE_CTRL :: lp_idle_prediction_mode [07:07] */
#define BCHP_GENET_0_UMAC_EEE_CTRL_lp_idle_prediction_mode_MASK    0x00000080
#define BCHP_GENET_0_UMAC_EEE_CTRL_lp_idle_prediction_mode_SHIFT   7
#define BCHP_GENET_0_UMAC_EEE_CTRL_lp_idle_prediction_mode_DEFAULT 0x00000000

/* GENET_0_UMAC :: EEE_CTRL :: dis_eee_10m [06:06] */
#define BCHP_GENET_0_UMAC_EEE_CTRL_dis_eee_10m_MASK                0x00000040
#define BCHP_GENET_0_UMAC_EEE_CTRL_dis_eee_10m_SHIFT               6
#define BCHP_GENET_0_UMAC_EEE_CTRL_dis_eee_10m_DEFAULT             0x00000001

/* GENET_0_UMAC :: EEE_CTRL :: eee_txclk_dis [05:05] */
#define BCHP_GENET_0_UMAC_EEE_CTRL_eee_txclk_dis_MASK              0x00000020
#define BCHP_GENET_0_UMAC_EEE_CTRL_eee_txclk_dis_SHIFT             5
#define BCHP_GENET_0_UMAC_EEE_CTRL_eee_txclk_dis_DEFAULT           0x00000000

/* GENET_0_UMAC :: EEE_CTRL :: rx_fifo_check [04:04] */
#define BCHP_GENET_0_UMAC_EEE_CTRL_rx_fifo_check_MASK              0x00000010
#define BCHP_GENET_0_UMAC_EEE_CTRL_rx_fifo_check_SHIFT             4
#define BCHP_GENET_0_UMAC_EEE_CTRL_rx_fifo_check_DEFAULT           0x00000000

/* GENET_0_UMAC :: EEE_CTRL :: eee_en [03:03] */
#define BCHP_GENET_0_UMAC_EEE_CTRL_eee_en_MASK                     0x00000008
#define BCHP_GENET_0_UMAC_EEE_CTRL_eee_en_SHIFT                    3
#define BCHP_GENET_0_UMAC_EEE_CTRL_eee_en_DEFAULT                  0x00000000

/* GENET_0_UMAC :: EEE_CTRL :: en_lpi_tx_pause [02:02] */
#define BCHP_GENET_0_UMAC_EEE_CTRL_en_lpi_tx_pause_MASK            0x00000004
#define BCHP_GENET_0_UMAC_EEE_CTRL_en_lpi_tx_pause_SHIFT           2
#define BCHP_GENET_0_UMAC_EEE_CTRL_en_lpi_tx_pause_DEFAULT         0x00000000

/* GENET_0_UMAC :: EEE_CTRL :: en_lpi_tx_pfc [01:01] */
#define BCHP_GENET_0_UMAC_EEE_CTRL_en_lpi_tx_pfc_MASK              0x00000002
#define BCHP_GENET_0_UMAC_EEE_CTRL_en_lpi_tx_pfc_SHIFT             1
#define BCHP_GENET_0_UMAC_EEE_CTRL_en_lpi_tx_pfc_DEFAULT           0x00000000

/* GENET_0_UMAC :: EEE_CTRL :: en_lpi_rx_pause [00:00] */
#define BCHP_GENET_0_UMAC_EEE_CTRL_en_lpi_rx_pause_MASK            0x00000001
#define BCHP_GENET_0_UMAC_EEE_CTRL_en_lpi_rx_pause_SHIFT           0
#define BCHP_GENET_0_UMAC_EEE_CTRL_en_lpi_rx_pause_DEFAULT         0x00000000

/***************************************************************************
 *EEE_LPI_TIMER - UniMAC EEE  LPI Timer
 ***************************************************************************/
/* GENET_0_UMAC :: EEE_LPI_TIMER :: eee_lpi_timer [31:00] */
#define BCHP_GENET_0_UMAC_EEE_LPI_TIMER_eee_lpi_timer_MASK         0xffffffff
#define BCHP_GENET_0_UMAC_EEE_LPI_TIMER_eee_lpi_timer_SHIFT        0
#define BCHP_GENET_0_UMAC_EEE_LPI_TIMER_eee_lpi_timer_DEFAULT      0x00000000

/***************************************************************************
 *EEE_WAKE_TIMER - UniMAC EEE  Wake Timer
 ***************************************************************************/
/* GENET_0_UMAC :: EEE_WAKE_TIMER :: reserved0 [31:16] */
#define BCHP_GENET_0_UMAC_EEE_WAKE_TIMER_reserved0_MASK            0xffff0000
#define BCHP_GENET_0_UMAC_EEE_WAKE_TIMER_reserved0_SHIFT           16

/* GENET_0_UMAC :: EEE_WAKE_TIMER :: eee_wake_timer [15:00] */
#define BCHP_GENET_0_UMAC_EEE_WAKE_TIMER_eee_wake_timer_MASK       0x0000ffff
#define BCHP_GENET_0_UMAC_EEE_WAKE_TIMER_eee_wake_timer_SHIFT      0
#define BCHP_GENET_0_UMAC_EEE_WAKE_TIMER_eee_wake_timer_DEFAULT    0x00000000

/***************************************************************************
 *EEE_REF_COUNT - UniMAC EEE Reference Count
 ***************************************************************************/
/* GENET_0_UMAC :: EEE_REF_COUNT :: reserved0 [31:16] */
#define BCHP_GENET_0_UMAC_EEE_REF_COUNT_reserved0_MASK             0xffff0000
#define BCHP_GENET_0_UMAC_EEE_REF_COUNT_reserved0_SHIFT            16

/* GENET_0_UMAC :: EEE_REF_COUNT :: eee_reference_count [15:00] */
#define BCHP_GENET_0_UMAC_EEE_REF_COUNT_eee_reference_count_MASK   0x0000ffff
#define BCHP_GENET_0_UMAC_EEE_REF_COUNT_eee_reference_count_SHIFT  0
#define BCHP_GENET_0_UMAC_EEE_REF_COUNT_eee_reference_count_DEFAULT 0x0000007d

/***************************************************************************
 *RX_PKT_DROP_STATUS - UniMAC Rx Pkt Drop Status
 ***************************************************************************/
/* GENET_0_UMAC :: RX_PKT_DROP_STATUS :: reserved0 [31:01] */
#define BCHP_GENET_0_UMAC_RX_PKT_DROP_STATUS_reserved0_MASK        0xfffffffe
#define BCHP_GENET_0_UMAC_RX_PKT_DROP_STATUS_reserved0_SHIFT       1

/* GENET_0_UMAC :: RX_PKT_DROP_STATUS :: rx_ipg_invalid [00:00] */
#define BCHP_GENET_0_UMAC_RX_PKT_DROP_STATUS_rx_ipg_invalid_MASK   0x00000001
#define BCHP_GENET_0_UMAC_RX_PKT_DROP_STATUS_rx_ipg_invalid_SHIFT  0
#define BCHP_GENET_0_UMAC_RX_PKT_DROP_STATUS_rx_ipg_invalid_DEFAULT 0x00000000

/***************************************************************************
 *SYMMETRIC_IDLE_THRESHOLD - UniMAC Symmetric Idle Threshold
 ***************************************************************************/
/* GENET_0_UMAC :: SYMMETRIC_IDLE_THRESHOLD :: reserved0 [31:16] */
#define BCHP_GENET_0_UMAC_SYMMETRIC_IDLE_THRESHOLD_reserved0_MASK  0xffff0000
#define BCHP_GENET_0_UMAC_SYMMETRIC_IDLE_THRESHOLD_reserved0_SHIFT 16

/* GENET_0_UMAC :: SYMMETRIC_IDLE_THRESHOLD :: threshold_value [15:00] */
#define BCHP_GENET_0_UMAC_SYMMETRIC_IDLE_THRESHOLD_threshold_value_MASK 0x0000ffff
#define BCHP_GENET_0_UMAC_SYMMETRIC_IDLE_THRESHOLD_threshold_value_SHIFT 0
#define BCHP_GENET_0_UMAC_SYMMETRIC_IDLE_THRESHOLD_threshold_value_DEFAULT 0x00000000

/***************************************************************************
 *MACSEC_PROG_TX_CRC - UniMAC Programmable CRC value
 ***************************************************************************/
/* GENET_0_UMAC :: MACSEC_PROG_TX_CRC :: macsec_prog_tx_crc [31:00] */
#define BCHP_GENET_0_UMAC_MACSEC_PROG_TX_CRC_macsec_prog_tx_crc_MASK 0xffffffff
#define BCHP_GENET_0_UMAC_MACSEC_PROG_TX_CRC_macsec_prog_tx_crc_SHIFT 0
#define BCHP_GENET_0_UMAC_MACSEC_PROG_TX_CRC_macsec_prog_tx_crc_DEFAULT 0x00000000

/***************************************************************************
 *MACSEC_CNTRL - UniMAC Misc. MACSEC Control Register
 ***************************************************************************/
/* GENET_0_UMAC :: MACSEC_CNTRL :: reserved0 [31:03] */
#define BCHP_GENET_0_UMAC_MACSEC_CNTRL_reserved0_MASK              0xfffffff8
#define BCHP_GENET_0_UMAC_MACSEC_CNTRL_reserved0_SHIFT             3

/* GENET_0_UMAC :: MACSEC_CNTRL :: tx_crc_program [02:02] */
#define BCHP_GENET_0_UMAC_MACSEC_CNTRL_tx_crc_program_MASK         0x00000004
#define BCHP_GENET_0_UMAC_MACSEC_CNTRL_tx_crc_program_SHIFT        2
#define BCHP_GENET_0_UMAC_MACSEC_CNTRL_tx_crc_program_DEFAULT      0x00000000

/* GENET_0_UMAC :: MACSEC_CNTRL :: tx_crc_corrupt_en [01:01] */
#define BCHP_GENET_0_UMAC_MACSEC_CNTRL_tx_crc_corrupt_en_MASK      0x00000002
#define BCHP_GENET_0_UMAC_MACSEC_CNTRL_tx_crc_corrupt_en_SHIFT     1
#define BCHP_GENET_0_UMAC_MACSEC_CNTRL_tx_crc_corrupt_en_DEFAULT   0x00000000

/* GENET_0_UMAC :: MACSEC_CNTRL :: tx_lanuch_en [00:00] */
#define BCHP_GENET_0_UMAC_MACSEC_CNTRL_tx_lanuch_en_MASK           0x00000001
#define BCHP_GENET_0_UMAC_MACSEC_CNTRL_tx_lanuch_en_SHIFT          0
#define BCHP_GENET_0_UMAC_MACSEC_CNTRL_tx_lanuch_en_DEFAULT        0x00000000

/***************************************************************************
 *TS_STATUS_CNTRL - UniMAC Timestamp Status
 ***************************************************************************/
/* GENET_0_UMAC :: TS_STATUS_CNTRL :: reserved0 [31:04] */
#define BCHP_GENET_0_UMAC_TS_STATUS_CNTRL_reserved0_MASK           0xfffffff0
#define BCHP_GENET_0_UMAC_TS_STATUS_CNTRL_reserved0_SHIFT          4

/* GENET_0_UMAC :: TS_STATUS_CNTRL :: word_avail [03:02] */
#define BCHP_GENET_0_UMAC_TS_STATUS_CNTRL_word_avail_MASK          0x0000000c
#define BCHP_GENET_0_UMAC_TS_STATUS_CNTRL_word_avail_SHIFT         2
#define BCHP_GENET_0_UMAC_TS_STATUS_CNTRL_word_avail_DEFAULT       0x00000000

/* GENET_0_UMAC :: TS_STATUS_CNTRL :: tx_ts_fifo_empty [01:01] */
#define BCHP_GENET_0_UMAC_TS_STATUS_CNTRL_tx_ts_fifo_empty_MASK    0x00000002
#define BCHP_GENET_0_UMAC_TS_STATUS_CNTRL_tx_ts_fifo_empty_SHIFT   1
#define BCHP_GENET_0_UMAC_TS_STATUS_CNTRL_tx_ts_fifo_empty_DEFAULT 0x00000001

/* GENET_0_UMAC :: TS_STATUS_CNTRL :: tx_ts_fifo_full [00:00] */
#define BCHP_GENET_0_UMAC_TS_STATUS_CNTRL_tx_ts_fifo_full_MASK     0x00000001
#define BCHP_GENET_0_UMAC_TS_STATUS_CNTRL_tx_ts_fifo_full_SHIFT    0
#define BCHP_GENET_0_UMAC_TS_STATUS_CNTRL_tx_ts_fifo_full_DEFAULT  0x00000000

/***************************************************************************
 *TX_TS_DATA - UniMAC Timestamp Data
 ***************************************************************************/
/* GENET_0_UMAC :: TX_TS_DATA :: tx_ts_data [31:00] */
#define BCHP_GENET_0_UMAC_TX_TS_DATA_tx_ts_data_MASK               0xffffffff
#define BCHP_GENET_0_UMAC_TX_TS_DATA_tx_ts_data_SHIFT              0
#define BCHP_GENET_0_UMAC_TX_TS_DATA_tx_ts_data_DEFAULT            0x00000000

/***************************************************************************
 *PAUSE_CNTRL - UniMAC Repetitive Pause Control in TX direction
 ***************************************************************************/
/* GENET_0_UMAC :: PAUSE_CNTRL :: reserved0 [31:18] */
#define BCHP_GENET_0_UMAC_PAUSE_CNTRL_reserved0_MASK               0xfffc0000
#define BCHP_GENET_0_UMAC_PAUSE_CNTRL_reserved0_SHIFT              18

/* GENET_0_UMAC :: PAUSE_CNTRL :: pause_control_en [17:17] */
#define BCHP_GENET_0_UMAC_PAUSE_CNTRL_pause_control_en_MASK        0x00020000
#define BCHP_GENET_0_UMAC_PAUSE_CNTRL_pause_control_en_SHIFT       17
#define BCHP_GENET_0_UMAC_PAUSE_CNTRL_pause_control_en_DEFAULT     0x00000001

/* GENET_0_UMAC :: PAUSE_CNTRL :: pause_timer [16:00] */
#define BCHP_GENET_0_UMAC_PAUSE_CNTRL_pause_timer_MASK             0x0001ffff
#define BCHP_GENET_0_UMAC_PAUSE_CNTRL_pause_timer_SHIFT            0
#define BCHP_GENET_0_UMAC_PAUSE_CNTRL_pause_timer_DEFAULT          0x0000ffff

/***************************************************************************
 *TXFIFO_FLUSH - UniMAC TX Flush
 ***************************************************************************/
/* GENET_0_UMAC :: TXFIFO_FLUSH :: reserved0 [31:01] */
#define BCHP_GENET_0_UMAC_TXFIFO_FLUSH_reserved0_MASK              0xfffffffe
#define BCHP_GENET_0_UMAC_TXFIFO_FLUSH_reserved0_SHIFT             1

/* GENET_0_UMAC :: TXFIFO_FLUSH :: tx_flush [00:00] */
#define BCHP_GENET_0_UMAC_TXFIFO_FLUSH_tx_flush_MASK               0x00000001
#define BCHP_GENET_0_UMAC_TXFIFO_FLUSH_tx_flush_SHIFT              0
#define BCHP_GENET_0_UMAC_TXFIFO_FLUSH_tx_flush_DEFAULT            0x00000000

/***************************************************************************
 *RXFIFO_STAT - UniMAC RX FIFO Status
 ***************************************************************************/
/* GENET_0_UMAC :: RXFIFO_STAT :: reserved0 [31:02] */
#define BCHP_GENET_0_UMAC_RXFIFO_STAT_reserved0_MASK               0xfffffffc
#define BCHP_GENET_0_UMAC_RXFIFO_STAT_reserved0_SHIFT              2

/* GENET_0_UMAC :: RXFIFO_STAT :: rxfifo_status [01:00] */
#define BCHP_GENET_0_UMAC_RXFIFO_STAT_rxfifo_status_MASK           0x00000003
#define BCHP_GENET_0_UMAC_RXFIFO_STAT_rxfifo_status_SHIFT          0
#define BCHP_GENET_0_UMAC_RXFIFO_STAT_rxfifo_status_DEFAULT        0x00000000

/***************************************************************************
 *TXFIFO_STAT - UniMAC TX FIFO Status
 ***************************************************************************/
/* GENET_0_UMAC :: TXFIFO_STAT :: reserved0 [31:02] */
#define BCHP_GENET_0_UMAC_TXFIFO_STAT_reserved0_MASK               0xfffffffc
#define BCHP_GENET_0_UMAC_TXFIFO_STAT_reserved0_SHIFT              2

/* GENET_0_UMAC :: TXFIFO_STAT :: txfifo_overrun [01:01] */
#define BCHP_GENET_0_UMAC_TXFIFO_STAT_txfifo_overrun_MASK          0x00000002
#define BCHP_GENET_0_UMAC_TXFIFO_STAT_txfifo_overrun_SHIFT         1
#define BCHP_GENET_0_UMAC_TXFIFO_STAT_txfifo_overrun_DEFAULT       0x00000000

/* GENET_0_UMAC :: TXFIFO_STAT :: txfifo_underrun [00:00] */
#define BCHP_GENET_0_UMAC_TXFIFO_STAT_txfifo_underrun_MASK         0x00000001
#define BCHP_GENET_0_UMAC_TXFIFO_STAT_txfifo_underrun_SHIFT        0
#define BCHP_GENET_0_UMAC_TXFIFO_STAT_txfifo_underrun_DEFAULT      0x00000000

/***************************************************************************
 *PPP_CNTRL - UniMAC PPP Control
 ***************************************************************************/
/* GENET_0_UMAC :: PPP_CNTRL :: reserved0 [31:06] */
#define BCHP_GENET_0_UMAC_PPP_CNTRL_reserved0_MASK                 0xffffffc0
#define BCHP_GENET_0_UMAC_PPP_CNTRL_reserved0_SHIFT                6

/* GENET_0_UMAC :: PPP_CNTRL :: pfc_stats_en [05:05] */
#define BCHP_GENET_0_UMAC_PPP_CNTRL_pfc_stats_en_MASK              0x00000020
#define BCHP_GENET_0_UMAC_PPP_CNTRL_pfc_stats_en_SHIFT             5
#define BCHP_GENET_0_UMAC_PPP_CNTRL_pfc_stats_en_DEFAULT           0x00000000

/* GENET_0_UMAC :: PPP_CNTRL :: rx_pass_pfc_frm [04:04] */
#define BCHP_GENET_0_UMAC_PPP_CNTRL_rx_pass_pfc_frm_MASK           0x00000010
#define BCHP_GENET_0_UMAC_PPP_CNTRL_rx_pass_pfc_frm_SHIFT          4
#define BCHP_GENET_0_UMAC_PPP_CNTRL_rx_pass_pfc_frm_DEFAULT        0x00000000

/* GENET_0_UMAC :: PPP_CNTRL :: reserved1 [03:03] */
#define BCHP_GENET_0_UMAC_PPP_CNTRL_reserved1_MASK                 0x00000008
#define BCHP_GENET_0_UMAC_PPP_CNTRL_reserved1_SHIFT                3

/* GENET_0_UMAC :: PPP_CNTRL :: force_ppp_xon [02:02] */
#define BCHP_GENET_0_UMAC_PPP_CNTRL_force_ppp_xon_MASK             0x00000004
#define BCHP_GENET_0_UMAC_PPP_CNTRL_force_ppp_xon_SHIFT            2
#define BCHP_GENET_0_UMAC_PPP_CNTRL_force_ppp_xon_DEFAULT          0x00000000

/* GENET_0_UMAC :: PPP_CNTRL :: ppp_en_rx [01:01] */
#define BCHP_GENET_0_UMAC_PPP_CNTRL_ppp_en_rx_MASK                 0x00000002
#define BCHP_GENET_0_UMAC_PPP_CNTRL_ppp_en_rx_SHIFT                1
#define BCHP_GENET_0_UMAC_PPP_CNTRL_ppp_en_rx_DEFAULT              0x00000000

/* GENET_0_UMAC :: PPP_CNTRL :: ppp_en_tx [00:00] */
#define BCHP_GENET_0_UMAC_PPP_CNTRL_ppp_en_tx_MASK                 0x00000001
#define BCHP_GENET_0_UMAC_PPP_CNTRL_ppp_en_tx_SHIFT                0
#define BCHP_GENET_0_UMAC_PPP_CNTRL_ppp_en_tx_DEFAULT              0x00000000

/***************************************************************************
 *PPP_REFRESH_CNTRL - UniMAC Refresh Control
 ***************************************************************************/
/* GENET_0_UMAC :: PPP_REFRESH_CNTRL :: ppp_refresh_timer [31:16] */
#define BCHP_GENET_0_UMAC_PPP_REFRESH_CNTRL_ppp_refresh_timer_MASK 0xffff0000
#define BCHP_GENET_0_UMAC_PPP_REFRESH_CNTRL_ppp_refresh_timer_SHIFT 16
#define BCHP_GENET_0_UMAC_PPP_REFRESH_CNTRL_ppp_refresh_timer_DEFAULT 0x00007fff

/* GENET_0_UMAC :: PPP_REFRESH_CNTRL :: reserved0 [15:01] */
#define BCHP_GENET_0_UMAC_PPP_REFRESH_CNTRL_reserved0_MASK         0x0000fffe
#define BCHP_GENET_0_UMAC_PPP_REFRESH_CNTRL_reserved0_SHIFT        1

/* GENET_0_UMAC :: PPP_REFRESH_CNTRL :: ppp_refresh_en [00:00] */
#define BCHP_GENET_0_UMAC_PPP_REFRESH_CNTRL_ppp_refresh_en_MASK    0x00000001
#define BCHP_GENET_0_UMAC_PPP_REFRESH_CNTRL_ppp_refresh_en_SHIFT   0
#define BCHP_GENET_0_UMAC_PPP_REFRESH_CNTRL_ppp_refresh_en_DEFAULT 0x00000000

/***************************************************************************
 *TX_PAUSE_PREL0 - UniMAC TX Pause PRBL[31:0]
 ***************************************************************************/
/* GENET_0_UMAC :: TX_PAUSE_PREL0 :: tx_pause_prb0 [31:00] */
#define BCHP_GENET_0_UMAC_TX_PAUSE_PREL0_tx_pause_prb0_MASK        0xffffffff
#define BCHP_GENET_0_UMAC_TX_PAUSE_PREL0_tx_pause_prb0_SHIFT       0
#define BCHP_GENET_0_UMAC_TX_PAUSE_PREL0_tx_pause_prb0_DEFAULT     0x00000000

/***************************************************************************
 *TX_PAUSE_PREL1 - UniMAC TX Pause PRBL[63:32]
 ***************************************************************************/
/* GENET_0_UMAC :: TX_PAUSE_PREL1 :: tx_pause_prb1 [31:00] */
#define BCHP_GENET_0_UMAC_TX_PAUSE_PREL1_tx_pause_prb1_MASK        0xffffffff
#define BCHP_GENET_0_UMAC_TX_PAUSE_PREL1_tx_pause_prb1_SHIFT       0
#define BCHP_GENET_0_UMAC_TX_PAUSE_PREL1_tx_pause_prb1_DEFAULT     0x00000000

/***************************************************************************
 *TX_PAUSE_PREL2 - UniMAC TX Pause PRBL[95:64]
 ***************************************************************************/
/* GENET_0_UMAC :: TX_PAUSE_PREL2 :: tx_pause_prb2 [31:00] */
#define BCHP_GENET_0_UMAC_TX_PAUSE_PREL2_tx_pause_prb2_MASK        0xffffffff
#define BCHP_GENET_0_UMAC_TX_PAUSE_PREL2_tx_pause_prb2_SHIFT       0
#define BCHP_GENET_0_UMAC_TX_PAUSE_PREL2_tx_pause_prb2_DEFAULT     0x00000000

/***************************************************************************
 *TX_PAUSE_PREL3 - UniMAC TX Pause PRBL[127:96]
 ***************************************************************************/
/* GENET_0_UMAC :: TX_PAUSE_PREL3 :: tx_pause_prb3 [31:00] */
#define BCHP_GENET_0_UMAC_TX_PAUSE_PREL3_tx_pause_prb3_MASK        0xffffffff
#define BCHP_GENET_0_UMAC_TX_PAUSE_PREL3_tx_pause_prb3_SHIFT       0
#define BCHP_GENET_0_UMAC_TX_PAUSE_PREL3_tx_pause_prb3_DEFAULT     0x00000000

/***************************************************************************
 *RX_PAUSE_PREL0 - UniMAC RX Pause PRBL[31:0]
 ***************************************************************************/
/* GENET_0_UMAC :: RX_PAUSE_PREL0 :: rx_pause_prb0 [31:00] */
#define BCHP_GENET_0_UMAC_RX_PAUSE_PREL0_rx_pause_prb0_MASK        0xffffffff
#define BCHP_GENET_0_UMAC_RX_PAUSE_PREL0_rx_pause_prb0_SHIFT       0
#define BCHP_GENET_0_UMAC_RX_PAUSE_PREL0_rx_pause_prb0_DEFAULT     0x00000000

/***************************************************************************
 *RX_PAUSE_PREL1 - UniMAC RX Pause PRBL[63:32]
 ***************************************************************************/
/* GENET_0_UMAC :: RX_PAUSE_PREL1 :: rx_pause_prb1 [31:00] */
#define BCHP_GENET_0_UMAC_RX_PAUSE_PREL1_rx_pause_prb1_MASK        0xffffffff
#define BCHP_GENET_0_UMAC_RX_PAUSE_PREL1_rx_pause_prb1_SHIFT       0
#define BCHP_GENET_0_UMAC_RX_PAUSE_PREL1_rx_pause_prb1_DEFAULT     0x00000000

/***************************************************************************
 *RX_PAUSE_PREL2 - UniMAC RX Pause PRBL[95:64]
 ***************************************************************************/
/* GENET_0_UMAC :: RX_PAUSE_PREL2 :: rx_pause_prb2 [31:00] */
#define BCHP_GENET_0_UMAC_RX_PAUSE_PREL2_rx_pause_prb2_MASK        0xffffffff
#define BCHP_GENET_0_UMAC_RX_PAUSE_PREL2_rx_pause_prb2_SHIFT       0
#define BCHP_GENET_0_UMAC_RX_PAUSE_PREL2_rx_pause_prb2_DEFAULT     0x00000000

/***************************************************************************
 *RX_PAUSE_PREL3 - UniMAC RX Pause PRBL[127:96]
 ***************************************************************************/
/* GENET_0_UMAC :: RX_PAUSE_PREL3 :: rx_pause_prb3 [31:00] */
#define BCHP_GENET_0_UMAC_RX_PAUSE_PREL3_rx_pause_prb3_MASK        0xffffffff
#define BCHP_GENET_0_UMAC_RX_PAUSE_PREL3_rx_pause_prb3_SHIFT       0
#define BCHP_GENET_0_UMAC_RX_PAUSE_PREL3_rx_pause_prb3_DEFAULT     0x00000000

/***************************************************************************
 *GR64 - Receive 64B Frame Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GR64 :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GR64_RO_MASK                             0xffffffff
#define BCHP_GENET_0_UMAC_GR64_RO_SHIFT                            0

/***************************************************************************
 *GR127 - Receive 65B to 127B Frame Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GR127 :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GR127_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GR127_RO_SHIFT                           0

/***************************************************************************
 *GR255 - Receive 128B to 255B Frame Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GR255 :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GR255_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GR255_RO_SHIFT                           0

/***************************************************************************
 *GR511 - Receive 256B to 511B Frame Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GR511 :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GR511_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GR511_RO_SHIFT                           0

/***************************************************************************
 *GR1023 - Receive 512B to 1023B Frame Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GR1023 :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GR1023_RO_MASK                           0xffffffff
#define BCHP_GENET_0_UMAC_GR1023_RO_SHIFT                          0

/***************************************************************************
 *GR1518 - Receive 1024B to 1518B Frame Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GR1518 :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GR1518_RO_MASK                           0xffffffff
#define BCHP_GENET_0_UMAC_GR1518_RO_SHIFT                          0

/***************************************************************************
 *GRMGV - Receive 1519B to 1522B Good VLAN Frame Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GRMGV :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GRMGV_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GRMGV_RO_SHIFT                           0

/***************************************************************************
 *GR2047 - Receive 1519B to 2047B Frame Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GR2047 :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GR2047_RO_MASK                           0xffffffff
#define BCHP_GENET_0_UMAC_GR2047_RO_SHIFT                          0

/***************************************************************************
 *GR4095 - Receive 2048B to 4095B Frame Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GR4095 :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GR4095_RO_MASK                           0xffffffff
#define BCHP_GENET_0_UMAC_GR4095_RO_SHIFT                          0

/***************************************************************************
 *GR9216 - Receive 4096B to 9216B Frame Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GR9216 :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GR9216_RO_MASK                           0xffffffff
#define BCHP_GENET_0_UMAC_GR9216_RO_SHIFT                          0

/***************************************************************************
 *GRPKT - Receive Packet Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GRPKT :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GRPKT_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GRPKT_RO_SHIFT                           0

/***************************************************************************
 *GRBYT - Receive Byte Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GRBYT :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GRBYT_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GRBYT_RO_SHIFT                           0

/***************************************************************************
 *GRMCA - Receive Multicast Frame Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GRMCA :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GRMCA_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GRMCA_RO_SHIFT                           0

/***************************************************************************
 *GRBCA - Receive Broadcast Frame Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GRBCA :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GRBCA_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GRBCA_RO_SHIFT                           0

/***************************************************************************
 *GRFCS - Receive FCS Error Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GRFCS :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GRFCS_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GRFCS_RO_SHIFT                           0

/***************************************************************************
 *GRXCF - Receive Control Frame Packet Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GRXCF :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GRXCF_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GRXCF_RO_SHIFT                           0

/***************************************************************************
 *GRXPF - Receive Pause Frame Packet Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GRXPF :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GRXPF_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GRXPF_RO_SHIFT                           0

/***************************************************************************
 *GRXUO - Receive Unknown OP Code Packet Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GRXUO :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GRXUO_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GRXUO_RO_SHIFT                           0

/***************************************************************************
 *GRALN - Receive Alignmenet Error Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GRALN :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GRALN_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GRALN_RO_SHIFT                           0

/***************************************************************************
 *GRFLR - Receive Frame Length Out Of Range Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GRFLR :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GRFLR_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GRFLR_RO_SHIFT                           0

/***************************************************************************
 *GRCDE - Receive Code Error Packet Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GRCDE :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GRCDE_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GRCDE_RO_SHIFT                           0

/***************************************************************************
 *GRFCR - Receive Carrier Sense Error Packet Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GRFCR :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GRFCR_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GRFCR_RO_SHIFT                           0

/***************************************************************************
 *GROVR - Receive Oversize Packet Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GROVR :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GROVR_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GROVR_RO_SHIFT                           0

/***************************************************************************
 *GRJBR - Receive Jabber Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GRJBR :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GRJBR_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GRJBR_RO_SHIFT                           0

/***************************************************************************
 *GRMTUE - Receive MTU Error Packet Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GRMTUE :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GRMTUE_RO_MASK                           0xffffffff
#define BCHP_GENET_0_UMAC_GRMTUE_RO_SHIFT                          0

/***************************************************************************
 *GRPOK - Receive Good Packet Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GRPOK :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GRPOK_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GRPOK_RO_SHIFT                           0

/***************************************************************************
 *GRUC - Receive Unicast Packet Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GRUC :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GRUC_RO_MASK                             0xffffffff
#define BCHP_GENET_0_UMAC_GRUC_RO_SHIFT                            0

/***************************************************************************
 *GRPPP - Receive PPP Packet Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GRPPP :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GRPPP_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GRPPP_RO_SHIFT                           0

/***************************************************************************
 *GRCRC - Receive CRC Match Packet Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GRCRC :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GRCRC_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GRCRC_RO_SHIFT                           0

/***************************************************************************
 *TR64 - Transmit 64B Frame Counter
 ***************************************************************************/
/* GENET_0_UMAC :: TR64 :: RO [31:00] */
#define BCHP_GENET_0_UMAC_TR64_RO_MASK                             0xffffffff
#define BCHP_GENET_0_UMAC_TR64_RO_SHIFT                            0

/***************************************************************************
 *TR127 - Transmit 65B to 127B Frame Counter
 ***************************************************************************/
/* GENET_0_UMAC :: TR127 :: RO [31:00] */
#define BCHP_GENET_0_UMAC_TR127_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_TR127_RO_SHIFT                           0

/***************************************************************************
 *TR255 - Transmit 128B to 255B Frame Counter
 ***************************************************************************/
/* GENET_0_UMAC :: TR255 :: RO [31:00] */
#define BCHP_GENET_0_UMAC_TR255_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_TR255_RO_SHIFT                           0

/***************************************************************************
 *TR511 - Transmit 256B to 511B Frame Counter
 ***************************************************************************/
/* GENET_0_UMAC :: TR511 :: RO [31:00] */
#define BCHP_GENET_0_UMAC_TR511_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_TR511_RO_SHIFT                           0

/***************************************************************************
 *TR1023 - Transmit 512B to 1023B Frame Counter
 ***************************************************************************/
/* GENET_0_UMAC :: TR1023 :: RO [31:00] */
#define BCHP_GENET_0_UMAC_TR1023_RO_MASK                           0xffffffff
#define BCHP_GENET_0_UMAC_TR1023_RO_SHIFT                          0

/***************************************************************************
 *TR1518 - Transmit 1024B to 1518B Frame Counter
 ***************************************************************************/
/* GENET_0_UMAC :: TR1518 :: RO [31:00] */
#define BCHP_GENET_0_UMAC_TR1518_RO_MASK                           0xffffffff
#define BCHP_GENET_0_UMAC_TR1518_RO_SHIFT                          0

/***************************************************************************
 *TRMGV - Transmit 1519B to 1522B Good VLAN Frame Counter
 ***************************************************************************/
/* GENET_0_UMAC :: TRMGV :: RO [31:00] */
#define BCHP_GENET_0_UMAC_TRMGV_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_TRMGV_RO_SHIFT                           0

/***************************************************************************
 *TR2047 - Transmit 1519B to 2047B Frame Counter
 ***************************************************************************/
/* GENET_0_UMAC :: TR2047 :: RO [31:00] */
#define BCHP_GENET_0_UMAC_TR2047_RO_MASK                           0xffffffff
#define BCHP_GENET_0_UMAC_TR2047_RO_SHIFT                          0

/***************************************************************************
 *TR4095 - Transmit 2048B to 4095B Frame Counter
 ***************************************************************************/
/* GENET_0_UMAC :: TR4095 :: RO [31:00] */
#define BCHP_GENET_0_UMAC_TR4095_RO_MASK                           0xffffffff
#define BCHP_GENET_0_UMAC_TR4095_RO_SHIFT                          0

/***************************************************************************
 *TR9216 - Transmit 4096B to 9216B Frame Counter
 ***************************************************************************/
/* GENET_0_UMAC :: TR9216 :: RO [31:00] */
#define BCHP_GENET_0_UMAC_TR9216_RO_MASK                           0xffffffff
#define BCHP_GENET_0_UMAC_TR9216_RO_SHIFT                          0

/***************************************************************************
 *GTPKT - Transmit Packet Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GTPKT :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GTPKT_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GTPKT_RO_SHIFT                           0

/***************************************************************************
 *GTMCA - Transmit Multicast Packet Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GTMCA :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GTMCA_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GTMCA_RO_SHIFT                           0

/***************************************************************************
 *GTBCA - Transmit Broadcast Packet Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GTBCA :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GTBCA_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GTBCA_RO_SHIFT                           0

/***************************************************************************
 *GTXPF - Transmit Pause Frame Packet Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GTXPF :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GTXPF_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GTXPF_RO_SHIFT                           0

/***************************************************************************
 *GTXCF - Transmit Control Frame Packet Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GTXCF :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GTXCF_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GTXCF_RO_SHIFT                           0

/***************************************************************************
 *GTFCS - Transmit FCS Error Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GTFCS :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GTFCS_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GTFCS_RO_SHIFT                           0

/***************************************************************************
 *GTOVR - Transmit Oversize Packet Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GTOVR :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GTOVR_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GTOVR_RO_SHIFT                           0

/***************************************************************************
 *GTDRF - Transmit Deferral Packet Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GTDRF :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GTDRF_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GTDRF_RO_SHIFT                           0

/***************************************************************************
 *GTEDF - Transmit Excessive Deferral Packet Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GTEDF :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GTEDF_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GTEDF_RO_SHIFT                           0

/***************************************************************************
 *GTSCL - Transmit Single Collision Packet Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GTSCL :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GTSCL_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GTSCL_RO_SHIFT                           0

/***************************************************************************
 *GTMCL - Transmit Multiple Collision Packet Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GTMCL :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GTMCL_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GTMCL_RO_SHIFT                           0

/***************************************************************************
 *GTLCL - Transmit Late Collision Packet Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GTLCL :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GTLCL_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GTLCL_RO_SHIFT                           0

/***************************************************************************
 *GTXCL - Transmit Excessive Collision Packet Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GTXCL :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GTXCL_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GTXCL_RO_SHIFT                           0

/***************************************************************************
 *GTFRG - Transmit Fragments Packet Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GTFRG :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GTFRG_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GTFRG_RO_SHIFT                           0

/***************************************************************************
 *GTNCL - Transmit Total Collision Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GTNCL :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GTNCL_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GTNCL_RO_SHIFT                           0

/***************************************************************************
 *GTJBR - Transmit Jabber Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GTJBR :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GTJBR_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GTJBR_RO_SHIFT                           0

/***************************************************************************
 *GTBYT - Transmit Byte Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GTBYT :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GTBYT_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GTBYT_RO_SHIFT                           0

/***************************************************************************
 *GTPOK - Transmit Good Packet Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GTPOK :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GTPOK_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_GTPOK_RO_SHIFT                           0

/***************************************************************************
 *GTUC - Transmit Unicast Packet Counter
 ***************************************************************************/
/* GENET_0_UMAC :: GTUC :: RO [31:00] */
#define BCHP_GENET_0_UMAC_GTUC_RO_MASK                             0xffffffff
#define BCHP_GENET_0_UMAC_GTUC_RO_SHIFT                            0

/***************************************************************************
 *RRPKT - Receive RUNT Packet Counter
 ***************************************************************************/
/* GENET_0_UMAC :: RRPKT :: RO [31:00] */
#define BCHP_GENET_0_UMAC_RRPKT_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_RRPKT_RO_SHIFT                           0

/***************************************************************************
 *RRUND - Receive RUNT Packet And Contain A Valid FCS
 ***************************************************************************/
/* GENET_0_UMAC :: RRUND :: RO [31:00] */
#define BCHP_GENET_0_UMAC_RRUND_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_RRUND_RO_SHIFT                           0

/***************************************************************************
 *RRFRG - Receive RUNT Packet And Contain Invalid FCS or Alignment Error
 ***************************************************************************/
/* GENET_0_UMAC :: RRFRG :: RO [31:00] */
#define BCHP_GENET_0_UMAC_RRFRG_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_RRFRG_RO_SHIFT                           0

/***************************************************************************
 *RRBYT - Receive RUNT Packet Byte Counter
 ***************************************************************************/
/* GENET_0_UMAC :: RRBYT :: RO [31:00] */
#define BCHP_GENET_0_UMAC_RRBYT_RO_MASK                            0xffffffff
#define BCHP_GENET_0_UMAC_RRBYT_RO_SHIFT                           0

/***************************************************************************
 *MIB_CNTRL - MIB Control Register
 ***************************************************************************/
/* GENET_0_UMAC :: MIB_CNTRL :: reserved0 [31:03] */
#define BCHP_GENET_0_UMAC_MIB_CNTRL_reserved0_MASK                 0xfffffff8
#define BCHP_GENET_0_UMAC_MIB_CNTRL_reserved0_SHIFT                3

/* GENET_0_UMAC :: MIB_CNTRL :: tx_cnt_rst [02:02] */
#define BCHP_GENET_0_UMAC_MIB_CNTRL_tx_cnt_rst_MASK                0x00000004
#define BCHP_GENET_0_UMAC_MIB_CNTRL_tx_cnt_rst_SHIFT               2
#define BCHP_GENET_0_UMAC_MIB_CNTRL_tx_cnt_rst_DEFAULT             0x00000000

/* GENET_0_UMAC :: MIB_CNTRL :: runt_cnt_rst [01:01] */
#define BCHP_GENET_0_UMAC_MIB_CNTRL_runt_cnt_rst_MASK              0x00000002
#define BCHP_GENET_0_UMAC_MIB_CNTRL_runt_cnt_rst_SHIFT             1
#define BCHP_GENET_0_UMAC_MIB_CNTRL_runt_cnt_rst_DEFAULT           0x00000000

/* GENET_0_UMAC :: MIB_CNTRL :: rx_cnt_st [00:00] */
#define BCHP_GENET_0_UMAC_MIB_CNTRL_rx_cnt_st_MASK                 0x00000001
#define BCHP_GENET_0_UMAC_MIB_CNTRL_rx_cnt_st_SHIFT                0
#define BCHP_GENET_0_UMAC_MIB_CNTRL_rx_cnt_st_DEFAULT              0x00000000

/***************************************************************************
 *BKPU_CNTRL - UniMAC Backpressure Control Register
 ***************************************************************************/
/* GENET_0_UMAC :: BKPU_CNTRL :: reserved0 [31:01] */
#define BCHP_GENET_0_UMAC_BKPU_CNTRL_reserved0_MASK                0xfffffffe
#define BCHP_GENET_0_UMAC_BKPU_CNTRL_reserved0_SHIFT               1

/* GENET_0_UMAC :: BKPU_CNTRL :: backpressure_on [00:00] */
#define BCHP_GENET_0_UMAC_BKPU_CNTRL_backpressure_on_MASK          0x00000001
#define BCHP_GENET_0_UMAC_BKPU_CNTRL_backpressure_on_SHIFT         0
#define BCHP_GENET_0_UMAC_BKPU_CNTRL_backpressure_on_DEFAULT       0x00000000

/***************************************************************************
 *RXERR_MASK - UniMAC RXERR Mask Register
 ***************************************************************************/
/* GENET_0_UMAC :: RXERR_MASK :: reserved0 [31:18] */
#define BCHP_GENET_0_UMAC_RXERR_MASK_reserved0_MASK                0xfffc0000
#define BCHP_GENET_0_UMAC_RXERR_MASK_reserved0_SHIFT               18

/* GENET_0_UMAC :: RXERR_MASK :: mac_rxerr_mask [17:00] */
#define BCHP_GENET_0_UMAC_RXERR_MASK_mac_rxerr_mask_MASK           0x0003ffff
#define BCHP_GENET_0_UMAC_RXERR_MASK_mac_rxerr_mask_SHIFT          0
#define BCHP_GENET_0_UMAC_RXERR_MASK_mac_rxerr_mask_DEFAULT        0x00030418

/***************************************************************************
 *RX_MAX_PKT_SIZE - UniMAC RX MAX packet Size Register
 ***************************************************************************/
/* GENET_0_UMAC :: RX_MAX_PKT_SIZE :: reserved0 [31:14] */
#define BCHP_GENET_0_UMAC_RX_MAX_PKT_SIZE_reserved0_MASK           0xffffc000
#define BCHP_GENET_0_UMAC_RX_MAX_PKT_SIZE_reserved0_SHIFT          14

/* GENET_0_UMAC :: RX_MAX_PKT_SIZE :: max_pkt_size [13:00] */
#define BCHP_GENET_0_UMAC_RX_MAX_PKT_SIZE_max_pkt_size_MASK        0x00003fff
#define BCHP_GENET_0_UMAC_RX_MAX_PKT_SIZE_max_pkt_size_SHIFT       0
#define BCHP_GENET_0_UMAC_RX_MAX_PKT_SIZE_max_pkt_size_DEFAULT     0x000005ee

/***************************************************************************
 *VLAN_TAG - RBUF VLAN Tag Register
 ***************************************************************************/
/* GENET_0_UMAC :: VLAN_TAG :: vlan_tag1 [31:16] */
#define BCHP_GENET_0_UMAC_VLAN_TAG_vlan_tag1_MASK                  0xffff0000
#define BCHP_GENET_0_UMAC_VLAN_TAG_vlan_tag1_SHIFT                 16
#define BCHP_GENET_0_UMAC_VLAN_TAG_vlan_tag1_DEFAULT               0x00008100

/* GENET_0_UMAC :: VLAN_TAG :: vlan_tag0 [15:00] */
#define BCHP_GENET_0_UMAC_VLAN_TAG_vlan_tag0_MASK                  0x0000ffff
#define BCHP_GENET_0_UMAC_VLAN_TAG_vlan_tag0_SHIFT                 0
#define BCHP_GENET_0_UMAC_VLAN_TAG_vlan_tag0_DEFAULT               0x00008100

/***************************************************************************
 *MDIO_CMD - MDIO Command Register
 ***************************************************************************/
/* GENET_0_UMAC :: MDIO_CMD :: reserved0 [31:30] */
#define BCHP_GENET_0_UMAC_MDIO_CMD_reserved0_MASK                  0xc0000000
#define BCHP_GENET_0_UMAC_MDIO_CMD_reserved0_SHIFT                 30

/* GENET_0_UMAC :: MDIO_CMD :: start_busy [29:29] */
#define BCHP_GENET_0_UMAC_MDIO_CMD_start_busy_MASK                 0x20000000
#define BCHP_GENET_0_UMAC_MDIO_CMD_start_busy_SHIFT                29
#define BCHP_GENET_0_UMAC_MDIO_CMD_start_busy_DEFAULT              0x00000000

/* GENET_0_UMAC :: MDIO_CMD :: fail [28:28] */
#define BCHP_GENET_0_UMAC_MDIO_CMD_fail_MASK                       0x10000000
#define BCHP_GENET_0_UMAC_MDIO_CMD_fail_SHIFT                      28
#define BCHP_GENET_0_UMAC_MDIO_CMD_fail_DEFAULT                    0x00000000

/* GENET_0_UMAC :: MDIO_CMD :: op_code [27:26] */
#define BCHP_GENET_0_UMAC_MDIO_CMD_op_code_MASK                    0x0c000000
#define BCHP_GENET_0_UMAC_MDIO_CMD_op_code_SHIFT                   26
#define BCHP_GENET_0_UMAC_MDIO_CMD_op_code_DEFAULT                 0x00000000

/* GENET_0_UMAC :: MDIO_CMD :: phy_prt_addr [25:21] */
#define BCHP_GENET_0_UMAC_MDIO_CMD_phy_prt_addr_MASK               0x03e00000
#define BCHP_GENET_0_UMAC_MDIO_CMD_phy_prt_addr_SHIFT              21
#define BCHP_GENET_0_UMAC_MDIO_CMD_phy_prt_addr_DEFAULT            0x00000000

/* GENET_0_UMAC :: MDIO_CMD :: reg_dev_addr [20:16] */
#define BCHP_GENET_0_UMAC_MDIO_CMD_reg_dev_addr_MASK               0x001f0000
#define BCHP_GENET_0_UMAC_MDIO_CMD_reg_dev_addr_SHIFT              16
#define BCHP_GENET_0_UMAC_MDIO_CMD_reg_dev_addr_DEFAULT            0x00000000

/* GENET_0_UMAC :: MDIO_CMD :: data_addr [15:00] */
#define BCHP_GENET_0_UMAC_MDIO_CMD_data_addr_MASK                  0x0000ffff
#define BCHP_GENET_0_UMAC_MDIO_CMD_data_addr_SHIFT                 0
#define BCHP_GENET_0_UMAC_MDIO_CMD_data_addr_DEFAULT               0x00000000

/***************************************************************************
 *MDIO_CFG - MDIO Configuration Register
 ***************************************************************************/
/* GENET_0_UMAC :: MDIO_CFG :: reserved0 [31:13] */
#define BCHP_GENET_0_UMAC_MDIO_CFG_reserved0_MASK                  0xffffe000
#define BCHP_GENET_0_UMAC_MDIO_CFG_reserved0_SHIFT                 13

/* GENET_0_UMAC :: MDIO_CFG :: supress_preamble [12:12] */
#define BCHP_GENET_0_UMAC_MDIO_CFG_supress_preamble_MASK           0x00001000
#define BCHP_GENET_0_UMAC_MDIO_CFG_supress_preamble_SHIFT          12
#define BCHP_GENET_0_UMAC_MDIO_CFG_supress_preamble_DEFAULT        0x00000000

/* GENET_0_UMAC :: MDIO_CFG :: reserved1 [11:10] */
#define BCHP_GENET_0_UMAC_MDIO_CFG_reserved1_MASK                  0x00000c00
#define BCHP_GENET_0_UMAC_MDIO_CFG_reserved1_SHIFT                 10

/* GENET_0_UMAC :: MDIO_CFG :: mdio_clk_divider [09:04] */
#define BCHP_GENET_0_UMAC_MDIO_CFG_mdio_clk_divider_MASK           0x000003f0
#define BCHP_GENET_0_UMAC_MDIO_CFG_mdio_clk_divider_SHIFT          4
#define BCHP_GENET_0_UMAC_MDIO_CFG_mdio_clk_divider_DEFAULT        0x0000000c

/* GENET_0_UMAC :: MDIO_CFG :: reserved2 [03:01] */
#define BCHP_GENET_0_UMAC_MDIO_CFG_reserved2_MASK                  0x0000000e
#define BCHP_GENET_0_UMAC_MDIO_CFG_reserved2_SHIFT                 1

/* GENET_0_UMAC :: MDIO_CFG :: mdio_clause [00:00] */
#define BCHP_GENET_0_UMAC_MDIO_CFG_mdio_clause_MASK                0x00000001
#define BCHP_GENET_0_UMAC_MDIO_CFG_mdio_clause_SHIFT               0
#define BCHP_GENET_0_UMAC_MDIO_CFG_mdio_clause_DEFAULT             0x00000001

/***************************************************************************
 *MPD_CTRL - Magic Packet Control Registers
 ***************************************************************************/
/* GENET_0_UMAC :: MPD_CTRL :: reserved0 [31:28] */
#define BCHP_GENET_0_UMAC_MPD_CTRL_reserved0_MASK                  0xf0000000
#define BCHP_GENET_0_UMAC_MPD_CTRL_reserved0_SHIFT                 28

/* GENET_0_UMAC :: MPD_CTRL :: PSW_EN [27:27] */
#define BCHP_GENET_0_UMAC_MPD_CTRL_PSW_EN_MASK                     0x08000000
#define BCHP_GENET_0_UMAC_MPD_CTRL_PSW_EN_SHIFT                    27
#define BCHP_GENET_0_UMAC_MPD_CTRL_PSW_EN_DEFAULT                  0x00000000

/* GENET_0_UMAC :: MPD_CTRL :: reserved1 [26:24] */
#define BCHP_GENET_0_UMAC_MPD_CTRL_reserved1_MASK                  0x07000000
#define BCHP_GENET_0_UMAC_MPD_CTRL_reserved1_SHIFT                 24

/* GENET_0_UMAC :: MPD_CTRL :: MSEQ_LEN [23:16] */
#define BCHP_GENET_0_UMAC_MPD_CTRL_MSEQ_LEN_MASK                   0x00ff0000
#define BCHP_GENET_0_UMAC_MPD_CTRL_MSEQ_LEN_SHIFT                  16
#define BCHP_GENET_0_UMAC_MPD_CTRL_MSEQ_LEN_DEFAULT                0x00000010

/* GENET_0_UMAC :: MPD_CTRL :: reserved2 [15:01] */
#define BCHP_GENET_0_UMAC_MPD_CTRL_reserved2_MASK                  0x0000fffe
#define BCHP_GENET_0_UMAC_MPD_CTRL_reserved2_SHIFT                 1

/* GENET_0_UMAC :: MPD_CTRL :: MPD_EN [00:00] */
#define BCHP_GENET_0_UMAC_MPD_CTRL_MPD_EN_MASK                     0x00000001
#define BCHP_GENET_0_UMAC_MPD_CTRL_MPD_EN_SHIFT                    0
#define BCHP_GENET_0_UMAC_MPD_CTRL_MPD_EN_DEFAULT                  0x00000000

/***************************************************************************
 *PSW_MS - Magic Packet Optional password byte 0 and 1
 ***************************************************************************/
/* GENET_0_UMAC :: PSW_MS :: reserved0 [31:16] */
#define BCHP_GENET_0_UMAC_PSW_MS_reserved0_MASK                    0xffff0000
#define BCHP_GENET_0_UMAC_PSW_MS_reserved0_SHIFT                   16

/* GENET_0_UMAC :: PSW_MS :: PSW_47_32 [15:00] */
#define BCHP_GENET_0_UMAC_PSW_MS_PSW_47_32_MASK                    0x0000ffff
#define BCHP_GENET_0_UMAC_PSW_MS_PSW_47_32_SHIFT                   0
#define BCHP_GENET_0_UMAC_PSW_MS_PSW_47_32_DEFAULT                 0x00000000

/***************************************************************************
 *PSW_LS - Magic Packet Optional password byte 2 ~ 5
 ***************************************************************************/
/* GENET_0_UMAC :: PSW_LS :: PSW_31_0 [31:00] */
#define BCHP_GENET_0_UMAC_PSW_LS_PSW_31_0_MASK                     0xffffffff
#define BCHP_GENET_0_UMAC_PSW_LS_PSW_31_0_SHIFT                    0
#define BCHP_GENET_0_UMAC_PSW_LS_PSW_31_0_DEFAULT                  0x00000000

/***************************************************************************
 *MDF_CNT - MDF Discard Packet Counter
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_CNT :: MDF_packet_counter [31:00] */
#define BCHP_GENET_0_UMAC_MDF_CNT_MDF_packet_counter_MASK          0xffffffff
#define BCHP_GENET_0_UMAC_MDF_CNT_MDF_packet_counter_SHIFT         0
#define BCHP_GENET_0_UMAC_MDF_CNT_MDF_packet_counter_DEFAULT       0x00000000

/***************************************************************************
 *DIAG_SEL - Diag Select Register
 ***************************************************************************/
/* GENET_0_UMAC :: DIAG_SEL :: reserved0 [31:14] */
#define BCHP_GENET_0_UMAC_DIAG_SEL_reserved0_MASK                  0xffffc000
#define BCHP_GENET_0_UMAC_DIAG_SEL_reserved0_SHIFT                 14

/* GENET_0_UMAC :: DIAG_SEL :: diag_hi_select [13:08] */
#define BCHP_GENET_0_UMAC_DIAG_SEL_diag_hi_select_MASK             0x00003f00
#define BCHP_GENET_0_UMAC_DIAG_SEL_diag_hi_select_SHIFT            8
#define BCHP_GENET_0_UMAC_DIAG_SEL_diag_hi_select_DEFAULT          0x00000000

/* GENET_0_UMAC :: DIAG_SEL :: reserved1 [07:06] */
#define BCHP_GENET_0_UMAC_DIAG_SEL_reserved1_MASK                  0x000000c0
#define BCHP_GENET_0_UMAC_DIAG_SEL_reserved1_SHIFT                 6

/* GENET_0_UMAC :: DIAG_SEL :: diag_lo_select [05:00] */
#define BCHP_GENET_0_UMAC_DIAG_SEL_diag_lo_select_MASK             0x0000003f
#define BCHP_GENET_0_UMAC_DIAG_SEL_diag_lo_select_SHIFT            0
#define BCHP_GENET_0_UMAC_DIAG_SEL_diag_lo_select_DEFAULT          0x00000000

/***************************************************************************
 *MDF_CNTRL - MDF Control Register
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_CNTRL :: reserved0 [31:17] */
#define BCHP_GENET_0_UMAC_MDF_CNTRL_reserved0_MASK                 0xfffe0000
#define BCHP_GENET_0_UMAC_MDF_CNTRL_reserved0_SHIFT                17

/* GENET_0_UMAC :: MDF_CNTRL :: mdf_en [16:00] */
#define BCHP_GENET_0_UMAC_MDF_CNTRL_mdf_en_MASK                    0x0001ffff
#define BCHP_GENET_0_UMAC_MDF_CNTRL_mdf_en_SHIFT                   0
#define BCHP_GENET_0_UMAC_MDF_CNTRL_mdf_en_DEFAULT                 0x00000000

/***************************************************************************
 *MDF_ADDR0 - MDF Address Register 0
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_ADDR0 :: reserved0 [31:16] */
#define BCHP_GENET_0_UMAC_MDF_ADDR0_reserved0_MASK                 0xffff0000
#define BCHP_GENET_0_UMAC_MDF_ADDR0_reserved0_SHIFT                16

/* GENET_0_UMAC :: MDF_ADDR0 :: DA16_H [15:00] */
#define BCHP_GENET_0_UMAC_MDF_ADDR0_DA16_H_MASK                    0x0000ffff
#define BCHP_GENET_0_UMAC_MDF_ADDR0_DA16_H_SHIFT                   0
#define BCHP_GENET_0_UMAC_MDF_ADDR0_DA16_H_DEFAULT                 0x00000000

/***************************************************************************
 *MDF_ADDR1 - MDF Address Register 1
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_ADDR1 :: DA16_L [31:00] */
#define BCHP_GENET_0_UMAC_MDF_ADDR1_DA16_L_MASK                    0xffffffff
#define BCHP_GENET_0_UMAC_MDF_ADDR1_DA16_L_SHIFT                   0
#define BCHP_GENET_0_UMAC_MDF_ADDR1_DA16_L_DEFAULT                 0x00000000

/***************************************************************************
 *MDF_ADDR2 - MDF Address Register 2
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_ADDR2 :: reserved0 [31:16] */
#define BCHP_GENET_0_UMAC_MDF_ADDR2_reserved0_MASK                 0xffff0000
#define BCHP_GENET_0_UMAC_MDF_ADDR2_reserved0_SHIFT                16

/* GENET_0_UMAC :: MDF_ADDR2 :: DA15_H [15:00] */
#define BCHP_GENET_0_UMAC_MDF_ADDR2_DA15_H_MASK                    0x0000ffff
#define BCHP_GENET_0_UMAC_MDF_ADDR2_DA15_H_SHIFT                   0
#define BCHP_GENET_0_UMAC_MDF_ADDR2_DA15_H_DEFAULT                 0x00000000

/***************************************************************************
 *MDF_ADDR3 - MDF Address Register 3
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_ADDR3 :: DA15_L [31:00] */
#define BCHP_GENET_0_UMAC_MDF_ADDR3_DA15_L_MASK                    0xffffffff
#define BCHP_GENET_0_UMAC_MDF_ADDR3_DA15_L_SHIFT                   0
#define BCHP_GENET_0_UMAC_MDF_ADDR3_DA15_L_DEFAULT                 0x00000000

/***************************************************************************
 *MDF_ADDR4 - MDF Address Register 4
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_ADDR4 :: reserved0 [31:16] */
#define BCHP_GENET_0_UMAC_MDF_ADDR4_reserved0_MASK                 0xffff0000
#define BCHP_GENET_0_UMAC_MDF_ADDR4_reserved0_SHIFT                16

/* GENET_0_UMAC :: MDF_ADDR4 :: DA14_H [15:00] */
#define BCHP_GENET_0_UMAC_MDF_ADDR4_DA14_H_MASK                    0x0000ffff
#define BCHP_GENET_0_UMAC_MDF_ADDR4_DA14_H_SHIFT                   0
#define BCHP_GENET_0_UMAC_MDF_ADDR4_DA14_H_DEFAULT                 0x00000000

/***************************************************************************
 *MDF_ADDR5 - MDF Address Register 5
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_ADDR5 :: DA14_L [31:00] */
#define BCHP_GENET_0_UMAC_MDF_ADDR5_DA14_L_MASK                    0xffffffff
#define BCHP_GENET_0_UMAC_MDF_ADDR5_DA14_L_SHIFT                   0
#define BCHP_GENET_0_UMAC_MDF_ADDR5_DA14_L_DEFAULT                 0x00000000

/***************************************************************************
 *MDF_ADDR6 - MDF Address Register 6
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_ADDR6 :: reserved0 [31:16] */
#define BCHP_GENET_0_UMAC_MDF_ADDR6_reserved0_MASK                 0xffff0000
#define BCHP_GENET_0_UMAC_MDF_ADDR6_reserved0_SHIFT                16

/* GENET_0_UMAC :: MDF_ADDR6 :: DA13_H [15:00] */
#define BCHP_GENET_0_UMAC_MDF_ADDR6_DA13_H_MASK                    0x0000ffff
#define BCHP_GENET_0_UMAC_MDF_ADDR6_DA13_H_SHIFT                   0
#define BCHP_GENET_0_UMAC_MDF_ADDR6_DA13_H_DEFAULT                 0x00000000

/***************************************************************************
 *MDF_ADDR7 - MDF Address Register 7
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_ADDR7 :: DA13_L [31:00] */
#define BCHP_GENET_0_UMAC_MDF_ADDR7_DA13_L_MASK                    0xffffffff
#define BCHP_GENET_0_UMAC_MDF_ADDR7_DA13_L_SHIFT                   0
#define BCHP_GENET_0_UMAC_MDF_ADDR7_DA13_L_DEFAULT                 0x00000000

/***************************************************************************
 *MDF_ADDR8 - MDF Address Register 8
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_ADDR8 :: reserved0 [31:16] */
#define BCHP_GENET_0_UMAC_MDF_ADDR8_reserved0_MASK                 0xffff0000
#define BCHP_GENET_0_UMAC_MDF_ADDR8_reserved0_SHIFT                16

/* GENET_0_UMAC :: MDF_ADDR8 :: DA12_H [15:00] */
#define BCHP_GENET_0_UMAC_MDF_ADDR8_DA12_H_MASK                    0x0000ffff
#define BCHP_GENET_0_UMAC_MDF_ADDR8_DA12_H_SHIFT                   0
#define BCHP_GENET_0_UMAC_MDF_ADDR8_DA12_H_DEFAULT                 0x00000000

/***************************************************************************
 *MDF_ADDR9 - MDF Address Register 9
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_ADDR9 :: DA12_L [31:00] */
#define BCHP_GENET_0_UMAC_MDF_ADDR9_DA12_L_MASK                    0xffffffff
#define BCHP_GENET_0_UMAC_MDF_ADDR9_DA12_L_SHIFT                   0
#define BCHP_GENET_0_UMAC_MDF_ADDR9_DA12_L_DEFAULT                 0x00000000

/***************************************************************************
 *MDF_ADDR10 - MDF Address Register 10
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_ADDR10 :: reserved0 [31:16] */
#define BCHP_GENET_0_UMAC_MDF_ADDR10_reserved0_MASK                0xffff0000
#define BCHP_GENET_0_UMAC_MDF_ADDR10_reserved0_SHIFT               16

/* GENET_0_UMAC :: MDF_ADDR10 :: DA11_H [15:00] */
#define BCHP_GENET_0_UMAC_MDF_ADDR10_DA11_H_MASK                   0x0000ffff
#define BCHP_GENET_0_UMAC_MDF_ADDR10_DA11_H_SHIFT                  0
#define BCHP_GENET_0_UMAC_MDF_ADDR10_DA11_H_DEFAULT                0x00000000

/***************************************************************************
 *MDF_ADDR11 - MDF Address Register 11
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_ADDR11 :: DA11_L [31:00] */
#define BCHP_GENET_0_UMAC_MDF_ADDR11_DA11_L_MASK                   0xffffffff
#define BCHP_GENET_0_UMAC_MDF_ADDR11_DA11_L_SHIFT                  0
#define BCHP_GENET_0_UMAC_MDF_ADDR11_DA11_L_DEFAULT                0x00000000

/***************************************************************************
 *MDF_ADDR12 - MDF Address Register 12
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_ADDR12 :: reserved0 [31:16] */
#define BCHP_GENET_0_UMAC_MDF_ADDR12_reserved0_MASK                0xffff0000
#define BCHP_GENET_0_UMAC_MDF_ADDR12_reserved0_SHIFT               16

/* GENET_0_UMAC :: MDF_ADDR12 :: DA10_H [15:00] */
#define BCHP_GENET_0_UMAC_MDF_ADDR12_DA10_H_MASK                   0x0000ffff
#define BCHP_GENET_0_UMAC_MDF_ADDR12_DA10_H_SHIFT                  0
#define BCHP_GENET_0_UMAC_MDF_ADDR12_DA10_H_DEFAULT                0x00000000

/***************************************************************************
 *MDF_ADDR13 - MDF Address Register 13
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_ADDR13 :: DA10_L [31:00] */
#define BCHP_GENET_0_UMAC_MDF_ADDR13_DA10_L_MASK                   0xffffffff
#define BCHP_GENET_0_UMAC_MDF_ADDR13_DA10_L_SHIFT                  0
#define BCHP_GENET_0_UMAC_MDF_ADDR13_DA10_L_DEFAULT                0x00000000

/***************************************************************************
 *MDF_ADDR14 - MDF Address Register 14
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_ADDR14 :: reserved0 [31:16] */
#define BCHP_GENET_0_UMAC_MDF_ADDR14_reserved0_MASK                0xffff0000
#define BCHP_GENET_0_UMAC_MDF_ADDR14_reserved0_SHIFT               16

/* GENET_0_UMAC :: MDF_ADDR14 :: DA9_H [15:00] */
#define BCHP_GENET_0_UMAC_MDF_ADDR14_DA9_H_MASK                    0x0000ffff
#define BCHP_GENET_0_UMAC_MDF_ADDR14_DA9_H_SHIFT                   0
#define BCHP_GENET_0_UMAC_MDF_ADDR14_DA9_H_DEFAULT                 0x00000000

/***************************************************************************
 *MDF_ADDR15 - MDF Address Register 15
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_ADDR15 :: DA9_L [31:00] */
#define BCHP_GENET_0_UMAC_MDF_ADDR15_DA9_L_MASK                    0xffffffff
#define BCHP_GENET_0_UMAC_MDF_ADDR15_DA9_L_SHIFT                   0
#define BCHP_GENET_0_UMAC_MDF_ADDR15_DA9_L_DEFAULT                 0x00000000

/***************************************************************************
 *MDF_ADDR16 - MDF Address Register 16
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_ADDR16 :: reserved0 [31:16] */
#define BCHP_GENET_0_UMAC_MDF_ADDR16_reserved0_MASK                0xffff0000
#define BCHP_GENET_0_UMAC_MDF_ADDR16_reserved0_SHIFT               16

/* GENET_0_UMAC :: MDF_ADDR16 :: DA8_H [15:00] */
#define BCHP_GENET_0_UMAC_MDF_ADDR16_DA8_H_MASK                    0x0000ffff
#define BCHP_GENET_0_UMAC_MDF_ADDR16_DA8_H_SHIFT                   0
#define BCHP_GENET_0_UMAC_MDF_ADDR16_DA8_H_DEFAULT                 0x00000000

/***************************************************************************
 *MDF_ADDR17 - MDF Address Register 17
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_ADDR17 :: DA8_L [31:00] */
#define BCHP_GENET_0_UMAC_MDF_ADDR17_DA8_L_MASK                    0xffffffff
#define BCHP_GENET_0_UMAC_MDF_ADDR17_DA8_L_SHIFT                   0
#define BCHP_GENET_0_UMAC_MDF_ADDR17_DA8_L_DEFAULT                 0x00000000

/***************************************************************************
 *MDF_ADDR18 - MDF Address Register 18
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_ADDR18 :: reserved0 [31:16] */
#define BCHP_GENET_0_UMAC_MDF_ADDR18_reserved0_MASK                0xffff0000
#define BCHP_GENET_0_UMAC_MDF_ADDR18_reserved0_SHIFT               16

/* GENET_0_UMAC :: MDF_ADDR18 :: DA7_H [15:00] */
#define BCHP_GENET_0_UMAC_MDF_ADDR18_DA7_H_MASK                    0x0000ffff
#define BCHP_GENET_0_UMAC_MDF_ADDR18_DA7_H_SHIFT                   0
#define BCHP_GENET_0_UMAC_MDF_ADDR18_DA7_H_DEFAULT                 0x00000000

/***************************************************************************
 *MDF_ADDR19 - MDF Address Register 19
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_ADDR19 :: DA7_L [31:00] */
#define BCHP_GENET_0_UMAC_MDF_ADDR19_DA7_L_MASK                    0xffffffff
#define BCHP_GENET_0_UMAC_MDF_ADDR19_DA7_L_SHIFT                   0
#define BCHP_GENET_0_UMAC_MDF_ADDR19_DA7_L_DEFAULT                 0x00000000

/***************************************************************************
 *MDF_ADDR20 - MDF Address Register 20
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_ADDR20 :: reserved0 [31:16] */
#define BCHP_GENET_0_UMAC_MDF_ADDR20_reserved0_MASK                0xffff0000
#define BCHP_GENET_0_UMAC_MDF_ADDR20_reserved0_SHIFT               16

/* GENET_0_UMAC :: MDF_ADDR20 :: DA6_H [15:00] */
#define BCHP_GENET_0_UMAC_MDF_ADDR20_DA6_H_MASK                    0x0000ffff
#define BCHP_GENET_0_UMAC_MDF_ADDR20_DA6_H_SHIFT                   0
#define BCHP_GENET_0_UMAC_MDF_ADDR20_DA6_H_DEFAULT                 0x00000000

/***************************************************************************
 *MDF_ADDR21 - MDF Address Register 21
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_ADDR21 :: DA6_L [31:00] */
#define BCHP_GENET_0_UMAC_MDF_ADDR21_DA6_L_MASK                    0xffffffff
#define BCHP_GENET_0_UMAC_MDF_ADDR21_DA6_L_SHIFT                   0
#define BCHP_GENET_0_UMAC_MDF_ADDR21_DA6_L_DEFAULT                 0x00000000

/***************************************************************************
 *MDF_ADDR22 - MDF Address Register 22
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_ADDR22 :: reserved0 [31:16] */
#define BCHP_GENET_0_UMAC_MDF_ADDR22_reserved0_MASK                0xffff0000
#define BCHP_GENET_0_UMAC_MDF_ADDR22_reserved0_SHIFT               16

/* GENET_0_UMAC :: MDF_ADDR22 :: DA5_H [15:00] */
#define BCHP_GENET_0_UMAC_MDF_ADDR22_DA5_H_MASK                    0x0000ffff
#define BCHP_GENET_0_UMAC_MDF_ADDR22_DA5_H_SHIFT                   0
#define BCHP_GENET_0_UMAC_MDF_ADDR22_DA5_H_DEFAULT                 0x00000000

/***************************************************************************
 *MDF_ADDR23 - MDF Address Register 23
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_ADDR23 :: DA5_L [31:00] */
#define BCHP_GENET_0_UMAC_MDF_ADDR23_DA5_L_MASK                    0xffffffff
#define BCHP_GENET_0_UMAC_MDF_ADDR23_DA5_L_SHIFT                   0
#define BCHP_GENET_0_UMAC_MDF_ADDR23_DA5_L_DEFAULT                 0x00000000

/***************************************************************************
 *MDF_ADDR24 - MDF Address Register 24
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_ADDR24 :: reserved0 [31:16] */
#define BCHP_GENET_0_UMAC_MDF_ADDR24_reserved0_MASK                0xffff0000
#define BCHP_GENET_0_UMAC_MDF_ADDR24_reserved0_SHIFT               16

/* GENET_0_UMAC :: MDF_ADDR24 :: DA4_H [15:00] */
#define BCHP_GENET_0_UMAC_MDF_ADDR24_DA4_H_MASK                    0x0000ffff
#define BCHP_GENET_0_UMAC_MDF_ADDR24_DA4_H_SHIFT                   0
#define BCHP_GENET_0_UMAC_MDF_ADDR24_DA4_H_DEFAULT                 0x00000000

/***************************************************************************
 *MDF_ADDR25 - MDF Address Register 25
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_ADDR25 :: DA4_L [31:00] */
#define BCHP_GENET_0_UMAC_MDF_ADDR25_DA4_L_MASK                    0xffffffff
#define BCHP_GENET_0_UMAC_MDF_ADDR25_DA4_L_SHIFT                   0
#define BCHP_GENET_0_UMAC_MDF_ADDR25_DA4_L_DEFAULT                 0x00000000

/***************************************************************************
 *MDF_ADDR26 - MDF Address Register 26
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_ADDR26 :: reserved0 [31:16] */
#define BCHP_GENET_0_UMAC_MDF_ADDR26_reserved0_MASK                0xffff0000
#define BCHP_GENET_0_UMAC_MDF_ADDR26_reserved0_SHIFT               16

/* GENET_0_UMAC :: MDF_ADDR26 :: DA3_H [15:00] */
#define BCHP_GENET_0_UMAC_MDF_ADDR26_DA3_H_MASK                    0x0000ffff
#define BCHP_GENET_0_UMAC_MDF_ADDR26_DA3_H_SHIFT                   0
#define BCHP_GENET_0_UMAC_MDF_ADDR26_DA3_H_DEFAULT                 0x00000000

/***************************************************************************
 *MDF_ADDR27 - MDF Address Register 27
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_ADDR27 :: DA3_L [31:00] */
#define BCHP_GENET_0_UMAC_MDF_ADDR27_DA3_L_MASK                    0xffffffff
#define BCHP_GENET_0_UMAC_MDF_ADDR27_DA3_L_SHIFT                   0
#define BCHP_GENET_0_UMAC_MDF_ADDR27_DA3_L_DEFAULT                 0x00000000

/***************************************************************************
 *MDF_ADDR28 - MDF Address Register 28
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_ADDR28 :: reserved0 [31:16] */
#define BCHP_GENET_0_UMAC_MDF_ADDR28_reserved0_MASK                0xffff0000
#define BCHP_GENET_0_UMAC_MDF_ADDR28_reserved0_SHIFT               16

/* GENET_0_UMAC :: MDF_ADDR28 :: DA2_H [15:00] */
#define BCHP_GENET_0_UMAC_MDF_ADDR28_DA2_H_MASK                    0x0000ffff
#define BCHP_GENET_0_UMAC_MDF_ADDR28_DA2_H_SHIFT                   0
#define BCHP_GENET_0_UMAC_MDF_ADDR28_DA2_H_DEFAULT                 0x00000000

/***************************************************************************
 *MDF_ADDR29 - MDF Address Register 29
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_ADDR29 :: DA2_L [31:00] */
#define BCHP_GENET_0_UMAC_MDF_ADDR29_DA2_L_MASK                    0xffffffff
#define BCHP_GENET_0_UMAC_MDF_ADDR29_DA2_L_SHIFT                   0
#define BCHP_GENET_0_UMAC_MDF_ADDR29_DA2_L_DEFAULT                 0x00000000

/***************************************************************************
 *MDF_ADDR30 - MDF Address Register 30
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_ADDR30 :: reserved0 [31:16] */
#define BCHP_GENET_0_UMAC_MDF_ADDR30_reserved0_MASK                0xffff0000
#define BCHP_GENET_0_UMAC_MDF_ADDR30_reserved0_SHIFT               16

/* GENET_0_UMAC :: MDF_ADDR30 :: DA1_H [15:00] */
#define BCHP_GENET_0_UMAC_MDF_ADDR30_DA1_H_MASK                    0x0000ffff
#define BCHP_GENET_0_UMAC_MDF_ADDR30_DA1_H_SHIFT                   0
#define BCHP_GENET_0_UMAC_MDF_ADDR30_DA1_H_DEFAULT                 0x00000000

/***************************************************************************
 *MDF_ADDR31 - MDF Address Register 31
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_ADDR31 :: DA1_L [31:00] */
#define BCHP_GENET_0_UMAC_MDF_ADDR31_DA1_L_MASK                    0xffffffff
#define BCHP_GENET_0_UMAC_MDF_ADDR31_DA1_L_SHIFT                   0
#define BCHP_GENET_0_UMAC_MDF_ADDR31_DA1_L_DEFAULT                 0x00000000

/***************************************************************************
 *MDF_ADDR32 - MDF Address Register 32
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_ADDR32 :: reserved0 [31:16] */
#define BCHP_GENET_0_UMAC_MDF_ADDR32_reserved0_MASK                0xffff0000
#define BCHP_GENET_0_UMAC_MDF_ADDR32_reserved0_SHIFT               16

/* GENET_0_UMAC :: MDF_ADDR32 :: DA0_H [15:00] */
#define BCHP_GENET_0_UMAC_MDF_ADDR32_DA0_H_MASK                    0x0000ffff
#define BCHP_GENET_0_UMAC_MDF_ADDR32_DA0_H_SHIFT                   0
#define BCHP_GENET_0_UMAC_MDF_ADDR32_DA0_H_DEFAULT                 0x00000000

/***************************************************************************
 *MDF_ADDR33 - MDF Address Register 33
 ***************************************************************************/
/* GENET_0_UMAC :: MDF_ADDR33 :: DA0_L [31:00] */
#define BCHP_GENET_0_UMAC_MDF_ADDR33_DA0_L_MASK                    0xffffffff
#define BCHP_GENET_0_UMAC_MDF_ADDR33_DA0_L_SHIFT                   0
#define BCHP_GENET_0_UMAC_MDF_ADDR33_DA0_L_DEFAULT                 0x00000000

#endif /* #ifndef BCHP_GENET_0_UMAC_H__ */

/* End of File */
