xqueue_to@0.net@23 is WL_ENABLE (topmost signal)
xqueue_to@0.xmemory_b@2.net@0 is WL's Out_0 (2nd topmost signal)

delay between clock and enq*
3.3587 x 10^-10 s

delay between enq* and Out_0
1.16 x 10^-9 s
