 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : cv32e40p_top
Version: O-2018.06-SP1
Date   : Tue Apr 29 22:35:24 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p6v125c   Library: saed14hvt_ss0p6v125c
Wire Load Model Mode: top

  Startpoint: core_i/if_stage_i/pc_id_o_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[31]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/if_stage_i/pc_id_o_reg[3]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/if_stage_i/pc_id_o_reg[3]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/if_stage_i/add_167/A[3] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1_DW01_add_0)
                                                          0.00       0.11 r
  core_i/if_stage_i/add_167/U14/X (SAEDHVT14_ND2_MM_1)
                                                          0.09       0.19 f
  core_i/if_stage_i/add_167/U13/X (SAEDHVT14_INV_PECO_1)
                                                          0.03       0.22 r
  core_i/if_stage_i/add_167/U30/X (SAEDHVT14_ND2_1)       0.03       0.25 f
  core_i/if_stage_i/add_167/U31/X (SAEDHVT14_INV_PS_2)
                                                          0.04       0.30 r
  core_i/if_stage_i/add_167/U27/X (SAEDHVT14_ND2_1)       0.06       0.35 f
  core_i/if_stage_i/add_167/U28/X (SAEDHVT14_INV_PS_2)
                                                          0.04       0.39 r
  core_i/if_stage_i/add_167/U24/X (SAEDHVT14_ND2_1)       0.06       0.45 f
  core_i/if_stage_i/add_167/U25/X (SAEDHVT14_INV_PS_2)
                                                          0.04       0.49 r
  core_i/if_stage_i/add_167/U21/X (SAEDHVT14_ND2_1)       0.06       0.55 f
  core_i/if_stage_i/add_167/U22/X (SAEDHVT14_INV_PS_2)
                                                          0.04       0.59 r
  core_i/if_stage_i/add_167/U10/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.62 f
  core_i/if_stage_i/add_167/U9/X (SAEDHVT14_INV_S_1)      0.04       0.66 r
  core_i/if_stage_i/add_167/U12/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.68 f
  core_i/if_stage_i/add_167/U11/X (SAEDHVT14_INV_PECO_1)
                                                          0.03       0.71 r
  core_i/if_stage_i/add_167/U16/X (SAEDHVT14_ND2_1)       0.03       0.74 f
  core_i/if_stage_i/add_167/U17/X (SAEDHVT14_INV_PS_2)
                                                          0.03       0.78 r
  core_i/if_stage_i/add_167/U1_11/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.06       0.83 r
  core_i/if_stage_i/add_167/U1_12/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.88 r
  core_i/if_stage_i/add_167/U1_13/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.92 r
  core_i/if_stage_i/add_167/U1_14/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.96 r
  core_i/if_stage_i/add_167/U1_15/CO (SAEDHVT14_ADDF_V2_2)
                                                          0.04       1.00 r
  core_i/if_stage_i/add_167/U1_16/CO (SAEDHVT14_ADDF_V2_2)
                                                          0.04       1.04 r
  core_i/if_stage_i/add_167/U1_17/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.07 r
  core_i/if_stage_i/add_167/U1_18/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.12 r
  core_i/if_stage_i/add_167/U1_19/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.16 r
  core_i/if_stage_i/add_167/U1_20/CO (SAEDHVT14_ADDF_V2_2)
                                                          0.04       1.20 r
  core_i/if_stage_i/add_167/U1_21/CO (SAEDHVT14_ADDF_V2_2)
                                                          0.04       1.23 r
  core_i/if_stage_i/add_167/U1_22/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.27 r
  core_i/if_stage_i/add_167/U1_23/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.31 r
  core_i/if_stage_i/add_167/U1_24/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.36 r
  core_i/if_stage_i/add_167/U1_25/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.40 r
  core_i/if_stage_i/add_167/U1_26/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.05       1.44 r
  core_i/if_stage_i/add_167/U7/X (SAEDHVT14_ND2_1)        0.03       1.47 f
  core_i/if_stage_i/add_167/U8/X (SAEDHVT14_INV_PS_2)     0.04       1.51 r
  core_i/if_stage_i/add_167/U4/X (SAEDHVT14_ND2_1)        0.06       1.57 f
  core_i/if_stage_i/add_167/U5/X (SAEDHVT14_INV_PS_2)     0.03       1.60 r
  core_i/if_stage_i/add_167/U1_29/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.06       1.66 r
  core_i/if_stage_i/add_167/U1_30/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.70 r
  core_i/if_stage_i/add_167/U2/X (SAEDHVT14_EO2_V1_1P5)
                                                          0.03       1.74 f
  core_i/if_stage_i/add_167/SUM[31] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1_DW01_add_0)
                                                          0.00       1.74 f
  core_i/if_stage_i/U163/X (SAEDHVT14_AOI222_2)           0.11       1.85 r
  core_i/if_stage_i/U160/X (SAEDHVT14_AN4_4)              0.05       1.90 r
  core_i/if_stage_i/U154/X (SAEDHVT14_ND2_CDC_1)          0.02       1.91 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[31] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.91 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[31] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.91 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U115/X (SAEDHVT14_ND2_CDC_1)
                                                          0.02       1.93 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U25/X (SAEDHVT14_ND2_MM_1)
                                                          0.02       1.95 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[31] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.95 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[31] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.95 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U3/X (SAEDHVT14_INV_S_1)
                                                          0.01       1.96 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U349/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       1.98 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[31] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.98 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[31] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.98 f
  core_i/if_stage_i/instr_addr_o[31] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.98 f
  core_i/instr_addr_o[31] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.98 f
  instr_addr_o[31] (out)                                  0.00       1.98 f
  data arrival time                                                  1.98

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: core_i/if_stage_i/pc_id_o_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[30]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/if_stage_i/pc_id_o_reg[3]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/if_stage_i/pc_id_o_reg[3]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/if_stage_i/add_167/A[3] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1_DW01_add_0)
                                                          0.00       0.11 r
  core_i/if_stage_i/add_167/U14/X (SAEDHVT14_ND2_MM_1)
                                                          0.09       0.19 f
  core_i/if_stage_i/add_167/U13/X (SAEDHVT14_INV_PECO_1)
                                                          0.03       0.22 r
  core_i/if_stage_i/add_167/U30/X (SAEDHVT14_ND2_1)       0.03       0.25 f
  core_i/if_stage_i/add_167/U31/X (SAEDHVT14_INV_PS_2)
                                                          0.04       0.30 r
  core_i/if_stage_i/add_167/U27/X (SAEDHVT14_ND2_1)       0.06       0.35 f
  core_i/if_stage_i/add_167/U28/X (SAEDHVT14_INV_PS_2)
                                                          0.04       0.39 r
  core_i/if_stage_i/add_167/U24/X (SAEDHVT14_ND2_1)       0.06       0.45 f
  core_i/if_stage_i/add_167/U25/X (SAEDHVT14_INV_PS_2)
                                                          0.04       0.49 r
  core_i/if_stage_i/add_167/U21/X (SAEDHVT14_ND2_1)       0.06       0.55 f
  core_i/if_stage_i/add_167/U22/X (SAEDHVT14_INV_PS_2)
                                                          0.04       0.59 r
  core_i/if_stage_i/add_167/U10/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.62 f
  core_i/if_stage_i/add_167/U9/X (SAEDHVT14_INV_S_1)      0.04       0.66 r
  core_i/if_stage_i/add_167/U12/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.68 f
  core_i/if_stage_i/add_167/U11/X (SAEDHVT14_INV_PECO_1)
                                                          0.03       0.71 r
  core_i/if_stage_i/add_167/U16/X (SAEDHVT14_ND2_1)       0.03       0.74 f
  core_i/if_stage_i/add_167/U17/X (SAEDHVT14_INV_PS_2)
                                                          0.03       0.78 r
  core_i/if_stage_i/add_167/U1_11/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.06       0.83 r
  core_i/if_stage_i/add_167/U1_12/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.88 r
  core_i/if_stage_i/add_167/U1_13/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.92 r
  core_i/if_stage_i/add_167/U1_14/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.96 r
  core_i/if_stage_i/add_167/U1_15/CO (SAEDHVT14_ADDF_V2_2)
                                                          0.04       1.00 r
  core_i/if_stage_i/add_167/U1_16/CO (SAEDHVT14_ADDF_V2_2)
                                                          0.04       1.04 r
  core_i/if_stage_i/add_167/U1_17/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.07 r
  core_i/if_stage_i/add_167/U1_18/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.12 r
  core_i/if_stage_i/add_167/U1_19/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.16 r
  core_i/if_stage_i/add_167/U1_20/CO (SAEDHVT14_ADDF_V2_2)
                                                          0.04       1.20 r
  core_i/if_stage_i/add_167/U1_21/CO (SAEDHVT14_ADDF_V2_2)
                                                          0.04       1.23 r
  core_i/if_stage_i/add_167/U1_22/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.27 r
  core_i/if_stage_i/add_167/U1_23/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.31 r
  core_i/if_stage_i/add_167/U1_24/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.36 r
  core_i/if_stage_i/add_167/U1_25/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.40 r
  core_i/if_stage_i/add_167/U1_26/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.05       1.44 r
  core_i/if_stage_i/add_167/U7/X (SAEDHVT14_ND2_1)        0.03       1.47 f
  core_i/if_stage_i/add_167/U8/X (SAEDHVT14_INV_PS_2)     0.04       1.51 r
  core_i/if_stage_i/add_167/U4/X (SAEDHVT14_ND2_1)        0.06       1.57 f
  core_i/if_stage_i/add_167/U5/X (SAEDHVT14_INV_PS_2)     0.03       1.60 r
  core_i/if_stage_i/add_167/U1_29/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.06       1.66 r
  core_i/if_stage_i/add_167/U1_30/S (SAEDHVT14_ADDF_V2_1)
                                                          0.05       1.71 f
  core_i/if_stage_i/add_167/SUM[30] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1_DW01_add_0)
                                                          0.00       1.71 f
  core_i/if_stage_i/U167/X (SAEDHVT14_AOI222_1)           0.08       1.79 r
  core_i/if_stage_i/U169/X (SAEDHVT14_AN4_1)              0.05       1.83 r
  core_i/if_stage_i/U170/X (SAEDHVT14_AO21B_0P5)          0.02       1.85 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[30] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.85 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[30] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.85 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U130/X (SAEDHVT14_AO21B_0P5)
                                                          0.03       1.88 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[30] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.88 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[30] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.88 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U36/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.90 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U347/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       1.92 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[30] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.92 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[30] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.92 f
  core_i/if_stage_i/instr_addr_o[30] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.92 f
  core_i/instr_addr_o[30] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.92 f
  instr_addr_o[30] (out)                                  0.00       1.92 f
  data arrival time                                                  1.92

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: core_i/if_stage_i/pc_id_o_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[29]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/if_stage_i/pc_id_o_reg[3]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/if_stage_i/pc_id_o_reg[3]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/if_stage_i/add_167/A[3] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1_DW01_add_0)
                                                          0.00       0.11 r
  core_i/if_stage_i/add_167/U14/X (SAEDHVT14_ND2_MM_1)
                                                          0.09       0.19 f
  core_i/if_stage_i/add_167/U13/X (SAEDHVT14_INV_PECO_1)
                                                          0.03       0.22 r
  core_i/if_stage_i/add_167/U30/X (SAEDHVT14_ND2_1)       0.03       0.25 f
  core_i/if_stage_i/add_167/U31/X (SAEDHVT14_INV_PS_2)
                                                          0.04       0.30 r
  core_i/if_stage_i/add_167/U27/X (SAEDHVT14_ND2_1)       0.06       0.35 f
  core_i/if_stage_i/add_167/U28/X (SAEDHVT14_INV_PS_2)
                                                          0.04       0.39 r
  core_i/if_stage_i/add_167/U24/X (SAEDHVT14_ND2_1)       0.06       0.45 f
  core_i/if_stage_i/add_167/U25/X (SAEDHVT14_INV_PS_2)
                                                          0.04       0.49 r
  core_i/if_stage_i/add_167/U21/X (SAEDHVT14_ND2_1)       0.06       0.55 f
  core_i/if_stage_i/add_167/U22/X (SAEDHVT14_INV_PS_2)
                                                          0.04       0.59 r
  core_i/if_stage_i/add_167/U10/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.62 f
  core_i/if_stage_i/add_167/U9/X (SAEDHVT14_INV_S_1)      0.04       0.66 r
  core_i/if_stage_i/add_167/U12/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.68 f
  core_i/if_stage_i/add_167/U11/X (SAEDHVT14_INV_PECO_1)
                                                          0.03       0.71 r
  core_i/if_stage_i/add_167/U16/X (SAEDHVT14_ND2_1)       0.03       0.74 f
  core_i/if_stage_i/add_167/U17/X (SAEDHVT14_INV_PS_2)
                                                          0.03       0.78 r
  core_i/if_stage_i/add_167/U1_11/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.06       0.83 r
  core_i/if_stage_i/add_167/U1_12/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.88 r
  core_i/if_stage_i/add_167/U1_13/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.92 r
  core_i/if_stage_i/add_167/U1_14/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.96 r
  core_i/if_stage_i/add_167/U1_15/CO (SAEDHVT14_ADDF_V2_2)
                                                          0.04       1.00 r
  core_i/if_stage_i/add_167/U1_16/CO (SAEDHVT14_ADDF_V2_2)
                                                          0.04       1.04 r
  core_i/if_stage_i/add_167/U1_17/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.07 r
  core_i/if_stage_i/add_167/U1_18/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.12 r
  core_i/if_stage_i/add_167/U1_19/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.16 r
  core_i/if_stage_i/add_167/U1_20/CO (SAEDHVT14_ADDF_V2_2)
                                                          0.04       1.20 r
  core_i/if_stage_i/add_167/U1_21/CO (SAEDHVT14_ADDF_V2_2)
                                                          0.04       1.23 r
  core_i/if_stage_i/add_167/U1_22/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.27 r
  core_i/if_stage_i/add_167/U1_23/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.31 r
  core_i/if_stage_i/add_167/U1_24/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.36 r
  core_i/if_stage_i/add_167/U1_25/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.40 r
  core_i/if_stage_i/add_167/U1_26/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.05       1.44 r
  core_i/if_stage_i/add_167/U7/X (SAEDHVT14_ND2_1)        0.03       1.47 f
  core_i/if_stage_i/add_167/U8/X (SAEDHVT14_INV_PS_2)     0.04       1.51 r
  core_i/if_stage_i/add_167/U4/X (SAEDHVT14_ND2_1)        0.06       1.57 f
  core_i/if_stage_i/add_167/U5/X (SAEDHVT14_INV_PS_2)     0.03       1.60 r
  core_i/if_stage_i/add_167/U1_29/S (SAEDHVT14_ADDF_V2_1)
                                                          0.07       1.67 f
  core_i/if_stage_i/add_167/SUM[29] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1_DW01_add_0)
                                                          0.00       1.67 f
  core_i/if_stage_i/U173/X (SAEDHVT14_AOI222_1)           0.08       1.75 r
  core_i/if_stage_i/U175/X (SAEDHVT14_AN4_1)              0.05       1.79 r
  core_i/if_stage_i/U176/X (SAEDHVT14_AO21B_0P5)          0.02       1.81 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[29] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.81 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[29] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.81 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U131/X (SAEDHVT14_AOI22_0P5)
                                                          0.04       1.85 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U133/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.87 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[29] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.87 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[29] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.87 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U65/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.89 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U345/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       1.91 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[29] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.91 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[29] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.91 f
  core_i/if_stage_i/instr_addr_o[29] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.91 f
  core_i/instr_addr_o[29] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.91 f
  instr_addr_o[29] (out)                                  0.00       1.91 f
  data arrival time                                                  1.91

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: core_i/if_stage_i/instr_rdata_id_o_reg[17]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[28]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/if_stage_i/instr_rdata_id_o_reg[17]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/if_stage_i/instr_rdata_id_o_reg[17]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/if_stage_i/instr_rdata_id_o[17] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.11 r
  core_i/id_stage_i/instr_rdata_i[17] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 r
  core_i/id_stage_i/register_file_i/raddr_a_i[2] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       0.11 r
  core_i/id_stage_i/register_file_i/U962/X (SAEDHVT14_INV_S_1)
                                                          0.14       0.26 f
  core_i/id_stage_i/register_file_i/U965/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.07       0.33 f
  core_i/id_stage_i/register_file_i/U3550/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.07       0.40 r
  core_i/id_stage_i/register_file_i/U44/X (SAEDHVT14_BUF_U_0P5)
                                                          0.10       0.50 r
  core_i/id_stage_i/register_file_i/U2773/X (SAEDHVT14_OAI22_1)
                                                          0.06       0.56 f
  core_i/id_stage_i/register_file_i/U2772/X (SAEDHVT14_OR4_1)
                                                          0.06       0.62 f
  core_i/id_stage_i/register_file_i/U2771/X (SAEDHVT14_OR4_1)
                                                          0.05       0.67 f
  core_i/id_stage_i/register_file_i/U5240/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       0.70 f
  core_i/id_stage_i/register_file_i/rdata_a_o[7] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       0.70 f
  core_i/id_stage_i/r153/A[7] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_7)
                                                          0.00       0.70 f
  core_i/id_stage_i/r153/U172/X (SAEDHVT14_NR2_MM_0P5)
                                                          0.03       0.72 r
  core_i/id_stage_i/r153/U156/X (SAEDHVT14_NR2_MM_1)      0.05       0.77 f
  core_i/id_stage_i/r153/U155/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.80 r
  core_i/id_stage_i/r153/U121/X (SAEDHVT14_NR2_MM_1)      0.02       0.82 f
  core_i/id_stage_i/r153/U204/X (SAEDHVT14_OAI21_0P75)
                                                          0.02       0.84 r
  core_i/id_stage_i/r153/U118/X (SAEDHVT14_AO21B_0P5)     0.03       0.87 r
  core_i/id_stage_i/r153/U23/X (SAEDHVT14_INV_S_1)        0.01       0.88 f
  core_i/id_stage_i/r153/U6/X (SAEDHVT14_OA21_1)          0.03       0.91 f
  core_i/id_stage_i/r153/U4/X (SAEDHVT14_OA21_1)          0.03       0.95 f
  core_i/id_stage_i/r153/U25/X (SAEDHVT14_OAI21_0P75)     0.02       0.97 r
  core_i/id_stage_i/r153/U5/X (SAEDHVT14_AN2_1)           0.04       1.00 r
  core_i/id_stage_i/r153/U210/X (SAEDHVT14_OAI21_0P75)
                                                          0.03       1.03 f
  core_i/id_stage_i/r153/U209/X (SAEDHVT14_INV_PS_1)      0.02       1.05 r
  core_i/id_stage_i/r153/U189/X (SAEDHVT14_OAI21_0P5)     0.03       1.08 f
  core_i/id_stage_i/r153/U188/X (SAEDHVT14_INV_PS_1)      0.02       1.10 r
  core_i/id_stage_i/r153/U191/X (SAEDHVT14_OAI21_0P5)     0.03       1.13 f
  core_i/id_stage_i/r153/U190/X (SAEDHVT14_INV_PS_1)      0.02       1.15 r
  core_i/id_stage_i/r153/U16/X (SAEDHVT14_OAI21_0P75)     0.03       1.18 f
  core_i/id_stage_i/r153/U206/X (SAEDHVT14_INV_PS_1)      0.02       1.20 r
  core_i/id_stage_i/r153/U200/X (SAEDHVT14_OAI21_0P5)     0.03       1.23 f
  core_i/id_stage_i/r153/U231/X (SAEDHVT14_ND2_ECO_1)     0.02       1.25 r
  core_i/id_stage_i/r153/U192/X (SAEDHVT14_ND2_CDC_1)     0.02       1.27 f
  core_i/id_stage_i/r153/U20/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.30 r
  core_i/id_stage_i/r153/U205/X (SAEDHVT14_ND2_CDC_1)     0.02       1.32 f
  core_i/id_stage_i/r153/U18/X (SAEDHVT14_INV_S_1)        0.02       1.33 r
  core_i/id_stage_i/r153/U17/X (SAEDHVT14_OAI21_0P75)     0.03       1.36 f
  core_i/id_stage_i/r153/U214/X (SAEDHVT14_INV_PS_1)      0.02       1.38 r
  core_i/id_stage_i/r153/U213/X (SAEDHVT14_OAI21_0P5)     0.03       1.41 f
  core_i/id_stage_i/r153/U216/X (SAEDHVT14_INV_PS_1)      0.02       1.43 r
  core_i/id_stage_i/r153/U215/X (SAEDHVT14_OAI21_0P5)     0.03       1.46 f
  core_i/id_stage_i/r153/U212/X (SAEDHVT14_INV_PS_1)      0.02       1.48 r
  core_i/id_stage_i/r153/U211/X (SAEDHVT14_OAI21_0P75)
                                                          0.03       1.51 f
  core_i/id_stage_i/r153/U22/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.53 r
  core_i/id_stage_i/r153/U197/X (SAEDHVT14_ND2_CDC_1)     0.02       1.55 f
  core_i/id_stage_i/r153/U146/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       1.59 f
  core_i/id_stage_i/r153/SUM[28] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_7)
                                                          0.00       1.59 f
  core_i/id_stage_i/U536/X (SAEDHVT14_AO222_1)            0.08       1.67 f
  core_i/id_stage_i/jump_target_o[28] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.67 f
  core_i/if_stage_i/jump_target_id_i[28] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.67 f
  core_i/if_stage_i/U178/X (SAEDHVT14_AOI222_1)           0.06       1.74 r
  core_i/if_stage_i/U181/X (SAEDHVT14_AN4_1)              0.04       1.78 r
  core_i/if_stage_i/U84/X (SAEDHVT14_INV_S_1)             0.02       1.80 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[28] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.80 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[28] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.80 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U136/X (SAEDHVT14_OA2BB2_V1_1)
                                                          0.03       1.82 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U137/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.84 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[28] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.84 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[28] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.84 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U64/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.86 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U343/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       1.88 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[28] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.88 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[28] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.88 f
  core_i/if_stage_i/instr_addr_o[28] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.88 f
  core_i/instr_addr_o[28] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.88 f
  instr_addr_o[28] (out)                                  0.00       1.88 f
  data arrival time                                                  1.88

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: core_i/if_stage_i/instr_rdata_id_o_reg[17]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[27]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/if_stage_i/instr_rdata_id_o_reg[17]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/if_stage_i/instr_rdata_id_o_reg[17]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/if_stage_i/instr_rdata_id_o[17] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.11 r
  core_i/id_stage_i/instr_rdata_i[17] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 r
  core_i/id_stage_i/register_file_i/raddr_a_i[2] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       0.11 r
  core_i/id_stage_i/register_file_i/U962/X (SAEDHVT14_INV_S_1)
                                                          0.14       0.26 f
  core_i/id_stage_i/register_file_i/U965/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.07       0.33 f
  core_i/id_stage_i/register_file_i/U3550/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.07       0.40 r
  core_i/id_stage_i/register_file_i/U44/X (SAEDHVT14_BUF_U_0P5)
                                                          0.10       0.50 r
  core_i/id_stage_i/register_file_i/U2773/X (SAEDHVT14_OAI22_1)
                                                          0.06       0.56 f
  core_i/id_stage_i/register_file_i/U2772/X (SAEDHVT14_OR4_1)
                                                          0.06       0.62 f
  core_i/id_stage_i/register_file_i/U2771/X (SAEDHVT14_OR4_1)
                                                          0.05       0.67 f
  core_i/id_stage_i/register_file_i/U5240/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       0.70 f
  core_i/id_stage_i/register_file_i/rdata_a_o[7] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       0.70 f
  core_i/id_stage_i/r153/A[7] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_7)
                                                          0.00       0.70 f
  core_i/id_stage_i/r153/U172/X (SAEDHVT14_NR2_MM_0P5)
                                                          0.03       0.72 r
  core_i/id_stage_i/r153/U156/X (SAEDHVT14_NR2_MM_1)      0.05       0.77 f
  core_i/id_stage_i/r153/U155/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.80 r
  core_i/id_stage_i/r153/U121/X (SAEDHVT14_NR2_MM_1)      0.02       0.82 f
  core_i/id_stage_i/r153/U204/X (SAEDHVT14_OAI21_0P75)
                                                          0.02       0.84 r
  core_i/id_stage_i/r153/U118/X (SAEDHVT14_AO21B_0P5)     0.03       0.87 r
  core_i/id_stage_i/r153/U23/X (SAEDHVT14_INV_S_1)        0.01       0.88 f
  core_i/id_stage_i/r153/U6/X (SAEDHVT14_OA21_1)          0.03       0.91 f
  core_i/id_stage_i/r153/U4/X (SAEDHVT14_OA21_1)          0.03       0.95 f
  core_i/id_stage_i/r153/U25/X (SAEDHVT14_OAI21_0P75)     0.02       0.97 r
  core_i/id_stage_i/r153/U5/X (SAEDHVT14_AN2_1)           0.04       1.00 r
  core_i/id_stage_i/r153/U210/X (SAEDHVT14_OAI21_0P75)
                                                          0.03       1.03 f
  core_i/id_stage_i/r153/U209/X (SAEDHVT14_INV_PS_1)      0.02       1.05 r
  core_i/id_stage_i/r153/U189/X (SAEDHVT14_OAI21_0P5)     0.03       1.08 f
  core_i/id_stage_i/r153/U188/X (SAEDHVT14_INV_PS_1)      0.02       1.10 r
  core_i/id_stage_i/r153/U191/X (SAEDHVT14_OAI21_0P5)     0.03       1.13 f
  core_i/id_stage_i/r153/U190/X (SAEDHVT14_INV_PS_1)      0.02       1.15 r
  core_i/id_stage_i/r153/U16/X (SAEDHVT14_OAI21_0P75)     0.03       1.18 f
  core_i/id_stage_i/r153/U206/X (SAEDHVT14_INV_PS_1)      0.02       1.20 r
  core_i/id_stage_i/r153/U200/X (SAEDHVT14_OAI21_0P5)     0.03       1.23 f
  core_i/id_stage_i/r153/U231/X (SAEDHVT14_ND2_ECO_1)     0.02       1.25 r
  core_i/id_stage_i/r153/U192/X (SAEDHVT14_ND2_CDC_1)     0.02       1.27 f
  core_i/id_stage_i/r153/U20/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.30 r
  core_i/id_stage_i/r153/U205/X (SAEDHVT14_ND2_CDC_1)     0.02       1.32 f
  core_i/id_stage_i/r153/U18/X (SAEDHVT14_INV_S_1)        0.02       1.33 r
  core_i/id_stage_i/r153/U17/X (SAEDHVT14_OAI21_0P75)     0.03       1.36 f
  core_i/id_stage_i/r153/U214/X (SAEDHVT14_INV_PS_1)      0.02       1.38 r
  core_i/id_stage_i/r153/U213/X (SAEDHVT14_OAI21_0P5)     0.03       1.41 f
  core_i/id_stage_i/r153/U216/X (SAEDHVT14_INV_PS_1)      0.02       1.43 r
  core_i/id_stage_i/r153/U215/X (SAEDHVT14_OAI21_0P5)     0.03       1.46 f
  core_i/id_stage_i/r153/U212/X (SAEDHVT14_INV_PS_1)      0.02       1.48 r
  core_i/id_stage_i/r153/U211/X (SAEDHVT14_OAI21_0P75)
                                                          0.03       1.51 f
  core_i/id_stage_i/r153/U95/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       1.55 f
  core_i/id_stage_i/r153/SUM[27] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_7)
                                                          0.00       1.55 f
  core_i/id_stage_i/U236/X (SAEDHVT14_AO222_1)            0.08       1.63 f
  core_i/id_stage_i/jump_target_o[27] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.63 f
  core_i/if_stage_i/jump_target_id_i[27] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.63 f
  core_i/if_stage_i/U183/X (SAEDHVT14_AOI222_1)           0.06       1.70 r
  core_i/if_stage_i/U186/X (SAEDHVT14_AN4_1)              0.04       1.74 r
  core_i/if_stage_i/U85/X (SAEDHVT14_INV_S_1)             0.02       1.76 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[27] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.76 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[27] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.76 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U140/X (SAEDHVT14_OA2BB2_V1_1)
                                                          0.03       1.78 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U141/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.80 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[27] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.80 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[27] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.80 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U63/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.82 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U341/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       1.84 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[27] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.84 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[27] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.84 f
  core_i/if_stage_i/instr_addr_o[27] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.84 f
  core_i/instr_addr_o[27] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.84 f
  instr_addr_o[27] (out)                                  0.00       1.84 f
  data arrival time                                                  1.84

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[17]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/id_stage_i/alu_operand_b_ex_o[9] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 r
  core_i/U14/X (SAEDHVT14_INV_S_1)                        0.11       0.22 f
  core_i/U39/X (SAEDHVT14_NR2_1)                          0.05       0.27 r
  core_i/cs_registers_i/csr_addr_i[9] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.27 r
  core_i/cs_registers_i/U311/X (SAEDHVT14_NR3B_U_0P5)     0.06       0.33 r
  core_i/cs_registers_i/U1669/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.36 f
  core_i/cs_registers_i/U85/X (SAEDHVT14_OR2_1)           0.04       0.40 f
  core_i/cs_registers_i/U50/X (SAEDHVT14_INV_S_1)         0.02       0.41 r
  core_i/cs_registers_i/U83/X (SAEDHVT14_ND2_CDC_0P5)     0.03       0.45 f
  core_i/cs_registers_i/U49/X (SAEDHVT14_INV_S_1)         0.05       0.49 r
  core_i/cs_registers_i/U8/X (SAEDHVT14_ND2_CDC_0P5)      0.07       0.57 f
  core_i/cs_registers_i/U1889/X (SAEDHVT14_AOI21_0P75)
                                                          0.05       0.62 r
  core_i/cs_registers_i/U1890/X (SAEDHVT14_OAI22_1)       0.03       0.65 f
  core_i/cs_registers_i/mie_bypass_o[30] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/mie_bypass_i[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[30] (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/U60/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U10/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.69 f
  core_i/id_stage_i/int_controller_i/U15/X (SAEDHVT14_NR4_0P75)
                                                          0.06       0.76 r
  core_i/id_stage_i/int_controller_i/U14/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       0.78 r
  core_i/id_stage_i/int_controller_i/U63/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.80 f
  core_i/id_stage_i/int_controller_i/U22/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       0.83 f
  core_i/id_stage_i/int_controller_i/U53/X (SAEDHVT14_OR3_1)
                                                          0.05       0.88 f
  core_i/id_stage_i/int_controller_i/U52/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.90 r
  core_i/id_stage_i/int_controller_i/U67/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.92 f
  core_i/id_stage_i/int_controller_i/U69/X (SAEDHVT14_OR3_0P75)
                                                          0.04       0.97 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.01 f
  core_i/id_stage_i/int_controller_i/U9/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U32/X (SAEDHVT14_OAI211_0P5)
                                                          0.06       1.08 f
  core_i/id_stage_i/int_controller_i/U27/X (SAEDHVT14_AO21_1)
                                                          0.03       1.11 f
  core_i/id_stage_i/int_controller_i/U26/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       1.13 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/U319/X (SAEDHVT14_ND2_CDC_1)
                                                          0.02       1.15 r
  core_i/id_stage_i/controller_i/U104/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.04       1.19 f
  core_i/id_stage_i/controller_i/U43/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.06       1.25 f
  core_i/id_stage_i/controller_i/U327/X (SAEDHVT14_OR3_0P75)
                                                          0.06       1.30 f
  core_i/id_stage_i/controller_i/U19/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       1.34 f
  core_i/id_stage_i/controller_i/U178/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.36 r
  core_i/id_stage_i/controller_i/U176/X (SAEDHVT14_AO211_1)
                                                          0.04       1.40 r
  core_i/id_stage_i/controller_i/pc_mux_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.40 r
  core_i/id_stage_i/pc_mux_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/pc_mux_i[1] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/U98/X (SAEDHVT14_NR4_0P75)            0.05       1.45 f
  core_i/if_stage_i/U161/X (SAEDHVT14_ND2_CDC_0P5)        0.02       1.47 r
  core_i/if_stage_i/U56/X (SAEDHVT14_NR3_1)               0.04       1.52 f
  core_i/if_stage_i/U21/X (SAEDHVT14_BUF_S_1)             0.04       1.56 f
  core_i/if_stage_i/U235/X (SAEDHVT14_AOI222_1)           0.10       1.66 r
  core_i/if_stage_i/U236/X (SAEDHVT14_AN4_1)              0.05       1.71 r
  core_i/if_stage_i/U70/X (SAEDHVT14_INV_S_1)             0.02       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[17] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[17] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U183/X (SAEDHVT14_OA2BB2_V1_1)
                                                          0.03       1.75 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U184/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[17] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[17] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U53/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.79 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U321/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       1.81 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[17] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.81 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[17] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.81 f
  core_i/if_stage_i/instr_addr_o[17] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.81 f
  core_i/instr_addr_o[17] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.81 f
  instr_addr_o[17] (out)                                  0.00       1.81 f
  data arrival time                                                  1.81

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[16]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/id_stage_i/alu_operand_b_ex_o[9] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 r
  core_i/U14/X (SAEDHVT14_INV_S_1)                        0.11       0.22 f
  core_i/U39/X (SAEDHVT14_NR2_1)                          0.05       0.27 r
  core_i/cs_registers_i/csr_addr_i[9] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.27 r
  core_i/cs_registers_i/U311/X (SAEDHVT14_NR3B_U_0P5)     0.06       0.33 r
  core_i/cs_registers_i/U1669/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.36 f
  core_i/cs_registers_i/U85/X (SAEDHVT14_OR2_1)           0.04       0.40 f
  core_i/cs_registers_i/U50/X (SAEDHVT14_INV_S_1)         0.02       0.41 r
  core_i/cs_registers_i/U83/X (SAEDHVT14_ND2_CDC_0P5)     0.03       0.45 f
  core_i/cs_registers_i/U49/X (SAEDHVT14_INV_S_1)         0.05       0.49 r
  core_i/cs_registers_i/U8/X (SAEDHVT14_ND2_CDC_0P5)      0.07       0.57 f
  core_i/cs_registers_i/U1889/X (SAEDHVT14_AOI21_0P75)
                                                          0.05       0.62 r
  core_i/cs_registers_i/U1890/X (SAEDHVT14_OAI22_1)       0.03       0.65 f
  core_i/cs_registers_i/mie_bypass_o[30] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/mie_bypass_i[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[30] (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/U60/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U10/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.69 f
  core_i/id_stage_i/int_controller_i/U15/X (SAEDHVT14_NR4_0P75)
                                                          0.06       0.76 r
  core_i/id_stage_i/int_controller_i/U14/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       0.78 r
  core_i/id_stage_i/int_controller_i/U63/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.80 f
  core_i/id_stage_i/int_controller_i/U22/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       0.83 f
  core_i/id_stage_i/int_controller_i/U53/X (SAEDHVT14_OR3_1)
                                                          0.05       0.88 f
  core_i/id_stage_i/int_controller_i/U52/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.90 r
  core_i/id_stage_i/int_controller_i/U67/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.92 f
  core_i/id_stage_i/int_controller_i/U69/X (SAEDHVT14_OR3_0P75)
                                                          0.04       0.97 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.01 f
  core_i/id_stage_i/int_controller_i/U9/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U32/X (SAEDHVT14_OAI211_0P5)
                                                          0.06       1.08 f
  core_i/id_stage_i/int_controller_i/U27/X (SAEDHVT14_AO21_1)
                                                          0.03       1.11 f
  core_i/id_stage_i/int_controller_i/U26/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       1.13 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/U319/X (SAEDHVT14_ND2_CDC_1)
                                                          0.02       1.15 r
  core_i/id_stage_i/controller_i/U104/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.04       1.19 f
  core_i/id_stage_i/controller_i/U43/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.06       1.25 f
  core_i/id_stage_i/controller_i/U327/X (SAEDHVT14_OR3_0P75)
                                                          0.06       1.30 f
  core_i/id_stage_i/controller_i/U19/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       1.34 f
  core_i/id_stage_i/controller_i/U178/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.36 r
  core_i/id_stage_i/controller_i/U176/X (SAEDHVT14_AO211_1)
                                                          0.04       1.40 r
  core_i/id_stage_i/controller_i/pc_mux_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.40 r
  core_i/id_stage_i/pc_mux_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/pc_mux_i[1] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/U98/X (SAEDHVT14_NR4_0P75)            0.05       1.45 f
  core_i/if_stage_i/U161/X (SAEDHVT14_ND2_CDC_0P5)        0.02       1.47 r
  core_i/if_stage_i/U56/X (SAEDHVT14_NR3_1)               0.04       1.52 f
  core_i/if_stage_i/U20/X (SAEDHVT14_BUF_S_1)             0.04       1.56 f
  core_i/if_stage_i/U240/X (SAEDHVT14_AOI222_1)           0.10       1.66 r
  core_i/if_stage_i/U241/X (SAEDHVT14_AN4_1)              0.05       1.71 r
  core_i/if_stage_i/U71/X (SAEDHVT14_INV_S_1)             0.02       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[16] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[16] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U187/X (SAEDHVT14_OA2BB2_V1_1)
                                                          0.03       1.75 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U188/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[16] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[16] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U52/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.79 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U319/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       1.81 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[16] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.81 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[16] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.81 f
  core_i/if_stage_i/instr_addr_o[16] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.81 f
  core_i/instr_addr_o[16] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.81 f
  instr_addr_o[16] (out)                                  0.00       1.81 f
  data arrival time                                                  1.81

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[15]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/id_stage_i/alu_operand_b_ex_o[9] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 r
  core_i/U14/X (SAEDHVT14_INV_S_1)                        0.11       0.22 f
  core_i/U39/X (SAEDHVT14_NR2_1)                          0.05       0.27 r
  core_i/cs_registers_i/csr_addr_i[9] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.27 r
  core_i/cs_registers_i/U311/X (SAEDHVT14_NR3B_U_0P5)     0.06       0.33 r
  core_i/cs_registers_i/U1669/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.36 f
  core_i/cs_registers_i/U85/X (SAEDHVT14_OR2_1)           0.04       0.40 f
  core_i/cs_registers_i/U50/X (SAEDHVT14_INV_S_1)         0.02       0.41 r
  core_i/cs_registers_i/U83/X (SAEDHVT14_ND2_CDC_0P5)     0.03       0.45 f
  core_i/cs_registers_i/U49/X (SAEDHVT14_INV_S_1)         0.05       0.49 r
  core_i/cs_registers_i/U8/X (SAEDHVT14_ND2_CDC_0P5)      0.07       0.57 f
  core_i/cs_registers_i/U1889/X (SAEDHVT14_AOI21_0P75)
                                                          0.05       0.62 r
  core_i/cs_registers_i/U1890/X (SAEDHVT14_OAI22_1)       0.03       0.65 f
  core_i/cs_registers_i/mie_bypass_o[30] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/mie_bypass_i[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[30] (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/U60/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U10/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.69 f
  core_i/id_stage_i/int_controller_i/U15/X (SAEDHVT14_NR4_0P75)
                                                          0.06       0.76 r
  core_i/id_stage_i/int_controller_i/U14/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       0.78 r
  core_i/id_stage_i/int_controller_i/U63/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.80 f
  core_i/id_stage_i/int_controller_i/U22/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       0.83 f
  core_i/id_stage_i/int_controller_i/U53/X (SAEDHVT14_OR3_1)
                                                          0.05       0.88 f
  core_i/id_stage_i/int_controller_i/U52/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.90 r
  core_i/id_stage_i/int_controller_i/U67/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.92 f
  core_i/id_stage_i/int_controller_i/U69/X (SAEDHVT14_OR3_0P75)
                                                          0.04       0.97 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.01 f
  core_i/id_stage_i/int_controller_i/U9/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U32/X (SAEDHVT14_OAI211_0P5)
                                                          0.06       1.08 f
  core_i/id_stage_i/int_controller_i/U27/X (SAEDHVT14_AO21_1)
                                                          0.03       1.11 f
  core_i/id_stage_i/int_controller_i/U26/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       1.13 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/U319/X (SAEDHVT14_ND2_CDC_1)
                                                          0.02       1.15 r
  core_i/id_stage_i/controller_i/U104/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.04       1.19 f
  core_i/id_stage_i/controller_i/U43/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.06       1.25 f
  core_i/id_stage_i/controller_i/U327/X (SAEDHVT14_OR3_0P75)
                                                          0.06       1.30 f
  core_i/id_stage_i/controller_i/U19/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       1.34 f
  core_i/id_stage_i/controller_i/U178/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.36 r
  core_i/id_stage_i/controller_i/U176/X (SAEDHVT14_AO211_1)
                                                          0.04       1.40 r
  core_i/id_stage_i/controller_i/pc_mux_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.40 r
  core_i/id_stage_i/pc_mux_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/pc_mux_i[1] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/U98/X (SAEDHVT14_NR4_0P75)            0.05       1.45 f
  core_i/if_stage_i/U161/X (SAEDHVT14_ND2_CDC_0P5)        0.02       1.47 r
  core_i/if_stage_i/U56/X (SAEDHVT14_NR3_1)               0.04       1.52 f
  core_i/if_stage_i/U20/X (SAEDHVT14_BUF_S_1)             0.04       1.56 f
  core_i/if_stage_i/U245/X (SAEDHVT14_AOI222_1)           0.10       1.66 r
  core_i/if_stage_i/U246/X (SAEDHVT14_AN4_1)              0.05       1.71 r
  core_i/if_stage_i/U72/X (SAEDHVT14_INV_S_1)             0.02       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[15] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[15] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U191/X (SAEDHVT14_OA2BB2_V1_1)
                                                          0.03       1.75 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U192/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[15] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[15] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U51/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.79 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U317/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       1.81 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[15] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.81 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[15] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.81 f
  core_i/if_stage_i/instr_addr_o[15] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.81 f
  core_i/instr_addr_o[15] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.81 f
  instr_addr_o[15] (out)                                  0.00       1.81 f
  data arrival time                                                  1.81

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[14]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/id_stage_i/alu_operand_b_ex_o[9] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 r
  core_i/U14/X (SAEDHVT14_INV_S_1)                        0.11       0.22 f
  core_i/U39/X (SAEDHVT14_NR2_1)                          0.05       0.27 r
  core_i/cs_registers_i/csr_addr_i[9] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.27 r
  core_i/cs_registers_i/U311/X (SAEDHVT14_NR3B_U_0P5)     0.06       0.33 r
  core_i/cs_registers_i/U1669/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.36 f
  core_i/cs_registers_i/U85/X (SAEDHVT14_OR2_1)           0.04       0.40 f
  core_i/cs_registers_i/U50/X (SAEDHVT14_INV_S_1)         0.02       0.41 r
  core_i/cs_registers_i/U83/X (SAEDHVT14_ND2_CDC_0P5)     0.03       0.45 f
  core_i/cs_registers_i/U49/X (SAEDHVT14_INV_S_1)         0.05       0.49 r
  core_i/cs_registers_i/U8/X (SAEDHVT14_ND2_CDC_0P5)      0.07       0.57 f
  core_i/cs_registers_i/U1889/X (SAEDHVT14_AOI21_0P75)
                                                          0.05       0.62 r
  core_i/cs_registers_i/U1890/X (SAEDHVT14_OAI22_1)       0.03       0.65 f
  core_i/cs_registers_i/mie_bypass_o[30] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/mie_bypass_i[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[30] (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/U60/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U10/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.69 f
  core_i/id_stage_i/int_controller_i/U15/X (SAEDHVT14_NR4_0P75)
                                                          0.06       0.76 r
  core_i/id_stage_i/int_controller_i/U14/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       0.78 r
  core_i/id_stage_i/int_controller_i/U63/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.80 f
  core_i/id_stage_i/int_controller_i/U22/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       0.83 f
  core_i/id_stage_i/int_controller_i/U53/X (SAEDHVT14_OR3_1)
                                                          0.05       0.88 f
  core_i/id_stage_i/int_controller_i/U52/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.90 r
  core_i/id_stage_i/int_controller_i/U67/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.92 f
  core_i/id_stage_i/int_controller_i/U69/X (SAEDHVT14_OR3_0P75)
                                                          0.04       0.97 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.01 f
  core_i/id_stage_i/int_controller_i/U9/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U32/X (SAEDHVT14_OAI211_0P5)
                                                          0.06       1.08 f
  core_i/id_stage_i/int_controller_i/U27/X (SAEDHVT14_AO21_1)
                                                          0.03       1.11 f
  core_i/id_stage_i/int_controller_i/U26/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       1.13 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/U319/X (SAEDHVT14_ND2_CDC_1)
                                                          0.02       1.15 r
  core_i/id_stage_i/controller_i/U104/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.04       1.19 f
  core_i/id_stage_i/controller_i/U43/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.06       1.25 f
  core_i/id_stage_i/controller_i/U327/X (SAEDHVT14_OR3_0P75)
                                                          0.06       1.30 f
  core_i/id_stage_i/controller_i/U19/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       1.34 f
  core_i/id_stage_i/controller_i/U178/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.36 r
  core_i/id_stage_i/controller_i/U176/X (SAEDHVT14_AO211_1)
                                                          0.04       1.40 r
  core_i/id_stage_i/controller_i/pc_mux_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.40 r
  core_i/id_stage_i/pc_mux_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/pc_mux_i[1] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/U98/X (SAEDHVT14_NR4_0P75)            0.05       1.45 f
  core_i/if_stage_i/U161/X (SAEDHVT14_ND2_CDC_0P5)        0.02       1.47 r
  core_i/if_stage_i/U56/X (SAEDHVT14_NR3_1)               0.04       1.52 f
  core_i/if_stage_i/U20/X (SAEDHVT14_BUF_S_1)             0.04       1.56 f
  core_i/if_stage_i/U250/X (SAEDHVT14_AOI222_1)           0.10       1.66 r
  core_i/if_stage_i/U251/X (SAEDHVT14_AN4_1)              0.05       1.71 r
  core_i/if_stage_i/U73/X (SAEDHVT14_INV_S_1)             0.02       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[14] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[14] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U195/X (SAEDHVT14_OA2BB2_V1_1)
                                                          0.03       1.75 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U196/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[14] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[14] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U50/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.79 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U315/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       1.81 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[14] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.81 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[14] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.81 f
  core_i/if_stage_i/instr_addr_o[14] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.81 f
  core_i/instr_addr_o[14] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.81 f
  instr_addr_o[14] (out)                                  0.00       1.81 f
  data arrival time                                                  1.81

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[13]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/id_stage_i/alu_operand_b_ex_o[9] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 r
  core_i/U14/X (SAEDHVT14_INV_S_1)                        0.11       0.22 f
  core_i/U39/X (SAEDHVT14_NR2_1)                          0.05       0.27 r
  core_i/cs_registers_i/csr_addr_i[9] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.27 r
  core_i/cs_registers_i/U311/X (SAEDHVT14_NR3B_U_0P5)     0.06       0.33 r
  core_i/cs_registers_i/U1669/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.36 f
  core_i/cs_registers_i/U85/X (SAEDHVT14_OR2_1)           0.04       0.40 f
  core_i/cs_registers_i/U50/X (SAEDHVT14_INV_S_1)         0.02       0.41 r
  core_i/cs_registers_i/U83/X (SAEDHVT14_ND2_CDC_0P5)     0.03       0.45 f
  core_i/cs_registers_i/U49/X (SAEDHVT14_INV_S_1)         0.05       0.49 r
  core_i/cs_registers_i/U8/X (SAEDHVT14_ND2_CDC_0P5)      0.07       0.57 f
  core_i/cs_registers_i/U1889/X (SAEDHVT14_AOI21_0P75)
                                                          0.05       0.62 r
  core_i/cs_registers_i/U1890/X (SAEDHVT14_OAI22_1)       0.03       0.65 f
  core_i/cs_registers_i/mie_bypass_o[30] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/mie_bypass_i[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[30] (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/U60/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U10/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.69 f
  core_i/id_stage_i/int_controller_i/U15/X (SAEDHVT14_NR4_0P75)
                                                          0.06       0.76 r
  core_i/id_stage_i/int_controller_i/U14/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       0.78 r
  core_i/id_stage_i/int_controller_i/U63/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.80 f
  core_i/id_stage_i/int_controller_i/U22/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       0.83 f
  core_i/id_stage_i/int_controller_i/U53/X (SAEDHVT14_OR3_1)
                                                          0.05       0.88 f
  core_i/id_stage_i/int_controller_i/U52/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.90 r
  core_i/id_stage_i/int_controller_i/U67/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.92 f
  core_i/id_stage_i/int_controller_i/U69/X (SAEDHVT14_OR3_0P75)
                                                          0.04       0.97 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.01 f
  core_i/id_stage_i/int_controller_i/U9/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U32/X (SAEDHVT14_OAI211_0P5)
                                                          0.06       1.08 f
  core_i/id_stage_i/int_controller_i/U27/X (SAEDHVT14_AO21_1)
                                                          0.03       1.11 f
  core_i/id_stage_i/int_controller_i/U26/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       1.13 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/U319/X (SAEDHVT14_ND2_CDC_1)
                                                          0.02       1.15 r
  core_i/id_stage_i/controller_i/U104/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.04       1.19 f
  core_i/id_stage_i/controller_i/U43/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.06       1.25 f
  core_i/id_stage_i/controller_i/U327/X (SAEDHVT14_OR3_0P75)
                                                          0.06       1.30 f
  core_i/id_stage_i/controller_i/U19/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       1.34 f
  core_i/id_stage_i/controller_i/U178/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.36 r
  core_i/id_stage_i/controller_i/U176/X (SAEDHVT14_AO211_1)
                                                          0.04       1.40 r
  core_i/id_stage_i/controller_i/pc_mux_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.40 r
  core_i/id_stage_i/pc_mux_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/pc_mux_i[1] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/U98/X (SAEDHVT14_NR4_0P75)            0.05       1.45 f
  core_i/if_stage_i/U161/X (SAEDHVT14_ND2_CDC_0P5)        0.02       1.47 r
  core_i/if_stage_i/U56/X (SAEDHVT14_NR3_1)               0.04       1.52 f
  core_i/if_stage_i/U20/X (SAEDHVT14_BUF_S_1)             0.04       1.56 f
  core_i/if_stage_i/U255/X (SAEDHVT14_AOI222_1)           0.10       1.66 r
  core_i/if_stage_i/U256/X (SAEDHVT14_AN4_1)              0.05       1.71 r
  core_i/if_stage_i/U74/X (SAEDHVT14_INV_S_1)             0.02       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[13] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[13] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U199/X (SAEDHVT14_OA2BB2_V1_1)
                                                          0.03       1.75 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U200/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[13] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[13] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U49/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.79 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U313/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       1.81 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[13] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.81 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[13] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.81 f
  core_i/if_stage_i/instr_addr_o[13] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.81 f
  core_i/instr_addr_o[13] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.81 f
  instr_addr_o[13] (out)                                  0.00       1.81 f
  data arrival time                                                  1.81

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[12]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/id_stage_i/alu_operand_b_ex_o[9] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 r
  core_i/U14/X (SAEDHVT14_INV_S_1)                        0.11       0.22 f
  core_i/U39/X (SAEDHVT14_NR2_1)                          0.05       0.27 r
  core_i/cs_registers_i/csr_addr_i[9] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.27 r
  core_i/cs_registers_i/U311/X (SAEDHVT14_NR3B_U_0P5)     0.06       0.33 r
  core_i/cs_registers_i/U1669/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.36 f
  core_i/cs_registers_i/U85/X (SAEDHVT14_OR2_1)           0.04       0.40 f
  core_i/cs_registers_i/U50/X (SAEDHVT14_INV_S_1)         0.02       0.41 r
  core_i/cs_registers_i/U83/X (SAEDHVT14_ND2_CDC_0P5)     0.03       0.45 f
  core_i/cs_registers_i/U49/X (SAEDHVT14_INV_S_1)         0.05       0.49 r
  core_i/cs_registers_i/U8/X (SAEDHVT14_ND2_CDC_0P5)      0.07       0.57 f
  core_i/cs_registers_i/U1889/X (SAEDHVT14_AOI21_0P75)
                                                          0.05       0.62 r
  core_i/cs_registers_i/U1890/X (SAEDHVT14_OAI22_1)       0.03       0.65 f
  core_i/cs_registers_i/mie_bypass_o[30] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/mie_bypass_i[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[30] (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/U60/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U10/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.69 f
  core_i/id_stage_i/int_controller_i/U15/X (SAEDHVT14_NR4_0P75)
                                                          0.06       0.76 r
  core_i/id_stage_i/int_controller_i/U14/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       0.78 r
  core_i/id_stage_i/int_controller_i/U63/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.80 f
  core_i/id_stage_i/int_controller_i/U22/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       0.83 f
  core_i/id_stage_i/int_controller_i/U53/X (SAEDHVT14_OR3_1)
                                                          0.05       0.88 f
  core_i/id_stage_i/int_controller_i/U52/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.90 r
  core_i/id_stage_i/int_controller_i/U67/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.92 f
  core_i/id_stage_i/int_controller_i/U69/X (SAEDHVT14_OR3_0P75)
                                                          0.04       0.97 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.01 f
  core_i/id_stage_i/int_controller_i/U9/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U32/X (SAEDHVT14_OAI211_0P5)
                                                          0.06       1.08 f
  core_i/id_stage_i/int_controller_i/U27/X (SAEDHVT14_AO21_1)
                                                          0.03       1.11 f
  core_i/id_stage_i/int_controller_i/U26/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       1.13 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/U319/X (SAEDHVT14_ND2_CDC_1)
                                                          0.02       1.15 r
  core_i/id_stage_i/controller_i/U104/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.04       1.19 f
  core_i/id_stage_i/controller_i/U43/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.06       1.25 f
  core_i/id_stage_i/controller_i/U327/X (SAEDHVT14_OR3_0P75)
                                                          0.06       1.30 f
  core_i/id_stage_i/controller_i/U19/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       1.34 f
  core_i/id_stage_i/controller_i/U178/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.36 r
  core_i/id_stage_i/controller_i/U176/X (SAEDHVT14_AO211_1)
                                                          0.04       1.40 r
  core_i/id_stage_i/controller_i/pc_mux_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.40 r
  core_i/id_stage_i/pc_mux_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/pc_mux_i[1] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/U98/X (SAEDHVT14_NR4_0P75)            0.05       1.45 f
  core_i/if_stage_i/U161/X (SAEDHVT14_ND2_CDC_0P5)        0.02       1.47 r
  core_i/if_stage_i/U56/X (SAEDHVT14_NR3_1)               0.04       1.52 f
  core_i/if_stage_i/U20/X (SAEDHVT14_BUF_S_1)             0.04       1.56 f
  core_i/if_stage_i/U260/X (SAEDHVT14_AOI222_1)           0.10       1.66 r
  core_i/if_stage_i/U261/X (SAEDHVT14_AN4_1)              0.05       1.71 r
  core_i/if_stage_i/U75/X (SAEDHVT14_INV_S_1)             0.02       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[12] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[12] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U203/X (SAEDHVT14_OA2BB2_V1_1)
                                                          0.03       1.75 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U204/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[12] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[12] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U48/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.79 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U311/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       1.81 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[12] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.81 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[12] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.81 f
  core_i/if_stage_i/instr_addr_o[12] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.81 f
  core_i/instr_addr_o[12] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.81 f
  instr_addr_o[12] (out)                                  0.00       1.81 f
  data arrival time                                                  1.81

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[11]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/id_stage_i/alu_operand_b_ex_o[9] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 r
  core_i/U14/X (SAEDHVT14_INV_S_1)                        0.11       0.22 f
  core_i/U39/X (SAEDHVT14_NR2_1)                          0.05       0.27 r
  core_i/cs_registers_i/csr_addr_i[9] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.27 r
  core_i/cs_registers_i/U311/X (SAEDHVT14_NR3B_U_0P5)     0.06       0.33 r
  core_i/cs_registers_i/U1669/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.36 f
  core_i/cs_registers_i/U85/X (SAEDHVT14_OR2_1)           0.04       0.40 f
  core_i/cs_registers_i/U50/X (SAEDHVT14_INV_S_1)         0.02       0.41 r
  core_i/cs_registers_i/U83/X (SAEDHVT14_ND2_CDC_0P5)     0.03       0.45 f
  core_i/cs_registers_i/U49/X (SAEDHVT14_INV_S_1)         0.05       0.49 r
  core_i/cs_registers_i/U8/X (SAEDHVT14_ND2_CDC_0P5)      0.07       0.57 f
  core_i/cs_registers_i/U1889/X (SAEDHVT14_AOI21_0P75)
                                                          0.05       0.62 r
  core_i/cs_registers_i/U1890/X (SAEDHVT14_OAI22_1)       0.03       0.65 f
  core_i/cs_registers_i/mie_bypass_o[30] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/mie_bypass_i[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[30] (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/U60/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U10/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.69 f
  core_i/id_stage_i/int_controller_i/U15/X (SAEDHVT14_NR4_0P75)
                                                          0.06       0.76 r
  core_i/id_stage_i/int_controller_i/U14/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       0.78 r
  core_i/id_stage_i/int_controller_i/U63/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.80 f
  core_i/id_stage_i/int_controller_i/U22/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       0.83 f
  core_i/id_stage_i/int_controller_i/U53/X (SAEDHVT14_OR3_1)
                                                          0.05       0.88 f
  core_i/id_stage_i/int_controller_i/U52/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.90 r
  core_i/id_stage_i/int_controller_i/U67/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.92 f
  core_i/id_stage_i/int_controller_i/U69/X (SAEDHVT14_OR3_0P75)
                                                          0.04       0.97 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.01 f
  core_i/id_stage_i/int_controller_i/U9/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U32/X (SAEDHVT14_OAI211_0P5)
                                                          0.06       1.08 f
  core_i/id_stage_i/int_controller_i/U27/X (SAEDHVT14_AO21_1)
                                                          0.03       1.11 f
  core_i/id_stage_i/int_controller_i/U26/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       1.13 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/U319/X (SAEDHVT14_ND2_CDC_1)
                                                          0.02       1.15 r
  core_i/id_stage_i/controller_i/U104/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.04       1.19 f
  core_i/id_stage_i/controller_i/U43/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.06       1.25 f
  core_i/id_stage_i/controller_i/U327/X (SAEDHVT14_OR3_0P75)
                                                          0.06       1.30 f
  core_i/id_stage_i/controller_i/U19/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       1.34 f
  core_i/id_stage_i/controller_i/U178/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.36 r
  core_i/id_stage_i/controller_i/U176/X (SAEDHVT14_AO211_1)
                                                          0.04       1.40 r
  core_i/id_stage_i/controller_i/pc_mux_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.40 r
  core_i/id_stage_i/pc_mux_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/pc_mux_i[1] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/U98/X (SAEDHVT14_NR4_0P75)            0.05       1.45 f
  core_i/if_stage_i/U161/X (SAEDHVT14_ND2_CDC_0P5)        0.02       1.47 r
  core_i/if_stage_i/U56/X (SAEDHVT14_NR3_1)               0.04       1.52 f
  core_i/if_stage_i/U20/X (SAEDHVT14_BUF_S_1)             0.04       1.56 f
  core_i/if_stage_i/U265/X (SAEDHVT14_AOI222_1)           0.10       1.66 r
  core_i/if_stage_i/U266/X (SAEDHVT14_AN4_1)              0.05       1.71 r
  core_i/if_stage_i/U76/X (SAEDHVT14_INV_S_1)             0.02       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[11] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[11] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U207/X (SAEDHVT14_OA2BB2_V1_1)
                                                          0.03       1.75 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U208/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[11] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[11] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U47/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.79 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U309/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       1.81 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[11] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.81 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[11] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.81 f
  core_i/if_stage_i/instr_addr_o[11] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.81 f
  core_i/instr_addr_o[11] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.81 f
  instr_addr_o[11] (out)                                  0.00       1.81 f
  data arrival time                                                  1.81

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[10]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/id_stage_i/alu_operand_b_ex_o[9] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 r
  core_i/U14/X (SAEDHVT14_INV_S_1)                        0.11       0.22 f
  core_i/U39/X (SAEDHVT14_NR2_1)                          0.05       0.27 r
  core_i/cs_registers_i/csr_addr_i[9] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.27 r
  core_i/cs_registers_i/U311/X (SAEDHVT14_NR3B_U_0P5)     0.06       0.33 r
  core_i/cs_registers_i/U1669/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.36 f
  core_i/cs_registers_i/U85/X (SAEDHVT14_OR2_1)           0.04       0.40 f
  core_i/cs_registers_i/U50/X (SAEDHVT14_INV_S_1)         0.02       0.41 r
  core_i/cs_registers_i/U83/X (SAEDHVT14_ND2_CDC_0P5)     0.03       0.45 f
  core_i/cs_registers_i/U49/X (SAEDHVT14_INV_S_1)         0.05       0.49 r
  core_i/cs_registers_i/U8/X (SAEDHVT14_ND2_CDC_0P5)      0.07       0.57 f
  core_i/cs_registers_i/U1889/X (SAEDHVT14_AOI21_0P75)
                                                          0.05       0.62 r
  core_i/cs_registers_i/U1890/X (SAEDHVT14_OAI22_1)       0.03       0.65 f
  core_i/cs_registers_i/mie_bypass_o[30] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/mie_bypass_i[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[30] (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/U60/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U10/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.69 f
  core_i/id_stage_i/int_controller_i/U15/X (SAEDHVT14_NR4_0P75)
                                                          0.06       0.76 r
  core_i/id_stage_i/int_controller_i/U14/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       0.78 r
  core_i/id_stage_i/int_controller_i/U63/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.80 f
  core_i/id_stage_i/int_controller_i/U22/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       0.83 f
  core_i/id_stage_i/int_controller_i/U53/X (SAEDHVT14_OR3_1)
                                                          0.05       0.88 f
  core_i/id_stage_i/int_controller_i/U52/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.90 r
  core_i/id_stage_i/int_controller_i/U67/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.92 f
  core_i/id_stage_i/int_controller_i/U69/X (SAEDHVT14_OR3_0P75)
                                                          0.04       0.97 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.01 f
  core_i/id_stage_i/int_controller_i/U9/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U32/X (SAEDHVT14_OAI211_0P5)
                                                          0.06       1.08 f
  core_i/id_stage_i/int_controller_i/U27/X (SAEDHVT14_AO21_1)
                                                          0.03       1.11 f
  core_i/id_stage_i/int_controller_i/U26/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       1.13 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/U319/X (SAEDHVT14_ND2_CDC_1)
                                                          0.02       1.15 r
  core_i/id_stage_i/controller_i/U104/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.04       1.19 f
  core_i/id_stage_i/controller_i/U43/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.06       1.25 f
  core_i/id_stage_i/controller_i/U327/X (SAEDHVT14_OR3_0P75)
                                                          0.06       1.30 f
  core_i/id_stage_i/controller_i/U19/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       1.34 f
  core_i/id_stage_i/controller_i/U178/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.36 r
  core_i/id_stage_i/controller_i/U176/X (SAEDHVT14_AO211_1)
                                                          0.04       1.40 r
  core_i/id_stage_i/controller_i/pc_mux_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.40 r
  core_i/id_stage_i/pc_mux_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/pc_mux_i[1] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/U98/X (SAEDHVT14_NR4_0P75)            0.05       1.45 f
  core_i/if_stage_i/U161/X (SAEDHVT14_ND2_CDC_0P5)        0.02       1.47 r
  core_i/if_stage_i/U56/X (SAEDHVT14_NR3_1)               0.04       1.52 f
  core_i/if_stage_i/U20/X (SAEDHVT14_BUF_S_1)             0.04       1.56 f
  core_i/if_stage_i/U270/X (SAEDHVT14_AOI222_1)           0.10       1.66 r
  core_i/if_stage_i/U271/X (SAEDHVT14_AN4_1)              0.05       1.71 r
  core_i/if_stage_i/U77/X (SAEDHVT14_INV_S_1)             0.02       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[10] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[10] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U211/X (SAEDHVT14_OA2BB2_V1_1)
                                                          0.03       1.75 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U212/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[10] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[10] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U46/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.79 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U307/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       1.81 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[10] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.81 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[10] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.81 f
  core_i/if_stage_i/instr_addr_o[10] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.81 f
  core_i/instr_addr_o[10] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.81 f
  instr_addr_o[10] (out)                                  0.00       1.81 f
  data arrival time                                                  1.81

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[9]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/id_stage_i/alu_operand_b_ex_o[9] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 r
  core_i/U14/X (SAEDHVT14_INV_S_1)                        0.11       0.22 f
  core_i/U39/X (SAEDHVT14_NR2_1)                          0.05       0.27 r
  core_i/cs_registers_i/csr_addr_i[9] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.27 r
  core_i/cs_registers_i/U311/X (SAEDHVT14_NR3B_U_0P5)     0.06       0.33 r
  core_i/cs_registers_i/U1669/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.36 f
  core_i/cs_registers_i/U85/X (SAEDHVT14_OR2_1)           0.04       0.40 f
  core_i/cs_registers_i/U50/X (SAEDHVT14_INV_S_1)         0.02       0.41 r
  core_i/cs_registers_i/U83/X (SAEDHVT14_ND2_CDC_0P5)     0.03       0.45 f
  core_i/cs_registers_i/U49/X (SAEDHVT14_INV_S_1)         0.05       0.49 r
  core_i/cs_registers_i/U8/X (SAEDHVT14_ND2_CDC_0P5)      0.07       0.57 f
  core_i/cs_registers_i/U1889/X (SAEDHVT14_AOI21_0P75)
                                                          0.05       0.62 r
  core_i/cs_registers_i/U1890/X (SAEDHVT14_OAI22_1)       0.03       0.65 f
  core_i/cs_registers_i/mie_bypass_o[30] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/mie_bypass_i[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[30] (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/U60/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U10/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.69 f
  core_i/id_stage_i/int_controller_i/U15/X (SAEDHVT14_NR4_0P75)
                                                          0.06       0.76 r
  core_i/id_stage_i/int_controller_i/U14/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       0.78 r
  core_i/id_stage_i/int_controller_i/U63/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.80 f
  core_i/id_stage_i/int_controller_i/U22/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       0.83 f
  core_i/id_stage_i/int_controller_i/U53/X (SAEDHVT14_OR3_1)
                                                          0.05       0.88 f
  core_i/id_stage_i/int_controller_i/U52/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.90 r
  core_i/id_stage_i/int_controller_i/U67/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.92 f
  core_i/id_stage_i/int_controller_i/U69/X (SAEDHVT14_OR3_0P75)
                                                          0.04       0.97 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.01 f
  core_i/id_stage_i/int_controller_i/U9/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U32/X (SAEDHVT14_OAI211_0P5)
                                                          0.06       1.08 f
  core_i/id_stage_i/int_controller_i/U27/X (SAEDHVT14_AO21_1)
                                                          0.03       1.11 f
  core_i/id_stage_i/int_controller_i/U26/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       1.13 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/U319/X (SAEDHVT14_ND2_CDC_1)
                                                          0.02       1.15 r
  core_i/id_stage_i/controller_i/U104/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.04       1.19 f
  core_i/id_stage_i/controller_i/U43/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.06       1.25 f
  core_i/id_stage_i/controller_i/U327/X (SAEDHVT14_OR3_0P75)
                                                          0.06       1.30 f
  core_i/id_stage_i/controller_i/U19/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       1.34 f
  core_i/id_stage_i/controller_i/U178/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.36 r
  core_i/id_stage_i/controller_i/U176/X (SAEDHVT14_AO211_1)
                                                          0.04       1.40 r
  core_i/id_stage_i/controller_i/pc_mux_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.40 r
  core_i/id_stage_i/pc_mux_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/pc_mux_i[1] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/U98/X (SAEDHVT14_NR4_0P75)            0.05       1.45 f
  core_i/if_stage_i/U161/X (SAEDHVT14_ND2_CDC_0P5)        0.02       1.47 r
  core_i/if_stage_i/U56/X (SAEDHVT14_NR3_1)               0.04       1.52 f
  core_i/if_stage_i/U20/X (SAEDHVT14_BUF_S_1)             0.04       1.56 f
  core_i/if_stage_i/U275/X (SAEDHVT14_AOI222_1)           0.10       1.66 r
  core_i/if_stage_i/U276/X (SAEDHVT14_AN4_1)              0.05       1.71 r
  core_i/if_stage_i/U78/X (SAEDHVT14_INV_S_1)             0.02       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[9] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[9] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U215/X (SAEDHVT14_OA2BB2_V1_1)
                                                          0.03       1.75 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U216/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[9] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[9] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U45/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.79 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U305/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       1.81 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[9] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.81 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[9] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.81 f
  core_i/if_stage_i/instr_addr_o[9] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.81 f
  core_i/instr_addr_o[9] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.81 f
  instr_addr_o[9] (out)                                   0.00       1.81 f
  data arrival time                                                  1.81

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[8]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/id_stage_i/alu_operand_b_ex_o[9] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 r
  core_i/U14/X (SAEDHVT14_INV_S_1)                        0.11       0.22 f
  core_i/U39/X (SAEDHVT14_NR2_1)                          0.05       0.27 r
  core_i/cs_registers_i/csr_addr_i[9] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.27 r
  core_i/cs_registers_i/U311/X (SAEDHVT14_NR3B_U_0P5)     0.06       0.33 r
  core_i/cs_registers_i/U1669/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.36 f
  core_i/cs_registers_i/U85/X (SAEDHVT14_OR2_1)           0.04       0.40 f
  core_i/cs_registers_i/U50/X (SAEDHVT14_INV_S_1)         0.02       0.41 r
  core_i/cs_registers_i/U83/X (SAEDHVT14_ND2_CDC_0P5)     0.03       0.45 f
  core_i/cs_registers_i/U49/X (SAEDHVT14_INV_S_1)         0.05       0.49 r
  core_i/cs_registers_i/U8/X (SAEDHVT14_ND2_CDC_0P5)      0.07       0.57 f
  core_i/cs_registers_i/U1889/X (SAEDHVT14_AOI21_0P75)
                                                          0.05       0.62 r
  core_i/cs_registers_i/U1890/X (SAEDHVT14_OAI22_1)       0.03       0.65 f
  core_i/cs_registers_i/mie_bypass_o[30] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/mie_bypass_i[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[30] (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/U60/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U10/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.69 f
  core_i/id_stage_i/int_controller_i/U15/X (SAEDHVT14_NR4_0P75)
                                                          0.06       0.76 r
  core_i/id_stage_i/int_controller_i/U14/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       0.78 r
  core_i/id_stage_i/int_controller_i/U63/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.80 f
  core_i/id_stage_i/int_controller_i/U22/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       0.83 f
  core_i/id_stage_i/int_controller_i/U53/X (SAEDHVT14_OR3_1)
                                                          0.05       0.88 f
  core_i/id_stage_i/int_controller_i/U52/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.90 r
  core_i/id_stage_i/int_controller_i/U67/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.92 f
  core_i/id_stage_i/int_controller_i/U69/X (SAEDHVT14_OR3_0P75)
                                                          0.04       0.97 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.01 f
  core_i/id_stage_i/int_controller_i/U9/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U32/X (SAEDHVT14_OAI211_0P5)
                                                          0.06       1.08 f
  core_i/id_stage_i/int_controller_i/U27/X (SAEDHVT14_AO21_1)
                                                          0.03       1.11 f
  core_i/id_stage_i/int_controller_i/U26/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       1.13 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/U319/X (SAEDHVT14_ND2_CDC_1)
                                                          0.02       1.15 r
  core_i/id_stage_i/controller_i/U104/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.04       1.19 f
  core_i/id_stage_i/controller_i/U43/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.06       1.25 f
  core_i/id_stage_i/controller_i/U327/X (SAEDHVT14_OR3_0P75)
                                                          0.06       1.30 f
  core_i/id_stage_i/controller_i/U19/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       1.34 f
  core_i/id_stage_i/controller_i/U178/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.36 r
  core_i/id_stage_i/controller_i/U176/X (SAEDHVT14_AO211_1)
                                                          0.04       1.40 r
  core_i/id_stage_i/controller_i/pc_mux_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.40 r
  core_i/id_stage_i/pc_mux_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/pc_mux_i[1] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/U98/X (SAEDHVT14_NR4_0P75)            0.05       1.45 f
  core_i/if_stage_i/U161/X (SAEDHVT14_ND2_CDC_0P5)        0.02       1.47 r
  core_i/if_stage_i/U56/X (SAEDHVT14_NR3_1)               0.04       1.52 f
  core_i/if_stage_i/U20/X (SAEDHVT14_BUF_S_1)             0.04       1.56 f
  core_i/if_stage_i/U280/X (SAEDHVT14_AOI222_1)           0.10       1.66 r
  core_i/if_stage_i/U281/X (SAEDHVT14_AN4_1)              0.05       1.71 r
  core_i/if_stage_i/U79/X (SAEDHVT14_INV_S_1)             0.02       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[8] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[8] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U219/X (SAEDHVT14_OA2BB2_V1_1)
                                                          0.03       1.75 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U220/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[8] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[8] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U44/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.79 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U303/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       1.81 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[8] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.81 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[8] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.81 f
  core_i/if_stage_i/instr_addr_o[8] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.81 f
  core_i/instr_addr_o[8] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.81 f
  instr_addr_o[8] (out)                                   0.00       1.81 f
  data arrival time                                                  1.81

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[4]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/id_stage_i/alu_operand_b_ex_o[9] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 r
  core_i/U14/X (SAEDHVT14_INV_S_1)                        0.11       0.22 f
  core_i/U39/X (SAEDHVT14_NR2_1)                          0.05       0.27 r
  core_i/cs_registers_i/csr_addr_i[9] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.27 r
  core_i/cs_registers_i/U311/X (SAEDHVT14_NR3B_U_0P5)     0.06       0.33 r
  core_i/cs_registers_i/U1669/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.36 f
  core_i/cs_registers_i/U85/X (SAEDHVT14_OR2_1)           0.04       0.40 f
  core_i/cs_registers_i/U50/X (SAEDHVT14_INV_S_1)         0.02       0.41 r
  core_i/cs_registers_i/U83/X (SAEDHVT14_ND2_CDC_0P5)     0.03       0.45 f
  core_i/cs_registers_i/U49/X (SAEDHVT14_INV_S_1)         0.05       0.49 r
  core_i/cs_registers_i/U8/X (SAEDHVT14_ND2_CDC_0P5)      0.07       0.57 f
  core_i/cs_registers_i/U1889/X (SAEDHVT14_AOI21_0P75)
                                                          0.05       0.62 r
  core_i/cs_registers_i/U1890/X (SAEDHVT14_OAI22_1)       0.03       0.65 f
  core_i/cs_registers_i/mie_bypass_o[30] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/mie_bypass_i[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[30] (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/U60/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U10/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.69 f
  core_i/id_stage_i/int_controller_i/U15/X (SAEDHVT14_NR4_0P75)
                                                          0.06       0.76 r
  core_i/id_stage_i/int_controller_i/U14/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       0.78 r
  core_i/id_stage_i/int_controller_i/U63/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.80 f
  core_i/id_stage_i/int_controller_i/U22/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       0.83 f
  core_i/id_stage_i/int_controller_i/U53/X (SAEDHVT14_OR3_1)
                                                          0.05       0.88 f
  core_i/id_stage_i/int_controller_i/U52/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.90 r
  core_i/id_stage_i/int_controller_i/U67/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.92 f
  core_i/id_stage_i/int_controller_i/U69/X (SAEDHVT14_OR3_0P75)
                                                          0.04       0.97 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.01 f
  core_i/id_stage_i/int_controller_i/U9/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U32/X (SAEDHVT14_OAI211_0P5)
                                                          0.06       1.08 f
  core_i/id_stage_i/int_controller_i/U27/X (SAEDHVT14_AO21_1)
                                                          0.03       1.11 f
  core_i/id_stage_i/int_controller_i/U26/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       1.13 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/U319/X (SAEDHVT14_ND2_CDC_1)
                                                          0.02       1.15 r
  core_i/id_stage_i/controller_i/U104/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.04       1.19 f
  core_i/id_stage_i/controller_i/U43/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.06       1.25 f
  core_i/id_stage_i/controller_i/U327/X (SAEDHVT14_OR3_0P75)
                                                          0.06       1.30 f
  core_i/id_stage_i/controller_i/U19/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       1.34 f
  core_i/id_stage_i/controller_i/U178/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.36 r
  core_i/id_stage_i/controller_i/U176/X (SAEDHVT14_AO211_1)
                                                          0.04       1.40 r
  core_i/id_stage_i/controller_i/pc_mux_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.40 r
  core_i/id_stage_i/pc_mux_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/pc_mux_i[1] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/U98/X (SAEDHVT14_NR4_0P75)            0.05       1.45 f
  core_i/if_stage_i/U161/X (SAEDHVT14_ND2_CDC_0P5)        0.02       1.47 r
  core_i/if_stage_i/U56/X (SAEDHVT14_NR3_1)               0.04       1.52 f
  core_i/if_stage_i/U20/X (SAEDHVT14_BUF_S_1)             0.04       1.56 f
  core_i/if_stage_i/U300/X (SAEDHVT14_AOI222_1)           0.10       1.66 r
  core_i/if_stage_i/U301/X (SAEDHVT14_AN4_1)              0.05       1.71 r
  core_i/if_stage_i/U82/X (SAEDHVT14_INV_S_1)             0.02       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[4] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[4] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U235/X (SAEDHVT14_OA2BB2_V1_1)
                                                          0.03       1.75 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U236/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[4] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[4] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U40/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.79 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U295/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       1.81 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[4] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.81 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[4] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.81 f
  core_i/if_stage_i/instr_addr_o[4] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.81 f
  core_i/instr_addr_o[4] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.81 f
  instr_addr_o[4] (out)                                   0.00       1.81 f
  data arrival time                                                  1.81

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[3]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/id_stage_i/alu_operand_b_ex_o[9] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 r
  core_i/U14/X (SAEDHVT14_INV_S_1)                        0.11       0.22 f
  core_i/U39/X (SAEDHVT14_NR2_1)                          0.05       0.27 r
  core_i/cs_registers_i/csr_addr_i[9] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.27 r
  core_i/cs_registers_i/U311/X (SAEDHVT14_NR3B_U_0P5)     0.06       0.33 r
  core_i/cs_registers_i/U1669/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.36 f
  core_i/cs_registers_i/U85/X (SAEDHVT14_OR2_1)           0.04       0.40 f
  core_i/cs_registers_i/U50/X (SAEDHVT14_INV_S_1)         0.02       0.41 r
  core_i/cs_registers_i/U83/X (SAEDHVT14_ND2_CDC_0P5)     0.03       0.45 f
  core_i/cs_registers_i/U49/X (SAEDHVT14_INV_S_1)         0.05       0.49 r
  core_i/cs_registers_i/U8/X (SAEDHVT14_ND2_CDC_0P5)      0.07       0.57 f
  core_i/cs_registers_i/U1889/X (SAEDHVT14_AOI21_0P75)
                                                          0.05       0.62 r
  core_i/cs_registers_i/U1890/X (SAEDHVT14_OAI22_1)       0.03       0.65 f
  core_i/cs_registers_i/mie_bypass_o[30] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/mie_bypass_i[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[30] (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/U60/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U10/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.69 f
  core_i/id_stage_i/int_controller_i/U15/X (SAEDHVT14_NR4_0P75)
                                                          0.06       0.76 r
  core_i/id_stage_i/int_controller_i/U14/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       0.78 r
  core_i/id_stage_i/int_controller_i/U63/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.80 f
  core_i/id_stage_i/int_controller_i/U22/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       0.83 f
  core_i/id_stage_i/int_controller_i/U53/X (SAEDHVT14_OR3_1)
                                                          0.05       0.88 f
  core_i/id_stage_i/int_controller_i/U52/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.90 r
  core_i/id_stage_i/int_controller_i/U67/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.92 f
  core_i/id_stage_i/int_controller_i/U69/X (SAEDHVT14_OR3_0P75)
                                                          0.04       0.97 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.01 f
  core_i/id_stage_i/int_controller_i/U9/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U32/X (SAEDHVT14_OAI211_0P5)
                                                          0.06       1.08 f
  core_i/id_stage_i/int_controller_i/U27/X (SAEDHVT14_AO21_1)
                                                          0.03       1.11 f
  core_i/id_stage_i/int_controller_i/U26/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       1.13 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/U319/X (SAEDHVT14_ND2_CDC_1)
                                                          0.02       1.15 r
  core_i/id_stage_i/controller_i/U104/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.04       1.19 f
  core_i/id_stage_i/controller_i/U43/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.06       1.25 f
  core_i/id_stage_i/controller_i/U327/X (SAEDHVT14_OR3_0P75)
                                                          0.06       1.30 f
  core_i/id_stage_i/controller_i/U19/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       1.34 f
  core_i/id_stage_i/controller_i/U178/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.36 r
  core_i/id_stage_i/controller_i/U176/X (SAEDHVT14_AO211_1)
                                                          0.04       1.40 r
  core_i/id_stage_i/controller_i/pc_mux_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.40 r
  core_i/id_stage_i/pc_mux_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/pc_mux_i[1] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/U98/X (SAEDHVT14_NR4_0P75)            0.05       1.45 f
  core_i/if_stage_i/U161/X (SAEDHVT14_ND2_CDC_0P5)        0.02       1.47 r
  core_i/if_stage_i/U56/X (SAEDHVT14_NR3_1)               0.04       1.52 f
  core_i/if_stage_i/U20/X (SAEDHVT14_BUF_S_1)             0.04       1.56 f
  core_i/if_stage_i/U305/X (SAEDHVT14_AOI222_1)           0.10       1.66 r
  core_i/if_stage_i/U306/X (SAEDHVT14_AN4_1)              0.05       1.71 r
  core_i/if_stage_i/U94/X (SAEDHVT14_INV_S_1)             0.02       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[3] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[3] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U239/X (SAEDHVT14_OA2BB2_V1_1)
                                                          0.03       1.75 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U240/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[3] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[3] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U39/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.79 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U293/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       1.81 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[3] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.81 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[3] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.81 f
  core_i/if_stage_i/instr_addr_o[3] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.81 f
  core_i/instr_addr_o[3] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.81 f
  instr_addr_o[3] (out)                                   0.00       1.81 f
  data arrival time                                                  1.81

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[2]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/id_stage_i/alu_operand_b_ex_o[9] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 r
  core_i/U14/X (SAEDHVT14_INV_S_1)                        0.11       0.22 f
  core_i/U39/X (SAEDHVT14_NR2_1)                          0.05       0.27 r
  core_i/cs_registers_i/csr_addr_i[9] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.27 r
  core_i/cs_registers_i/U311/X (SAEDHVT14_NR3B_U_0P5)     0.06       0.33 r
  core_i/cs_registers_i/U1669/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.36 f
  core_i/cs_registers_i/U85/X (SAEDHVT14_OR2_1)           0.04       0.40 f
  core_i/cs_registers_i/U50/X (SAEDHVT14_INV_S_1)         0.02       0.41 r
  core_i/cs_registers_i/U83/X (SAEDHVT14_ND2_CDC_0P5)     0.03       0.45 f
  core_i/cs_registers_i/U49/X (SAEDHVT14_INV_S_1)         0.05       0.49 r
  core_i/cs_registers_i/U8/X (SAEDHVT14_ND2_CDC_0P5)      0.07       0.57 f
  core_i/cs_registers_i/U1889/X (SAEDHVT14_AOI21_0P75)
                                                          0.05       0.62 r
  core_i/cs_registers_i/U1890/X (SAEDHVT14_OAI22_1)       0.03       0.65 f
  core_i/cs_registers_i/mie_bypass_o[30] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/mie_bypass_i[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[30] (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/U60/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U10/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.69 f
  core_i/id_stage_i/int_controller_i/U15/X (SAEDHVT14_NR4_0P75)
                                                          0.06       0.76 r
  core_i/id_stage_i/int_controller_i/U14/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       0.78 r
  core_i/id_stage_i/int_controller_i/U63/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.80 f
  core_i/id_stage_i/int_controller_i/U22/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       0.83 f
  core_i/id_stage_i/int_controller_i/U53/X (SAEDHVT14_OR3_1)
                                                          0.05       0.88 f
  core_i/id_stage_i/int_controller_i/U52/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.90 r
  core_i/id_stage_i/int_controller_i/U67/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.92 f
  core_i/id_stage_i/int_controller_i/U69/X (SAEDHVT14_OR3_0P75)
                                                          0.04       0.97 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.01 f
  core_i/id_stage_i/int_controller_i/U9/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U32/X (SAEDHVT14_OAI211_0P5)
                                                          0.06       1.08 f
  core_i/id_stage_i/int_controller_i/U27/X (SAEDHVT14_AO21_1)
                                                          0.03       1.11 f
  core_i/id_stage_i/int_controller_i/U26/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       1.13 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/U319/X (SAEDHVT14_ND2_CDC_1)
                                                          0.02       1.15 r
  core_i/id_stage_i/controller_i/U104/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.04       1.19 f
  core_i/id_stage_i/controller_i/U43/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.06       1.25 f
  core_i/id_stage_i/controller_i/U327/X (SAEDHVT14_OR3_0P75)
                                                          0.06       1.30 f
  core_i/id_stage_i/controller_i/U19/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       1.34 f
  core_i/id_stage_i/controller_i/U178/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.36 r
  core_i/id_stage_i/controller_i/U176/X (SAEDHVT14_AO211_1)
                                                          0.04       1.40 r
  core_i/id_stage_i/controller_i/pc_mux_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.40 r
  core_i/id_stage_i/pc_mux_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/pc_mux_i[1] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/U98/X (SAEDHVT14_NR4_0P75)            0.05       1.45 f
  core_i/if_stage_i/U161/X (SAEDHVT14_ND2_CDC_0P5)        0.02       1.47 r
  core_i/if_stage_i/U56/X (SAEDHVT14_NR3_1)               0.04       1.52 f
  core_i/if_stage_i/U21/X (SAEDHVT14_BUF_S_1)             0.04       1.56 f
  core_i/if_stage_i/U310/X (SAEDHVT14_AOI222_1)           0.10       1.66 r
  core_i/if_stage_i/U311/X (SAEDHVT14_AN4_1)              0.05       1.71 r
  core_i/if_stage_i/U83/X (SAEDHVT14_INV_S_1)             0.02       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[2] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[2] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U243/X (SAEDHVT14_OA2BB2_V1_1)
                                                          0.03       1.75 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U244/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[2] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[2] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U38/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.79 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U291/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       1.81 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[2] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.81 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[2] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.81 f
  core_i/if_stage_i/instr_addr_o[2] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.81 f
  core_i/instr_addr_o[2] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.81 f
  instr_addr_o[2] (out)                                   0.00       1.81 f
  data arrival time                                                  1.81

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[26]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/id_stage_i/alu_operand_b_ex_o[9] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 r
  core_i/U14/X (SAEDHVT14_INV_S_1)                        0.11       0.22 f
  core_i/U39/X (SAEDHVT14_NR2_1)                          0.05       0.27 r
  core_i/cs_registers_i/csr_addr_i[9] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.27 r
  core_i/cs_registers_i/U311/X (SAEDHVT14_NR3B_U_0P5)     0.06       0.33 r
  core_i/cs_registers_i/U1669/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.36 f
  core_i/cs_registers_i/U85/X (SAEDHVT14_OR2_1)           0.04       0.40 f
  core_i/cs_registers_i/U50/X (SAEDHVT14_INV_S_1)         0.02       0.41 r
  core_i/cs_registers_i/U83/X (SAEDHVT14_ND2_CDC_0P5)     0.03       0.45 f
  core_i/cs_registers_i/U49/X (SAEDHVT14_INV_S_1)         0.05       0.49 r
  core_i/cs_registers_i/U8/X (SAEDHVT14_ND2_CDC_0P5)      0.07       0.57 f
  core_i/cs_registers_i/U1889/X (SAEDHVT14_AOI21_0P75)
                                                          0.05       0.62 r
  core_i/cs_registers_i/U1890/X (SAEDHVT14_OAI22_1)       0.03       0.65 f
  core_i/cs_registers_i/mie_bypass_o[30] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/mie_bypass_i[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[30] (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/U60/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U10/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.69 f
  core_i/id_stage_i/int_controller_i/U15/X (SAEDHVT14_NR4_0P75)
                                                          0.06       0.76 r
  core_i/id_stage_i/int_controller_i/U14/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       0.78 r
  core_i/id_stage_i/int_controller_i/U63/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.80 f
  core_i/id_stage_i/int_controller_i/U22/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       0.83 f
  core_i/id_stage_i/int_controller_i/U53/X (SAEDHVT14_OR3_1)
                                                          0.05       0.88 f
  core_i/id_stage_i/int_controller_i/U52/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.90 r
  core_i/id_stage_i/int_controller_i/U67/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.92 f
  core_i/id_stage_i/int_controller_i/U69/X (SAEDHVT14_OR3_0P75)
                                                          0.04       0.97 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.01 f
  core_i/id_stage_i/int_controller_i/U9/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U32/X (SAEDHVT14_OAI211_0P5)
                                                          0.06       1.08 f
  core_i/id_stage_i/int_controller_i/U27/X (SAEDHVT14_AO21_1)
                                                          0.03       1.11 f
  core_i/id_stage_i/int_controller_i/U26/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       1.13 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/U319/X (SAEDHVT14_ND2_CDC_1)
                                                          0.02       1.15 r
  core_i/id_stage_i/controller_i/U104/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.04       1.19 f
  core_i/id_stage_i/controller_i/U43/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.06       1.25 f
  core_i/id_stage_i/controller_i/U327/X (SAEDHVT14_OR3_0P75)
                                                          0.06       1.30 f
  core_i/id_stage_i/controller_i/U19/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       1.34 f
  core_i/id_stage_i/controller_i/U178/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.36 r
  core_i/id_stage_i/controller_i/U176/X (SAEDHVT14_AO211_1)
                                                          0.04       1.40 r
  core_i/id_stage_i/controller_i/pc_mux_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.40 r
  core_i/id_stage_i/pc_mux_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/pc_mux_i[1] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/U98/X (SAEDHVT14_NR4_0P75)            0.05       1.45 f
  core_i/if_stage_i/U161/X (SAEDHVT14_ND2_CDC_0P5)        0.02       1.47 r
  core_i/if_stage_i/U56/X (SAEDHVT14_NR3_1)               0.04       1.52 f
  core_i/if_stage_i/U21/X (SAEDHVT14_BUF_S_1)             0.04       1.56 f
  core_i/if_stage_i/U190/X (SAEDHVT14_AOI222_1)           0.10       1.66 r
  core_i/if_stage_i/U191/X (SAEDHVT14_AN4_1)              0.05       1.71 r
  core_i/if_stage_i/U86/X (SAEDHVT14_INV_S_1)             0.02       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[26] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[26] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U145/X (SAEDHVT14_OA2BB2_V1_1)
                                                          0.03       1.75 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U147/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[26] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[26] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.78 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U339/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       1.80 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[26] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.80 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[26] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.80 f
  core_i/if_stage_i/instr_addr_o[26] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.80 f
  core_i/instr_addr_o[26] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.80 f
  instr_addr_o[26] (out)                                  0.00       1.80 f
  data arrival time                                                  1.80

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[25]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/id_stage_i/alu_operand_b_ex_o[9] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 r
  core_i/U14/X (SAEDHVT14_INV_S_1)                        0.11       0.22 f
  core_i/U39/X (SAEDHVT14_NR2_1)                          0.05       0.27 r
  core_i/cs_registers_i/csr_addr_i[9] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.27 r
  core_i/cs_registers_i/U311/X (SAEDHVT14_NR3B_U_0P5)     0.06       0.33 r
  core_i/cs_registers_i/U1669/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.36 f
  core_i/cs_registers_i/U85/X (SAEDHVT14_OR2_1)           0.04       0.40 f
  core_i/cs_registers_i/U50/X (SAEDHVT14_INV_S_1)         0.02       0.41 r
  core_i/cs_registers_i/U83/X (SAEDHVT14_ND2_CDC_0P5)     0.03       0.45 f
  core_i/cs_registers_i/U49/X (SAEDHVT14_INV_S_1)         0.05       0.49 r
  core_i/cs_registers_i/U8/X (SAEDHVT14_ND2_CDC_0P5)      0.07       0.57 f
  core_i/cs_registers_i/U1889/X (SAEDHVT14_AOI21_0P75)
                                                          0.05       0.62 r
  core_i/cs_registers_i/U1890/X (SAEDHVT14_OAI22_1)       0.03       0.65 f
  core_i/cs_registers_i/mie_bypass_o[30] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/mie_bypass_i[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[30] (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/U60/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U10/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.69 f
  core_i/id_stage_i/int_controller_i/U15/X (SAEDHVT14_NR4_0P75)
                                                          0.06       0.76 r
  core_i/id_stage_i/int_controller_i/U14/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       0.78 r
  core_i/id_stage_i/int_controller_i/U63/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.80 f
  core_i/id_stage_i/int_controller_i/U22/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       0.83 f
  core_i/id_stage_i/int_controller_i/U53/X (SAEDHVT14_OR3_1)
                                                          0.05       0.88 f
  core_i/id_stage_i/int_controller_i/U52/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.90 r
  core_i/id_stage_i/int_controller_i/U67/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.92 f
  core_i/id_stage_i/int_controller_i/U69/X (SAEDHVT14_OR3_0P75)
                                                          0.04       0.97 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.01 f
  core_i/id_stage_i/int_controller_i/U9/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U32/X (SAEDHVT14_OAI211_0P5)
                                                          0.06       1.08 f
  core_i/id_stage_i/int_controller_i/U27/X (SAEDHVT14_AO21_1)
                                                          0.03       1.11 f
  core_i/id_stage_i/int_controller_i/U26/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       1.13 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/U319/X (SAEDHVT14_ND2_CDC_1)
                                                          0.02       1.15 r
  core_i/id_stage_i/controller_i/U104/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.04       1.19 f
  core_i/id_stage_i/controller_i/U43/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.06       1.25 f
  core_i/id_stage_i/controller_i/U327/X (SAEDHVT14_OR3_0P75)
                                                          0.06       1.30 f
  core_i/id_stage_i/controller_i/U19/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       1.34 f
  core_i/id_stage_i/controller_i/U178/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.36 r
  core_i/id_stage_i/controller_i/U176/X (SAEDHVT14_AO211_1)
                                                          0.04       1.40 r
  core_i/id_stage_i/controller_i/pc_mux_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.40 r
  core_i/id_stage_i/pc_mux_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/pc_mux_i[1] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/U98/X (SAEDHVT14_NR4_0P75)            0.05       1.45 f
  core_i/if_stage_i/U161/X (SAEDHVT14_ND2_CDC_0P5)        0.02       1.47 r
  core_i/if_stage_i/U56/X (SAEDHVT14_NR3_1)               0.04       1.52 f
  core_i/if_stage_i/U20/X (SAEDHVT14_BUF_S_1)             0.04       1.56 f
  core_i/if_stage_i/U195/X (SAEDHVT14_AOI222_1)           0.10       1.66 r
  core_i/if_stage_i/U196/X (SAEDHVT14_AN4_1)              0.05       1.71 r
  core_i/if_stage_i/U87/X (SAEDHVT14_INV_S_1)             0.02       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[25] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[25] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U150/X (SAEDHVT14_OA2BB2_V1_1)
                                                          0.03       1.75 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U151/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[25] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[25] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U61/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.78 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U337/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       1.80 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[25] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.80 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[25] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.80 f
  core_i/if_stage_i/instr_addr_o[25] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.80 f
  core_i/instr_addr_o[25] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.80 f
  instr_addr_o[25] (out)                                  0.00       1.80 f
  data arrival time                                                  1.80

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[24]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/id_stage_i/alu_operand_b_ex_o[9] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 r
  core_i/U14/X (SAEDHVT14_INV_S_1)                        0.11       0.22 f
  core_i/U39/X (SAEDHVT14_NR2_1)                          0.05       0.27 r
  core_i/cs_registers_i/csr_addr_i[9] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.27 r
  core_i/cs_registers_i/U311/X (SAEDHVT14_NR3B_U_0P5)     0.06       0.33 r
  core_i/cs_registers_i/U1669/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.36 f
  core_i/cs_registers_i/U85/X (SAEDHVT14_OR2_1)           0.04       0.40 f
  core_i/cs_registers_i/U50/X (SAEDHVT14_INV_S_1)         0.02       0.41 r
  core_i/cs_registers_i/U83/X (SAEDHVT14_ND2_CDC_0P5)     0.03       0.45 f
  core_i/cs_registers_i/U49/X (SAEDHVT14_INV_S_1)         0.05       0.49 r
  core_i/cs_registers_i/U8/X (SAEDHVT14_ND2_CDC_0P5)      0.07       0.57 f
  core_i/cs_registers_i/U1889/X (SAEDHVT14_AOI21_0P75)
                                                          0.05       0.62 r
  core_i/cs_registers_i/U1890/X (SAEDHVT14_OAI22_1)       0.03       0.65 f
  core_i/cs_registers_i/mie_bypass_o[30] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/mie_bypass_i[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[30] (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/U60/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U10/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.69 f
  core_i/id_stage_i/int_controller_i/U15/X (SAEDHVT14_NR4_0P75)
                                                          0.06       0.76 r
  core_i/id_stage_i/int_controller_i/U14/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       0.78 r
  core_i/id_stage_i/int_controller_i/U63/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.80 f
  core_i/id_stage_i/int_controller_i/U22/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       0.83 f
  core_i/id_stage_i/int_controller_i/U53/X (SAEDHVT14_OR3_1)
                                                          0.05       0.88 f
  core_i/id_stage_i/int_controller_i/U52/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.90 r
  core_i/id_stage_i/int_controller_i/U67/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.92 f
  core_i/id_stage_i/int_controller_i/U69/X (SAEDHVT14_OR3_0P75)
                                                          0.04       0.97 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.01 f
  core_i/id_stage_i/int_controller_i/U9/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U32/X (SAEDHVT14_OAI211_0P5)
                                                          0.06       1.08 f
  core_i/id_stage_i/int_controller_i/U27/X (SAEDHVT14_AO21_1)
                                                          0.03       1.11 f
  core_i/id_stage_i/int_controller_i/U26/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       1.13 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/U319/X (SAEDHVT14_ND2_CDC_1)
                                                          0.02       1.15 r
  core_i/id_stage_i/controller_i/U104/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.04       1.19 f
  core_i/id_stage_i/controller_i/U43/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.06       1.25 f
  core_i/id_stage_i/controller_i/U327/X (SAEDHVT14_OR3_0P75)
                                                          0.06       1.30 f
  core_i/id_stage_i/controller_i/U19/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       1.34 f
  core_i/id_stage_i/controller_i/U178/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.36 r
  core_i/id_stage_i/controller_i/U176/X (SAEDHVT14_AO211_1)
                                                          0.04       1.40 r
  core_i/id_stage_i/controller_i/pc_mux_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.40 r
  core_i/id_stage_i/pc_mux_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/pc_mux_i[1] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/U98/X (SAEDHVT14_NR4_0P75)            0.05       1.45 f
  core_i/if_stage_i/U161/X (SAEDHVT14_ND2_CDC_0P5)        0.02       1.47 r
  core_i/if_stage_i/U56/X (SAEDHVT14_NR3_1)               0.04       1.52 f
  core_i/if_stage_i/U21/X (SAEDHVT14_BUF_S_1)             0.04       1.56 f
  core_i/if_stage_i/U200/X (SAEDHVT14_AOI222_1)           0.10       1.66 r
  core_i/if_stage_i/U201/X (SAEDHVT14_AN4_1)              0.05       1.71 r
  core_i/if_stage_i/U88/X (SAEDHVT14_INV_S_1)             0.02       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[24] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[24] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U154/X (SAEDHVT14_OA2BB2_V1_1)
                                                          0.03       1.75 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U155/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[24] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[24] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U60/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.78 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U335/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       1.80 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[24] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.80 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[24] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.80 f
  core_i/if_stage_i/instr_addr_o[24] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.80 f
  core_i/instr_addr_o[24] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.80 f
  instr_addr_o[24] (out)                                  0.00       1.80 f
  data arrival time                                                  1.80

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[23]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/id_stage_i/alu_operand_b_ex_o[9] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 r
  core_i/U14/X (SAEDHVT14_INV_S_1)                        0.11       0.22 f
  core_i/U39/X (SAEDHVT14_NR2_1)                          0.05       0.27 r
  core_i/cs_registers_i/csr_addr_i[9] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.27 r
  core_i/cs_registers_i/U311/X (SAEDHVT14_NR3B_U_0P5)     0.06       0.33 r
  core_i/cs_registers_i/U1669/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.36 f
  core_i/cs_registers_i/U85/X (SAEDHVT14_OR2_1)           0.04       0.40 f
  core_i/cs_registers_i/U50/X (SAEDHVT14_INV_S_1)         0.02       0.41 r
  core_i/cs_registers_i/U83/X (SAEDHVT14_ND2_CDC_0P5)     0.03       0.45 f
  core_i/cs_registers_i/U49/X (SAEDHVT14_INV_S_1)         0.05       0.49 r
  core_i/cs_registers_i/U8/X (SAEDHVT14_ND2_CDC_0P5)      0.07       0.57 f
  core_i/cs_registers_i/U1889/X (SAEDHVT14_AOI21_0P75)
                                                          0.05       0.62 r
  core_i/cs_registers_i/U1890/X (SAEDHVT14_OAI22_1)       0.03       0.65 f
  core_i/cs_registers_i/mie_bypass_o[30] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/mie_bypass_i[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[30] (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/U60/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U10/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.69 f
  core_i/id_stage_i/int_controller_i/U15/X (SAEDHVT14_NR4_0P75)
                                                          0.06       0.76 r
  core_i/id_stage_i/int_controller_i/U14/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       0.78 r
  core_i/id_stage_i/int_controller_i/U63/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.80 f
  core_i/id_stage_i/int_controller_i/U22/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       0.83 f
  core_i/id_stage_i/int_controller_i/U53/X (SAEDHVT14_OR3_1)
                                                          0.05       0.88 f
  core_i/id_stage_i/int_controller_i/U52/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.90 r
  core_i/id_stage_i/int_controller_i/U67/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.92 f
  core_i/id_stage_i/int_controller_i/U69/X (SAEDHVT14_OR3_0P75)
                                                          0.04       0.97 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.01 f
  core_i/id_stage_i/int_controller_i/U9/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U32/X (SAEDHVT14_OAI211_0P5)
                                                          0.06       1.08 f
  core_i/id_stage_i/int_controller_i/U27/X (SAEDHVT14_AO21_1)
                                                          0.03       1.11 f
  core_i/id_stage_i/int_controller_i/U26/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       1.13 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/U319/X (SAEDHVT14_ND2_CDC_1)
                                                          0.02       1.15 r
  core_i/id_stage_i/controller_i/U104/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.04       1.19 f
  core_i/id_stage_i/controller_i/U43/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.06       1.25 f
  core_i/id_stage_i/controller_i/U327/X (SAEDHVT14_OR3_0P75)
                                                          0.06       1.30 f
  core_i/id_stage_i/controller_i/U19/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       1.34 f
  core_i/id_stage_i/controller_i/U178/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.36 r
  core_i/id_stage_i/controller_i/U176/X (SAEDHVT14_AO211_1)
                                                          0.04       1.40 r
  core_i/id_stage_i/controller_i/pc_mux_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.40 r
  core_i/id_stage_i/pc_mux_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/pc_mux_i[1] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/U98/X (SAEDHVT14_NR4_0P75)            0.05       1.45 f
  core_i/if_stage_i/U161/X (SAEDHVT14_ND2_CDC_0P5)        0.02       1.47 r
  core_i/if_stage_i/U56/X (SAEDHVT14_NR3_1)               0.04       1.52 f
  core_i/if_stage_i/U21/X (SAEDHVT14_BUF_S_1)             0.04       1.56 f
  core_i/if_stage_i/U205/X (SAEDHVT14_AOI222_1)           0.10       1.66 r
  core_i/if_stage_i/U206/X (SAEDHVT14_AN4_1)              0.05       1.71 r
  core_i/if_stage_i/U89/X (SAEDHVT14_INV_S_1)             0.02       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[23] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[23] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U158/X (SAEDHVT14_OA2BB2_V1_1)
                                                          0.03       1.75 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U160/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[23] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[23] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U59/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.78 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U333/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       1.80 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[23] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.80 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[23] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.80 f
  core_i/if_stage_i/instr_addr_o[23] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.80 f
  core_i/instr_addr_o[23] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.80 f
  instr_addr_o[23] (out)                                  0.00       1.80 f
  data arrival time                                                  1.80

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[22]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/id_stage_i/alu_operand_b_ex_o[9] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 r
  core_i/U14/X (SAEDHVT14_INV_S_1)                        0.11       0.22 f
  core_i/U39/X (SAEDHVT14_NR2_1)                          0.05       0.27 r
  core_i/cs_registers_i/csr_addr_i[9] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.27 r
  core_i/cs_registers_i/U311/X (SAEDHVT14_NR3B_U_0P5)     0.06       0.33 r
  core_i/cs_registers_i/U1669/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.36 f
  core_i/cs_registers_i/U85/X (SAEDHVT14_OR2_1)           0.04       0.40 f
  core_i/cs_registers_i/U50/X (SAEDHVT14_INV_S_1)         0.02       0.41 r
  core_i/cs_registers_i/U83/X (SAEDHVT14_ND2_CDC_0P5)     0.03       0.45 f
  core_i/cs_registers_i/U49/X (SAEDHVT14_INV_S_1)         0.05       0.49 r
  core_i/cs_registers_i/U8/X (SAEDHVT14_ND2_CDC_0P5)      0.07       0.57 f
  core_i/cs_registers_i/U1889/X (SAEDHVT14_AOI21_0P75)
                                                          0.05       0.62 r
  core_i/cs_registers_i/U1890/X (SAEDHVT14_OAI22_1)       0.03       0.65 f
  core_i/cs_registers_i/mie_bypass_o[30] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/mie_bypass_i[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[30] (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/U60/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U10/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.69 f
  core_i/id_stage_i/int_controller_i/U15/X (SAEDHVT14_NR4_0P75)
                                                          0.06       0.76 r
  core_i/id_stage_i/int_controller_i/U14/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       0.78 r
  core_i/id_stage_i/int_controller_i/U63/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.80 f
  core_i/id_stage_i/int_controller_i/U22/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       0.83 f
  core_i/id_stage_i/int_controller_i/U53/X (SAEDHVT14_OR3_1)
                                                          0.05       0.88 f
  core_i/id_stage_i/int_controller_i/U52/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.90 r
  core_i/id_stage_i/int_controller_i/U67/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.92 f
  core_i/id_stage_i/int_controller_i/U69/X (SAEDHVT14_OR3_0P75)
                                                          0.04       0.97 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.01 f
  core_i/id_stage_i/int_controller_i/U9/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U32/X (SAEDHVT14_OAI211_0P5)
                                                          0.06       1.08 f
  core_i/id_stage_i/int_controller_i/U27/X (SAEDHVT14_AO21_1)
                                                          0.03       1.11 f
  core_i/id_stage_i/int_controller_i/U26/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       1.13 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/U319/X (SAEDHVT14_ND2_CDC_1)
                                                          0.02       1.15 r
  core_i/id_stage_i/controller_i/U104/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.04       1.19 f
  core_i/id_stage_i/controller_i/U43/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.06       1.25 f
  core_i/id_stage_i/controller_i/U327/X (SAEDHVT14_OR3_0P75)
                                                          0.06       1.30 f
  core_i/id_stage_i/controller_i/U19/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       1.34 f
  core_i/id_stage_i/controller_i/U178/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.36 r
  core_i/id_stage_i/controller_i/U176/X (SAEDHVT14_AO211_1)
                                                          0.04       1.40 r
  core_i/id_stage_i/controller_i/pc_mux_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.40 r
  core_i/id_stage_i/pc_mux_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/pc_mux_i[1] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/U98/X (SAEDHVT14_NR4_0P75)            0.05       1.45 f
  core_i/if_stage_i/U161/X (SAEDHVT14_ND2_CDC_0P5)        0.02       1.47 r
  core_i/if_stage_i/U56/X (SAEDHVT14_NR3_1)               0.04       1.52 f
  core_i/if_stage_i/U21/X (SAEDHVT14_BUF_S_1)             0.04       1.56 f
  core_i/if_stage_i/U210/X (SAEDHVT14_AOI222_1)           0.10       1.66 r
  core_i/if_stage_i/U211/X (SAEDHVT14_AN4_1)              0.05       1.71 r
  core_i/if_stage_i/U90/X (SAEDHVT14_INV_S_1)             0.02       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[22] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[22] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U163/X (SAEDHVT14_OA2BB2_V1_1)
                                                          0.03       1.75 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U164/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[22] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[22] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U58/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.78 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U331/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       1.80 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[22] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.80 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[22] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.80 f
  core_i/if_stage_i/instr_addr_o[22] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.80 f
  core_i/instr_addr_o[22] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.80 f
  instr_addr_o[22] (out)                                  0.00       1.80 f
  data arrival time                                                  1.80

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[21]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/id_stage_i/alu_operand_b_ex_o[9] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 r
  core_i/U14/X (SAEDHVT14_INV_S_1)                        0.11       0.22 f
  core_i/U39/X (SAEDHVT14_NR2_1)                          0.05       0.27 r
  core_i/cs_registers_i/csr_addr_i[9] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.27 r
  core_i/cs_registers_i/U311/X (SAEDHVT14_NR3B_U_0P5)     0.06       0.33 r
  core_i/cs_registers_i/U1669/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.36 f
  core_i/cs_registers_i/U85/X (SAEDHVT14_OR2_1)           0.04       0.40 f
  core_i/cs_registers_i/U50/X (SAEDHVT14_INV_S_1)         0.02       0.41 r
  core_i/cs_registers_i/U83/X (SAEDHVT14_ND2_CDC_0P5)     0.03       0.45 f
  core_i/cs_registers_i/U49/X (SAEDHVT14_INV_S_1)         0.05       0.49 r
  core_i/cs_registers_i/U8/X (SAEDHVT14_ND2_CDC_0P5)      0.07       0.57 f
  core_i/cs_registers_i/U1889/X (SAEDHVT14_AOI21_0P75)
                                                          0.05       0.62 r
  core_i/cs_registers_i/U1890/X (SAEDHVT14_OAI22_1)       0.03       0.65 f
  core_i/cs_registers_i/mie_bypass_o[30] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/mie_bypass_i[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[30] (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/U60/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U10/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.69 f
  core_i/id_stage_i/int_controller_i/U15/X (SAEDHVT14_NR4_0P75)
                                                          0.06       0.76 r
  core_i/id_stage_i/int_controller_i/U14/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       0.78 r
  core_i/id_stage_i/int_controller_i/U63/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.80 f
  core_i/id_stage_i/int_controller_i/U22/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       0.83 f
  core_i/id_stage_i/int_controller_i/U53/X (SAEDHVT14_OR3_1)
                                                          0.05       0.88 f
  core_i/id_stage_i/int_controller_i/U52/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.90 r
  core_i/id_stage_i/int_controller_i/U67/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.92 f
  core_i/id_stage_i/int_controller_i/U69/X (SAEDHVT14_OR3_0P75)
                                                          0.04       0.97 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.01 f
  core_i/id_stage_i/int_controller_i/U9/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U32/X (SAEDHVT14_OAI211_0P5)
                                                          0.06       1.08 f
  core_i/id_stage_i/int_controller_i/U27/X (SAEDHVT14_AO21_1)
                                                          0.03       1.11 f
  core_i/id_stage_i/int_controller_i/U26/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       1.13 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/U319/X (SAEDHVT14_ND2_CDC_1)
                                                          0.02       1.15 r
  core_i/id_stage_i/controller_i/U104/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.04       1.19 f
  core_i/id_stage_i/controller_i/U43/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.06       1.25 f
  core_i/id_stage_i/controller_i/U327/X (SAEDHVT14_OR3_0P75)
                                                          0.06       1.30 f
  core_i/id_stage_i/controller_i/U19/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       1.34 f
  core_i/id_stage_i/controller_i/U178/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.36 r
  core_i/id_stage_i/controller_i/U176/X (SAEDHVT14_AO211_1)
                                                          0.04       1.40 r
  core_i/id_stage_i/controller_i/pc_mux_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.40 r
  core_i/id_stage_i/pc_mux_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/pc_mux_i[1] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/U98/X (SAEDHVT14_NR4_0P75)            0.05       1.45 f
  core_i/if_stage_i/U161/X (SAEDHVT14_ND2_CDC_0P5)        0.02       1.47 r
  core_i/if_stage_i/U56/X (SAEDHVT14_NR3_1)               0.04       1.52 f
  core_i/if_stage_i/U21/X (SAEDHVT14_BUF_S_1)             0.04       1.56 f
  core_i/if_stage_i/U215/X (SAEDHVT14_AOI222_1)           0.10       1.66 r
  core_i/if_stage_i/U216/X (SAEDHVT14_AN4_1)              0.05       1.71 r
  core_i/if_stage_i/U91/X (SAEDHVT14_INV_S_1)             0.02       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[21] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[21] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U167/X (SAEDHVT14_OA2BB2_V1_1)
                                                          0.03       1.75 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U168/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[21] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[21] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U57/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.78 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U329/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       1.80 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[21] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.80 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[21] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.80 f
  core_i/if_stage_i/instr_addr_o[21] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.80 f
  core_i/instr_addr_o[21] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.80 f
  instr_addr_o[21] (out)                                  0.00       1.80 f
  data arrival time                                                  1.80

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[20]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/id_stage_i/alu_operand_b_ex_o[9] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 r
  core_i/U14/X (SAEDHVT14_INV_S_1)                        0.11       0.22 f
  core_i/U39/X (SAEDHVT14_NR2_1)                          0.05       0.27 r
  core_i/cs_registers_i/csr_addr_i[9] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.27 r
  core_i/cs_registers_i/U311/X (SAEDHVT14_NR3B_U_0P5)     0.06       0.33 r
  core_i/cs_registers_i/U1669/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.36 f
  core_i/cs_registers_i/U85/X (SAEDHVT14_OR2_1)           0.04       0.40 f
  core_i/cs_registers_i/U50/X (SAEDHVT14_INV_S_1)         0.02       0.41 r
  core_i/cs_registers_i/U83/X (SAEDHVT14_ND2_CDC_0P5)     0.03       0.45 f
  core_i/cs_registers_i/U49/X (SAEDHVT14_INV_S_1)         0.05       0.49 r
  core_i/cs_registers_i/U8/X (SAEDHVT14_ND2_CDC_0P5)      0.07       0.57 f
  core_i/cs_registers_i/U1889/X (SAEDHVT14_AOI21_0P75)
                                                          0.05       0.62 r
  core_i/cs_registers_i/U1890/X (SAEDHVT14_OAI22_1)       0.03       0.65 f
  core_i/cs_registers_i/mie_bypass_o[30] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/mie_bypass_i[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[30] (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/U60/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U10/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.69 f
  core_i/id_stage_i/int_controller_i/U15/X (SAEDHVT14_NR4_0P75)
                                                          0.06       0.76 r
  core_i/id_stage_i/int_controller_i/U14/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       0.78 r
  core_i/id_stage_i/int_controller_i/U63/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.80 f
  core_i/id_stage_i/int_controller_i/U22/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       0.83 f
  core_i/id_stage_i/int_controller_i/U53/X (SAEDHVT14_OR3_1)
                                                          0.05       0.88 f
  core_i/id_stage_i/int_controller_i/U52/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.90 r
  core_i/id_stage_i/int_controller_i/U67/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.92 f
  core_i/id_stage_i/int_controller_i/U69/X (SAEDHVT14_OR3_0P75)
                                                          0.04       0.97 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.01 f
  core_i/id_stage_i/int_controller_i/U9/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U32/X (SAEDHVT14_OAI211_0P5)
                                                          0.06       1.08 f
  core_i/id_stage_i/int_controller_i/U27/X (SAEDHVT14_AO21_1)
                                                          0.03       1.11 f
  core_i/id_stage_i/int_controller_i/U26/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       1.13 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/U319/X (SAEDHVT14_ND2_CDC_1)
                                                          0.02       1.15 r
  core_i/id_stage_i/controller_i/U104/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.04       1.19 f
  core_i/id_stage_i/controller_i/U43/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.06       1.25 f
  core_i/id_stage_i/controller_i/U327/X (SAEDHVT14_OR3_0P75)
                                                          0.06       1.30 f
  core_i/id_stage_i/controller_i/U19/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       1.34 f
  core_i/id_stage_i/controller_i/U178/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.36 r
  core_i/id_stage_i/controller_i/U176/X (SAEDHVT14_AO211_1)
                                                          0.04       1.40 r
  core_i/id_stage_i/controller_i/pc_mux_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.40 r
  core_i/id_stage_i/pc_mux_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/pc_mux_i[1] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/U98/X (SAEDHVT14_NR4_0P75)            0.05       1.45 f
  core_i/if_stage_i/U161/X (SAEDHVT14_ND2_CDC_0P5)        0.02       1.47 r
  core_i/if_stage_i/U56/X (SAEDHVT14_NR3_1)               0.04       1.52 f
  core_i/if_stage_i/U21/X (SAEDHVT14_BUF_S_1)             0.04       1.56 f
  core_i/if_stage_i/U220/X (SAEDHVT14_AOI222_1)           0.10       1.66 r
  core_i/if_stage_i/U221/X (SAEDHVT14_AN4_1)              0.05       1.71 r
  core_i/if_stage_i/U92/X (SAEDHVT14_INV_S_1)             0.02       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[20] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[20] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U171/X (SAEDHVT14_OA2BB2_V1_1)
                                                          0.03       1.75 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U172/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[20] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[20] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U56/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.78 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U327/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       1.80 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[20] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.80 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[20] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.80 f
  core_i/if_stage_i/instr_addr_o[20] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.80 f
  core_i/instr_addr_o[20] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.80 f
  instr_addr_o[20] (out)                                  0.00       1.80 f
  data arrival time                                                  1.80

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[19]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/id_stage_i/alu_operand_b_ex_o[9] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 r
  core_i/U14/X (SAEDHVT14_INV_S_1)                        0.11       0.22 f
  core_i/U39/X (SAEDHVT14_NR2_1)                          0.05       0.27 r
  core_i/cs_registers_i/csr_addr_i[9] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.27 r
  core_i/cs_registers_i/U311/X (SAEDHVT14_NR3B_U_0P5)     0.06       0.33 r
  core_i/cs_registers_i/U1669/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.36 f
  core_i/cs_registers_i/U85/X (SAEDHVT14_OR2_1)           0.04       0.40 f
  core_i/cs_registers_i/U50/X (SAEDHVT14_INV_S_1)         0.02       0.41 r
  core_i/cs_registers_i/U83/X (SAEDHVT14_ND2_CDC_0P5)     0.03       0.45 f
  core_i/cs_registers_i/U49/X (SAEDHVT14_INV_S_1)         0.05       0.49 r
  core_i/cs_registers_i/U8/X (SAEDHVT14_ND2_CDC_0P5)      0.07       0.57 f
  core_i/cs_registers_i/U1889/X (SAEDHVT14_AOI21_0P75)
                                                          0.05       0.62 r
  core_i/cs_registers_i/U1890/X (SAEDHVT14_OAI22_1)       0.03       0.65 f
  core_i/cs_registers_i/mie_bypass_o[30] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/mie_bypass_i[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[30] (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/U60/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U10/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.69 f
  core_i/id_stage_i/int_controller_i/U15/X (SAEDHVT14_NR4_0P75)
                                                          0.06       0.76 r
  core_i/id_stage_i/int_controller_i/U14/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       0.78 r
  core_i/id_stage_i/int_controller_i/U63/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.80 f
  core_i/id_stage_i/int_controller_i/U22/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       0.83 f
  core_i/id_stage_i/int_controller_i/U53/X (SAEDHVT14_OR3_1)
                                                          0.05       0.88 f
  core_i/id_stage_i/int_controller_i/U52/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.90 r
  core_i/id_stage_i/int_controller_i/U67/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.92 f
  core_i/id_stage_i/int_controller_i/U69/X (SAEDHVT14_OR3_0P75)
                                                          0.04       0.97 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.01 f
  core_i/id_stage_i/int_controller_i/U9/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U32/X (SAEDHVT14_OAI211_0P5)
                                                          0.06       1.08 f
  core_i/id_stage_i/int_controller_i/U27/X (SAEDHVT14_AO21_1)
                                                          0.03       1.11 f
  core_i/id_stage_i/int_controller_i/U26/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       1.13 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/U319/X (SAEDHVT14_ND2_CDC_1)
                                                          0.02       1.15 r
  core_i/id_stage_i/controller_i/U104/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.04       1.19 f
  core_i/id_stage_i/controller_i/U43/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.06       1.25 f
  core_i/id_stage_i/controller_i/U327/X (SAEDHVT14_OR3_0P75)
                                                          0.06       1.30 f
  core_i/id_stage_i/controller_i/U19/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       1.34 f
  core_i/id_stage_i/controller_i/U178/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.36 r
  core_i/id_stage_i/controller_i/U176/X (SAEDHVT14_AO211_1)
                                                          0.04       1.40 r
  core_i/id_stage_i/controller_i/pc_mux_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.40 r
  core_i/id_stage_i/pc_mux_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/pc_mux_i[1] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/U98/X (SAEDHVT14_NR4_0P75)            0.05       1.45 f
  core_i/if_stage_i/U161/X (SAEDHVT14_ND2_CDC_0P5)        0.02       1.47 r
  core_i/if_stage_i/U56/X (SAEDHVT14_NR3_1)               0.04       1.52 f
  core_i/if_stage_i/U21/X (SAEDHVT14_BUF_S_1)             0.04       1.56 f
  core_i/if_stage_i/U225/X (SAEDHVT14_AOI222_1)           0.10       1.66 r
  core_i/if_stage_i/U226/X (SAEDHVT14_AN4_1)              0.05       1.71 r
  core_i/if_stage_i/U93/X (SAEDHVT14_INV_S_1)             0.02       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[19] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[19] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U175/X (SAEDHVT14_OA2BB2_V1_1)
                                                          0.03       1.75 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U176/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[19] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[19] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U55/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.78 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U325/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       1.80 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[19] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.80 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[19] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.80 f
  core_i/if_stage_i/instr_addr_o[19] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.80 f
  core_i/instr_addr_o[19] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.80 f
  instr_addr_o[19] (out)                                  0.00       1.80 f
  data arrival time                                                  1.80

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[18]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/id_stage_i/alu_operand_b_ex_o[9] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 r
  core_i/U14/X (SAEDHVT14_INV_S_1)                        0.11       0.22 f
  core_i/U39/X (SAEDHVT14_NR2_1)                          0.05       0.27 r
  core_i/cs_registers_i/csr_addr_i[9] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.27 r
  core_i/cs_registers_i/U311/X (SAEDHVT14_NR3B_U_0P5)     0.06       0.33 r
  core_i/cs_registers_i/U1669/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.36 f
  core_i/cs_registers_i/U85/X (SAEDHVT14_OR2_1)           0.04       0.40 f
  core_i/cs_registers_i/U50/X (SAEDHVT14_INV_S_1)         0.02       0.41 r
  core_i/cs_registers_i/U83/X (SAEDHVT14_ND2_CDC_0P5)     0.03       0.45 f
  core_i/cs_registers_i/U49/X (SAEDHVT14_INV_S_1)         0.05       0.49 r
  core_i/cs_registers_i/U8/X (SAEDHVT14_ND2_CDC_0P5)      0.07       0.57 f
  core_i/cs_registers_i/U1889/X (SAEDHVT14_AOI21_0P75)
                                                          0.05       0.62 r
  core_i/cs_registers_i/U1890/X (SAEDHVT14_OAI22_1)       0.03       0.65 f
  core_i/cs_registers_i/mie_bypass_o[30] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/mie_bypass_i[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[30] (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/U60/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U10/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.69 f
  core_i/id_stage_i/int_controller_i/U15/X (SAEDHVT14_NR4_0P75)
                                                          0.06       0.76 r
  core_i/id_stage_i/int_controller_i/U14/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       0.78 r
  core_i/id_stage_i/int_controller_i/U63/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.80 f
  core_i/id_stage_i/int_controller_i/U22/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       0.83 f
  core_i/id_stage_i/int_controller_i/U53/X (SAEDHVT14_OR3_1)
                                                          0.05       0.88 f
  core_i/id_stage_i/int_controller_i/U52/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.90 r
  core_i/id_stage_i/int_controller_i/U67/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.92 f
  core_i/id_stage_i/int_controller_i/U69/X (SAEDHVT14_OR3_0P75)
                                                          0.04       0.97 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.01 f
  core_i/id_stage_i/int_controller_i/U9/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U32/X (SAEDHVT14_OAI211_0P5)
                                                          0.06       1.08 f
  core_i/id_stage_i/int_controller_i/U27/X (SAEDHVT14_AO21_1)
                                                          0.03       1.11 f
  core_i/id_stage_i/int_controller_i/U26/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       1.13 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/U319/X (SAEDHVT14_ND2_CDC_1)
                                                          0.02       1.15 r
  core_i/id_stage_i/controller_i/U104/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.04       1.19 f
  core_i/id_stage_i/controller_i/U43/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.06       1.25 f
  core_i/id_stage_i/controller_i/U327/X (SAEDHVT14_OR3_0P75)
                                                          0.06       1.30 f
  core_i/id_stage_i/controller_i/U19/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       1.34 f
  core_i/id_stage_i/controller_i/U178/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.36 r
  core_i/id_stage_i/controller_i/U176/X (SAEDHVT14_AO211_1)
                                                          0.04       1.40 r
  core_i/id_stage_i/controller_i/pc_mux_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.40 r
  core_i/id_stage_i/pc_mux_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/pc_mux_i[1] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/U98/X (SAEDHVT14_NR4_0P75)            0.05       1.45 f
  core_i/if_stage_i/U161/X (SAEDHVT14_ND2_CDC_0P5)        0.02       1.47 r
  core_i/if_stage_i/U56/X (SAEDHVT14_NR3_1)               0.04       1.52 f
  core_i/if_stage_i/U21/X (SAEDHVT14_BUF_S_1)             0.04       1.56 f
  core_i/if_stage_i/U230/X (SAEDHVT14_AOI222_1)           0.10       1.66 r
  core_i/if_stage_i/U231/X (SAEDHVT14_AN4_1)              0.05       1.71 r
  core_i/if_stage_i/U69/X (SAEDHVT14_INV_S_1)             0.02       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[18] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[18] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.72 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U179/X (SAEDHVT14_OA2BB2_V1_1)
                                                          0.03       1.75 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U180/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[18] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[18] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.77 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U54/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.78 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U323/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       1.80 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[18] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.80 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[18] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.80 f
  core_i/if_stage_i/instr_addr_o[18] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.80 f
  core_i/instr_addr_o[18] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.80 f
  instr_addr_o[18] (out)                                  0.00       1.80 f
  data arrival time                                                  1.80

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[6]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/id_stage_i/alu_operand_b_ex_o[9] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 r
  core_i/U14/X (SAEDHVT14_INV_S_1)                        0.11       0.22 f
  core_i/U39/X (SAEDHVT14_NR2_1)                          0.05       0.27 r
  core_i/cs_registers_i/csr_addr_i[9] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.27 r
  core_i/cs_registers_i/U311/X (SAEDHVT14_NR3B_U_0P5)     0.06       0.33 r
  core_i/cs_registers_i/U1669/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.36 f
  core_i/cs_registers_i/U85/X (SAEDHVT14_OR2_1)           0.04       0.40 f
  core_i/cs_registers_i/U50/X (SAEDHVT14_INV_S_1)         0.02       0.41 r
  core_i/cs_registers_i/U83/X (SAEDHVT14_ND2_CDC_0P5)     0.03       0.45 f
  core_i/cs_registers_i/U49/X (SAEDHVT14_INV_S_1)         0.05       0.49 r
  core_i/cs_registers_i/U8/X (SAEDHVT14_ND2_CDC_0P5)      0.07       0.57 f
  core_i/cs_registers_i/U1889/X (SAEDHVT14_AOI21_0P75)
                                                          0.05       0.62 r
  core_i/cs_registers_i/U1890/X (SAEDHVT14_OAI22_1)       0.03       0.65 f
  core_i/cs_registers_i/mie_bypass_o[30] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/mie_bypass_i[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[30] (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/U60/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U10/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.69 f
  core_i/id_stage_i/int_controller_i/U15/X (SAEDHVT14_NR4_0P75)
                                                          0.06       0.76 r
  core_i/id_stage_i/int_controller_i/U14/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       0.78 r
  core_i/id_stage_i/int_controller_i/U63/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.80 f
  core_i/id_stage_i/int_controller_i/U22/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       0.83 f
  core_i/id_stage_i/int_controller_i/U53/X (SAEDHVT14_OR3_1)
                                                          0.05       0.88 f
  core_i/id_stage_i/int_controller_i/U52/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.90 r
  core_i/id_stage_i/int_controller_i/U67/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.92 f
  core_i/id_stage_i/int_controller_i/U69/X (SAEDHVT14_OR3_0P75)
                                                          0.04       0.97 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.01 f
  core_i/id_stage_i/int_controller_i/U9/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U32/X (SAEDHVT14_OAI211_0P5)
                                                          0.06       1.08 f
  core_i/id_stage_i/int_controller_i/U27/X (SAEDHVT14_AO21_1)
                                                          0.03       1.11 f
  core_i/id_stage_i/int_controller_i/U26/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       1.13 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/U319/X (SAEDHVT14_ND2_CDC_1)
                                                          0.02       1.15 r
  core_i/id_stage_i/controller_i/U104/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.04       1.19 f
  core_i/id_stage_i/controller_i/U43/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.06       1.25 f
  core_i/id_stage_i/controller_i/U327/X (SAEDHVT14_OR3_0P75)
                                                          0.06       1.30 f
  core_i/id_stage_i/controller_i/U19/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       1.34 f
  core_i/id_stage_i/controller_i/U178/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.36 r
  core_i/id_stage_i/controller_i/U176/X (SAEDHVT14_AO211_1)
                                                          0.04       1.40 r
  core_i/id_stage_i/controller_i/pc_mux_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.40 r
  core_i/id_stage_i/pc_mux_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/pc_mux_i[1] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/U159/X (SAEDHVT14_OR3_0P75)           0.03       1.44 r
  core_i/if_stage_i/U67/X (SAEDHVT14_EN2_1)               0.06       1.50 f
  core_i/if_stage_i/U59/X (SAEDHVT14_BUF_S_1)             0.06       1.56 f
  core_i/if_stage_i/U289/X (SAEDHVT14_AOI222_1)           0.08       1.64 r
  core_i/if_stage_i/U291/X (SAEDHVT14_AN4_1)              0.05       1.69 r
  core_i/if_stage_i/U80/X (SAEDHVT14_INV_S_1)             0.02       1.70 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[6] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.70 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[6] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.70 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U227/X (SAEDHVT14_OA2BB2_V1_1)
                                                          0.03       1.73 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U228/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.75 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[6] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.75 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[6] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.75 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U42/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.77 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U299/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       1.79 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[6] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.79 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[6] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.79 f
  core_i/if_stage_i/instr_addr_o[6] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.79 f
  core_i/instr_addr_o[6] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.79 f
  instr_addr_o[6] (out)                                   0.00       1.79 f
  data arrival time                                                  1.79

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[5]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/id_stage_i/alu_operand_b_ex_o[9] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 r
  core_i/U14/X (SAEDHVT14_INV_S_1)                        0.11       0.22 f
  core_i/U39/X (SAEDHVT14_NR2_1)                          0.05       0.27 r
  core_i/cs_registers_i/csr_addr_i[9] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.27 r
  core_i/cs_registers_i/U311/X (SAEDHVT14_NR3B_U_0P5)     0.06       0.33 r
  core_i/cs_registers_i/U1669/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.36 f
  core_i/cs_registers_i/U85/X (SAEDHVT14_OR2_1)           0.04       0.40 f
  core_i/cs_registers_i/U50/X (SAEDHVT14_INV_S_1)         0.02       0.41 r
  core_i/cs_registers_i/U83/X (SAEDHVT14_ND2_CDC_0P5)     0.03       0.45 f
  core_i/cs_registers_i/U49/X (SAEDHVT14_INV_S_1)         0.05       0.49 r
  core_i/cs_registers_i/U8/X (SAEDHVT14_ND2_CDC_0P5)      0.07       0.57 f
  core_i/cs_registers_i/U1889/X (SAEDHVT14_AOI21_0P75)
                                                          0.05       0.62 r
  core_i/cs_registers_i/U1890/X (SAEDHVT14_OAI22_1)       0.03       0.65 f
  core_i/cs_registers_i/mie_bypass_o[30] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/mie_bypass_i[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[30] (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/U60/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U10/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.69 f
  core_i/id_stage_i/int_controller_i/U15/X (SAEDHVT14_NR4_0P75)
                                                          0.06       0.76 r
  core_i/id_stage_i/int_controller_i/U14/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       0.78 r
  core_i/id_stage_i/int_controller_i/U63/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.80 f
  core_i/id_stage_i/int_controller_i/U22/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       0.83 f
  core_i/id_stage_i/int_controller_i/U53/X (SAEDHVT14_OR3_1)
                                                          0.05       0.88 f
  core_i/id_stage_i/int_controller_i/U52/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.90 r
  core_i/id_stage_i/int_controller_i/U67/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.92 f
  core_i/id_stage_i/int_controller_i/U69/X (SAEDHVT14_OR3_0P75)
                                                          0.04       0.97 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.01 f
  core_i/id_stage_i/int_controller_i/U9/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U32/X (SAEDHVT14_OAI211_0P5)
                                                          0.06       1.08 f
  core_i/id_stage_i/int_controller_i/U27/X (SAEDHVT14_AO21_1)
                                                          0.03       1.11 f
  core_i/id_stage_i/int_controller_i/U26/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       1.13 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/U319/X (SAEDHVT14_ND2_CDC_1)
                                                          0.02       1.15 r
  core_i/id_stage_i/controller_i/U104/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.04       1.19 f
  core_i/id_stage_i/controller_i/U43/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.06       1.25 f
  core_i/id_stage_i/controller_i/U327/X (SAEDHVT14_OR3_0P75)
                                                          0.06       1.30 f
  core_i/id_stage_i/controller_i/U19/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       1.34 f
  core_i/id_stage_i/controller_i/U178/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.36 r
  core_i/id_stage_i/controller_i/U176/X (SAEDHVT14_AO211_1)
                                                          0.04       1.40 r
  core_i/id_stage_i/controller_i/pc_mux_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.40 r
  core_i/id_stage_i/pc_mux_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/pc_mux_i[1] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/U159/X (SAEDHVT14_OR3_0P75)           0.03       1.44 r
  core_i/if_stage_i/U67/X (SAEDHVT14_EN2_1)               0.06       1.50 f
  core_i/if_stage_i/U59/X (SAEDHVT14_BUF_S_1)             0.06       1.56 f
  core_i/if_stage_i/U294/X (SAEDHVT14_AOI222_1)           0.08       1.64 r
  core_i/if_stage_i/U296/X (SAEDHVT14_AN4_1)              0.05       1.69 r
  core_i/if_stage_i/U81/X (SAEDHVT14_INV_S_1)             0.02       1.70 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[5] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.70 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[5] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.70 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U231/X (SAEDHVT14_OA2BB2_V1_1)
                                                          0.03       1.73 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U232/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.75 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[5] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.75 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[5] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.75 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U41/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.77 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U297/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       1.79 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[5] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.79 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[5] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.79 f
  core_i/if_stage_i/instr_addr_o[5] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.79 f
  core_i/instr_addr_o[5] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.79 f
  instr_addr_o[5] (out)                                   0.00       1.79 f
  data arrival time                                                  1.79

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[7]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/id_stage_i/alu_operand_b_ex_o[9] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 r
  core_i/U14/X (SAEDHVT14_INV_S_1)                        0.11       0.22 f
  core_i/U39/X (SAEDHVT14_NR2_1)                          0.05       0.27 r
  core_i/cs_registers_i/csr_addr_i[9] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.27 r
  core_i/cs_registers_i/U311/X (SAEDHVT14_NR3B_U_0P5)     0.06       0.33 r
  core_i/cs_registers_i/U1669/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.36 f
  core_i/cs_registers_i/U85/X (SAEDHVT14_OR2_1)           0.04       0.40 f
  core_i/cs_registers_i/U50/X (SAEDHVT14_INV_S_1)         0.02       0.41 r
  core_i/cs_registers_i/U83/X (SAEDHVT14_ND2_CDC_0P5)     0.03       0.45 f
  core_i/cs_registers_i/U49/X (SAEDHVT14_INV_S_1)         0.05       0.49 r
  core_i/cs_registers_i/U8/X (SAEDHVT14_ND2_CDC_0P5)      0.07       0.57 f
  core_i/cs_registers_i/U1889/X (SAEDHVT14_AOI21_0P75)
                                                          0.05       0.62 r
  core_i/cs_registers_i/U1890/X (SAEDHVT14_OAI22_1)       0.03       0.65 f
  core_i/cs_registers_i/mie_bypass_o[30] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/mie_bypass_i[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[30] (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/U60/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U10/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.69 f
  core_i/id_stage_i/int_controller_i/U15/X (SAEDHVT14_NR4_0P75)
                                                          0.06       0.76 r
  core_i/id_stage_i/int_controller_i/U14/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       0.78 r
  core_i/id_stage_i/int_controller_i/U63/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.80 f
  core_i/id_stage_i/int_controller_i/U22/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       0.83 f
  core_i/id_stage_i/int_controller_i/U53/X (SAEDHVT14_OR3_1)
                                                          0.05       0.88 f
  core_i/id_stage_i/int_controller_i/U52/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.90 r
  core_i/id_stage_i/int_controller_i/U67/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.92 f
  core_i/id_stage_i/int_controller_i/U69/X (SAEDHVT14_OR3_0P75)
                                                          0.04       0.97 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.01 f
  core_i/id_stage_i/int_controller_i/U9/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U32/X (SAEDHVT14_OAI211_0P5)
                                                          0.06       1.08 f
  core_i/id_stage_i/int_controller_i/U27/X (SAEDHVT14_AO21_1)
                                                          0.03       1.11 f
  core_i/id_stage_i/int_controller_i/U26/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       1.13 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/U319/X (SAEDHVT14_ND2_CDC_1)
                                                          0.02       1.15 r
  core_i/id_stage_i/controller_i/U104/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.04       1.19 f
  core_i/id_stage_i/controller_i/U43/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.06       1.25 f
  core_i/id_stage_i/controller_i/U327/X (SAEDHVT14_OR3_0P75)
                                                          0.06       1.30 f
  core_i/id_stage_i/controller_i/U19/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       1.34 f
  core_i/id_stage_i/controller_i/U178/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.36 r
  core_i/id_stage_i/controller_i/U176/X (SAEDHVT14_AO211_1)
                                                          0.04       1.40 r
  core_i/id_stage_i/controller_i/pc_mux_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.40 r
  core_i/id_stage_i/pc_mux_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/pc_mux_i[1] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.40 r
  core_i/if_stage_i/U159/X (SAEDHVT14_OR3_0P75)           0.03       1.44 r
  core_i/if_stage_i/U67/X (SAEDHVT14_EN2_1)               0.06       1.50 f
  core_i/if_stage_i/U60/X (SAEDHVT14_BUF_S_1)             0.05       1.55 f
  core_i/if_stage_i/U284/X (SAEDHVT14_AOI222_1)           0.09       1.63 r
  core_i/if_stage_i/U286/X (SAEDHVT14_AN4_1)              0.05       1.68 r
  core_i/if_stage_i/U95/X (SAEDHVT14_INV_S_1)             0.02       1.70 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[7] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.70 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[7] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.70 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U223/X (SAEDHVT14_OA2BB2_V1_1)
                                                          0.03       1.72 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U224/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       1.74 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[7] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.74 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[7] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.74 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U43/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.76 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U301/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       1.78 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[7] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.78 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[7] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.78 f
  core_i/if_stage_i/instr_addr_o[7] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.78 f
  core_i/instr_addr_o[7] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.78 f
  instr_addr_o[7] (out)                                   0.00       1.78 f
  data arrival time                                                  1.78

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_req_o
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/id_stage_i/alu_operand_b_ex_o[9] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 r
  core_i/U14/X (SAEDHVT14_INV_S_1)                        0.11       0.22 f
  core_i/U39/X (SAEDHVT14_NR2_1)                          0.05       0.27 r
  core_i/cs_registers_i/csr_addr_i[9] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.27 r
  core_i/cs_registers_i/U311/X (SAEDHVT14_NR3B_U_0P5)     0.06       0.33 r
  core_i/cs_registers_i/U1669/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.36 f
  core_i/cs_registers_i/U85/X (SAEDHVT14_OR2_1)           0.04       0.40 f
  core_i/cs_registers_i/U50/X (SAEDHVT14_INV_S_1)         0.02       0.41 r
  core_i/cs_registers_i/U83/X (SAEDHVT14_ND2_CDC_0P5)     0.03       0.45 f
  core_i/cs_registers_i/U49/X (SAEDHVT14_INV_S_1)         0.05       0.49 r
  core_i/cs_registers_i/U8/X (SAEDHVT14_ND2_CDC_0P5)      0.07       0.57 f
  core_i/cs_registers_i/U1889/X (SAEDHVT14_AOI21_0P75)
                                                          0.05       0.62 r
  core_i/cs_registers_i/U1890/X (SAEDHVT14_OAI22_1)       0.03       0.65 f
  core_i/cs_registers_i/mie_bypass_o[30] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/mie_bypass_i[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[30] (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/U60/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U10/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.69 f
  core_i/id_stage_i/int_controller_i/U15/X (SAEDHVT14_NR4_0P75)
                                                          0.06       0.76 r
  core_i/id_stage_i/int_controller_i/U14/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       0.78 r
  core_i/id_stage_i/int_controller_i/U63/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.80 f
  core_i/id_stage_i/int_controller_i/U22/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       0.83 f
  core_i/id_stage_i/int_controller_i/U53/X (SAEDHVT14_OR3_1)
                                                          0.05       0.88 f
  core_i/id_stage_i/int_controller_i/U52/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.90 r
  core_i/id_stage_i/int_controller_i/U67/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.92 f
  core_i/id_stage_i/int_controller_i/U69/X (SAEDHVT14_OR3_0P75)
                                                          0.04       0.97 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.01 f
  core_i/id_stage_i/int_controller_i/U9/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U32/X (SAEDHVT14_OAI211_0P5)
                                                          0.06       1.08 f
  core_i/id_stage_i/int_controller_i/U27/X (SAEDHVT14_AO21_1)
                                                          0.03       1.11 f
  core_i/id_stage_i/int_controller_i/U26/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       1.13 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/U319/X (SAEDHVT14_ND2_CDC_1)
                                                          0.02       1.15 r
  core_i/id_stage_i/controller_i/U104/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.04       1.19 f
  core_i/id_stage_i/controller_i/U43/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.06       1.25 f
  core_i/id_stage_i/controller_i/U327/X (SAEDHVT14_OR3_0P75)
                                                          0.06       1.30 f
  core_i/id_stage_i/controller_i/U19/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       1.34 f
  core_i/id_stage_i/controller_i/U407/X (SAEDHVT14_OAI21_0P5)
                                                          0.03       1.37 r
  core_i/id_stage_i/controller_i/U408/X (SAEDHVT14_OR3_0P75)
                                                          0.05       1.42 r
  core_i/id_stage_i/controller_i/pc_set_o (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.42 r
  core_i/id_stage_i/pc_set_o (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.42 r
  core_i/if_stage_i/pc_set_i (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.42 r
  core_i/if_stage_i/prefetch_buffer_i/branch_i (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.42 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_i (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.42 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U15/X (SAEDHVT14_INV_S_1)
                                                          0.04       1.45 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U22/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.03       1.49 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U273/X (SAEDHVT14_AO21B_0P5)
                                                          0.03       1.52 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U159/X (SAEDHVT14_AOI311_1)
                                                          0.06       1.58 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_valid_o (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.58 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_valid_i (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.58 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U37/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.59 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U21/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.03       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U15/X (SAEDHVT14_INV_S_1)
                                                          0.01       1.63 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_req_o (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.63 r
  core_i/if_stage_i/prefetch_buffer_i/instr_req_o (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.63 r
  core_i/if_stage_i/instr_req_o (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.63 r
  core_i/instr_req_o (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.63 r
  instr_req_o (out)                                       0.00       1.63 r
  data arrival time                                                  1.63

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[31]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 r
  core_i/id_stage_i/alu_operand_b_ex_o[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/operand_b_ex_i[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/A[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/U35/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.13       0.23 r
  core_i/load_store_unit_i/mult_add_346_aco/PRODUCT[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/B[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/U2/X (SAEDHVT14_ND2_1)
                                                          0.02       0.25 f
  core_i/load_store_unit_i/add_346_aco/U3/X (SAEDHVT14_INV_PS_2)
                                                          0.03       0.28 r
  core_i/load_store_unit_i/add_346_aco/U1_1/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.06       0.33 r
  core_i/load_store_unit_i/add_346_aco/U1_2/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.37 r
  core_i/load_store_unit_i/add_346_aco/U1_3/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.41 r
  core_i/load_store_unit_i/add_346_aco/U1_4/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.46 r
  core_i/load_store_unit_i/add_346_aco/U1_5/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.50 r
  core_i/load_store_unit_i/add_346_aco/U1_6/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.54 r
  core_i/load_store_unit_i/add_346_aco/U1_7/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.58 r
  core_i/load_store_unit_i/add_346_aco/U1_8/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.62 r
  core_i/load_store_unit_i/add_346_aco/U1_9/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.66 r
  core_i/load_store_unit_i/add_346_aco/U1_10/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.70 r
  core_i/load_store_unit_i/add_346_aco/U1_11/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.74 r
  core_i/load_store_unit_i/add_346_aco/U1_12/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.78 r
  core_i/load_store_unit_i/add_346_aco/U1_13/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.82 r
  core_i/load_store_unit_i/add_346_aco/U1_14/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.86 r
  core_i/load_store_unit_i/add_346_aco/U1_15/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.90 r
  core_i/load_store_unit_i/add_346_aco/U1_16/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.94 r
  core_i/load_store_unit_i/add_346_aco/U1_17/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.99 r
  core_i/load_store_unit_i/add_346_aco/U1_18/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.03 r
  core_i/load_store_unit_i/add_346_aco/U1_19/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.07 r
  core_i/load_store_unit_i/add_346_aco/U1_20/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.11 r
  core_i/load_store_unit_i/add_346_aco/U1_21/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.15 r
  core_i/load_store_unit_i/add_346_aco/U1_22/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.19 r
  core_i/load_store_unit_i/add_346_aco/U1_23/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.23 r
  core_i/load_store_unit_i/add_346_aco/U1_24/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.27 r
  core_i/load_store_unit_i/add_346_aco/U1_25/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.31 r
  core_i/load_store_unit_i/add_346_aco/U1_26/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.35 r
  core_i/load_store_unit_i/add_346_aco/U1_27/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.39 r
  core_i/load_store_unit_i/add_346_aco/U1_28/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.44 r
  core_i/load_store_unit_i/add_346_aco/U1_29/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.48 r
  core_i/load_store_unit_i/add_346_aco/U1_30/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.52 r
  core_i/load_store_unit_i/add_346_aco/U1_31/S (SAEDHVT14_ADDF_V2_1)
                                                          0.05       1.57 f
  core_i/load_store_unit_i/add_346_aco/SUM[31] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       1.57 f
  core_i/load_store_unit_i/data_obi_i/trans_addr_i[31] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       1.57 f
  core_i/load_store_unit_i/data_obi_i/obi_addr_o[31] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       1.57 f
  core_i/load_store_unit_i/data_addr_o[31] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       1.57 f
  core_i/data_addr_o[31] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.57 f
  data_addr_o[31] (out)                                   0.00       1.57 f
  data arrival time                                                  1.57

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[30]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 r
  core_i/id_stage_i/alu_operand_b_ex_o[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/operand_b_ex_i[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/A[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/U35/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.13       0.23 r
  core_i/load_store_unit_i/mult_add_346_aco/PRODUCT[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/B[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/U2/X (SAEDHVT14_ND2_1)
                                                          0.02       0.25 f
  core_i/load_store_unit_i/add_346_aco/U3/X (SAEDHVT14_INV_PS_2)
                                                          0.03       0.28 r
  core_i/load_store_unit_i/add_346_aco/U1_1/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.06       0.33 r
  core_i/load_store_unit_i/add_346_aco/U1_2/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.37 r
  core_i/load_store_unit_i/add_346_aco/U1_3/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.41 r
  core_i/load_store_unit_i/add_346_aco/U1_4/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.46 r
  core_i/load_store_unit_i/add_346_aco/U1_5/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.50 r
  core_i/load_store_unit_i/add_346_aco/U1_6/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.54 r
  core_i/load_store_unit_i/add_346_aco/U1_7/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.58 r
  core_i/load_store_unit_i/add_346_aco/U1_8/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.62 r
  core_i/load_store_unit_i/add_346_aco/U1_9/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.66 r
  core_i/load_store_unit_i/add_346_aco/U1_10/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.70 r
  core_i/load_store_unit_i/add_346_aco/U1_11/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.74 r
  core_i/load_store_unit_i/add_346_aco/U1_12/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.78 r
  core_i/load_store_unit_i/add_346_aco/U1_13/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.82 r
  core_i/load_store_unit_i/add_346_aco/U1_14/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.86 r
  core_i/load_store_unit_i/add_346_aco/U1_15/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.90 r
  core_i/load_store_unit_i/add_346_aco/U1_16/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.94 r
  core_i/load_store_unit_i/add_346_aco/U1_17/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.99 r
  core_i/load_store_unit_i/add_346_aco/U1_18/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.03 r
  core_i/load_store_unit_i/add_346_aco/U1_19/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.07 r
  core_i/load_store_unit_i/add_346_aco/U1_20/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.11 r
  core_i/load_store_unit_i/add_346_aco/U1_21/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.15 r
  core_i/load_store_unit_i/add_346_aco/U1_22/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.19 r
  core_i/load_store_unit_i/add_346_aco/U1_23/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.23 r
  core_i/load_store_unit_i/add_346_aco/U1_24/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.27 r
  core_i/load_store_unit_i/add_346_aco/U1_25/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.31 r
  core_i/load_store_unit_i/add_346_aco/U1_26/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.35 r
  core_i/load_store_unit_i/add_346_aco/U1_27/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.39 r
  core_i/load_store_unit_i/add_346_aco/U1_28/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.44 r
  core_i/load_store_unit_i/add_346_aco/U1_29/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.48 r
  core_i/load_store_unit_i/add_346_aco/U1_30/S (SAEDHVT14_ADDF_V2_1)
                                                          0.05       1.52 f
  core_i/load_store_unit_i/add_346_aco/SUM[30] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       1.52 f
  core_i/load_store_unit_i/data_obi_i/trans_addr_i[30] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       1.52 f
  core_i/load_store_unit_i/data_obi_i/obi_addr_o[30] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       1.52 f
  core_i/load_store_unit_i/data_addr_o[30] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       1.52 f
  core_i/data_addr_o[30] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.52 f
  data_addr_o[30] (out)                                   0.00       1.52 f
  data arrival time                                                  1.52

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[29]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 r
  core_i/id_stage_i/alu_operand_b_ex_o[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/operand_b_ex_i[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/A[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/U35/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.13       0.23 r
  core_i/load_store_unit_i/mult_add_346_aco/PRODUCT[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/B[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/U2/X (SAEDHVT14_ND2_1)
                                                          0.02       0.25 f
  core_i/load_store_unit_i/add_346_aco/U3/X (SAEDHVT14_INV_PS_2)
                                                          0.03       0.28 r
  core_i/load_store_unit_i/add_346_aco/U1_1/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.06       0.33 r
  core_i/load_store_unit_i/add_346_aco/U1_2/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.37 r
  core_i/load_store_unit_i/add_346_aco/U1_3/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.41 r
  core_i/load_store_unit_i/add_346_aco/U1_4/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.46 r
  core_i/load_store_unit_i/add_346_aco/U1_5/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.50 r
  core_i/load_store_unit_i/add_346_aco/U1_6/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.54 r
  core_i/load_store_unit_i/add_346_aco/U1_7/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.58 r
  core_i/load_store_unit_i/add_346_aco/U1_8/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.62 r
  core_i/load_store_unit_i/add_346_aco/U1_9/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.66 r
  core_i/load_store_unit_i/add_346_aco/U1_10/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.70 r
  core_i/load_store_unit_i/add_346_aco/U1_11/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.74 r
  core_i/load_store_unit_i/add_346_aco/U1_12/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.78 r
  core_i/load_store_unit_i/add_346_aco/U1_13/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.82 r
  core_i/load_store_unit_i/add_346_aco/U1_14/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.86 r
  core_i/load_store_unit_i/add_346_aco/U1_15/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.90 r
  core_i/load_store_unit_i/add_346_aco/U1_16/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.94 r
  core_i/load_store_unit_i/add_346_aco/U1_17/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.99 r
  core_i/load_store_unit_i/add_346_aco/U1_18/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.03 r
  core_i/load_store_unit_i/add_346_aco/U1_19/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.07 r
  core_i/load_store_unit_i/add_346_aco/U1_20/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.11 r
  core_i/load_store_unit_i/add_346_aco/U1_21/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.15 r
  core_i/load_store_unit_i/add_346_aco/U1_22/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.19 r
  core_i/load_store_unit_i/add_346_aco/U1_23/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.23 r
  core_i/load_store_unit_i/add_346_aco/U1_24/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.27 r
  core_i/load_store_unit_i/add_346_aco/U1_25/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.31 r
  core_i/load_store_unit_i/add_346_aco/U1_26/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.35 r
  core_i/load_store_unit_i/add_346_aco/U1_27/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.39 r
  core_i/load_store_unit_i/add_346_aco/U1_28/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.44 r
  core_i/load_store_unit_i/add_346_aco/U1_29/S (SAEDHVT14_ADDF_V2_1)
                                                          0.05       1.48 f
  core_i/load_store_unit_i/add_346_aco/SUM[29] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       1.48 f
  core_i/load_store_unit_i/data_obi_i/trans_addr_i[29] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       1.48 f
  core_i/load_store_unit_i/data_obi_i/obi_addr_o[29] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       1.48 f
  core_i/load_store_unit_i/data_addr_o[29] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       1.48 f
  core_i/data_addr_o[29] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.48 f
  data_addr_o[29] (out)                                   0.00       1.48 f
  data arrival time                                                  1.48

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[28]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 r
  core_i/id_stage_i/alu_operand_b_ex_o[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/operand_b_ex_i[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/A[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/U35/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.13       0.23 r
  core_i/load_store_unit_i/mult_add_346_aco/PRODUCT[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/B[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/U2/X (SAEDHVT14_ND2_1)
                                                          0.02       0.25 f
  core_i/load_store_unit_i/add_346_aco/U3/X (SAEDHVT14_INV_PS_2)
                                                          0.03       0.28 r
  core_i/load_store_unit_i/add_346_aco/U1_1/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.06       0.33 r
  core_i/load_store_unit_i/add_346_aco/U1_2/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.37 r
  core_i/load_store_unit_i/add_346_aco/U1_3/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.41 r
  core_i/load_store_unit_i/add_346_aco/U1_4/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.46 r
  core_i/load_store_unit_i/add_346_aco/U1_5/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.50 r
  core_i/load_store_unit_i/add_346_aco/U1_6/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.54 r
  core_i/load_store_unit_i/add_346_aco/U1_7/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.58 r
  core_i/load_store_unit_i/add_346_aco/U1_8/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.62 r
  core_i/load_store_unit_i/add_346_aco/U1_9/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.66 r
  core_i/load_store_unit_i/add_346_aco/U1_10/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.70 r
  core_i/load_store_unit_i/add_346_aco/U1_11/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.74 r
  core_i/load_store_unit_i/add_346_aco/U1_12/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.78 r
  core_i/load_store_unit_i/add_346_aco/U1_13/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.82 r
  core_i/load_store_unit_i/add_346_aco/U1_14/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.86 r
  core_i/load_store_unit_i/add_346_aco/U1_15/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.90 r
  core_i/load_store_unit_i/add_346_aco/U1_16/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.94 r
  core_i/load_store_unit_i/add_346_aco/U1_17/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.99 r
  core_i/load_store_unit_i/add_346_aco/U1_18/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.03 r
  core_i/load_store_unit_i/add_346_aco/U1_19/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.07 r
  core_i/load_store_unit_i/add_346_aco/U1_20/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.11 r
  core_i/load_store_unit_i/add_346_aco/U1_21/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.15 r
  core_i/load_store_unit_i/add_346_aco/U1_22/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.19 r
  core_i/load_store_unit_i/add_346_aco/U1_23/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.23 r
  core_i/load_store_unit_i/add_346_aco/U1_24/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.27 r
  core_i/load_store_unit_i/add_346_aco/U1_25/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.31 r
  core_i/load_store_unit_i/add_346_aco/U1_26/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.35 r
  core_i/load_store_unit_i/add_346_aco/U1_27/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.39 r
  core_i/load_store_unit_i/add_346_aco/U1_28/S (SAEDHVT14_ADDF_V2_1)
                                                          0.05       1.44 f
  core_i/load_store_unit_i/add_346_aco/SUM[28] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       1.44 f
  core_i/load_store_unit_i/data_obi_i/trans_addr_i[28] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       1.44 f
  core_i/load_store_unit_i/data_obi_i/obi_addr_o[28] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       1.44 f
  core_i/load_store_unit_i/data_addr_o[28] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       1.44 f
  core_i/data_addr_o[28] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.44 f
  data_addr_o[28] (out)                                   0.00       1.44 f
  data arrival time                                                  1.44

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[27]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 r
  core_i/id_stage_i/alu_operand_b_ex_o[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/operand_b_ex_i[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/A[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/U35/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.13       0.23 r
  core_i/load_store_unit_i/mult_add_346_aco/PRODUCT[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/B[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/U2/X (SAEDHVT14_ND2_1)
                                                          0.02       0.25 f
  core_i/load_store_unit_i/add_346_aco/U3/X (SAEDHVT14_INV_PS_2)
                                                          0.03       0.28 r
  core_i/load_store_unit_i/add_346_aco/U1_1/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.06       0.33 r
  core_i/load_store_unit_i/add_346_aco/U1_2/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.37 r
  core_i/load_store_unit_i/add_346_aco/U1_3/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.41 r
  core_i/load_store_unit_i/add_346_aco/U1_4/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.46 r
  core_i/load_store_unit_i/add_346_aco/U1_5/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.50 r
  core_i/load_store_unit_i/add_346_aco/U1_6/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.54 r
  core_i/load_store_unit_i/add_346_aco/U1_7/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.58 r
  core_i/load_store_unit_i/add_346_aco/U1_8/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.62 r
  core_i/load_store_unit_i/add_346_aco/U1_9/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.66 r
  core_i/load_store_unit_i/add_346_aco/U1_10/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.70 r
  core_i/load_store_unit_i/add_346_aco/U1_11/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.74 r
  core_i/load_store_unit_i/add_346_aco/U1_12/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.78 r
  core_i/load_store_unit_i/add_346_aco/U1_13/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.82 r
  core_i/load_store_unit_i/add_346_aco/U1_14/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.86 r
  core_i/load_store_unit_i/add_346_aco/U1_15/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.90 r
  core_i/load_store_unit_i/add_346_aco/U1_16/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.94 r
  core_i/load_store_unit_i/add_346_aco/U1_17/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.99 r
  core_i/load_store_unit_i/add_346_aco/U1_18/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.03 r
  core_i/load_store_unit_i/add_346_aco/U1_19/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.07 r
  core_i/load_store_unit_i/add_346_aco/U1_20/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.11 r
  core_i/load_store_unit_i/add_346_aco/U1_21/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.15 r
  core_i/load_store_unit_i/add_346_aco/U1_22/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.19 r
  core_i/load_store_unit_i/add_346_aco/U1_23/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.23 r
  core_i/load_store_unit_i/add_346_aco/U1_24/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.27 r
  core_i/load_store_unit_i/add_346_aco/U1_25/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.31 r
  core_i/load_store_unit_i/add_346_aco/U1_26/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.35 r
  core_i/load_store_unit_i/add_346_aco/U1_27/S (SAEDHVT14_ADDF_V2_1)
                                                          0.05       1.40 f
  core_i/load_store_unit_i/add_346_aco/SUM[27] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       1.40 f
  core_i/load_store_unit_i/data_obi_i/trans_addr_i[27] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       1.40 f
  core_i/load_store_unit_i/data_obi_i/obi_addr_o[27] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       1.40 f
  core_i/load_store_unit_i/data_addr_o[27] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       1.40 f
  core_i/data_addr_o[27] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.40 f
  data_addr_o[27] (out)                                   0.00       1.40 f
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[26]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 r
  core_i/id_stage_i/alu_operand_b_ex_o[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/operand_b_ex_i[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/A[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/U35/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.13       0.23 r
  core_i/load_store_unit_i/mult_add_346_aco/PRODUCT[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/B[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/U2/X (SAEDHVT14_ND2_1)
                                                          0.02       0.25 f
  core_i/load_store_unit_i/add_346_aco/U3/X (SAEDHVT14_INV_PS_2)
                                                          0.03       0.28 r
  core_i/load_store_unit_i/add_346_aco/U1_1/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.06       0.33 r
  core_i/load_store_unit_i/add_346_aco/U1_2/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.37 r
  core_i/load_store_unit_i/add_346_aco/U1_3/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.41 r
  core_i/load_store_unit_i/add_346_aco/U1_4/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.46 r
  core_i/load_store_unit_i/add_346_aco/U1_5/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.50 r
  core_i/load_store_unit_i/add_346_aco/U1_6/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.54 r
  core_i/load_store_unit_i/add_346_aco/U1_7/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.58 r
  core_i/load_store_unit_i/add_346_aco/U1_8/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.62 r
  core_i/load_store_unit_i/add_346_aco/U1_9/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.66 r
  core_i/load_store_unit_i/add_346_aco/U1_10/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.70 r
  core_i/load_store_unit_i/add_346_aco/U1_11/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.74 r
  core_i/load_store_unit_i/add_346_aco/U1_12/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.78 r
  core_i/load_store_unit_i/add_346_aco/U1_13/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.82 r
  core_i/load_store_unit_i/add_346_aco/U1_14/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.86 r
  core_i/load_store_unit_i/add_346_aco/U1_15/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.90 r
  core_i/load_store_unit_i/add_346_aco/U1_16/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.94 r
  core_i/load_store_unit_i/add_346_aco/U1_17/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.99 r
  core_i/load_store_unit_i/add_346_aco/U1_18/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.03 r
  core_i/load_store_unit_i/add_346_aco/U1_19/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.07 r
  core_i/load_store_unit_i/add_346_aco/U1_20/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.11 r
  core_i/load_store_unit_i/add_346_aco/U1_21/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.15 r
  core_i/load_store_unit_i/add_346_aco/U1_22/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.19 r
  core_i/load_store_unit_i/add_346_aco/U1_23/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.23 r
  core_i/load_store_unit_i/add_346_aco/U1_24/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.27 r
  core_i/load_store_unit_i/add_346_aco/U1_25/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.31 r
  core_i/load_store_unit_i/add_346_aco/U1_26/S (SAEDHVT14_ADDF_V2_1)
                                                          0.05       1.36 f
  core_i/load_store_unit_i/add_346_aco/SUM[26] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       1.36 f
  core_i/load_store_unit_i/data_obi_i/trans_addr_i[26] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       1.36 f
  core_i/load_store_unit_i/data_obi_i/obi_addr_o[26] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       1.36 f
  core_i/load_store_unit_i/data_addr_o[26] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       1.36 f
  core_i/data_addr_o[26] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.36 f
  data_addr_o[26] (out)                                   0.00       1.36 f
  data arrival time                                                  1.36

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[25]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 r
  core_i/id_stage_i/alu_operand_b_ex_o[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/operand_b_ex_i[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/A[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/U35/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.13       0.23 r
  core_i/load_store_unit_i/mult_add_346_aco/PRODUCT[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/B[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/U2/X (SAEDHVT14_ND2_1)
                                                          0.02       0.25 f
  core_i/load_store_unit_i/add_346_aco/U3/X (SAEDHVT14_INV_PS_2)
                                                          0.03       0.28 r
  core_i/load_store_unit_i/add_346_aco/U1_1/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.06       0.33 r
  core_i/load_store_unit_i/add_346_aco/U1_2/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.37 r
  core_i/load_store_unit_i/add_346_aco/U1_3/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.41 r
  core_i/load_store_unit_i/add_346_aco/U1_4/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.46 r
  core_i/load_store_unit_i/add_346_aco/U1_5/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.50 r
  core_i/load_store_unit_i/add_346_aco/U1_6/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.54 r
  core_i/load_store_unit_i/add_346_aco/U1_7/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.58 r
  core_i/load_store_unit_i/add_346_aco/U1_8/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.62 r
  core_i/load_store_unit_i/add_346_aco/U1_9/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.66 r
  core_i/load_store_unit_i/add_346_aco/U1_10/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.70 r
  core_i/load_store_unit_i/add_346_aco/U1_11/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.74 r
  core_i/load_store_unit_i/add_346_aco/U1_12/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.78 r
  core_i/load_store_unit_i/add_346_aco/U1_13/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.82 r
  core_i/load_store_unit_i/add_346_aco/U1_14/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.86 r
  core_i/load_store_unit_i/add_346_aco/U1_15/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.90 r
  core_i/load_store_unit_i/add_346_aco/U1_16/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.94 r
  core_i/load_store_unit_i/add_346_aco/U1_17/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.99 r
  core_i/load_store_unit_i/add_346_aco/U1_18/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.03 r
  core_i/load_store_unit_i/add_346_aco/U1_19/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.07 r
  core_i/load_store_unit_i/add_346_aco/U1_20/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.11 r
  core_i/load_store_unit_i/add_346_aco/U1_21/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.15 r
  core_i/load_store_unit_i/add_346_aco/U1_22/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.19 r
  core_i/load_store_unit_i/add_346_aco/U1_23/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.23 r
  core_i/load_store_unit_i/add_346_aco/U1_24/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.27 r
  core_i/load_store_unit_i/add_346_aco/U1_25/S (SAEDHVT14_ADDF_V2_1)
                                                          0.05       1.32 f
  core_i/load_store_unit_i/add_346_aco/SUM[25] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       1.32 f
  core_i/load_store_unit_i/data_obi_i/trans_addr_i[25] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       1.32 f
  core_i/load_store_unit_i/data_obi_i/obi_addr_o[25] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       1.32 f
  core_i/load_store_unit_i/data_addr_o[25] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       1.32 f
  core_i/data_addr_o[25] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.32 f
  data_addr_o[25] (out)                                   0.00       1.32 f
  data arrival time                                                  1.32

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: irq_id_o[2]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/id_stage_i/alu_operand_b_ex_o[9] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 r
  core_i/U14/X (SAEDHVT14_INV_S_1)                        0.11       0.22 f
  core_i/U39/X (SAEDHVT14_NR2_1)                          0.05       0.27 r
  core_i/cs_registers_i/csr_addr_i[9] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.27 r
  core_i/cs_registers_i/U311/X (SAEDHVT14_NR3B_U_0P5)     0.06       0.33 r
  core_i/cs_registers_i/U1669/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.36 f
  core_i/cs_registers_i/U85/X (SAEDHVT14_OR2_1)           0.04       0.40 f
  core_i/cs_registers_i/U50/X (SAEDHVT14_INV_S_1)         0.02       0.41 r
  core_i/cs_registers_i/U83/X (SAEDHVT14_ND2_CDC_0P5)     0.03       0.45 f
  core_i/cs_registers_i/U49/X (SAEDHVT14_INV_S_1)         0.05       0.49 r
  core_i/cs_registers_i/U8/X (SAEDHVT14_ND2_CDC_0P5)      0.07       0.57 f
  core_i/cs_registers_i/U1889/X (SAEDHVT14_AOI21_0P75)
                                                          0.05       0.62 r
  core_i/cs_registers_i/U1890/X (SAEDHVT14_OAI22_1)       0.03       0.65 f
  core_i/cs_registers_i/mie_bypass_o[30] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/mie_bypass_i[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[30] (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/U60/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U10/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.69 f
  core_i/id_stage_i/int_controller_i/U15/X (SAEDHVT14_NR4_0P75)
                                                          0.06       0.76 r
  core_i/id_stage_i/int_controller_i/U14/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       0.78 r
  core_i/id_stage_i/int_controller_i/U63/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.80 f
  core_i/id_stage_i/int_controller_i/U22/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       0.83 f
  core_i/id_stage_i/int_controller_i/U53/X (SAEDHVT14_OR3_1)
                                                          0.05       0.88 f
  core_i/id_stage_i/int_controller_i/U52/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.90 r
  core_i/id_stage_i/int_controller_i/U67/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.92 f
  core_i/id_stage_i/int_controller_i/U69/X (SAEDHVT14_OR3_0P75)
                                                          0.04       0.97 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.01 f
  core_i/id_stage_i/int_controller_i/U9/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U32/X (SAEDHVT14_OAI211_0P5)
                                                          0.06       1.08 f
  core_i/id_stage_i/int_controller_i/U27/X (SAEDHVT14_AO21_1)
                                                          0.03       1.11 f
  core_i/id_stage_i/int_controller_i/U26/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       1.13 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/U319/X (SAEDHVT14_ND2_CDC_1)
                                                          0.02       1.15 r
  core_i/id_stage_i/controller_i/U99/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.04       1.20 r
  core_i/id_stage_i/controller_i/U357/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.23 r
  core_i/id_stage_i/controller_i/U38/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       1.27 f
  core_i/id_stage_i/controller_i/U390/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       1.30 r
  core_i/id_stage_i/controller_i/U23/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.32 f
  core_i/id_stage_i/controller_i/irq_id_o[2] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.32 f
  core_i/id_stage_i/irq_id_o[2] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.32 f
  core_i/irq_id_o[2] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.32 f
  irq_id_o[2] (out)                                       0.00       1.32 f
  data arrival time                                                  1.32

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: irq_id_o[1]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/id_stage_i/alu_operand_b_ex_o[9] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 r
  core_i/U14/X (SAEDHVT14_INV_S_1)                        0.11       0.22 f
  core_i/U39/X (SAEDHVT14_NR2_1)                          0.05       0.27 r
  core_i/cs_registers_i/csr_addr_i[9] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.27 r
  core_i/cs_registers_i/U311/X (SAEDHVT14_NR3B_U_0P5)     0.06       0.33 r
  core_i/cs_registers_i/U1669/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.36 f
  core_i/cs_registers_i/U85/X (SAEDHVT14_OR2_1)           0.04       0.40 f
  core_i/cs_registers_i/U50/X (SAEDHVT14_INV_S_1)         0.02       0.41 r
  core_i/cs_registers_i/U83/X (SAEDHVT14_ND2_CDC_0P5)     0.03       0.45 f
  core_i/cs_registers_i/U49/X (SAEDHVT14_INV_S_1)         0.05       0.49 r
  core_i/cs_registers_i/U8/X (SAEDHVT14_ND2_CDC_0P5)      0.07       0.57 f
  core_i/cs_registers_i/U1889/X (SAEDHVT14_AOI21_0P75)
                                                          0.05       0.62 r
  core_i/cs_registers_i/U1890/X (SAEDHVT14_OAI22_1)       0.03       0.65 f
  core_i/cs_registers_i/mie_bypass_o[30] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/mie_bypass_i[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[30] (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/U60/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U10/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.69 f
  core_i/id_stage_i/int_controller_i/U15/X (SAEDHVT14_NR4_0P75)
                                                          0.06       0.76 r
  core_i/id_stage_i/int_controller_i/U14/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       0.78 r
  core_i/id_stage_i/int_controller_i/U63/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.80 f
  core_i/id_stage_i/int_controller_i/U22/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       0.83 f
  core_i/id_stage_i/int_controller_i/U53/X (SAEDHVT14_OR3_1)
                                                          0.05       0.88 f
  core_i/id_stage_i/int_controller_i/U52/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.90 r
  core_i/id_stage_i/int_controller_i/U67/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.92 f
  core_i/id_stage_i/int_controller_i/U69/X (SAEDHVT14_OR3_0P75)
                                                          0.04       0.97 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.01 f
  core_i/id_stage_i/int_controller_i/U9/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U32/X (SAEDHVT14_OAI211_0P5)
                                                          0.06       1.08 f
  core_i/id_stage_i/int_controller_i/U27/X (SAEDHVT14_AO21_1)
                                                          0.03       1.11 f
  core_i/id_stage_i/int_controller_i/U26/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       1.13 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/U319/X (SAEDHVT14_ND2_CDC_1)
                                                          0.02       1.15 r
  core_i/id_stage_i/controller_i/U99/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.04       1.20 r
  core_i/id_stage_i/controller_i/U357/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.23 r
  core_i/id_stage_i/controller_i/U38/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       1.27 f
  core_i/id_stage_i/controller_i/U388/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       1.30 r
  core_i/id_stage_i/controller_i/U45/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.32 f
  core_i/id_stage_i/controller_i/irq_id_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.32 f
  core_i/id_stage_i/irq_id_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.32 f
  core_i/irq_id_o[1] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.32 f
  irq_id_o[1] (out)                                       0.00       1.32 f
  data arrival time                                                  1.32

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: irq_id_o[3]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/id_stage_i/alu_operand_b_ex_o[9] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 r
  core_i/U14/X (SAEDHVT14_INV_S_1)                        0.11       0.22 f
  core_i/U39/X (SAEDHVT14_NR2_1)                          0.05       0.27 r
  core_i/cs_registers_i/csr_addr_i[9] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.27 r
  core_i/cs_registers_i/U311/X (SAEDHVT14_NR3B_U_0P5)     0.06       0.33 r
  core_i/cs_registers_i/U1669/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.36 f
  core_i/cs_registers_i/U85/X (SAEDHVT14_OR2_1)           0.04       0.40 f
  core_i/cs_registers_i/U50/X (SAEDHVT14_INV_S_1)         0.02       0.41 r
  core_i/cs_registers_i/U83/X (SAEDHVT14_ND2_CDC_0P5)     0.03       0.45 f
  core_i/cs_registers_i/U49/X (SAEDHVT14_INV_S_1)         0.05       0.49 r
  core_i/cs_registers_i/U8/X (SAEDHVT14_ND2_CDC_0P5)      0.07       0.57 f
  core_i/cs_registers_i/U1889/X (SAEDHVT14_AOI21_0P75)
                                                          0.05       0.62 r
  core_i/cs_registers_i/U1890/X (SAEDHVT14_OAI22_1)       0.03       0.65 f
  core_i/cs_registers_i/mie_bypass_o[30] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/mie_bypass_i[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[30] (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/U60/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U10/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.69 f
  core_i/id_stage_i/int_controller_i/U15/X (SAEDHVT14_NR4_0P75)
                                                          0.06       0.76 r
  core_i/id_stage_i/int_controller_i/U14/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       0.78 r
  core_i/id_stage_i/int_controller_i/U63/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.80 f
  core_i/id_stage_i/int_controller_i/U22/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       0.83 f
  core_i/id_stage_i/int_controller_i/U53/X (SAEDHVT14_OR3_1)
                                                          0.05       0.88 f
  core_i/id_stage_i/int_controller_i/U52/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.90 r
  core_i/id_stage_i/int_controller_i/U67/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.92 f
  core_i/id_stage_i/int_controller_i/U69/X (SAEDHVT14_OR3_0P75)
                                                          0.04       0.97 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.01 f
  core_i/id_stage_i/int_controller_i/U9/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U32/X (SAEDHVT14_OAI211_0P5)
                                                          0.06       1.08 f
  core_i/id_stage_i/int_controller_i/U27/X (SAEDHVT14_AO21_1)
                                                          0.03       1.11 f
  core_i/id_stage_i/int_controller_i/U26/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       1.13 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/U319/X (SAEDHVT14_ND2_CDC_1)
                                                          0.02       1.15 r
  core_i/id_stage_i/controller_i/U99/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.04       1.20 r
  core_i/id_stage_i/controller_i/U357/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.23 r
  core_i/id_stage_i/controller_i/U38/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       1.27 f
  core_i/id_stage_i/controller_i/U392/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       1.30 r
  core_i/id_stage_i/controller_i/U21/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.32 f
  core_i/id_stage_i/controller_i/irq_id_o[3] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.32 f
  core_i/id_stage_i/irq_id_o[3] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.32 f
  core_i/irq_id_o[3] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.32 f
  irq_id_o[3] (out)                                       0.00       1.32 f
  data arrival time                                                  1.32

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: irq_id_o[0]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/id_stage_i/alu_operand_b_ex_o[9] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 r
  core_i/U14/X (SAEDHVT14_INV_S_1)                        0.11       0.22 f
  core_i/U39/X (SAEDHVT14_NR2_1)                          0.05       0.27 r
  core_i/cs_registers_i/csr_addr_i[9] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.27 r
  core_i/cs_registers_i/U311/X (SAEDHVT14_NR3B_U_0P5)     0.06       0.33 r
  core_i/cs_registers_i/U1669/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.36 f
  core_i/cs_registers_i/U85/X (SAEDHVT14_OR2_1)           0.04       0.40 f
  core_i/cs_registers_i/U50/X (SAEDHVT14_INV_S_1)         0.02       0.41 r
  core_i/cs_registers_i/U83/X (SAEDHVT14_ND2_CDC_0P5)     0.03       0.45 f
  core_i/cs_registers_i/U49/X (SAEDHVT14_INV_S_1)         0.05       0.49 r
  core_i/cs_registers_i/U8/X (SAEDHVT14_ND2_CDC_0P5)      0.07       0.57 f
  core_i/cs_registers_i/U1889/X (SAEDHVT14_AOI21_0P75)
                                                          0.05       0.62 r
  core_i/cs_registers_i/U1890/X (SAEDHVT14_OAI22_1)       0.03       0.65 f
  core_i/cs_registers_i/mie_bypass_o[30] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/mie_bypass_i[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[30] (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/U60/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U10/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.69 f
  core_i/id_stage_i/int_controller_i/U15/X (SAEDHVT14_NR4_0P75)
                                                          0.06       0.76 r
  core_i/id_stage_i/int_controller_i/U14/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       0.78 r
  core_i/id_stage_i/int_controller_i/U63/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.80 f
  core_i/id_stage_i/int_controller_i/U22/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       0.83 f
  core_i/id_stage_i/int_controller_i/U53/X (SAEDHVT14_OR3_1)
                                                          0.05       0.88 f
  core_i/id_stage_i/int_controller_i/U52/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.90 r
  core_i/id_stage_i/int_controller_i/U67/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.92 f
  core_i/id_stage_i/int_controller_i/U69/X (SAEDHVT14_OR3_0P75)
                                                          0.04       0.97 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.01 f
  core_i/id_stage_i/int_controller_i/U9/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U32/X (SAEDHVT14_OAI211_0P5)
                                                          0.06       1.08 f
  core_i/id_stage_i/int_controller_i/U27/X (SAEDHVT14_AO21_1)
                                                          0.03       1.11 f
  core_i/id_stage_i/int_controller_i/U26/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       1.13 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/U319/X (SAEDHVT14_ND2_CDC_1)
                                                          0.02       1.15 r
  core_i/id_stage_i/controller_i/U99/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.04       1.20 r
  core_i/id_stage_i/controller_i/U357/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.23 r
  core_i/id_stage_i/controller_i/U38/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       1.27 f
  core_i/id_stage_i/controller_i/U103/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.05       1.31 f
  core_i/id_stage_i/controller_i/irq_id_o[0] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.31 f
  core_i/id_stage_i/irq_id_o[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.31 f
  core_i/irq_id_o[0] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.31 f
  irq_id_o[0] (out)                                       0.00       1.31 f
  data arrival time                                                  1.31

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: irq_id_o[4]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/id_stage_i/alu_operand_b_ex_o[9] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 r
  core_i/U14/X (SAEDHVT14_INV_S_1)                        0.11       0.22 f
  core_i/U39/X (SAEDHVT14_NR2_1)                          0.05       0.27 r
  core_i/cs_registers_i/csr_addr_i[9] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.27 r
  core_i/cs_registers_i/U311/X (SAEDHVT14_NR3B_U_0P5)     0.06       0.33 r
  core_i/cs_registers_i/U1669/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.36 f
  core_i/cs_registers_i/U85/X (SAEDHVT14_OR2_1)           0.04       0.40 f
  core_i/cs_registers_i/U50/X (SAEDHVT14_INV_S_1)         0.02       0.41 r
  core_i/cs_registers_i/U83/X (SAEDHVT14_ND2_CDC_0P5)     0.03       0.45 f
  core_i/cs_registers_i/U49/X (SAEDHVT14_INV_S_1)         0.05       0.49 r
  core_i/cs_registers_i/U8/X (SAEDHVT14_ND2_CDC_0P5)      0.07       0.57 f
  core_i/cs_registers_i/U1889/X (SAEDHVT14_AOI21_0P75)
                                                          0.05       0.62 r
  core_i/cs_registers_i/U1890/X (SAEDHVT14_OAI22_1)       0.03       0.65 f
  core_i/cs_registers_i/mie_bypass_o[30] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/mie_bypass_i[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[30] (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/U60/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U10/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.69 f
  core_i/id_stage_i/int_controller_i/U15/X (SAEDHVT14_NR4_0P75)
                                                          0.06       0.76 r
  core_i/id_stage_i/int_controller_i/U14/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       0.78 r
  core_i/id_stage_i/int_controller_i/U63/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.80 f
  core_i/id_stage_i/int_controller_i/U22/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       0.83 f
  core_i/id_stage_i/int_controller_i/U53/X (SAEDHVT14_OR3_1)
                                                          0.05       0.88 f
  core_i/id_stage_i/int_controller_i/U52/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.90 r
  core_i/id_stage_i/int_controller_i/U67/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.92 f
  core_i/id_stage_i/int_controller_i/U69/X (SAEDHVT14_OR3_0P75)
                                                          0.04       0.97 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.01 f
  core_i/id_stage_i/int_controller_i/U9/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U32/X (SAEDHVT14_OAI211_0P5)
                                                          0.06       1.08 f
  core_i/id_stage_i/int_controller_i/U27/X (SAEDHVT14_AO21_1)
                                                          0.03       1.11 f
  core_i/id_stage_i/int_controller_i/U26/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       1.13 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/U319/X (SAEDHVT14_ND2_CDC_1)
                                                          0.02       1.15 r
  core_i/id_stage_i/controller_i/U99/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.04       1.20 r
  core_i/id_stage_i/controller_i/U357/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.23 r
  core_i/id_stage_i/controller_i/U38/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       1.27 f
  core_i/id_stage_i/controller_i/U100/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.05       1.31 f
  core_i/id_stage_i/controller_i/irq_id_o[4] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.31 f
  core_i/id_stage_i/irq_id_o[4] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.31 f
  core_i/irq_id_o[4] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.31 f
  irq_id_o[4] (out)                                       0.00       1.31 f
  data arrival time                                                  1.31

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[24]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 r
  core_i/id_stage_i/alu_operand_b_ex_o[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/operand_b_ex_i[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/A[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/U35/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.13       0.23 r
  core_i/load_store_unit_i/mult_add_346_aco/PRODUCT[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/B[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/U2/X (SAEDHVT14_ND2_1)
                                                          0.02       0.25 f
  core_i/load_store_unit_i/add_346_aco/U3/X (SAEDHVT14_INV_PS_2)
                                                          0.03       0.28 r
  core_i/load_store_unit_i/add_346_aco/U1_1/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.06       0.33 r
  core_i/load_store_unit_i/add_346_aco/U1_2/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.37 r
  core_i/load_store_unit_i/add_346_aco/U1_3/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.41 r
  core_i/load_store_unit_i/add_346_aco/U1_4/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.46 r
  core_i/load_store_unit_i/add_346_aco/U1_5/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.50 r
  core_i/load_store_unit_i/add_346_aco/U1_6/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.54 r
  core_i/load_store_unit_i/add_346_aco/U1_7/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.58 r
  core_i/load_store_unit_i/add_346_aco/U1_8/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.62 r
  core_i/load_store_unit_i/add_346_aco/U1_9/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.66 r
  core_i/load_store_unit_i/add_346_aco/U1_10/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.70 r
  core_i/load_store_unit_i/add_346_aco/U1_11/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.74 r
  core_i/load_store_unit_i/add_346_aco/U1_12/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.78 r
  core_i/load_store_unit_i/add_346_aco/U1_13/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.82 r
  core_i/load_store_unit_i/add_346_aco/U1_14/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.86 r
  core_i/load_store_unit_i/add_346_aco/U1_15/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.90 r
  core_i/load_store_unit_i/add_346_aco/U1_16/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.94 r
  core_i/load_store_unit_i/add_346_aco/U1_17/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.99 r
  core_i/load_store_unit_i/add_346_aco/U1_18/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.03 r
  core_i/load_store_unit_i/add_346_aco/U1_19/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.07 r
  core_i/load_store_unit_i/add_346_aco/U1_20/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.11 r
  core_i/load_store_unit_i/add_346_aco/U1_21/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.15 r
  core_i/load_store_unit_i/add_346_aco/U1_22/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.19 r
  core_i/load_store_unit_i/add_346_aco/U1_23/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.23 r
  core_i/load_store_unit_i/add_346_aco/U1_24/S (SAEDHVT14_ADDF_V2_1)
                                                          0.05       1.28 f
  core_i/load_store_unit_i/add_346_aco/SUM[24] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       1.28 f
  core_i/load_store_unit_i/data_obi_i/trans_addr_i[24] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       1.28 f
  core_i/load_store_unit_i/data_obi_i/obi_addr_o[24] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       1.28 f
  core_i/load_store_unit_i/data_addr_o[24] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       1.28 f
  core_i/data_addr_o[24] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.28 f
  data_addr_o[24] (out)                                   0.00       1.28 f
  data arrival time                                                  1.28

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: irq_ack_o (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 r
  core_i/id_stage_i/alu_operand_b_ex_o[9] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 r
  core_i/U14/X (SAEDHVT14_INV_S_1)                        0.11       0.22 f
  core_i/U39/X (SAEDHVT14_NR2_1)                          0.05       0.27 r
  core_i/cs_registers_i/csr_addr_i[9] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.27 r
  core_i/cs_registers_i/U311/X (SAEDHVT14_NR3B_U_0P5)     0.06       0.33 r
  core_i/cs_registers_i/U1669/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.36 f
  core_i/cs_registers_i/U85/X (SAEDHVT14_OR2_1)           0.04       0.40 f
  core_i/cs_registers_i/U50/X (SAEDHVT14_INV_S_1)         0.02       0.41 r
  core_i/cs_registers_i/U83/X (SAEDHVT14_ND2_CDC_0P5)     0.03       0.45 f
  core_i/cs_registers_i/U49/X (SAEDHVT14_INV_S_1)         0.05       0.49 r
  core_i/cs_registers_i/U8/X (SAEDHVT14_ND2_CDC_0P5)      0.07       0.57 f
  core_i/cs_registers_i/U1889/X (SAEDHVT14_AOI21_0P75)
                                                          0.05       0.62 r
  core_i/cs_registers_i/U1890/X (SAEDHVT14_OAI22_1)       0.03       0.65 f
  core_i/cs_registers_i/mie_bypass_o[30] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/mie_bypass_i[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/mie_bypass_i[30] (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       0.65 f
  core_i/id_stage_i/int_controller_i/U60/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.67 r
  core_i/id_stage_i/int_controller_i/U10/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.69 f
  core_i/id_stage_i/int_controller_i/U15/X (SAEDHVT14_NR4_0P75)
                                                          0.06       0.76 r
  core_i/id_stage_i/int_controller_i/U14/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       0.78 r
  core_i/id_stage_i/int_controller_i/U63/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.80 f
  core_i/id_stage_i/int_controller_i/U22/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.03       0.83 f
  core_i/id_stage_i/int_controller_i/U53/X (SAEDHVT14_OR3_1)
                                                          0.05       0.88 f
  core_i/id_stage_i/int_controller_i/U52/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.90 r
  core_i/id_stage_i/int_controller_i/U67/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.92 f
  core_i/id_stage_i/int_controller_i/U69/X (SAEDHVT14_OR3_0P75)
                                                          0.04       0.97 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.01 f
  core_i/id_stage_i/int_controller_i/U9/X (SAEDHVT14_INV_S_1)
                                                          0.02       1.02 r
  core_i/id_stage_i/int_controller_i/U32/X (SAEDHVT14_OAI211_0P5)
                                                          0.06       1.08 f
  core_i/id_stage_i/int_controller_i/U27/X (SAEDHVT14_AO21_1)
                                                          0.03       1.11 f
  core_i/id_stage_i/int_controller_i/U26/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       1.13 f
  core_i/id_stage_i/int_controller_i/irq_req_ctrl_o (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/irq_req_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.13 f
  core_i/id_stage_i/controller_i/U319/X (SAEDHVT14_ND2_CDC_1)
                                                          0.02       1.15 r
  core_i/id_stage_i/controller_i/U99/X (SAEDHVT14_ND2B_U_0P5)
                                                          0.04       1.20 r
  core_i/id_stage_i/controller_i/U357/X (SAEDHVT14_OR3_0P75)
                                                          0.04       1.23 r
  core_i/id_stage_i/controller_i/U38/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       1.27 f
  core_i/id_stage_i/controller_i/irq_ack_o (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       1.27 f
  core_i/id_stage_i/irq_ack_o (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.27 f
  core_i/irq_ack_o (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.27 f
  irq_ack_o (out)                                         0.00       1.27 f
  data arrival time                                                  1.27

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[23]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 r
  core_i/id_stage_i/alu_operand_b_ex_o[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/operand_b_ex_i[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/A[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/U35/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.13       0.23 r
  core_i/load_store_unit_i/mult_add_346_aco/PRODUCT[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/B[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/U2/X (SAEDHVT14_ND2_1)
                                                          0.02       0.25 f
  core_i/load_store_unit_i/add_346_aco/U3/X (SAEDHVT14_INV_PS_2)
                                                          0.03       0.28 r
  core_i/load_store_unit_i/add_346_aco/U1_1/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.06       0.33 r
  core_i/load_store_unit_i/add_346_aco/U1_2/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.37 r
  core_i/load_store_unit_i/add_346_aco/U1_3/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.41 r
  core_i/load_store_unit_i/add_346_aco/U1_4/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.46 r
  core_i/load_store_unit_i/add_346_aco/U1_5/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.50 r
  core_i/load_store_unit_i/add_346_aco/U1_6/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.54 r
  core_i/load_store_unit_i/add_346_aco/U1_7/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.58 r
  core_i/load_store_unit_i/add_346_aco/U1_8/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.62 r
  core_i/load_store_unit_i/add_346_aco/U1_9/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.66 r
  core_i/load_store_unit_i/add_346_aco/U1_10/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.70 r
  core_i/load_store_unit_i/add_346_aco/U1_11/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.74 r
  core_i/load_store_unit_i/add_346_aco/U1_12/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.78 r
  core_i/load_store_unit_i/add_346_aco/U1_13/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.82 r
  core_i/load_store_unit_i/add_346_aco/U1_14/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.86 r
  core_i/load_store_unit_i/add_346_aco/U1_15/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.90 r
  core_i/load_store_unit_i/add_346_aco/U1_16/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.94 r
  core_i/load_store_unit_i/add_346_aco/U1_17/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.99 r
  core_i/load_store_unit_i/add_346_aco/U1_18/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.03 r
  core_i/load_store_unit_i/add_346_aco/U1_19/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.07 r
  core_i/load_store_unit_i/add_346_aco/U1_20/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.11 r
  core_i/load_store_unit_i/add_346_aco/U1_21/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.15 r
  core_i/load_store_unit_i/add_346_aco/U1_22/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.19 r
  core_i/load_store_unit_i/add_346_aco/U1_23/S (SAEDHVT14_ADDF_V2_1)
                                                          0.05       1.24 f
  core_i/load_store_unit_i/add_346_aco/SUM[23] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       1.24 f
  core_i/load_store_unit_i/data_obi_i/trans_addr_i[23] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       1.24 f
  core_i/load_store_unit_i/data_obi_i/obi_addr_o[23] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       1.24 f
  core_i/load_store_unit_i/data_addr_o[23] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       1.24 f
  core_i/data_addr_o[23] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.24 f
  data_addr_o[23] (out)                                   0.00       1.24 f
  data arrival time                                                  1.24

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[22]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 r
  core_i/id_stage_i/alu_operand_b_ex_o[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/operand_b_ex_i[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/A[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/U35/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.13       0.23 r
  core_i/load_store_unit_i/mult_add_346_aco/PRODUCT[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/B[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/U2/X (SAEDHVT14_ND2_1)
                                                          0.02       0.25 f
  core_i/load_store_unit_i/add_346_aco/U3/X (SAEDHVT14_INV_PS_2)
                                                          0.03       0.28 r
  core_i/load_store_unit_i/add_346_aco/U1_1/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.06       0.33 r
  core_i/load_store_unit_i/add_346_aco/U1_2/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.37 r
  core_i/load_store_unit_i/add_346_aco/U1_3/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.41 r
  core_i/load_store_unit_i/add_346_aco/U1_4/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.46 r
  core_i/load_store_unit_i/add_346_aco/U1_5/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.50 r
  core_i/load_store_unit_i/add_346_aco/U1_6/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.54 r
  core_i/load_store_unit_i/add_346_aco/U1_7/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.58 r
  core_i/load_store_unit_i/add_346_aco/U1_8/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.62 r
  core_i/load_store_unit_i/add_346_aco/U1_9/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.66 r
  core_i/load_store_unit_i/add_346_aco/U1_10/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.70 r
  core_i/load_store_unit_i/add_346_aco/U1_11/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.74 r
  core_i/load_store_unit_i/add_346_aco/U1_12/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.78 r
  core_i/load_store_unit_i/add_346_aco/U1_13/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.82 r
  core_i/load_store_unit_i/add_346_aco/U1_14/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.86 r
  core_i/load_store_unit_i/add_346_aco/U1_15/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.90 r
  core_i/load_store_unit_i/add_346_aco/U1_16/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.94 r
  core_i/load_store_unit_i/add_346_aco/U1_17/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.99 r
  core_i/load_store_unit_i/add_346_aco/U1_18/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.03 r
  core_i/load_store_unit_i/add_346_aco/U1_19/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.07 r
  core_i/load_store_unit_i/add_346_aco/U1_20/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.11 r
  core_i/load_store_unit_i/add_346_aco/U1_21/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.15 r
  core_i/load_store_unit_i/add_346_aco/U1_22/S (SAEDHVT14_ADDF_V2_1)
                                                          0.05       1.20 f
  core_i/load_store_unit_i/add_346_aco/SUM[22] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       1.20 f
  core_i/load_store_unit_i/data_obi_i/trans_addr_i[22] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       1.20 f
  core_i/load_store_unit_i/data_obi_i/obi_addr_o[22] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       1.20 f
  core_i/load_store_unit_i/data_addr_o[22] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       1.20 f
  core_i/data_addr_o[22] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.20 f
  data_addr_o[22] (out)                                   0.00       1.20 f
  data arrival time                                                  1.20

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[21]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 r
  core_i/id_stage_i/alu_operand_b_ex_o[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/operand_b_ex_i[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/A[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/U35/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.13       0.23 r
  core_i/load_store_unit_i/mult_add_346_aco/PRODUCT[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/B[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/U2/X (SAEDHVT14_ND2_1)
                                                          0.02       0.25 f
  core_i/load_store_unit_i/add_346_aco/U3/X (SAEDHVT14_INV_PS_2)
                                                          0.03       0.28 r
  core_i/load_store_unit_i/add_346_aco/U1_1/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.06       0.33 r
  core_i/load_store_unit_i/add_346_aco/U1_2/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.37 r
  core_i/load_store_unit_i/add_346_aco/U1_3/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.41 r
  core_i/load_store_unit_i/add_346_aco/U1_4/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.46 r
  core_i/load_store_unit_i/add_346_aco/U1_5/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.50 r
  core_i/load_store_unit_i/add_346_aco/U1_6/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.54 r
  core_i/load_store_unit_i/add_346_aco/U1_7/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.58 r
  core_i/load_store_unit_i/add_346_aco/U1_8/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.62 r
  core_i/load_store_unit_i/add_346_aco/U1_9/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.66 r
  core_i/load_store_unit_i/add_346_aco/U1_10/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.70 r
  core_i/load_store_unit_i/add_346_aco/U1_11/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.74 r
  core_i/load_store_unit_i/add_346_aco/U1_12/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.78 r
  core_i/load_store_unit_i/add_346_aco/U1_13/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.82 r
  core_i/load_store_unit_i/add_346_aco/U1_14/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.86 r
  core_i/load_store_unit_i/add_346_aco/U1_15/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.90 r
  core_i/load_store_unit_i/add_346_aco/U1_16/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.94 r
  core_i/load_store_unit_i/add_346_aco/U1_17/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.99 r
  core_i/load_store_unit_i/add_346_aco/U1_18/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.03 r
  core_i/load_store_unit_i/add_346_aco/U1_19/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.07 r
  core_i/load_store_unit_i/add_346_aco/U1_20/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.11 r
  core_i/load_store_unit_i/add_346_aco/U1_21/S (SAEDHVT14_ADDF_V2_1)
                                                          0.05       1.16 f
  core_i/load_store_unit_i/add_346_aco/SUM[21] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       1.16 f
  core_i/load_store_unit_i/data_obi_i/trans_addr_i[21] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       1.16 f
  core_i/load_store_unit_i/data_obi_i/obi_addr_o[21] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       1.16 f
  core_i/load_store_unit_i/data_addr_o[21] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       1.16 f
  core_i/data_addr_o[21] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.16 f
  data_addr_o[21] (out)                                   0.00       1.16 f
  data arrival time                                                  1.16

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[20]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 r
  core_i/id_stage_i/alu_operand_b_ex_o[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/operand_b_ex_i[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/A[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/U35/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.13       0.23 r
  core_i/load_store_unit_i/mult_add_346_aco/PRODUCT[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/B[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/U2/X (SAEDHVT14_ND2_1)
                                                          0.02       0.25 f
  core_i/load_store_unit_i/add_346_aco/U3/X (SAEDHVT14_INV_PS_2)
                                                          0.03       0.28 r
  core_i/load_store_unit_i/add_346_aco/U1_1/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.06       0.33 r
  core_i/load_store_unit_i/add_346_aco/U1_2/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.37 r
  core_i/load_store_unit_i/add_346_aco/U1_3/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.41 r
  core_i/load_store_unit_i/add_346_aco/U1_4/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.46 r
  core_i/load_store_unit_i/add_346_aco/U1_5/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.50 r
  core_i/load_store_unit_i/add_346_aco/U1_6/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.54 r
  core_i/load_store_unit_i/add_346_aco/U1_7/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.58 r
  core_i/load_store_unit_i/add_346_aco/U1_8/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.62 r
  core_i/load_store_unit_i/add_346_aco/U1_9/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.66 r
  core_i/load_store_unit_i/add_346_aco/U1_10/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.70 r
  core_i/load_store_unit_i/add_346_aco/U1_11/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.74 r
  core_i/load_store_unit_i/add_346_aco/U1_12/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.78 r
  core_i/load_store_unit_i/add_346_aco/U1_13/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.82 r
  core_i/load_store_unit_i/add_346_aco/U1_14/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.86 r
  core_i/load_store_unit_i/add_346_aco/U1_15/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.90 r
  core_i/load_store_unit_i/add_346_aco/U1_16/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.94 r
  core_i/load_store_unit_i/add_346_aco/U1_17/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.99 r
  core_i/load_store_unit_i/add_346_aco/U1_18/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.03 r
  core_i/load_store_unit_i/add_346_aco/U1_19/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.07 r
  core_i/load_store_unit_i/add_346_aco/U1_20/S (SAEDHVT14_ADDF_V2_1)
                                                          0.05       1.12 f
  core_i/load_store_unit_i/add_346_aco/SUM[20] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       1.12 f
  core_i/load_store_unit_i/data_obi_i/trans_addr_i[20] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       1.12 f
  core_i/load_store_unit_i/data_obi_i/obi_addr_o[20] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       1.12 f
  core_i/load_store_unit_i/data_addr_o[20] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       1.12 f
  core_i/data_addr_o[20] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.12 f
  data_addr_o[20] (out)                                   0.00       1.12 f
  data arrival time                                                  1.12

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[19]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 r
  core_i/id_stage_i/alu_operand_b_ex_o[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/operand_b_ex_i[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/A[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/U35/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.13       0.23 r
  core_i/load_store_unit_i/mult_add_346_aco/PRODUCT[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/B[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/U2/X (SAEDHVT14_ND2_1)
                                                          0.02       0.25 f
  core_i/load_store_unit_i/add_346_aco/U3/X (SAEDHVT14_INV_PS_2)
                                                          0.03       0.28 r
  core_i/load_store_unit_i/add_346_aco/U1_1/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.06       0.33 r
  core_i/load_store_unit_i/add_346_aco/U1_2/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.37 r
  core_i/load_store_unit_i/add_346_aco/U1_3/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.41 r
  core_i/load_store_unit_i/add_346_aco/U1_4/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.46 r
  core_i/load_store_unit_i/add_346_aco/U1_5/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.50 r
  core_i/load_store_unit_i/add_346_aco/U1_6/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.54 r
  core_i/load_store_unit_i/add_346_aco/U1_7/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.58 r
  core_i/load_store_unit_i/add_346_aco/U1_8/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.62 r
  core_i/load_store_unit_i/add_346_aco/U1_9/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.66 r
  core_i/load_store_unit_i/add_346_aco/U1_10/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.70 r
  core_i/load_store_unit_i/add_346_aco/U1_11/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.74 r
  core_i/load_store_unit_i/add_346_aco/U1_12/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.78 r
  core_i/load_store_unit_i/add_346_aco/U1_13/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.82 r
  core_i/load_store_unit_i/add_346_aco/U1_14/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.86 r
  core_i/load_store_unit_i/add_346_aco/U1_15/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.90 r
  core_i/load_store_unit_i/add_346_aco/U1_16/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.94 r
  core_i/load_store_unit_i/add_346_aco/U1_17/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.99 r
  core_i/load_store_unit_i/add_346_aco/U1_18/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       1.03 r
  core_i/load_store_unit_i/add_346_aco/U1_19/S (SAEDHVT14_ADDF_V2_1)
                                                          0.05       1.07 f
  core_i/load_store_unit_i/add_346_aco/SUM[19] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       1.07 f
  core_i/load_store_unit_i/data_obi_i/trans_addr_i[19] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       1.07 f
  core_i/load_store_unit_i/data_obi_i/obi_addr_o[19] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       1.07 f
  core_i/load_store_unit_i/data_addr_o[19] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       1.07 f
  core_i/data_addr_o[19] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.07 f
  data_addr_o[19] (out)                                   0.00       1.07 f
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[18]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 r
  core_i/id_stage_i/alu_operand_b_ex_o[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/operand_b_ex_i[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/A[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/U35/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.13       0.23 r
  core_i/load_store_unit_i/mult_add_346_aco/PRODUCT[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/B[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/U2/X (SAEDHVT14_ND2_1)
                                                          0.02       0.25 f
  core_i/load_store_unit_i/add_346_aco/U3/X (SAEDHVT14_INV_PS_2)
                                                          0.03       0.28 r
  core_i/load_store_unit_i/add_346_aco/U1_1/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.06       0.33 r
  core_i/load_store_unit_i/add_346_aco/U1_2/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.37 r
  core_i/load_store_unit_i/add_346_aco/U1_3/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.41 r
  core_i/load_store_unit_i/add_346_aco/U1_4/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.46 r
  core_i/load_store_unit_i/add_346_aco/U1_5/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.50 r
  core_i/load_store_unit_i/add_346_aco/U1_6/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.54 r
  core_i/load_store_unit_i/add_346_aco/U1_7/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.58 r
  core_i/load_store_unit_i/add_346_aco/U1_8/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.62 r
  core_i/load_store_unit_i/add_346_aco/U1_9/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.66 r
  core_i/load_store_unit_i/add_346_aco/U1_10/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.70 r
  core_i/load_store_unit_i/add_346_aco/U1_11/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.74 r
  core_i/load_store_unit_i/add_346_aco/U1_12/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.78 r
  core_i/load_store_unit_i/add_346_aco/U1_13/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.82 r
  core_i/load_store_unit_i/add_346_aco/U1_14/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.86 r
  core_i/load_store_unit_i/add_346_aco/U1_15/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.90 r
  core_i/load_store_unit_i/add_346_aco/U1_16/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.94 r
  core_i/load_store_unit_i/add_346_aco/U1_17/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.99 r
  core_i/load_store_unit_i/add_346_aco/U1_18/S (SAEDHVT14_ADDF_V2_1)
                                                          0.05       1.03 f
  core_i/load_store_unit_i/add_346_aco/SUM[18] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       1.03 f
  core_i/load_store_unit_i/data_obi_i/trans_addr_i[18] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       1.03 f
  core_i/load_store_unit_i/data_obi_i/obi_addr_o[18] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       1.03 f
  core_i/load_store_unit_i/data_addr_o[18] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       1.03 f
  core_i/data_addr_o[18] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.03 f
  data_addr_o[18] (out)                                   0.00       1.03 f
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: irq_i[28] (input port clocked by clk_i)
  Endpoint: core_sleep_o
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.50       2.50 f
  irq_i[28] (in)                                          0.00       2.50 f
  core_i/irq_i[28] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       2.50 f
  core_i/id_stage_i/irq_i[28] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       2.50 f
  core_i/id_stage_i/int_controller_i/irq_i[28] (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       2.50 f
  core_i/id_stage_i/int_controller_i/U45/X (SAEDHVT14_AO22_1)
                                                          0.04       2.54 f
  core_i/id_stage_i/int_controller_i/U44/X (SAEDHVT14_AO221_1)
                                                          0.05       2.59 f
  core_i/id_stage_i/int_controller_i/U139/X (SAEDHVT14_OR4_1)
                                                          0.06       2.65 f
  core_i/id_stage_i/int_controller_i/U35/X (SAEDHVT14_OR2_1)
                                                          0.03       2.68 f
  core_i/id_stage_i/int_controller_i/irq_wu_ctrl_o (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                                          0.00       2.68 f
  core_i/id_stage_i/controller_i/irq_wu_ctrl_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       2.68 f
  core_i/id_stage_i/controller_i/U175/X (SAEDHVT14_OR3_1)
                                                          0.04       2.71 f
  core_i/id_stage_i/controller_i/wake_from_sleep_o (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       2.71 f
  core_i/id_stage_i/wake_from_sleep_o (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       2.71 f
  core_i/sleep_unit_i/wake_from_sleep_i (cv32e40p_sleep_unit_COREV_CLUSTER0_test_1)
                                                          0.00       2.71 f
  core_i/sleep_unit_i/U4/X (SAEDHVT14_NR3B_U_0P5)         0.05       2.76 r
  core_i/sleep_unit_i/core_sleep_o (cv32e40p_sleep_unit_COREV_CLUSTER0_test_1)
                                                          0.00       2.76 r
  core_i/core_sleep_o (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       2.76 r
  core_sleep_o (out)                                      0.00       2.76 r
  data arrival time                                                  2.76

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -1.25       3.75
  data required time                                                 3.75
  --------------------------------------------------------------------------
  data required time                                                 3.75
  data arrival time                                                 -2.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[17]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 r
  core_i/id_stage_i/alu_operand_b_ex_o[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/operand_b_ex_i[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/A[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/U35/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.13       0.23 r
  core_i/load_store_unit_i/mult_add_346_aco/PRODUCT[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/B[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/U2/X (SAEDHVT14_ND2_1)
                                                          0.02       0.25 f
  core_i/load_store_unit_i/add_346_aco/U3/X (SAEDHVT14_INV_PS_2)
                                                          0.03       0.28 r
  core_i/load_store_unit_i/add_346_aco/U1_1/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.06       0.33 r
  core_i/load_store_unit_i/add_346_aco/U1_2/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.37 r
  core_i/load_store_unit_i/add_346_aco/U1_3/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.41 r
  core_i/load_store_unit_i/add_346_aco/U1_4/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.46 r
  core_i/load_store_unit_i/add_346_aco/U1_5/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.50 r
  core_i/load_store_unit_i/add_346_aco/U1_6/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.54 r
  core_i/load_store_unit_i/add_346_aco/U1_7/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.58 r
  core_i/load_store_unit_i/add_346_aco/U1_8/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.62 r
  core_i/load_store_unit_i/add_346_aco/U1_9/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.66 r
  core_i/load_store_unit_i/add_346_aco/U1_10/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.70 r
  core_i/load_store_unit_i/add_346_aco/U1_11/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.74 r
  core_i/load_store_unit_i/add_346_aco/U1_12/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.78 r
  core_i/load_store_unit_i/add_346_aco/U1_13/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.82 r
  core_i/load_store_unit_i/add_346_aco/U1_14/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.86 r
  core_i/load_store_unit_i/add_346_aco/U1_15/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.90 r
  core_i/load_store_unit_i/add_346_aco/U1_16/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.94 r
  core_i/load_store_unit_i/add_346_aco/U1_17/S (SAEDHVT14_ADDF_V2_1)
                                                          0.05       0.99 f
  core_i/load_store_unit_i/add_346_aco/SUM[17] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       0.99 f
  core_i/load_store_unit_i/data_obi_i/trans_addr_i[17] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.99 f
  core_i/load_store_unit_i/data_obi_i/obi_addr_o[17] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.99 f
  core_i/load_store_unit_i/data_addr_o[17] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.99 f
  core_i/data_addr_o[17] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.99 f
  data_addr_o[17] (out)                                   0.00       0.99 f
  data arrival time                                                  0.99

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[16]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 r
  core_i/id_stage_i/alu_operand_b_ex_o[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/operand_b_ex_i[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/A[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/U35/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.13       0.23 r
  core_i/load_store_unit_i/mult_add_346_aco/PRODUCT[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/B[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/U2/X (SAEDHVT14_ND2_1)
                                                          0.02       0.25 f
  core_i/load_store_unit_i/add_346_aco/U3/X (SAEDHVT14_INV_PS_2)
                                                          0.03       0.28 r
  core_i/load_store_unit_i/add_346_aco/U1_1/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.06       0.33 r
  core_i/load_store_unit_i/add_346_aco/U1_2/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.37 r
  core_i/load_store_unit_i/add_346_aco/U1_3/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.41 r
  core_i/load_store_unit_i/add_346_aco/U1_4/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.46 r
  core_i/load_store_unit_i/add_346_aco/U1_5/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.50 r
  core_i/load_store_unit_i/add_346_aco/U1_6/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.54 r
  core_i/load_store_unit_i/add_346_aco/U1_7/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.58 r
  core_i/load_store_unit_i/add_346_aco/U1_8/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.62 r
  core_i/load_store_unit_i/add_346_aco/U1_9/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.66 r
  core_i/load_store_unit_i/add_346_aco/U1_10/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.70 r
  core_i/load_store_unit_i/add_346_aco/U1_11/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.74 r
  core_i/load_store_unit_i/add_346_aco/U1_12/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.78 r
  core_i/load_store_unit_i/add_346_aco/U1_13/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.82 r
  core_i/load_store_unit_i/add_346_aco/U1_14/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.86 r
  core_i/load_store_unit_i/add_346_aco/U1_15/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.90 r
  core_i/load_store_unit_i/add_346_aco/U1_16/S (SAEDHVT14_ADDF_V2_1)
                                                          0.05       0.95 f
  core_i/load_store_unit_i/add_346_aco/SUM[16] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       0.95 f
  core_i/load_store_unit_i/data_obi_i/trans_addr_i[16] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.95 f
  core_i/load_store_unit_i/data_obi_i/obi_addr_o[16] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.95 f
  core_i/load_store_unit_i/data_addr_o[16] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.95 f
  core_i/data_addr_o[16] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.95 f
  data_addr_o[16] (out)                                   0.00       0.95 f
  data arrival time                                                  0.95

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/U301/X (SAEDHVT14_INV_S_1)            0.02       3.72 r
  core_i/id_stage_i/U335/X (SAEDHVT14_OAI21_0P75)         0.02       3.75 f
  core_i/id_stage_i/U1351/X (SAEDHVT14_AO22_0P5)          0.04       3.79 f
  core_i/id_stage_i/U1352/X (SAEDHVT14_AO221_0P5)         0.04       3.83 f
  core_i/id_stage_i/U619/X (SAEDHVT14_INV_S_1)            0.02       3.85 r
  core_i/id_stage_i/U822/X (SAEDHVT14_INV_S_1)            0.01       3.86 f
  core_i/id_stage_i/U2182/X (SAEDHVT14_AO32_1)            0.05       3.91 f
  core_i/id_stage_i/alu_operand_b_ex_o_reg[31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.91 f
  data arrival time                                                  3.91

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.91
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/mult_operand_c_ex_o_reg[31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/U301/X (SAEDHVT14_INV_S_1)            0.02       3.72 r
  core_i/id_stage_i/U871/X (SAEDHVT14_OAI21_0P75)         0.03       3.75 f
  core_i/id_stage_i/U659/X (SAEDHVT14_INV_S_1)            0.02       3.77 r
  core_i/id_stage_i/U378/X (SAEDHVT14_ND2B_U_0P5)         0.02       3.79 r
  core_i/id_stage_i/U617/X (SAEDHVT14_ND2_CDC_0P5)        0.02       3.81 f
  core_i/id_stage_i/U616/X (SAEDHVT14_NR2_MM_1)           0.02       3.83 r
  core_i/id_stage_i/U922/X (SAEDHVT14_OAI22_1)            0.03       3.86 f
  core_i/id_stage_i/U1115/X (SAEDHVT14_AO21_1)            0.04       3.89 f
  core_i/id_stage_i/mult_operand_c_ex_o_reg[31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.90 f
  data arrival time                                                  3.90

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/mult_operand_c_ex_o_reg[31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/alu_operand_a_ex_o_reg[31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/U301/X (SAEDHVT14_INV_S_1)            0.02       3.72 r
  core_i/id_stage_i/U335/X (SAEDHVT14_OAI21_0P75)         0.02       3.75 f
  core_i/id_stage_i/U144/X (SAEDHVT14_INV_S_1)            0.02       3.76 r
  core_i/id_stage_i/U697/X (SAEDHVT14_OAI22_1)            0.03       3.79 f
  core_i/id_stage_i/U428/X (SAEDHVT14_NR2_MM_1)           0.02       3.81 r
  core_i/id_stage_i/U1432/X (SAEDHVT14_OAI222_1)          0.07       3.88 f
  core_i/id_stage_i/alu_operand_a_ex_o_reg[31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.89 f
  data arrival time                                                  3.89

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/alu_operand_a_ex_o_reg[31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[15]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 r
  core_i/id_stage_i/alu_operand_b_ex_o[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/operand_b_ex_i[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/A[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/U35/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.13       0.23 r
  core_i/load_store_unit_i/mult_add_346_aco/PRODUCT[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/B[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/U2/X (SAEDHVT14_ND2_1)
                                                          0.02       0.25 f
  core_i/load_store_unit_i/add_346_aco/U3/X (SAEDHVT14_INV_PS_2)
                                                          0.03       0.28 r
  core_i/load_store_unit_i/add_346_aco/U1_1/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.06       0.33 r
  core_i/load_store_unit_i/add_346_aco/U1_2/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.37 r
  core_i/load_store_unit_i/add_346_aco/U1_3/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.41 r
  core_i/load_store_unit_i/add_346_aco/U1_4/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.46 r
  core_i/load_store_unit_i/add_346_aco/U1_5/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.50 r
  core_i/load_store_unit_i/add_346_aco/U1_6/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.54 r
  core_i/load_store_unit_i/add_346_aco/U1_7/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.58 r
  core_i/load_store_unit_i/add_346_aco/U1_8/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.62 r
  core_i/load_store_unit_i/add_346_aco/U1_9/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.66 r
  core_i/load_store_unit_i/add_346_aco/U1_10/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.70 r
  core_i/load_store_unit_i/add_346_aco/U1_11/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.74 r
  core_i/load_store_unit_i/add_346_aco/U1_12/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.78 r
  core_i/load_store_unit_i/add_346_aco/U1_13/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.82 r
  core_i/load_store_unit_i/add_346_aco/U1_14/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.86 r
  core_i/load_store_unit_i/add_346_aco/U1_15/S (SAEDHVT14_ADDF_V2_1)
                                                          0.05       0.91 f
  core_i/load_store_unit_i/add_346_aco/SUM[15] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       0.91 f
  core_i/load_store_unit_i/data_obi_i/trans_addr_i[15] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.91 f
  core_i/load_store_unit_i/data_obi_i/obi_addr_o[15] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.91 f
  core_i/load_store_unit_i/data_addr_o[15] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.91 f
  core_i/data_addr_o[15] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.91 f
  data_addr_o[15] (out)                                   0.00       0.91 f
  data arrival time                                                  0.91

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/mult_operand_b_ex_o_reg[31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/U301/X (SAEDHVT14_INV_S_1)            0.02       3.72 r
  core_i/id_stage_i/U335/X (SAEDHVT14_OAI21_0P75)         0.02       3.75 f
  core_i/id_stage_i/U1351/X (SAEDHVT14_AO22_0P5)          0.04       3.79 f
  core_i/id_stage_i/U1352/X (SAEDHVT14_AO221_0P5)         0.04       3.83 f
  core_i/id_stage_i/U619/X (SAEDHVT14_INV_S_1)            0.02       3.85 r
  core_i/id_stage_i/U1011/X (SAEDHVT14_OAI21_0P75)        0.02       3.87 f
  core_i/id_stage_i/mult_operand_b_ex_o_reg[31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.87 f
  data arrival time                                                  3.87

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/mult_operand_b_ex_o_reg[31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -3.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/alu_operand_c_ex_o_reg[31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/U301/X (SAEDHVT14_INV_S_1)            0.02       3.72 r
  core_i/id_stage_i/U871/X (SAEDHVT14_OAI21_0P75)         0.03       3.75 f
  core_i/id_stage_i/U659/X (SAEDHVT14_INV_S_1)            0.02       3.77 r
  core_i/id_stage_i/U378/X (SAEDHVT14_ND2B_U_0P5)         0.02       3.79 r
  core_i/id_stage_i/U617/X (SAEDHVT14_ND2_CDC_0P5)        0.02       3.81 f
  core_i/id_stage_i/U616/X (SAEDHVT14_NR2_MM_1)           0.02       3.83 r
  core_i/id_stage_i/U828/X (SAEDHVT14_OAI21_0P75)         0.02       3.85 f
  core_i/id_stage_i/alu_operand_c_ex_o_reg[31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.86 f
  data arrival time                                                  3.86

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/alu_operand_c_ex_o_reg[31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -3.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[31][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/wdata_b_i[31] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/U670/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.72 r
  core_i/id_stage_i/register_file_i/U669/X (SAEDHVT14_INV_S_1)
                                                          0.01       3.73 f
  core_i/id_stage_i/register_file_i/U354/X (SAEDHVT14_INV_S_1)
                                                          0.03       3.76 r
  core_i/id_stage_i/register_file_i/U1090/X (SAEDHVT14_OAI22_1)
                                                          0.04       3.81 f
  core_i/id_stage_i/register_file_i/U1057/X (SAEDHVT14_AO21_1)
                                                          0.03       3.84 f
  core_i/id_stage_i/register_file_i/mem_reg[31][31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.85 f
  data arrival time                                                  3.85

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/register_file_i/mem_reg[31][31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[23][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/wdata_b_i[31] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/U670/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.72 r
  core_i/id_stage_i/register_file_i/U669/X (SAEDHVT14_INV_S_1)
                                                          0.01       3.73 f
  core_i/id_stage_i/register_file_i/U354/X (SAEDHVT14_INV_S_1)
                                                          0.03       3.76 r
  core_i/id_stage_i/register_file_i/U1620/X (SAEDHVT14_OAI22_1)
                                                          0.04       3.81 f
  core_i/id_stage_i/register_file_i/U1169/X (SAEDHVT14_AO21_1)
                                                          0.03       3.84 f
  core_i/id_stage_i/register_file_i/mem_reg[23][31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.84 f
  data arrival time                                                  3.84

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/register_file_i/mem_reg[23][31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[27][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/wdata_b_i[31] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/U670/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.72 r
  core_i/id_stage_i/register_file_i/U669/X (SAEDHVT14_INV_S_1)
                                                          0.01       3.73 f
  core_i/id_stage_i/register_file_i/U354/X (SAEDHVT14_INV_S_1)
                                                          0.03       3.76 r
  core_i/id_stage_i/register_file_i/U1355/X (SAEDHVT14_OAI22_1)
                                                          0.04       3.81 f
  core_i/id_stage_i/register_file_i/U1112/X (SAEDHVT14_AO21_1)
                                                          0.03       3.84 f
  core_i/id_stage_i/register_file_i/mem_reg[27][31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.84 f
  data arrival time                                                  3.84

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/register_file_i/mem_reg[27][31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[26][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/wdata_b_i[31] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/U670/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.72 r
  core_i/id_stage_i/register_file_i/U669/X (SAEDHVT14_INV_S_1)
                                                          0.01       3.73 f
  core_i/id_stage_i/register_file_i/U354/X (SAEDHVT14_INV_S_1)
                                                          0.03       3.76 r
  core_i/id_stage_i/register_file_i/U1421/X (SAEDHVT14_OAI22_1)
                                                          0.04       3.81 f
  core_i/id_stage_i/register_file_i/U1143/X (SAEDHVT14_AO21_1)
                                                          0.03       3.84 f
  core_i/id_stage_i/register_file_i/mem_reg[26][31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.84 f
  data arrival time                                                  3.84

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/register_file_i/mem_reg[26][31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[30][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/wdata_b_i[31] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/U670/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.72 r
  core_i/id_stage_i/register_file_i/U669/X (SAEDHVT14_INV_S_1)
                                                          0.01       3.73 f
  core_i/id_stage_i/register_file_i/U354/X (SAEDHVT14_INV_S_1)
                                                          0.03       3.76 r
  core_i/id_stage_i/register_file_i/U1156/X (SAEDHVT14_OAI22_1)
                                                          0.04       3.81 f
  core_i/id_stage_i/register_file_i/U1093/X (SAEDHVT14_AO21_1)
                                                          0.03       3.84 f
  core_i/id_stage_i/register_file_i/mem_reg[30][31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.84 f
  data arrival time                                                  3.84

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/register_file_i/mem_reg[30][31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[20][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/wdata_b_i[31] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/U670/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.72 r
  core_i/id_stage_i/register_file_i/U669/X (SAEDHVT14_INV_S_1)
                                                          0.01       3.73 f
  core_i/id_stage_i/register_file_i/U354/X (SAEDHVT14_INV_S_1)
                                                          0.03       3.76 r
  core_i/id_stage_i/register_file_i/U1818/X (SAEDHVT14_OAI22_1)
                                                          0.04       3.81 f
  core_i/id_stage_i/register_file_i/U1390/X (SAEDHVT14_AO21_1)
                                                          0.03       3.84 f
  core_i/id_stage_i/register_file_i/mem_reg[20][31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.84 f
  data arrival time                                                  3.84

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/register_file_i/mem_reg[20][31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[24][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/wdata_b_i[31] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/U670/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.72 r
  core_i/id_stage_i/register_file_i/U669/X (SAEDHVT14_INV_S_1)
                                                          0.01       3.73 f
  core_i/id_stage_i/register_file_i/U354/X (SAEDHVT14_INV_S_1)
                                                          0.03       3.76 r
  core_i/id_stage_i/register_file_i/U1553/X (SAEDHVT14_OAI22_1)
                                                          0.04       3.81 f
  core_i/id_stage_i/register_file_i/U1308/X (SAEDHVT14_AO21_1)
                                                          0.03       3.84 f
  core_i/id_stage_i/register_file_i/mem_reg[24][31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.84 f
  data arrival time                                                  3.84

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/register_file_i/mem_reg[24][31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[28][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/wdata_b_i[31] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/U670/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.72 r
  core_i/id_stage_i/register_file_i/U669/X (SAEDHVT14_INV_S_1)
                                                          0.01       3.73 f
  core_i/id_stage_i/register_file_i/U354/X (SAEDHVT14_INV_S_1)
                                                          0.03       3.76 r
  core_i/id_stage_i/register_file_i/U1288/X (SAEDHVT14_OAI22_1)
                                                          0.04       3.81 f
  core_i/id_stage_i/register_file_i/U1248/X (SAEDHVT14_AO21_1)
                                                          0.03       3.84 f
  core_i/id_stage_i/register_file_i/mem_reg[28][31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.84 f
  data arrival time                                                  3.84

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/register_file_i/mem_reg[28][31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[19][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/wdata_b_i[31] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/U670/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.72 r
  core_i/id_stage_i/register_file_i/U669/X (SAEDHVT14_INV_S_1)
                                                          0.01       3.73 f
  core_i/id_stage_i/register_file_i/U354/X (SAEDHVT14_INV_S_1)
                                                          0.03       3.76 r
  core_i/id_stage_i/register_file_i/U1885/X (SAEDHVT14_OAI22_1)
                                                          0.04       3.81 f
  core_i/id_stage_i/register_file_i/U1426/X (SAEDHVT14_AO21_1)
                                                          0.03       3.84 f
  core_i/id_stage_i/register_file_i/mem_reg[19][31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.84 f
  data arrival time                                                  3.84

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/register_file_i/mem_reg[19][31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[21][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/wdata_b_i[31] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/U670/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.72 r
  core_i/id_stage_i/register_file_i/U669/X (SAEDHVT14_INV_S_1)
                                                          0.01       3.73 f
  core_i/id_stage_i/register_file_i/U354/X (SAEDHVT14_INV_S_1)
                                                          0.03       3.76 r
  core_i/id_stage_i/register_file_i/U1752/X (SAEDHVT14_OAI22_1)
                                                          0.04       3.81 f
  core_i/id_stage_i/register_file_i/U1367/X (SAEDHVT14_AO21_1)
                                                          0.03       3.84 f
  core_i/id_stage_i/register_file_i/mem_reg[21][31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.84 f
  data arrival time                                                  3.84

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/register_file_i/mem_reg[21][31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[25][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/wdata_b_i[31] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/U670/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.72 r
  core_i/id_stage_i/register_file_i/U669/X (SAEDHVT14_INV_S_1)
                                                          0.01       3.73 f
  core_i/id_stage_i/register_file_i/U354/X (SAEDHVT14_INV_S_1)
                                                          0.03       3.76 r
  core_i/id_stage_i/register_file_i/U1487/X (SAEDHVT14_OAI22_1)
                                                          0.04       3.81 f
  core_i/id_stage_i/register_file_i/U1287/X (SAEDHVT14_AO21_1)
                                                          0.03       3.84 f
  core_i/id_stage_i/register_file_i/mem_reg[25][31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.84 f
  data arrival time                                                  3.84

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/register_file_i/mem_reg[25][31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[29][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/wdata_b_i[31] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/U670/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.72 r
  core_i/id_stage_i/register_file_i/U669/X (SAEDHVT14_INV_S_1)
                                                          0.01       3.73 f
  core_i/id_stage_i/register_file_i/U354/X (SAEDHVT14_INV_S_1)
                                                          0.03       3.76 r
  core_i/id_stage_i/register_file_i/U1222/X (SAEDHVT14_OAI22_1)
                                                          0.04       3.81 f
  core_i/id_stage_i/register_file_i/U1228/X (SAEDHVT14_AO21_1)
                                                          0.03       3.84 f
  core_i/id_stage_i/register_file_i/mem_reg[29][31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.84 f
  data arrival time                                                  3.84

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/register_file_i/mem_reg[29][31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[22][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/wdata_b_i[31] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/U670/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.72 r
  core_i/id_stage_i/register_file_i/U669/X (SAEDHVT14_INV_S_1)
                                                          0.01       3.73 f
  core_i/id_stage_i/register_file_i/U354/X (SAEDHVT14_INV_S_1)
                                                          0.03       3.76 r
  core_i/id_stage_i/register_file_i/U1686/X (SAEDHVT14_OAI22_1)
                                                          0.04       3.81 f
  core_i/id_stage_i/register_file_i/U1338/X (SAEDHVT14_AO21_1)
                                                          0.03       3.84 f
  core_i/id_stage_i/register_file_i/mem_reg[22][31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.84 f
  data arrival time                                                  3.84

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/register_file_i/mem_reg[22][31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[15][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/wdata_b_i[31] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/U670/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.72 r
  core_i/id_stage_i/register_file_i/U669/X (SAEDHVT14_INV_S_1)
                                                          0.01       3.73 f
  core_i/id_stage_i/register_file_i/U371/X (SAEDHVT14_INV_S_1)
                                                          0.03       3.76 r
  core_i/id_stage_i/register_file_i/U2150/X (SAEDHVT14_OAI22_1)
                                                          0.04       3.81 f
  core_i/id_stage_i/register_file_i/U1193/X (SAEDHVT14_AO21_1)
                                                          0.03       3.84 f
  core_i/id_stage_i/register_file_i/mem_reg[15][31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.84 f
  data arrival time                                                  3.84

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/register_file_i/mem_reg[15][31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[7][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/wdata_b_i[31] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/U670/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.72 r
  core_i/id_stage_i/register_file_i/U669/X (SAEDHVT14_INV_S_1)
                                                          0.01       3.73 f
  core_i/id_stage_i/register_file_i/U371/X (SAEDHVT14_INV_S_1)
                                                          0.03       3.76 r
  core_i/id_stage_i/register_file_i/U2684/X (SAEDHVT14_OAI22_1)
                                                          0.04       3.81 f
  core_i/id_stage_i/register_file_i/U1737/X (SAEDHVT14_AO21_1)
                                                          0.03       3.84 f
  core_i/id_stage_i/register_file_i/mem_reg[7][31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.84 f
  data arrival time                                                  3.84

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/register_file_i/mem_reg[7][31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[11][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/wdata_b_i[31] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/U670/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.72 r
  core_i/id_stage_i/register_file_i/U669/X (SAEDHVT14_INV_S_1)
                                                          0.01       3.73 f
  core_i/id_stage_i/register_file_i/U371/X (SAEDHVT14_INV_S_1)
                                                          0.03       3.76 r
  core_i/id_stage_i/register_file_i/U2417/X (SAEDHVT14_OAI22_1)
                                                          0.04       3.81 f
  core_i/id_stage_i/register_file_i/U1625/X (SAEDHVT14_AO21_1)
                                                          0.03       3.84 f
  core_i/id_stage_i/register_file_i/mem_reg[11][31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.84 f
  data arrival time                                                  3.84

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/register_file_i/mem_reg[11][31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[17][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/wdata_b_i[31] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/U670/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.72 r
  core_i/id_stage_i/register_file_i/U669/X (SAEDHVT14_INV_S_1)
                                                          0.01       3.73 f
  core_i/id_stage_i/register_file_i/U371/X (SAEDHVT14_INV_S_1)
                                                          0.03       3.76 r
  core_i/id_stage_i/register_file_i/U2017/X (SAEDHVT14_OAI22_1)
                                                          0.04       3.81 f
  core_i/id_stage_i/register_file_i/U1484/X (SAEDHVT14_AO21_1)
                                                          0.03       3.84 f
  core_i/id_stage_i/register_file_i/mem_reg[17][31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.84 f
  data arrival time                                                  3.84

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/register_file_i/mem_reg[17][31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[8][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/wdata_b_i[31] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/U670/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.72 r
  core_i/id_stage_i/register_file_i/U669/X (SAEDHVT14_INV_S_1)
                                                          0.01       3.73 f
  core_i/id_stage_i/register_file_i/U371/X (SAEDHVT14_INV_S_1)
                                                          0.03       3.76 r
  core_i/id_stage_i/register_file_i/U2615/X (SAEDHVT14_OAI22_1)
                                                          0.04       3.81 f
  core_i/id_stage_i/register_file_i/U1705/X (SAEDHVT14_AO21_1)
                                                          0.03       3.84 f
  core_i/id_stage_i/register_file_i/mem_reg[8][31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.84 f
  data arrival time                                                  3.84

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/register_file_i/mem_reg[8][31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[12][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/wdata_b_i[31] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/U670/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.72 r
  core_i/id_stage_i/register_file_i/U669/X (SAEDHVT14_INV_S_1)
                                                          0.01       3.73 f
  core_i/id_stage_i/register_file_i/U371/X (SAEDHVT14_INV_S_1)
                                                          0.03       3.76 r
  core_i/id_stage_i/register_file_i/U2348/X (SAEDHVT14_OAI22_1)
                                                          0.04       3.81 f
  core_i/id_stage_i/register_file_i/U1589/X (SAEDHVT14_AO21_1)
                                                          0.03       3.84 f
  core_i/id_stage_i/register_file_i/mem_reg[12][31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.84 f
  data arrival time                                                  3.84

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/register_file_i/mem_reg[12][31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[18][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/wdata_b_i[31] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/U670/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.72 r
  core_i/id_stage_i/register_file_i/U669/X (SAEDHVT14_INV_S_1)
                                                          0.01       3.73 f
  core_i/id_stage_i/register_file_i/U371/X (SAEDHVT14_INV_S_1)
                                                          0.03       3.76 r
  core_i/id_stage_i/register_file_i/U1951/X (SAEDHVT14_OAI22_1)
                                                          0.04       3.81 f
  core_i/id_stage_i/register_file_i/U1446/X (SAEDHVT14_AO21_1)
                                                          0.03       3.84 f
  core_i/id_stage_i/register_file_i/mem_reg[18][31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.84 f
  data arrival time                                                  3.84

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/register_file_i/mem_reg[18][31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[9][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/wdata_b_i[31] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/U670/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.72 r
  core_i/id_stage_i/register_file_i/U669/X (SAEDHVT14_INV_S_1)
                                                          0.01       3.73 f
  core_i/id_stage_i/register_file_i/U371/X (SAEDHVT14_INV_S_1)
                                                          0.03       3.76 r
  core_i/id_stage_i/register_file_i/U2549/X (SAEDHVT14_OAI22_1)
                                                          0.04       3.81 f
  core_i/id_stage_i/register_file_i/U1683/X (SAEDHVT14_AO21_1)
                                                          0.03       3.84 f
  core_i/id_stage_i/register_file_i/mem_reg[9][31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.84 f
  data arrival time                                                  3.84

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/register_file_i/mem_reg[9][31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[13][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/wdata_b_i[31] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/U670/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.72 r
  core_i/id_stage_i/register_file_i/U669/X (SAEDHVT14_INV_S_1)
                                                          0.01       3.73 f
  core_i/id_stage_i/register_file_i/U371/X (SAEDHVT14_INV_S_1)
                                                          0.03       3.76 r
  core_i/id_stage_i/register_file_i/U2282/X (SAEDHVT14_OAI22_1)
                                                          0.04       3.81 f
  core_i/id_stage_i/register_file_i/U1566/X (SAEDHVT14_AO21_1)
                                                          0.03       3.84 f
  core_i/id_stage_i/register_file_i/mem_reg[13][31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.84 f
  data arrival time                                                  3.84

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/register_file_i/mem_reg[13][31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[6][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/wdata_b_i[31] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/U670/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.72 r
  core_i/id_stage_i/register_file_i/U669/X (SAEDHVT14_INV_S_1)
                                                          0.01       3.73 f
  core_i/id_stage_i/register_file_i/U371/X (SAEDHVT14_INV_S_1)
                                                          0.03       3.76 r
  core_i/id_stage_i/register_file_i/U2750/X (SAEDHVT14_OAI22_1)
                                                          0.04       3.81 f
  core_i/id_stage_i/register_file_i/U1765/X (SAEDHVT14_AO21_1)
                                                          0.03       3.84 f
  core_i/id_stage_i/register_file_i/mem_reg[6][31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.84 f
  data arrival time                                                  3.84

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/register_file_i/mem_reg[6][31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[10][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/wdata_b_i[31] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/U670/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.72 r
  core_i/id_stage_i/register_file_i/U669/X (SAEDHVT14_INV_S_1)
                                                          0.01       3.73 f
  core_i/id_stage_i/register_file_i/U371/X (SAEDHVT14_INV_S_1)
                                                          0.03       3.76 r
  core_i/id_stage_i/register_file_i/U2483/X (SAEDHVT14_OAI22_1)
                                                          0.04       3.81 f
  core_i/id_stage_i/register_file_i/U1645/X (SAEDHVT14_AO21_1)
                                                          0.03       3.84 f
  core_i/id_stage_i/register_file_i/mem_reg[10][31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.84 f
  data arrival time                                                  3.84

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/register_file_i/mem_reg[10][31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[14][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/wdata_b_i[31] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/U670/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.72 r
  core_i/id_stage_i/register_file_i/U669/X (SAEDHVT14_INV_S_1)
                                                          0.01       3.73 f
  core_i/id_stage_i/register_file_i/U371/X (SAEDHVT14_INV_S_1)
                                                          0.03       3.76 r
  core_i/id_stage_i/register_file_i/U2216/X (SAEDHVT14_OAI22_1)
                                                          0.04       3.81 f
  core_i/id_stage_i/register_file_i/U1538/X (SAEDHVT14_AO21_1)
                                                          0.03       3.84 f
  core_i/id_stage_i/register_file_i/mem_reg[14][31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.84 f
  data arrival time                                                  3.84

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/register_file_i/mem_reg[14][31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[16][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/wdata_b_i[31] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/U670/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.72 r
  core_i/id_stage_i/register_file_i/U669/X (SAEDHVT14_INV_S_1)
                                                          0.01       3.73 f
  core_i/id_stage_i/register_file_i/U371/X (SAEDHVT14_INV_S_1)
                                                          0.03       3.76 r
  core_i/id_stage_i/register_file_i/U2083/X (SAEDHVT14_OAI22_1)
                                                          0.04       3.81 f
  core_i/id_stage_i/register_file_i/U1506/X (SAEDHVT14_AO21_1)
                                                          0.03       3.84 f
  core_i/id_stage_i/register_file_i/mem_reg[16][31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.84 f
  data arrival time                                                  3.84

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/register_file_i/mem_reg[16][31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/U301/X (SAEDHVT14_INV_S_1)            0.02       3.72 r
  core_i/id_stage_i/U335/X (SAEDHVT14_OAI21_0P75)         0.02       3.75 f
  core_i/id_stage_i/U144/X (SAEDHVT14_INV_S_1)            0.02       3.76 r
  core_i/id_stage_i/U697/X (SAEDHVT14_OAI22_1)            0.03       3.79 f
  core_i/id_stage_i/U428/X (SAEDHVT14_NR2_MM_1)           0.02       3.81 r
  core_i/id_stage_i/U1021/X (SAEDHVT14_OAI21_0P75)        0.02       3.84 f
  core_i/id_stage_i/mult_operand_a_ex_o_reg[31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.84 f
  data arrival time                                                  3.84

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[14]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 r
  core_i/id_stage_i/alu_operand_b_ex_o[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/operand_b_ex_i[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/A[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/U35/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.13       0.23 r
  core_i/load_store_unit_i/mult_add_346_aco/PRODUCT[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/B[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/U2/X (SAEDHVT14_ND2_1)
                                                          0.02       0.25 f
  core_i/load_store_unit_i/add_346_aco/U3/X (SAEDHVT14_INV_PS_2)
                                                          0.03       0.28 r
  core_i/load_store_unit_i/add_346_aco/U1_1/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.06       0.33 r
  core_i/load_store_unit_i/add_346_aco/U1_2/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.37 r
  core_i/load_store_unit_i/add_346_aco/U1_3/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.41 r
  core_i/load_store_unit_i/add_346_aco/U1_4/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.46 r
  core_i/load_store_unit_i/add_346_aco/U1_5/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.50 r
  core_i/load_store_unit_i/add_346_aco/U1_6/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.54 r
  core_i/load_store_unit_i/add_346_aco/U1_7/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.58 r
  core_i/load_store_unit_i/add_346_aco/U1_8/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.62 r
  core_i/load_store_unit_i/add_346_aco/U1_9/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.66 r
  core_i/load_store_unit_i/add_346_aco/U1_10/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.70 r
  core_i/load_store_unit_i/add_346_aco/U1_11/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.74 r
  core_i/load_store_unit_i/add_346_aco/U1_12/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.78 r
  core_i/load_store_unit_i/add_346_aco/U1_13/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.82 r
  core_i/load_store_unit_i/add_346_aco/U1_14/S (SAEDHVT14_ADDF_V2_1)
                                                          0.05       0.87 f
  core_i/load_store_unit_i/add_346_aco/SUM[14] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       0.87 f
  core_i/load_store_unit_i/data_obi_i/trans_addr_i[14] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.87 f
  core_i/load_store_unit_i/data_obi_i/obi_addr_o[14] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.87 f
  core_i/load_store_unit_i/data_addr_o[14] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.87 f
  core_i/data_addr_o[14] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.87 f
  data_addr_o[14] (out)                                   0.00       0.87 f
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[2][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/wdata_b_i[31] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/U670/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.72 r
  core_i/id_stage_i/register_file_i/U669/X (SAEDHVT14_INV_S_1)
                                                          0.01       3.73 f
  core_i/id_stage_i/register_file_i/U396/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.75 r
  core_i/id_stage_i/register_file_i/U3021/X (SAEDHVT14_OAI22_1)
                                                          0.03       3.78 f
  core_i/id_stage_i/register_file_i/U1845/X (SAEDHVT14_AO21_1)
                                                          0.03       3.81 f
  core_i/id_stage_i/register_file_i/mem_reg[2][31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.82 f
  data arrival time                                                  3.82

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/register_file_i/mem_reg[2][31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[4][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/wdata_b_i[31] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/U670/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.72 r
  core_i/id_stage_i/register_file_i/U669/X (SAEDHVT14_INV_S_1)
                                                          0.01       3.73 f
  core_i/id_stage_i/register_file_i/U396/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.75 r
  core_i/id_stage_i/register_file_i/U2882/X (SAEDHVT14_OAI22_1)
                                                          0.03       3.78 f
  core_i/id_stage_i/register_file_i/U1825/X (SAEDHVT14_AO21_1)
                                                          0.03       3.81 f
  core_i/id_stage_i/register_file_i/mem_reg[4][31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.82 f
  data arrival time                                                  3.82

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/register_file_i/mem_reg[4][31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[5][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/wdata_b_i[31] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/U670/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.72 r
  core_i/id_stage_i/register_file_i/U669/X (SAEDHVT14_INV_S_1)
                                                          0.01       3.73 f
  core_i/id_stage_i/register_file_i/U396/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.75 r
  core_i/id_stage_i/register_file_i/U2816/X (SAEDHVT14_OAI22_1)
                                                          0.03       3.78 f
  core_i/id_stage_i/register_file_i/U1791/X (SAEDHVT14_AO21_1)
                                                          0.03       3.81 f
  core_i/id_stage_i/register_file_i/mem_reg[5][31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.82 f
  data arrival time                                                  3.82

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/register_file_i/mem_reg[5][31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[1][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/wdata_b_i[31] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/U670/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.72 r
  core_i/id_stage_i/register_file_i/U669/X (SAEDHVT14_INV_S_1)
                                                          0.01       3.73 f
  core_i/id_stage_i/register_file_i/U396/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.75 r
  core_i/id_stage_i/register_file_i/U3089/X (SAEDHVT14_OAI22_1)
                                                          0.03       3.78 f
  core_i/id_stage_i/register_file_i/U1884/X (SAEDHVT14_AO21_1)
                                                          0.03       3.81 f
  core_i/id_stage_i/register_file_i/mem_reg[1][31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.82 f
  data arrival time                                                  3.82

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/register_file_i/mem_reg[1][31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: core_i/id_stage_i/mult_operand_a_ex_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[3][31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mult_operand_a_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/id_stage_i/mult_operand_a_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_operand_a_i[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/op_a_i[1] (cv32e40p_mult_test_1)
                                                          0.00       0.06 r
  core_i/ex_stage_i/mult_i/U368/X (SAEDHVT14_INV_S_1)     0.04       0.09 f
  core_i/ex_stage_i/mult_i/U550/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.03       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/A[1] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       0.12 r
  core_i/ex_stage_i/mult_i/mult_224/U62/X (SAEDHVT14_INV_S_1)
                                                          0.02       0.14 f
  core_i/ex_stage_i/mult_i/mult_224/U61/X (SAEDHVT14_INV_S_1)
                                                          0.01       0.15 r
  core_i/ex_stage_i/mult_i/mult_224/U38/X (SAEDHVT14_INV_S_1)
                                                          0.03       0.18 f
  core_i/ex_stage_i/mult_i/mult_224/U483/X (SAEDHVT14_NR2_1)
                                                          0.04       0.22 r
  core_i/ex_stage_i/mult_i/mult_224/U185/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       0.26 f
  core_i/ex_stage_i/mult_i/mult_224/S2_2_29/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       0.37 r
  core_i/ex_stage_i/mult_i/mult_224/S2_3_28/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.48 f
  core_i/ex_stage_i/mult_i/mult_224/S2_4_27/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.58 r
  core_i/ex_stage_i/mult_i/mult_224/S2_5_26/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.68 f
  core_i/ex_stage_i/mult_i/mult_224/S2_6_25/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.78 r
  core_i/ex_stage_i/mult_i/mult_224/S2_7_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.89 f
  core_i/ex_stage_i/mult_i/mult_224/S2_8_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       0.99 r
  core_i/ex_stage_i/mult_i/mult_224/S2_9_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.09 f
  core_i/ex_stage_i/mult_i/mult_224/S2_10_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.19 r
  core_i/ex_stage_i/mult_i/mult_224/S2_11_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.30 f
  core_i/ex_stage_i/mult_i/mult_224/S2_12_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.40 r
  core_i/ex_stage_i/mult_i/mult_224/S2_13_18/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.50 f
  core_i/ex_stage_i/mult_i/mult_224/S2_14_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  core_i/ex_stage_i/mult_i/mult_224/S2_15_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  core_i/ex_stage_i/mult_i/mult_224/S2_16_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  core_i/ex_stage_i/mult_i/mult_224/S2_17_14/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  core_i/ex_stage_i/mult_i/mult_224/S2_18_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.02 r
  core_i/ex_stage_i/mult_i/mult_224/S2_19_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.12 f
  core_i/ex_stage_i/mult_i/mult_224/S2_20_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.22 r
  core_i/ex_stage_i/mult_i/mult_224/S2_21_10/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.32 f
  core_i/ex_stage_i/mult_i/mult_224/S2_22_9/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 r
  core_i/ex_stage_i/mult_i/mult_224/S2_23_8/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.53 f
  core_i/ex_stage_i/mult_i/mult_224/S2_24_7/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.63 r
  core_i/ex_stage_i/mult_i/mult_224/S2_25_6/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.73 f
  core_i/ex_stage_i/mult_i/mult_224/S2_26_5/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.84 r
  core_i/ex_stage_i/mult_i/mult_224/S2_27_4/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.94 f
  core_i/ex_stage_i/mult_i/mult_224/S2_28_3/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.04 r
  core_i/ex_stage_i/mult_i/mult_224/S2_29_2/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.15 f
  core_i/ex_stage_i/mult_i/mult_224/S2_30_1/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.25 r
  core_i/ex_stage_i/mult_i/mult_224/S4_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.35 f
  core_i/ex_stage_i/mult_i/mult_224/S14_31_0/S (SAEDHVT14_ADDF_V1_1)
                                                          0.11       3.46 r
  core_i/ex_stage_i/mult_i/mult_224/PRODUCT[31] (cv32e40p_mult_DW02_mult_4)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/B[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.46 r
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/U1_31/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       3.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2/SUM[31] (cv32e40p_mult_DW01_add_8)
                                                          0.00       3.55 f
  core_i/ex_stage_i/mult_i/U173/X (SAEDHVT14_AOI222_1)
                                                          0.06       3.61 r
  core_i/ex_stage_i/mult_i/U209/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       3.63 f
  core_i/ex_stage_i/mult_i/result_o[31] (cv32e40p_mult_test_1)
                                                          0.00       3.63 f
  core_i/ex_stage_i/U29/X (SAEDHVT14_AO222_1)             0.07       3.70 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[31] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/wdata_b_i[31] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       3.70 f
  core_i/id_stage_i/register_file_i/U670/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.72 r
  core_i/id_stage_i/register_file_i/U669/X (SAEDHVT14_INV_S_1)
                                                          0.01       3.73 f
  core_i/id_stage_i/register_file_i/U396/X (SAEDHVT14_INV_S_1)
                                                          0.02       3.75 r
  core_i/id_stage_i/register_file_i/U2953/X (SAEDHVT14_OAI22_1)
                                                          0.03       3.78 f
  core_i/id_stage_i/register_file_i/U2442/X (SAEDHVT14_AO21_1)
                                                          0.03       3.81 f
  core_i/id_stage_i/register_file_i/mem_reg[3][31]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.82 f
  data arrival time                                                  3.82

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/register_file_i/mem_reg[3][31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: core_i/id_stage_i/alu_operator_ex_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/alu_operand_a_ex_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operator_ex_o_reg[0]/CK (SAEDHVT14_FSDPSBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operator_ex_o_reg[0]/Q (SAEDHVT14_FSDPSBQ_V2LP_1)
                                                          0.09       0.09 f
  core_i/id_stage_i/alu_operator_ex_o[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.09 f
  core_i/ex_stage_i/alu_operator_i[0] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.09 f
  core_i/ex_stage_i/alu_i/operator_i[0] (cv32e40p_alu_test_1)
                                                          0.00       0.09 f
  core_i/ex_stage_i/alu_i/U621/X (SAEDHVT14_INV_S_1)      0.16       0.25 r
  core_i/ex_stage_i/alu_i/U794/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.08       0.33 f
  core_i/ex_stage_i/alu_i/U198/X (SAEDHVT14_INV_S_1)      0.03       0.36 r
  core_i/ex_stage_i/alu_i/U796/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.39 f
  core_i/ex_stage_i/alu_i/U68/X (SAEDHVT14_INV_S_1)       0.03       0.42 r
  core_i/ex_stage_i/alu_i/U37/X (SAEDHVT14_BUF_S_1)       0.04       0.46 r
  core_i/ex_stage_i/alu_i/U864/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.04       0.50 f
  core_i/ex_stage_i/alu_i/U865/X (SAEDHVT14_OAI21_0P5)
                                                          0.06       0.55 r
  core_i/ex_stage_i/alu_i/add_168/A[1] (cv32e40p_alu_DW01_add_2)
                                                          0.00       0.55 r
  core_i/ex_stage_i/alu_i/add_168/U1_1/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.07       0.63 r
  core_i/ex_stage_i/alu_i/add_168/U1_2/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.68 r
  core_i/ex_stage_i/alu_i/add_168/U1_3/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.73 r
  core_i/ex_stage_i/alu_i/add_168/U1_4/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.79 r
  core_i/ex_stage_i/alu_i/add_168/U1_5/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.84 r
  core_i/ex_stage_i/alu_i/add_168/U1_6/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.89 r
  core_i/ex_stage_i/alu_i/add_168/U1_7/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.94 r
  core_i/ex_stage_i/alu_i/add_168/U1_8/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.99 r
  core_i/ex_stage_i/alu_i/add_168/U3/X (SAEDHVT14_INV_S_1)
                                                          0.01       1.01 f
  core_i/ex_stage_i/alu_i/add_168/U8/X (SAEDHVT14_OAI22_0P5)
                                                          0.03       1.04 r
  core_i/ex_stage_i/alu_i/add_168/U1_10/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.06       1.10 r
  core_i/ex_stage_i/alu_i/add_168/U1_11/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.15 r
  core_i/ex_stage_i/alu_i/add_168/U1_12/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.20 r
  core_i/ex_stage_i/alu_i/add_168/U1_13/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.25 r
  core_i/ex_stage_i/alu_i/add_168/U1_14/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.31 r
  core_i/ex_stage_i/alu_i/add_168/U1_15/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.36 r
  core_i/ex_stage_i/alu_i/add_168/U1_16/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.41 r
  core_i/ex_stage_i/alu_i/add_168/U1_17/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.46 r
  core_i/ex_stage_i/alu_i/add_168/U7/X (SAEDHVT14_OAI21_0P5)
                                                          0.02       1.48 f
  core_i/ex_stage_i/alu_i/add_168/U6/X (SAEDHVT14_AO21B_0P5)
                                                          0.02       1.49 r
  core_i/ex_stage_i/alu_i/add_168/U1_19/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.54 r
  core_i/ex_stage_i/alu_i/add_168/U1_20/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.60 r
  core_i/ex_stage_i/alu_i/add_168/U1_21/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.65 r
  core_i/ex_stage_i/alu_i/add_168/U1_22/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.70 r
  core_i/ex_stage_i/alu_i/add_168/U1_23/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.75 r
  core_i/ex_stage_i/alu_i/add_168/U1_24/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.81 r
  core_i/ex_stage_i/alu_i/add_168/U1_25/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.86 r
  core_i/ex_stage_i/alu_i/add_168/U1_26/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.91 r
  core_i/ex_stage_i/alu_i/add_168/U4/X (SAEDHVT14_INV_S_1)
                                                          0.01       1.92 f
  core_i/ex_stage_i/alu_i/add_168/U5/X (SAEDHVT14_OAI22_0P5)
                                                          0.03       1.95 r
  core_i/ex_stage_i/alu_i/add_168/U1_28/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.06       2.01 r
  core_i/ex_stage_i/alu_i/add_168/U1_29/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.07 r
  core_i/ex_stage_i/alu_i/add_168/U1_30/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.12 r
  core_i/ex_stage_i/alu_i/add_168/U1_31/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.17 r
  core_i/ex_stage_i/alu_i/add_168/U1_32/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.22 r
  core_i/ex_stage_i/alu_i/add_168/U1_33/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.28 r
  core_i/ex_stage_i/alu_i/add_168/U1_34/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.33 r
  core_i/ex_stage_i/alu_i/add_168/U1_35/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 f
  core_i/ex_stage_i/alu_i/add_168/SUM[35] (cv32e40p_alu_DW01_add_2)
                                                          0.00       2.43 f
  core_i/ex_stage_i/alu_i/add_186/A[31] (cv32e40p_alu_DW01_add_1)
                                                          0.00       2.43 f
  core_i/ex_stage_i/alu_i/add_186/U2/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       2.47 f
  core_i/ex_stage_i/alu_i/add_186/SUM[31] (cv32e40p_alu_DW01_add_1)
                                                          0.00       2.47 f
  core_i/ex_stage_i/alu_i/U961/X (SAEDHVT14_OA2BB2_V1_1)
                                                          0.03       2.50 r
  core_i/ex_stage_i/alu_i/U962/X (SAEDHVT14_OAI21_0P5)
                                                          0.04       2.55 f
  core_i/ex_stage_i/alu_i/U8/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.04       2.58 r
  core_i/ex_stage_i/alu_i/U73/X (SAEDHVT14_INV_S_1)       0.02       2.61 f
  core_i/ex_stage_i/alu_i/U15/X (SAEDHVT14_INV_S_1)       0.04       2.64 r
  core_i/ex_stage_i/alu_i/U1050/X (SAEDHVT14_OAI21_0P5)
                                                          0.05       2.69 f
  core_i/ex_stage_i/alu_i/srl_300/A[37] (cv32e40p_alu_DW_rash_0)
                                                          0.00       2.69 f
  core_i/ex_stage_i/alu_i/srl_300/U31/X (SAEDHVT14_INV_S_1)
                                                          0.02       2.71 r
  core_i/ex_stage_i/alu_i/srl_300/U351/X (SAEDHVT14_OAI22_0P5)
                                                          0.03       2.74 f
  core_i/ex_stage_i/alu_i/srl_300/U350/X (SAEDHVT14_AO221_0P5)
                                                          0.05       2.79 f
  core_i/ex_stage_i/alu_i/srl_300/U22/X (SAEDHVT14_INV_S_1)
                                                          0.02       2.81 r
  core_i/ex_stage_i/alu_i/srl_300/U295/X (SAEDHVT14_OAI22_0P5)
                                                          0.03       2.84 f
  core_i/ex_stage_i/alu_i/srl_300/U294/X (SAEDHVT14_AO221_0P5)
                                                          0.05       2.89 f
  core_i/ex_stage_i/alu_i/srl_300/U174/X (SAEDHVT14_AO221_0P5)
                                                          0.05       2.95 f
  core_i/ex_stage_i/alu_i/srl_300/B[31] (cv32e40p_alu_DW_rash_0)
                                                          0.00       2.95 f
  core_i/ex_stage_i/alu_i/U1085/X (SAEDHVT14_AO21B_0P5)
                                                          0.03       2.98 f
  core_i/ex_stage_i/alu_i/U1086/X (SAEDHVT14_OR3_0P75)
                                                          0.04       3.02 f
  core_i/ex_stage_i/alu_i/U77/X (SAEDHVT14_INV_S_1)       0.02       3.03 r
  core_i/ex_stage_i/alu_i/U1283/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.04       3.07 f
  core_i/ex_stage_i/alu_i/U757/X (SAEDHVT14_AO22_0P5)     0.06       3.13 f
  core_i/ex_stage_i/alu_i/U485/X (SAEDHVT14_AO221_1)      0.05       3.18 f
  core_i/ex_stage_i/alu_i/U775/X (SAEDHVT14_MUXI4_U_0P5)
                                                          0.05       3.23 r
  core_i/ex_stage_i/alu_i/U761/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.03       3.26 f
  core_i/ex_stage_i/alu_i/U459/X (SAEDHVT14_ND3_0P5)      0.08       3.34 r
  core_i/ex_stage_i/alu_i/U1542/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.05       3.39 f
  core_i/ex_stage_i/alu_i/U1543/X (SAEDHVT14_OR3_0P75)
                                                          0.04       3.43 f
  core_i/ex_stage_i/alu_i/U1544/X (SAEDHVT14_OR4_1)       0.05       3.49 f
  core_i/ex_stage_i/alu_i/U1545/X (SAEDHVT14_OR4_1)       0.05       3.54 f
  core_i/ex_stage_i/alu_i/result_o[3] (cv32e40p_alu_test_1)
                                                          0.00       3.54 f
  core_i/ex_stage_i/U21/X (SAEDHVT14_AO222_1)             0.06       3.60 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[3] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.60 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[3] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.60 f
  core_i/id_stage_i/U293/X (SAEDHVT14_INV_S_1)            0.02       3.62 r
  core_i/id_stage_i/U257/X (SAEDHVT14_OAI21_0P75)         0.03       3.65 f
  core_i/id_stage_i/U136/X (SAEDHVT14_INV_S_1)            0.02       3.67 r
  core_i/id_stage_i/U2073/X (SAEDHVT14_OA22_0P75)         0.04       3.70 r
  core_i/id_stage_i/U868/X (SAEDHVT14_OAI21_0P75)         0.02       3.72 f
  core_i/id_stage_i/U694/X (SAEDHVT14_NR2_MM_1)           0.02       3.74 r
  core_i/id_stage_i/U1404/X (SAEDHVT14_OAI222_1)          0.07       3.81 f
  core_i/id_stage_i/alu_operand_a_ex_o_reg[3]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.82 f
  data arrival time                                                  3.82

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/alu_operand_a_ex_o_reg[3]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: core_i/id_stage_i/alu_operator_ex_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/alu_operand_a_ex_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operator_ex_o_reg[0]/CK (SAEDHVT14_FSDPSBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operator_ex_o_reg[0]/Q (SAEDHVT14_FSDPSBQ_V2LP_1)
                                                          0.09       0.09 f
  core_i/id_stage_i/alu_operator_ex_o[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.09 f
  core_i/ex_stage_i/alu_operator_i[0] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.09 f
  core_i/ex_stage_i/alu_i/operator_i[0] (cv32e40p_alu_test_1)
                                                          0.00       0.09 f
  core_i/ex_stage_i/alu_i/U621/X (SAEDHVT14_INV_S_1)      0.16       0.25 r
  core_i/ex_stage_i/alu_i/U794/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.08       0.33 f
  core_i/ex_stage_i/alu_i/U198/X (SAEDHVT14_INV_S_1)      0.03       0.36 r
  core_i/ex_stage_i/alu_i/U796/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.39 f
  core_i/ex_stage_i/alu_i/U68/X (SAEDHVT14_INV_S_1)       0.03       0.42 r
  core_i/ex_stage_i/alu_i/U37/X (SAEDHVT14_BUF_S_1)       0.04       0.46 r
  core_i/ex_stage_i/alu_i/U864/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.04       0.50 f
  core_i/ex_stage_i/alu_i/U865/X (SAEDHVT14_OAI21_0P5)
                                                          0.06       0.55 r
  core_i/ex_stage_i/alu_i/add_168/A[1] (cv32e40p_alu_DW01_add_2)
                                                          0.00       0.55 r
  core_i/ex_stage_i/alu_i/add_168/U1_1/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.07       0.63 r
  core_i/ex_stage_i/alu_i/add_168/U1_2/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.68 r
  core_i/ex_stage_i/alu_i/add_168/U1_3/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.73 r
  core_i/ex_stage_i/alu_i/add_168/U1_4/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.79 r
  core_i/ex_stage_i/alu_i/add_168/U1_5/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.84 r
  core_i/ex_stage_i/alu_i/add_168/U1_6/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.89 r
  core_i/ex_stage_i/alu_i/add_168/U1_7/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.94 r
  core_i/ex_stage_i/alu_i/add_168/U1_8/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.99 r
  core_i/ex_stage_i/alu_i/add_168/U3/X (SAEDHVT14_INV_S_1)
                                                          0.01       1.01 f
  core_i/ex_stage_i/alu_i/add_168/U8/X (SAEDHVT14_OAI22_0P5)
                                                          0.03       1.04 r
  core_i/ex_stage_i/alu_i/add_168/U1_10/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.06       1.10 r
  core_i/ex_stage_i/alu_i/add_168/U1_11/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.15 r
  core_i/ex_stage_i/alu_i/add_168/U1_12/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.20 r
  core_i/ex_stage_i/alu_i/add_168/U1_13/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.25 r
  core_i/ex_stage_i/alu_i/add_168/U1_14/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.31 r
  core_i/ex_stage_i/alu_i/add_168/U1_15/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.36 r
  core_i/ex_stage_i/alu_i/add_168/U1_16/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.41 r
  core_i/ex_stage_i/alu_i/add_168/U1_17/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.46 r
  core_i/ex_stage_i/alu_i/add_168/U7/X (SAEDHVT14_OAI21_0P5)
                                                          0.02       1.48 f
  core_i/ex_stage_i/alu_i/add_168/U6/X (SAEDHVT14_AO21B_0P5)
                                                          0.02       1.49 r
  core_i/ex_stage_i/alu_i/add_168/U1_19/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.54 r
  core_i/ex_stage_i/alu_i/add_168/U1_20/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.60 r
  core_i/ex_stage_i/alu_i/add_168/U1_21/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.65 r
  core_i/ex_stage_i/alu_i/add_168/U1_22/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.70 r
  core_i/ex_stage_i/alu_i/add_168/U1_23/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.75 r
  core_i/ex_stage_i/alu_i/add_168/U1_24/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.81 r
  core_i/ex_stage_i/alu_i/add_168/U1_25/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.86 r
  core_i/ex_stage_i/alu_i/add_168/U1_26/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.91 r
  core_i/ex_stage_i/alu_i/add_168/U4/X (SAEDHVT14_INV_S_1)
                                                          0.01       1.92 f
  core_i/ex_stage_i/alu_i/add_168/U5/X (SAEDHVT14_OAI22_0P5)
                                                          0.03       1.95 r
  core_i/ex_stage_i/alu_i/add_168/U1_28/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.06       2.01 r
  core_i/ex_stage_i/alu_i/add_168/U1_29/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.07 r
  core_i/ex_stage_i/alu_i/add_168/U1_30/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.12 r
  core_i/ex_stage_i/alu_i/add_168/U1_31/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.17 r
  core_i/ex_stage_i/alu_i/add_168/U1_32/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.22 r
  core_i/ex_stage_i/alu_i/add_168/U1_33/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.28 r
  core_i/ex_stage_i/alu_i/add_168/U1_34/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.33 r
  core_i/ex_stage_i/alu_i/add_168/U1_35/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 f
  core_i/ex_stage_i/alu_i/add_168/SUM[35] (cv32e40p_alu_DW01_add_2)
                                                          0.00       2.43 f
  core_i/ex_stage_i/alu_i/add_186/A[31] (cv32e40p_alu_DW01_add_1)
                                                          0.00       2.43 f
  core_i/ex_stage_i/alu_i/add_186/U2/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       2.47 f
  core_i/ex_stage_i/alu_i/add_186/SUM[31] (cv32e40p_alu_DW01_add_1)
                                                          0.00       2.47 f
  core_i/ex_stage_i/alu_i/U961/X (SAEDHVT14_OA2BB2_V1_1)
                                                          0.03       2.50 r
  core_i/ex_stage_i/alu_i/U962/X (SAEDHVT14_OAI21_0P5)
                                                          0.04       2.55 f
  core_i/ex_stage_i/alu_i/U8/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.04       2.58 r
  core_i/ex_stage_i/alu_i/U73/X (SAEDHVT14_INV_S_1)       0.02       2.61 f
  core_i/ex_stage_i/alu_i/U15/X (SAEDHVT14_INV_S_1)       0.04       2.64 r
  core_i/ex_stage_i/alu_i/U1050/X (SAEDHVT14_OAI21_0P5)
                                                          0.05       2.69 f
  core_i/ex_stage_i/alu_i/srl_300/A[37] (cv32e40p_alu_DW_rash_0)
                                                          0.00       2.69 f
  core_i/ex_stage_i/alu_i/srl_300/U31/X (SAEDHVT14_INV_S_1)
                                                          0.02       2.71 r
  core_i/ex_stage_i/alu_i/srl_300/U351/X (SAEDHVT14_OAI22_0P5)
                                                          0.03       2.74 f
  core_i/ex_stage_i/alu_i/srl_300/U350/X (SAEDHVT14_AO221_0P5)
                                                          0.05       2.79 f
  core_i/ex_stage_i/alu_i/srl_300/U22/X (SAEDHVT14_INV_S_1)
                                                          0.02       2.81 r
  core_i/ex_stage_i/alu_i/srl_300/U295/X (SAEDHVT14_OAI22_0P5)
                                                          0.03       2.84 f
  core_i/ex_stage_i/alu_i/srl_300/U294/X (SAEDHVT14_AO221_0P5)
                                                          0.05       2.89 f
  core_i/ex_stage_i/alu_i/srl_300/U174/X (SAEDHVT14_AO221_0P5)
                                                          0.05       2.95 f
  core_i/ex_stage_i/alu_i/srl_300/B[31] (cv32e40p_alu_DW_rash_0)
                                                          0.00       2.95 f
  core_i/ex_stage_i/alu_i/U1085/X (SAEDHVT14_AO21B_0P5)
                                                          0.03       2.98 f
  core_i/ex_stage_i/alu_i/U1086/X (SAEDHVT14_OR3_0P75)
                                                          0.04       3.02 f
  core_i/ex_stage_i/alu_i/U77/X (SAEDHVT14_INV_S_1)       0.02       3.03 r
  core_i/ex_stage_i/alu_i/U1283/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.04       3.07 f
  core_i/ex_stage_i/alu_i/U757/X (SAEDHVT14_AO22_0P5)     0.06       3.13 f
  core_i/ex_stage_i/alu_i/U485/X (SAEDHVT14_AO221_1)      0.05       3.18 f
  core_i/ex_stage_i/alu_i/U775/X (SAEDHVT14_MUXI4_U_0P5)
                                                          0.05       3.23 r
  core_i/ex_stage_i/alu_i/U761/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.03       3.26 f
  core_i/ex_stage_i/alu_i/U481/X (SAEDHVT14_ND3_0P5)      0.08       3.34 r
  core_i/ex_stage_i/alu_i/U1532/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.05       3.39 f
  core_i/ex_stage_i/alu_i/U1533/X (SAEDHVT14_OR3_0P75)
                                                          0.04       3.43 f
  core_i/ex_stage_i/alu_i/U1534/X (SAEDHVT14_OR4_1)       0.05       3.49 f
  core_i/ex_stage_i/alu_i/U1535/X (SAEDHVT14_OR4_1)       0.05       3.54 f
  core_i/ex_stage_i/alu_i/result_o[2] (cv32e40p_alu_test_1)
                                                          0.00       3.54 f
  core_i/ex_stage_i/U20/X (SAEDHVT14_AO222_1)             0.06       3.60 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[2] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.60 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[2] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.60 f
  core_i/id_stage_i/U292/X (SAEDHVT14_INV_S_1)            0.02       3.62 r
  core_i/id_stage_i/U256/X (SAEDHVT14_OAI21_0P75)         0.03       3.65 f
  core_i/id_stage_i/U137/X (SAEDHVT14_INV_S_1)            0.02       3.67 r
  core_i/id_stage_i/U2075/X (SAEDHVT14_OA22_0P75)         0.04       3.70 r
  core_i/id_stage_i/U869/X (SAEDHVT14_OAI21_0P75)         0.02       3.72 f
  core_i/id_stage_i/U696/X (SAEDHVT14_NR2_MM_1)           0.02       3.74 r
  core_i/id_stage_i/U1403/X (SAEDHVT14_OAI222_1)          0.07       3.81 f
  core_i/id_stage_i/alu_operand_a_ex_o_reg[2]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.82 f
  data arrival time                                                  3.82

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/alu_operand_a_ex_o_reg[2]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: core_i/id_stage_i/alu_operator_ex_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/mult_operand_c_ex_o_reg[26]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operator_ex_o_reg[0]/CK (SAEDHVT14_FSDPSBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operator_ex_o_reg[0]/Q (SAEDHVT14_FSDPSBQ_V2LP_1)
                                                          0.09       0.09 f
  core_i/id_stage_i/alu_operator_ex_o[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.09 f
  core_i/ex_stage_i/alu_operator_i[0] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.09 f
  core_i/ex_stage_i/alu_i/operator_i[0] (cv32e40p_alu_test_1)
                                                          0.00       0.09 f
  core_i/ex_stage_i/alu_i/U621/X (SAEDHVT14_INV_S_1)      0.16       0.25 r
  core_i/ex_stage_i/alu_i/U794/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.08       0.33 f
  core_i/ex_stage_i/alu_i/U198/X (SAEDHVT14_INV_S_1)      0.03       0.36 r
  core_i/ex_stage_i/alu_i/U796/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.39 f
  core_i/ex_stage_i/alu_i/U68/X (SAEDHVT14_INV_S_1)       0.03       0.42 r
  core_i/ex_stage_i/alu_i/U37/X (SAEDHVT14_BUF_S_1)       0.04       0.46 r
  core_i/ex_stage_i/alu_i/U864/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.04       0.50 f
  core_i/ex_stage_i/alu_i/U865/X (SAEDHVT14_OAI21_0P5)
                                                          0.06       0.55 r
  core_i/ex_stage_i/alu_i/add_168/A[1] (cv32e40p_alu_DW01_add_2)
                                                          0.00       0.55 r
  core_i/ex_stage_i/alu_i/add_168/U1_1/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.07       0.63 r
  core_i/ex_stage_i/alu_i/add_168/U1_2/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.68 r
  core_i/ex_stage_i/alu_i/add_168/U1_3/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.73 r
  core_i/ex_stage_i/alu_i/add_168/U1_4/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.79 r
  core_i/ex_stage_i/alu_i/add_168/U1_5/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.84 r
  core_i/ex_stage_i/alu_i/add_168/U1_6/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.89 r
  core_i/ex_stage_i/alu_i/add_168/U1_7/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.94 r
  core_i/ex_stage_i/alu_i/add_168/U1_8/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.99 r
  core_i/ex_stage_i/alu_i/add_168/U3/X (SAEDHVT14_INV_S_1)
                                                          0.01       1.01 f
  core_i/ex_stage_i/alu_i/add_168/U8/X (SAEDHVT14_OAI22_0P5)
                                                          0.03       1.04 r
  core_i/ex_stage_i/alu_i/add_168/U1_10/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.06       1.10 r
  core_i/ex_stage_i/alu_i/add_168/U1_11/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.15 r
  core_i/ex_stage_i/alu_i/add_168/U1_12/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.20 r
  core_i/ex_stage_i/alu_i/add_168/U1_13/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.25 r
  core_i/ex_stage_i/alu_i/add_168/U1_14/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.31 r
  core_i/ex_stage_i/alu_i/add_168/U1_15/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.36 r
  core_i/ex_stage_i/alu_i/add_168/U1_16/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.41 r
  core_i/ex_stage_i/alu_i/add_168/U1_17/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.46 r
  core_i/ex_stage_i/alu_i/add_168/U7/X (SAEDHVT14_OAI21_0P5)
                                                          0.02       1.48 f
  core_i/ex_stage_i/alu_i/add_168/U6/X (SAEDHVT14_AO21B_0P5)
                                                          0.02       1.49 r
  core_i/ex_stage_i/alu_i/add_168/U1_19/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.54 r
  core_i/ex_stage_i/alu_i/add_168/U1_20/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.60 r
  core_i/ex_stage_i/alu_i/add_168/U1_21/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.65 r
  core_i/ex_stage_i/alu_i/add_168/U1_22/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.70 r
  core_i/ex_stage_i/alu_i/add_168/U1_23/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.75 r
  core_i/ex_stage_i/alu_i/add_168/U1_24/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.81 r
  core_i/ex_stage_i/alu_i/add_168/U1_25/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.86 r
  core_i/ex_stage_i/alu_i/add_168/U1_26/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.91 r
  core_i/ex_stage_i/alu_i/add_168/U4/X (SAEDHVT14_INV_S_1)
                                                          0.01       1.92 f
  core_i/ex_stage_i/alu_i/add_168/U5/X (SAEDHVT14_OAI22_0P5)
                                                          0.03       1.95 r
  core_i/ex_stage_i/alu_i/add_168/U1_28/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.06       2.01 r
  core_i/ex_stage_i/alu_i/add_168/U1_29/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.07 r
  core_i/ex_stage_i/alu_i/add_168/U1_30/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.12 r
  core_i/ex_stage_i/alu_i/add_168/U1_31/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.17 r
  core_i/ex_stage_i/alu_i/add_168/U1_32/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.22 r
  core_i/ex_stage_i/alu_i/add_168/U1_33/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.28 r
  core_i/ex_stage_i/alu_i/add_168/U1_34/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.33 r
  core_i/ex_stage_i/alu_i/add_168/U1_35/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 f
  core_i/ex_stage_i/alu_i/add_168/SUM[35] (cv32e40p_alu_DW01_add_2)
                                                          0.00       2.43 f
  core_i/ex_stage_i/alu_i/add_186/A[31] (cv32e40p_alu_DW01_add_1)
                                                          0.00       2.43 f
  core_i/ex_stage_i/alu_i/add_186/U2/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       2.47 f
  core_i/ex_stage_i/alu_i/add_186/SUM[31] (cv32e40p_alu_DW01_add_1)
                                                          0.00       2.47 f
  core_i/ex_stage_i/alu_i/U961/X (SAEDHVT14_OA2BB2_V1_1)
                                                          0.03       2.50 r
  core_i/ex_stage_i/alu_i/U962/X (SAEDHVT14_OAI21_0P5)
                                                          0.04       2.55 f
  core_i/ex_stage_i/alu_i/U8/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.04       2.58 r
  core_i/ex_stage_i/alu_i/U73/X (SAEDHVT14_INV_S_1)       0.02       2.61 f
  core_i/ex_stage_i/alu_i/U15/X (SAEDHVT14_INV_S_1)       0.04       2.64 r
  core_i/ex_stage_i/alu_i/U1050/X (SAEDHVT14_OAI21_0P5)
                                                          0.05       2.69 f
  core_i/ex_stage_i/alu_i/srl_300/A[37] (cv32e40p_alu_DW_rash_0)
                                                          0.00       2.69 f
  core_i/ex_stage_i/alu_i/srl_300/U31/X (SAEDHVT14_INV_S_1)
                                                          0.02       2.71 r
  core_i/ex_stage_i/alu_i/srl_300/U351/X (SAEDHVT14_OAI22_0P5)
                                                          0.03       2.74 f
  core_i/ex_stage_i/alu_i/srl_300/U350/X (SAEDHVT14_AO221_0P5)
                                                          0.05       2.79 f
  core_i/ex_stage_i/alu_i/srl_300/U22/X (SAEDHVT14_INV_S_1)
                                                          0.02       2.81 r
  core_i/ex_stage_i/alu_i/srl_300/U295/X (SAEDHVT14_OAI22_0P5)
                                                          0.03       2.84 f
  core_i/ex_stage_i/alu_i/srl_300/U294/X (SAEDHVT14_AO221_0P5)
                                                          0.05       2.89 f
  core_i/ex_stage_i/alu_i/srl_300/U174/X (SAEDHVT14_AO221_0P5)
                                                          0.05       2.95 f
  core_i/ex_stage_i/alu_i/srl_300/B[31] (cv32e40p_alu_DW_rash_0)
                                                          0.00       2.95 f
  core_i/ex_stage_i/alu_i/U1085/X (SAEDHVT14_AO21B_0P5)
                                                          0.03       2.98 f
  core_i/ex_stage_i/alu_i/U1086/X (SAEDHVT14_OR3_0P75)
                                                          0.04       3.02 f
  core_i/ex_stage_i/alu_i/U77/X (SAEDHVT14_INV_S_1)       0.02       3.03 r
  core_i/ex_stage_i/alu_i/U1283/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.04       3.07 f
  core_i/ex_stage_i/alu_i/U757/X (SAEDHVT14_AO22_0P5)     0.06       3.13 f
  core_i/ex_stage_i/alu_i/U485/X (SAEDHVT14_AO221_1)      0.05       3.18 f
  core_i/ex_stage_i/alu_i/U775/X (SAEDHVT14_MUXI4_U_0P5)
                                                          0.05       3.23 r
  core_i/ex_stage_i/alu_i/U761/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.03       3.26 f
  core_i/ex_stage_i/alu_i/U459/X (SAEDHVT14_ND3_0P5)      0.08       3.34 r
  core_i/ex_stage_i/alu_i/U1712/X (SAEDHVT14_OA221_U_0P5)
                                                          0.07       3.41 r
  core_i/ex_stage_i/alu_i/U1713/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.03       3.44 f
  core_i/ex_stage_i/alu_i/U1716/X (SAEDHVT14_OR4_1)       0.05       3.48 f
  core_i/ex_stage_i/alu_i/U1717/X (SAEDHVT14_OR4_1)       0.05       3.54 f
  core_i/ex_stage_i/alu_i/result_o[26] (cv32e40p_alu_test_1)
                                                          0.00       3.54 f
  core_i/ex_stage_i/U14/X (SAEDHVT14_AO222_1)             0.06       3.60 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[26] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.60 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[26] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.60 f
  core_i/id_stage_i/U286/X (SAEDHVT14_INV_S_1)            0.02       3.61 r
  core_i/id_stage_i/U877/X (SAEDHVT14_OAI21_0P75)         0.03       3.64 f
  core_i/id_stage_i/U664/X (SAEDHVT14_INV_S_1)            0.02       3.66 r
  core_i/id_stage_i/U363/X (SAEDHVT14_ND2B_U_0P5)         0.02       3.69 r
  core_i/id_stage_i/U383/X (SAEDHVT14_OA211_1)            0.05       3.74 r
  core_i/id_stage_i/U932/X (SAEDHVT14_OAI22_1)            0.03       3.76 f
  core_i/id_stage_i/U1141/X (SAEDHVT14_AO21_1)            0.03       3.80 f
  core_i/id_stage_i/mult_operand_c_ex_o_reg[26]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.80 f
  data arrival time                                                  3.80

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/mult_operand_c_ex_o_reg[26]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: core_i/id_stage_i/alu_operator_ex_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/alu_operand_a_ex_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operator_ex_o_reg[0]/CK (SAEDHVT14_FSDPSBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operator_ex_o_reg[0]/Q (SAEDHVT14_FSDPSBQ_V2LP_1)
                                                          0.09       0.09 f
  core_i/id_stage_i/alu_operator_ex_o[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.09 f
  core_i/ex_stage_i/alu_operator_i[0] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.09 f
  core_i/ex_stage_i/alu_i/operator_i[0] (cv32e40p_alu_test_1)
                                                          0.00       0.09 f
  core_i/ex_stage_i/alu_i/U621/X (SAEDHVT14_INV_S_1)      0.16       0.25 r
  core_i/ex_stage_i/alu_i/U794/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.08       0.33 f
  core_i/ex_stage_i/alu_i/U198/X (SAEDHVT14_INV_S_1)      0.03       0.36 r
  core_i/ex_stage_i/alu_i/U796/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.39 f
  core_i/ex_stage_i/alu_i/U68/X (SAEDHVT14_INV_S_1)       0.03       0.42 r
  core_i/ex_stage_i/alu_i/U37/X (SAEDHVT14_BUF_S_1)       0.04       0.46 r
  core_i/ex_stage_i/alu_i/U864/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.04       0.50 f
  core_i/ex_stage_i/alu_i/U865/X (SAEDHVT14_OAI21_0P5)
                                                          0.06       0.55 r
  core_i/ex_stage_i/alu_i/add_168/A[1] (cv32e40p_alu_DW01_add_2)
                                                          0.00       0.55 r
  core_i/ex_stage_i/alu_i/add_168/U1_1/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.07       0.63 r
  core_i/ex_stage_i/alu_i/add_168/U1_2/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.68 r
  core_i/ex_stage_i/alu_i/add_168/U1_3/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.73 r
  core_i/ex_stage_i/alu_i/add_168/U1_4/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.79 r
  core_i/ex_stage_i/alu_i/add_168/U1_5/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.84 r
  core_i/ex_stage_i/alu_i/add_168/U1_6/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.89 r
  core_i/ex_stage_i/alu_i/add_168/U1_7/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.94 r
  core_i/ex_stage_i/alu_i/add_168/U1_8/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.99 r
  core_i/ex_stage_i/alu_i/add_168/U3/X (SAEDHVT14_INV_S_1)
                                                          0.01       1.01 f
  core_i/ex_stage_i/alu_i/add_168/U8/X (SAEDHVT14_OAI22_0P5)
                                                          0.03       1.04 r
  core_i/ex_stage_i/alu_i/add_168/U1_10/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.06       1.10 r
  core_i/ex_stage_i/alu_i/add_168/U1_11/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.15 r
  core_i/ex_stage_i/alu_i/add_168/U1_12/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.20 r
  core_i/ex_stage_i/alu_i/add_168/U1_13/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.25 r
  core_i/ex_stage_i/alu_i/add_168/U1_14/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.31 r
  core_i/ex_stage_i/alu_i/add_168/U1_15/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.36 r
  core_i/ex_stage_i/alu_i/add_168/U1_16/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.41 r
  core_i/ex_stage_i/alu_i/add_168/U1_17/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.46 r
  core_i/ex_stage_i/alu_i/add_168/U7/X (SAEDHVT14_OAI21_0P5)
                                                          0.02       1.48 f
  core_i/ex_stage_i/alu_i/add_168/U6/X (SAEDHVT14_AO21B_0P5)
                                                          0.02       1.49 r
  core_i/ex_stage_i/alu_i/add_168/U1_19/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.54 r
  core_i/ex_stage_i/alu_i/add_168/U1_20/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.60 r
  core_i/ex_stage_i/alu_i/add_168/U1_21/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.65 r
  core_i/ex_stage_i/alu_i/add_168/U1_22/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.70 r
  core_i/ex_stage_i/alu_i/add_168/U1_23/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.75 r
  core_i/ex_stage_i/alu_i/add_168/U1_24/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.81 r
  core_i/ex_stage_i/alu_i/add_168/U1_25/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.86 r
  core_i/ex_stage_i/alu_i/add_168/U1_26/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.91 r
  core_i/ex_stage_i/alu_i/add_168/U4/X (SAEDHVT14_INV_S_1)
                                                          0.01       1.92 f
  core_i/ex_stage_i/alu_i/add_168/U5/X (SAEDHVT14_OAI22_0P5)
                                                          0.03       1.95 r
  core_i/ex_stage_i/alu_i/add_168/U1_28/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.06       2.01 r
  core_i/ex_stage_i/alu_i/add_168/U1_29/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.07 r
  core_i/ex_stage_i/alu_i/add_168/U1_30/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.12 r
  core_i/ex_stage_i/alu_i/add_168/U1_31/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.17 r
  core_i/ex_stage_i/alu_i/add_168/U1_32/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.22 r
  core_i/ex_stage_i/alu_i/add_168/U1_33/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.28 r
  core_i/ex_stage_i/alu_i/add_168/U1_34/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.33 r
  core_i/ex_stage_i/alu_i/add_168/U1_35/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 f
  core_i/ex_stage_i/alu_i/add_168/SUM[35] (cv32e40p_alu_DW01_add_2)
                                                          0.00       2.43 f
  core_i/ex_stage_i/alu_i/add_186/A[31] (cv32e40p_alu_DW01_add_1)
                                                          0.00       2.43 f
  core_i/ex_stage_i/alu_i/add_186/U2/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       2.47 f
  core_i/ex_stage_i/alu_i/add_186/SUM[31] (cv32e40p_alu_DW01_add_1)
                                                          0.00       2.47 f
  core_i/ex_stage_i/alu_i/U961/X (SAEDHVT14_OA2BB2_V1_1)
                                                          0.03       2.50 r
  core_i/ex_stage_i/alu_i/U962/X (SAEDHVT14_OAI21_0P5)
                                                          0.04       2.55 f
  core_i/ex_stage_i/alu_i/U8/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.04       2.58 r
  core_i/ex_stage_i/alu_i/U73/X (SAEDHVT14_INV_S_1)       0.02       2.61 f
  core_i/ex_stage_i/alu_i/U15/X (SAEDHVT14_INV_S_1)       0.04       2.64 r
  core_i/ex_stage_i/alu_i/U1050/X (SAEDHVT14_OAI21_0P5)
                                                          0.05       2.69 f
  core_i/ex_stage_i/alu_i/srl_300/A[37] (cv32e40p_alu_DW_rash_0)
                                                          0.00       2.69 f
  core_i/ex_stage_i/alu_i/srl_300/U31/X (SAEDHVT14_INV_S_1)
                                                          0.02       2.71 r
  core_i/ex_stage_i/alu_i/srl_300/U351/X (SAEDHVT14_OAI22_0P5)
                                                          0.03       2.74 f
  core_i/ex_stage_i/alu_i/srl_300/U350/X (SAEDHVT14_AO221_0P5)
                                                          0.05       2.79 f
  core_i/ex_stage_i/alu_i/srl_300/U22/X (SAEDHVT14_INV_S_1)
                                                          0.02       2.81 r
  core_i/ex_stage_i/alu_i/srl_300/U295/X (SAEDHVT14_OAI22_0P5)
                                                          0.03       2.84 f
  core_i/ex_stage_i/alu_i/srl_300/U294/X (SAEDHVT14_AO221_0P5)
                                                          0.05       2.89 f
  core_i/ex_stage_i/alu_i/srl_300/U174/X (SAEDHVT14_AO221_0P5)
                                                          0.05       2.95 f
  core_i/ex_stage_i/alu_i/srl_300/B[31] (cv32e40p_alu_DW_rash_0)
                                                          0.00       2.95 f
  core_i/ex_stage_i/alu_i/U1085/X (SAEDHVT14_AO21B_0P5)
                                                          0.03       2.98 f
  core_i/ex_stage_i/alu_i/U1086/X (SAEDHVT14_OR3_0P75)
                                                          0.04       3.02 f
  core_i/ex_stage_i/alu_i/U77/X (SAEDHVT14_INV_S_1)       0.02       3.03 r
  core_i/ex_stage_i/alu_i/U1283/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.04       3.07 f
  core_i/ex_stage_i/alu_i/U757/X (SAEDHVT14_AO22_0P5)     0.06       3.13 f
  core_i/ex_stage_i/alu_i/U485/X (SAEDHVT14_AO221_1)      0.05       3.18 f
  core_i/ex_stage_i/alu_i/U775/X (SAEDHVT14_MUXI4_U_0P5)
                                                          0.05       3.23 r
  core_i/ex_stage_i/alu_i/U761/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.03       3.26 f
  core_i/ex_stage_i/alu_i/U481/X (SAEDHVT14_ND3_0P5)      0.08       3.34 r
  core_i/ex_stage_i/alu_i/U1513/X (SAEDHVT14_OA221_U_0P5)
                                                          0.07       3.41 r
  core_i/ex_stage_i/alu_i/U1514/X (SAEDHVT14_MUX2_U_0P5)
                                                          0.03       3.44 r
  core_i/ex_stage_i/alu_i/U1515/X (SAEDHVT14_OAI21_0P5)
                                                          0.02       3.46 f
  core_i/ex_stage_i/alu_i/U1525/X (SAEDHVT14_OR4_1)       0.04       3.50 f
  core_i/ex_stage_i/alu_i/result_o[1] (cv32e40p_alu_test_1)
                                                          0.00       3.50 f
  core_i/ex_stage_i/U72/X (SAEDHVT14_AOI22_0P5)           0.04       3.55 r
  core_i/ex_stage_i/U73/X (SAEDHVT14_AO21B_0P5)           0.02       3.56 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.56 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.56 f
  core_i/id_stage_i/U285/X (SAEDHVT14_INV_S_1)            0.02       3.58 r
  core_i/id_stage_i/U1370/X (SAEDHVT14_OAI222_1)          0.08       3.66 f
  core_i/id_stage_i/U693/X (SAEDHVT14_AO221_1)            0.05       3.71 f
  core_i/id_stage_i/U692/X (SAEDHVT14_INV_S_1)            0.02       3.72 r
  core_i/id_stage_i/U1402/X (SAEDHVT14_OAI222_1)          0.07       3.79 f
  core_i/id_stage_i/alu_operand_a_ex_o_reg[1]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.80 f
  data arrival time                                                  3.80

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/alu_operand_a_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: core_i/id_stage_i/alu_operator_ex_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/alu_operand_a_ex_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operator_ex_o_reg[0]/CK (SAEDHVT14_FSDPSBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operator_ex_o_reg[0]/Q (SAEDHVT14_FSDPSBQ_V2LP_1)
                                                          0.09       0.09 f
  core_i/id_stage_i/alu_operator_ex_o[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.09 f
  core_i/ex_stage_i/alu_operator_i[0] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.09 f
  core_i/ex_stage_i/alu_i/operator_i[0] (cv32e40p_alu_test_1)
                                                          0.00       0.09 f
  core_i/ex_stage_i/alu_i/U621/X (SAEDHVT14_INV_S_1)      0.16       0.25 r
  core_i/ex_stage_i/alu_i/U794/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.08       0.33 f
  core_i/ex_stage_i/alu_i/U198/X (SAEDHVT14_INV_S_1)      0.03       0.36 r
  core_i/ex_stage_i/alu_i/U796/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.39 f
  core_i/ex_stage_i/alu_i/U68/X (SAEDHVT14_INV_S_1)       0.03       0.42 r
  core_i/ex_stage_i/alu_i/U37/X (SAEDHVT14_BUF_S_1)       0.04       0.46 r
  core_i/ex_stage_i/alu_i/U864/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.04       0.50 f
  core_i/ex_stage_i/alu_i/U865/X (SAEDHVT14_OAI21_0P5)
                                                          0.06       0.55 r
  core_i/ex_stage_i/alu_i/add_168/A[1] (cv32e40p_alu_DW01_add_2)
                                                          0.00       0.55 r
  core_i/ex_stage_i/alu_i/add_168/U1_1/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.07       0.63 r
  core_i/ex_stage_i/alu_i/add_168/U1_2/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.68 r
  core_i/ex_stage_i/alu_i/add_168/U1_3/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.73 r
  core_i/ex_stage_i/alu_i/add_168/U1_4/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.79 r
  core_i/ex_stage_i/alu_i/add_168/U1_5/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.84 r
  core_i/ex_stage_i/alu_i/add_168/U1_6/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.89 r
  core_i/ex_stage_i/alu_i/add_168/U1_7/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.94 r
  core_i/ex_stage_i/alu_i/add_168/U1_8/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.99 r
  core_i/ex_stage_i/alu_i/add_168/U3/X (SAEDHVT14_INV_S_1)
                                                          0.01       1.01 f
  core_i/ex_stage_i/alu_i/add_168/U8/X (SAEDHVT14_OAI22_0P5)
                                                          0.03       1.04 r
  core_i/ex_stage_i/alu_i/add_168/U1_10/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.06       1.10 r
  core_i/ex_stage_i/alu_i/add_168/U1_11/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.15 r
  core_i/ex_stage_i/alu_i/add_168/U1_12/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.20 r
  core_i/ex_stage_i/alu_i/add_168/U1_13/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.25 r
  core_i/ex_stage_i/alu_i/add_168/U1_14/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.31 r
  core_i/ex_stage_i/alu_i/add_168/U1_15/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.36 r
  core_i/ex_stage_i/alu_i/add_168/U1_16/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.41 r
  core_i/ex_stage_i/alu_i/add_168/U1_17/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.46 r
  core_i/ex_stage_i/alu_i/add_168/U7/X (SAEDHVT14_OAI21_0P5)
                                                          0.02       1.48 f
  core_i/ex_stage_i/alu_i/add_168/U6/X (SAEDHVT14_AO21B_0P5)
                                                          0.02       1.49 r
  core_i/ex_stage_i/alu_i/add_168/U1_19/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.54 r
  core_i/ex_stage_i/alu_i/add_168/U1_20/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.60 r
  core_i/ex_stage_i/alu_i/add_168/U1_21/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.65 r
  core_i/ex_stage_i/alu_i/add_168/U1_22/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.70 r
  core_i/ex_stage_i/alu_i/add_168/U1_23/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.75 r
  core_i/ex_stage_i/alu_i/add_168/U1_24/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.81 r
  core_i/ex_stage_i/alu_i/add_168/U1_25/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.86 r
  core_i/ex_stage_i/alu_i/add_168/U1_26/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.91 r
  core_i/ex_stage_i/alu_i/add_168/U4/X (SAEDHVT14_INV_S_1)
                                                          0.01       1.92 f
  core_i/ex_stage_i/alu_i/add_168/U5/X (SAEDHVT14_OAI22_0P5)
                                                          0.03       1.95 r
  core_i/ex_stage_i/alu_i/add_168/U1_28/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.06       2.01 r
  core_i/ex_stage_i/alu_i/add_168/U1_29/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.07 r
  core_i/ex_stage_i/alu_i/add_168/U1_30/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.12 r
  core_i/ex_stage_i/alu_i/add_168/U1_31/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.17 r
  core_i/ex_stage_i/alu_i/add_168/U1_32/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.22 r
  core_i/ex_stage_i/alu_i/add_168/U1_33/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.28 r
  core_i/ex_stage_i/alu_i/add_168/U1_34/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.33 r
  core_i/ex_stage_i/alu_i/add_168/U1_35/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 f
  core_i/ex_stage_i/alu_i/add_168/SUM[35] (cv32e40p_alu_DW01_add_2)
                                                          0.00       2.43 f
  core_i/ex_stage_i/alu_i/add_186/A[31] (cv32e40p_alu_DW01_add_1)
                                                          0.00       2.43 f
  core_i/ex_stage_i/alu_i/add_186/U2/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       2.47 f
  core_i/ex_stage_i/alu_i/add_186/SUM[31] (cv32e40p_alu_DW01_add_1)
                                                          0.00       2.47 f
  core_i/ex_stage_i/alu_i/U961/X (SAEDHVT14_OA2BB2_V1_1)
                                                          0.03       2.50 r
  core_i/ex_stage_i/alu_i/U962/X (SAEDHVT14_OAI21_0P5)
                                                          0.04       2.55 f
  core_i/ex_stage_i/alu_i/U8/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.04       2.58 r
  core_i/ex_stage_i/alu_i/U73/X (SAEDHVT14_INV_S_1)       0.02       2.61 f
  core_i/ex_stage_i/alu_i/U15/X (SAEDHVT14_INV_S_1)       0.04       2.64 r
  core_i/ex_stage_i/alu_i/U1050/X (SAEDHVT14_OAI21_0P5)
                                                          0.05       2.69 f
  core_i/ex_stage_i/alu_i/srl_300/A[37] (cv32e40p_alu_DW_rash_0)
                                                          0.00       2.69 f
  core_i/ex_stage_i/alu_i/srl_300/U31/X (SAEDHVT14_INV_S_1)
                                                          0.02       2.71 r
  core_i/ex_stage_i/alu_i/srl_300/U351/X (SAEDHVT14_OAI22_0P5)
                                                          0.03       2.74 f
  core_i/ex_stage_i/alu_i/srl_300/U350/X (SAEDHVT14_AO221_0P5)
                                                          0.05       2.79 f
  core_i/ex_stage_i/alu_i/srl_300/U22/X (SAEDHVT14_INV_S_1)
                                                          0.02       2.81 r
  core_i/ex_stage_i/alu_i/srl_300/U295/X (SAEDHVT14_OAI22_0P5)
                                                          0.03       2.84 f
  core_i/ex_stage_i/alu_i/srl_300/U294/X (SAEDHVT14_AO221_0P5)
                                                          0.05       2.89 f
  core_i/ex_stage_i/alu_i/srl_300/U174/X (SAEDHVT14_AO221_0P5)
                                                          0.05       2.95 f
  core_i/ex_stage_i/alu_i/srl_300/B[31] (cv32e40p_alu_DW_rash_0)
                                                          0.00       2.95 f
  core_i/ex_stage_i/alu_i/U1085/X (SAEDHVT14_AO21B_0P5)
                                                          0.03       2.98 f
  core_i/ex_stage_i/alu_i/U1086/X (SAEDHVT14_OR3_0P75)
                                                          0.04       3.02 f
  core_i/ex_stage_i/alu_i/U77/X (SAEDHVT14_INV_S_1)       0.02       3.03 r
  core_i/ex_stage_i/alu_i/U1283/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.04       3.07 f
  core_i/ex_stage_i/alu_i/U757/X (SAEDHVT14_AO22_0P5)     0.06       3.13 f
  core_i/ex_stage_i/alu_i/U485/X (SAEDHVT14_AO221_1)      0.05       3.18 f
  core_i/ex_stage_i/alu_i/U775/X (SAEDHVT14_MUXI4_U_0P5)
                                                          0.05       3.23 r
  core_i/ex_stage_i/alu_i/U761/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.03       3.26 f
  core_i/ex_stage_i/alu_i/U481/X (SAEDHVT14_ND3_0P5)      0.08       3.34 r
  core_i/ex_stage_i/alu_i/U1548/X (SAEDHVT14_OA221_U_0P5)
                                                          0.07       3.41 r
  core_i/ex_stage_i/alu_i/U1549/X (SAEDHVT14_MUX2_U_0P5)
                                                          0.03       3.44 r
  core_i/ex_stage_i/alu_i/U1550/X (SAEDHVT14_OAI21_0P5)
                                                          0.02       3.46 f
  core_i/ex_stage_i/alu_i/U1560/X (SAEDHVT14_OR4_1)       0.04       3.50 f
  core_i/ex_stage_i/alu_i/result_o[4] (cv32e40p_alu_test_1)
                                                          0.00       3.50 f
  core_i/ex_stage_i/U74/X (SAEDHVT14_AOI22_0P5)           0.04       3.54 r
  core_i/ex_stage_i/U75/X (SAEDHVT14_AO21B_0P5)           0.02       3.56 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[4] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.56 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[4] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.56 f
  core_i/id_stage_i/U284/X (SAEDHVT14_INV_S_1)            0.02       3.58 r
  core_i/id_stage_i/U1371/X (SAEDHVT14_OAI222_1)          0.08       3.65 f
  core_i/id_stage_i/U691/X (SAEDHVT14_AO221_1)            0.05       3.71 f
  core_i/id_stage_i/U690/X (SAEDHVT14_INV_S_1)            0.02       3.72 r
  core_i/id_stage_i/U1405/X (SAEDHVT14_OAI222_1)          0.07       3.79 f
  core_i/id_stage_i/alu_operand_a_ex_o_reg[4]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.80 f
  data arrival time                                                  3.80

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/alu_operand_a_ex_o_reg[4]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[13]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[0]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 r
  core_i/id_stage_i/alu_operand_b_ex_o[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/operand_b_ex_i[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/A[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.10 r
  core_i/load_store_unit_i/mult_add_346_aco/U35/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.13       0.23 r
  core_i/load_store_unit_i/mult_add_346_aco/PRODUCT[0] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/B[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       0.23 r
  core_i/load_store_unit_i/add_346_aco/U2/X (SAEDHVT14_ND2_1)
                                                          0.02       0.25 f
  core_i/load_store_unit_i/add_346_aco/U3/X (SAEDHVT14_INV_PS_2)
                                                          0.03       0.28 r
  core_i/load_store_unit_i/add_346_aco/U1_1/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.06       0.33 r
  core_i/load_store_unit_i/add_346_aco/U1_2/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.37 r
  core_i/load_store_unit_i/add_346_aco/U1_3/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.41 r
  core_i/load_store_unit_i/add_346_aco/U1_4/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.46 r
  core_i/load_store_unit_i/add_346_aco/U1_5/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.50 r
  core_i/load_store_unit_i/add_346_aco/U1_6/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.54 r
  core_i/load_store_unit_i/add_346_aco/U1_7/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.58 r
  core_i/load_store_unit_i/add_346_aco/U1_8/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.62 r
  core_i/load_store_unit_i/add_346_aco/U1_9/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.66 r
  core_i/load_store_unit_i/add_346_aco/U1_10/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.70 r
  core_i/load_store_unit_i/add_346_aco/U1_11/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.74 r
  core_i/load_store_unit_i/add_346_aco/U1_12/CO (SAEDHVT14_ADDF_V2_1)
                                                          0.04       0.78 r
  core_i/load_store_unit_i/add_346_aco/U1_13/S (SAEDHVT14_ADDF_V2_1)
                                                          0.05       0.83 f
  core_i/load_store_unit_i/add_346_aco/SUM[13] (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                                          0.00       0.83 f
  core_i/load_store_unit_i/data_obi_i/trans_addr_i[13] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.83 f
  core_i/load_store_unit_i/data_obi_i/obi_addr_o[13] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.83 f
  core_i/load_store_unit_i/data_addr_o[13] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.83 f
  core_i/data_addr_o[13] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.83 f
  data_addr_o[13] (out)                                   0.00       0.83 f
  data arrival time                                                  0.83

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -3.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: core_i/id_stage_i/alu_operator_ex_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operator_ex_o_reg[0]/CK (SAEDHVT14_FSDPSBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operator_ex_o_reg[0]/Q (SAEDHVT14_FSDPSBQ_V2LP_1)
                                                          0.09       0.09 f
  core_i/id_stage_i/alu_operator_ex_o[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.09 f
  core_i/ex_stage_i/alu_operator_i[0] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.09 f
  core_i/ex_stage_i/alu_i/operator_i[0] (cv32e40p_alu_test_1)
                                                          0.00       0.09 f
  core_i/ex_stage_i/alu_i/U621/X (SAEDHVT14_INV_S_1)      0.16       0.25 r
  core_i/ex_stage_i/alu_i/U794/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.08       0.33 f
  core_i/ex_stage_i/alu_i/U198/X (SAEDHVT14_INV_S_1)      0.03       0.36 r
  core_i/ex_stage_i/alu_i/U796/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.39 f
  core_i/ex_stage_i/alu_i/U68/X (SAEDHVT14_INV_S_1)       0.03       0.42 r
  core_i/ex_stage_i/alu_i/U37/X (SAEDHVT14_BUF_S_1)       0.04       0.46 r
  core_i/ex_stage_i/alu_i/U864/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.04       0.50 f
  core_i/ex_stage_i/alu_i/U865/X (SAEDHVT14_OAI21_0P5)
                                                          0.06       0.55 r
  core_i/ex_stage_i/alu_i/add_168/A[1] (cv32e40p_alu_DW01_add_2)
                                                          0.00       0.55 r
  core_i/ex_stage_i/alu_i/add_168/U1_1/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.07       0.63 r
  core_i/ex_stage_i/alu_i/add_168/U1_2/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.68 r
  core_i/ex_stage_i/alu_i/add_168/U1_3/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.73 r
  core_i/ex_stage_i/alu_i/add_168/U1_4/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.79 r
  core_i/ex_stage_i/alu_i/add_168/U1_5/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.84 r
  core_i/ex_stage_i/alu_i/add_168/U1_6/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.89 r
  core_i/ex_stage_i/alu_i/add_168/U1_7/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.94 r
  core_i/ex_stage_i/alu_i/add_168/U1_8/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       0.99 r
  core_i/ex_stage_i/alu_i/add_168/U3/X (SAEDHVT14_INV_S_1)
                                                          0.01       1.01 f
  core_i/ex_stage_i/alu_i/add_168/U8/X (SAEDHVT14_OAI22_0P5)
                                                          0.03       1.04 r
  core_i/ex_stage_i/alu_i/add_168/U1_10/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.06       1.10 r
  core_i/ex_stage_i/alu_i/add_168/U1_11/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.15 r
  core_i/ex_stage_i/alu_i/add_168/U1_12/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.20 r
  core_i/ex_stage_i/alu_i/add_168/U1_13/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.25 r
  core_i/ex_stage_i/alu_i/add_168/U1_14/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.31 r
  core_i/ex_stage_i/alu_i/add_168/U1_15/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.36 r
  core_i/ex_stage_i/alu_i/add_168/U1_16/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.41 r
  core_i/ex_stage_i/alu_i/add_168/U1_17/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.46 r
  core_i/ex_stage_i/alu_i/add_168/U7/X (SAEDHVT14_OAI21_0P5)
                                                          0.02       1.48 f
  core_i/ex_stage_i/alu_i/add_168/U6/X (SAEDHVT14_AO21B_0P5)
                                                          0.02       1.49 r
  core_i/ex_stage_i/alu_i/add_168/U1_19/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.54 r
  core_i/ex_stage_i/alu_i/add_168/U1_20/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.60 r
  core_i/ex_stage_i/alu_i/add_168/U1_21/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.65 r
  core_i/ex_stage_i/alu_i/add_168/U1_22/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.70 r
  core_i/ex_stage_i/alu_i/add_168/U1_23/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.75 r
  core_i/ex_stage_i/alu_i/add_168/U1_24/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.81 r
  core_i/ex_stage_i/alu_i/add_168/U1_25/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.86 r
  core_i/ex_stage_i/alu_i/add_168/U1_26/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       1.91 r
  core_i/ex_stage_i/alu_i/add_168/U4/X (SAEDHVT14_INV_S_1)
                                                          0.01       1.92 f
  core_i/ex_stage_i/alu_i/add_168/U5/X (SAEDHVT14_OAI22_0P5)
                                                          0.03       1.95 r
  core_i/ex_stage_i/alu_i/add_168/U1_28/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.06       2.01 r
  core_i/ex_stage_i/alu_i/add_168/U1_29/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.07 r
  core_i/ex_stage_i/alu_i/add_168/U1_30/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.12 r
  core_i/ex_stage_i/alu_i/add_168/U1_31/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.17 r
  core_i/ex_stage_i/alu_i/add_168/U1_32/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.22 r
  core_i/ex_stage_i/alu_i/add_168/U1_33/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.28 r
  core_i/ex_stage_i/alu_i/add_168/U1_34/CO (SAEDHVT14_ADDF_V1_1)
                                                          0.05       2.33 r
  core_i/ex_stage_i/alu_i/add_168/U1_35/S (SAEDHVT14_ADDF_V1_1)
                                                          0.10       2.43 f
  core_i/ex_stage_i/alu_i/add_168/SUM[35] (cv32e40p_alu_DW01_add_2)
                                                          0.00       2.43 f
  core_i/ex_stage_i/alu_i/add_186/A[31] (cv32e40p_alu_DW01_add_1)
                                                          0.00       2.43 f
  core_i/ex_stage_i/alu_i/add_186/U2/X (SAEDHVT14_EO2_V1_0P75)
                                                          0.04       2.47 f
  core_i/ex_stage_i/alu_i/add_186/SUM[31] (cv32e40p_alu_DW01_add_1)
                                                          0.00       2.47 f
  core_i/ex_stage_i/alu_i/U961/X (SAEDHVT14_OA2BB2_V1_1)
                                                          0.03       2.50 r
  core_i/ex_stage_i/alu_i/U962/X (SAEDHVT14_OAI21_0P5)
                                                          0.04       2.55 f
  core_i/ex_stage_i/alu_i/U8/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.04       2.58 r
  core_i/ex_stage_i/alu_i/U73/X (SAEDHVT14_INV_S_1)       0.02       2.61 f
  core_i/ex_stage_i/alu_i/U15/X (SAEDHVT14_INV_S_1)       0.04       2.64 r
  core_i/ex_stage_i/alu_i/U1050/X (SAEDHVT14_OAI21_0P5)
                                                          0.05       2.69 f
  core_i/ex_stage_i/alu_i/srl_300/A[37] (cv32e40p_alu_DW_rash_0)
                                                          0.00       2.69 f
  core_i/ex_stage_i/alu_i/srl_300/U31/X (SAEDHVT14_INV_S_1)
                                                          0.02       2.71 r
  core_i/ex_stage_i/alu_i/srl_300/U351/X (SAEDHVT14_OAI22_0P5)
                                                          0.03       2.74 f
  core_i/ex_stage_i/alu_i/srl_300/U350/X (SAEDHVT14_AO221_0P5)
                                                          0.05       2.79 f
  core_i/ex_stage_i/alu_i/srl_300/U22/X (SAEDHVT14_INV_S_1)
                                                          0.02       2.81 r
  core_i/ex_stage_i/alu_i/srl_300/U295/X (SAEDHVT14_OAI22_0P5)
                                                          0.03       2.84 f
  core_i/ex_stage_i/alu_i/srl_300/U294/X (SAEDHVT14_AO221_0P5)
                                                          0.05       2.89 f
  core_i/ex_stage_i/alu_i/srl_300/U174/X (SAEDHVT14_AO221_0P5)
                                                          0.05       2.95 f
  core_i/ex_stage_i/alu_i/srl_300/B[31] (cv32e40p_alu_DW_rash_0)
                                                          0.00       2.95 f
  core_i/ex_stage_i/alu_i/U1085/X (SAEDHVT14_AO21B_0P5)
                                                          0.03       2.98 f
  core_i/ex_stage_i/alu_i/U1086/X (SAEDHVT14_OR3_0P75)
                                                          0.04       3.02 f
  core_i/ex_stage_i/alu_i/U77/X (SAEDHVT14_INV_S_1)       0.02       3.03 r
  core_i/ex_stage_i/alu_i/U1283/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.04       3.07 f
  core_i/ex_stage_i/alu_i/U757/X (SAEDHVT14_AO22_0P5)     0.06       3.13 f
  core_i/ex_stage_i/alu_i/U485/X (SAEDHVT14_AO221_1)      0.05       3.18 f
  core_i/ex_stage_i/alu_i/U775/X (SAEDHVT14_MUXI4_U_0P5)
                                                          0.05       3.23 r
  core_i/ex_stage_i/alu_i/U761/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.03       3.26 f
  core_i/ex_stage_i/alu_i/U481/X (SAEDHVT14_ND3_0P5)      0.08       3.34 r
  core_i/ex_stage_i/alu_i/U1548/X (SAEDHVT14_OA221_U_0P5)
                                                          0.07       3.41 r
  core_i/ex_stage_i/alu_i/U1549/X (SAEDHVT14_MUX2_U_0P5)
                                                          0.03       3.44 r
  core_i/ex_stage_i/alu_i/U1550/X (SAEDHVT14_OAI21_0P5)
                                                          0.02       3.46 f
  core_i/ex_stage_i/alu_i/U1560/X (SAEDHVT14_OR4_1)       0.04       3.50 f
  core_i/ex_stage_i/alu_i/result_o[4] (cv32e40p_alu_test_1)
                                                          0.00       3.50 f
  core_i/ex_stage_i/U74/X (SAEDHVT14_AOI22_0P5)           0.04       3.54 r
  core_i/ex_stage_i/U75/X (SAEDHVT14_AO21B_0P5)           0.02       3.56 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[4] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.56 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[4] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.56 f
  core_i/id_stage_i/U284/X (SAEDHVT14_INV_S_1)            0.02       3.58 r
  core_i/id_stage_i/U1371/X (SAEDHVT14_OAI222_1)          0.08       3.65 f
  core_i/id_stage_i/U1297/X (SAEDHVT14_AO22_0P5)          0.04       3.70 f
  core_i/id_stage_i/U1298/X (SAEDHVT14_AO221_0P5)         0.04       3.74 f
  core_i/id_stage_i/U658/X (SAEDHVT14_INV_S_1)            0.02       3.76 r
  core_i/id_stage_i/U1391/X (SAEDHVT14_OAI22_1)           0.02       3.78 f
  core_i/id_stage_i/alu_operand_b_ex_o_reg[4]/D (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.78 f
  data arrival time                                                  3.78

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[4]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


1
