Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Thu Apr  1 14:29:24 2021
| Host             : C195-UL-41 running 64-bit major release  (build 9200)
| Command          : report_power -file dgn_wrapper_power_routed.rpt -pb dgn_wrapper_power_summary_routed.pb -rpx dgn_wrapper_power_routed.rpx
| Design           : dgn_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.243        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.146        |
| Device Static (W)        | 0.097        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 82.2         |
| Junction Temperature (C) | 27.8         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.005 |        7 |       --- |             --- |
| Slice Logic             |     0.001 |     1252 |       --- |             --- |
|   LUT as Logic          |     0.001 |      514 |     17600 |            2.92 |
|   Register              |    <0.001 |      417 |     35200 |            1.18 |
|   CARRY4                |    <0.001 |       19 |      4400 |            0.43 |
|   F7/F8 Muxes           |    <0.001 |       25 |     17600 |            0.14 |
|   Others                |     0.000 |      157 |       --- |             --- |
|   LUT as Shift Register |     0.000 |        1 |      6000 |            0.02 |
| Signals                 |     0.002 |     1416 |       --- |             --- |
| Block RAM               |     0.022 |       36 |        60 |           60.00 |
| MMCM                    |     0.107 |        1 |         2 |           50.00 |
| DSPs                    |     0.002 |        8 |        80 |           10.00 |
| I/O                     |     0.007 |       19 |       100 |           19.00 |
| Static Power            |     0.097 |          |           |                 |
| Total                   |     0.243 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.036 |       0.032 |      0.005 |
| Vccaux    |       1.800 |     0.065 |       0.059 |      0.006 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.002 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------+-------------------------------------------+-----------------+
| Clock                  | Domain                                    | Constraint (ns) |
+------------------------+-------------------------------------------+-----------------+
| clk_out1_dgn_clk_wiz_1 | dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1 |            10.0 |
| clk_out2_dgn_clk_wiz_1 | dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1 |            20.0 |
| clk_out3_dgn_clk_wiz_1 | dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1 |             8.0 |
| clkfbout_dgn_clk_wiz_1 | dgn_i/clk_wiz/inst/clkfbout_dgn_clk_wiz_1 |             8.0 |
| sys_clock              | sys_clock                                 |             8.0 |
+------------------------+-------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| dgn_wrapper                  |     0.146 |
|   dgn_i                      |     0.139 |
|     clk_wiz                  |     0.107 |
|       inst                   |     0.107 |
|     slv_0                    |     0.026 |
|       U0                     |     0.026 |
|     videomemlab_0            |     0.004 |
|       U0                     |     0.004 |
|     videomemlab_0_axi_periph |     0.001 |
|       xbar                   |     0.001 |
+------------------------------+-----------+


