<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_4562219A-6AFF-46FE-BCDA-F23EB355928A"><title>PCIe Gen4 M.2 MUX Topology</title><body><section id="SECTION_8822BD21-23B1-4C3C-9C05-8EBB0B0746F6"><fig id="FIG_pcie_gen4_m_2_mux_topology_diagram_1"><title>PCIE GEN4 M.2 MUX TOpology Diagram</title><image href="FIG_pcie gen4 m.2 mux topology diagram_1.png" scalefit="yes" id="IMG_pcie_gen4_m_2_mux_topology_diagram_1_png" /></fig><table id="TABLE_8822BD21-23B1-4C3C-9C05-8EBB0B0746F6_1"><title>PCIe Gen4 M.2 MUX Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Maximum via stub length for mainstream stackup</p></entry><entry><p>250 um per via.</p></entry></row><row><entry><p>Reference plane for microstrip route</p></entry><entry><p>Must be continuous ground.</p></entry></row><row><entry><p>Reference plane for stripline route</p></entry><entry><p>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</p></entry></row><row><entry><p>Reference plane for dual stripline route</p></entry><entry><p>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</p></entry></row><row><entry><p>AC cap value</p></entry><entry><p>Nominal 220 nF recommended for Gen3 and Gen4 (spec range 75 nF to 265 nF including tolerance).</p></entry></row><row><entry><p>Routing type for mainstream stackup</p></entry><entry><p>Prefer non-Interleaved routes in different layers. </p></entry></row><row><entry><p>M.2 connector Vss pad to via distance</p></entry><entry><p>Each M.2 connector Vss pad should be connected to its own Vss via. The distance between the edge of the pad and the edge of the via pad should be 0.5mm (19 mils) max.</p></entry></row><row><entry><p>Add-in card</p></entry><entry><p>Assuming ~50 mm of PCB routing and 2 vias with spec reference package. The total length matching RX-RX/TX-TX lane to lane (25mm max) include the budget within the module.</p></entry></row><row><entry><p>Fiberweave</p></entry><entry><p>Must adhere to fiberweave related best routing practices (#406926).</p></entry></row></tbody></tgroup></table><table id="TABLE_8822BD21-23B1-4C3C-9C05-8EBB0B0746F6_2"><title>Max Number of vias</title><tgroup cols="3"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry></row></thead><tbody><row><entry><p>Rx, Tx</p></entry><entry><p>3</p></entry><entry><p>Total Channel</p></entry></row></tbody></tgroup></table></section><section id="SECTION_38079974-BD18-4816-A5B3-6ECC70990E5D"><title>Mainstream, Standard Loss (SL), Rx,Tx</title><table id="TABLE_38079974-BD18-4816-A5B3-6ECC70990E5D_1"><title>PCIe Gen4 M.2 MUX Topology Mainstream, Standard Loss (SL), Rx,Tx Routing Guidelines</title><tgroup cols="4"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry><entry>Max Length Segment Note</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL</p></entry><entry><p>12.7</p></entry><entry><p /></entry></row><row><entry><p>M1</p></entry><entry><p>MS, DSL</p></entry><entry><p /></entry><entry><p>Max length is BO+M1+M2+M3+M4 &lt; 108 mm</p></entry></row><row><entry><p>M2+M3+M4</p></entry><entry><p>MS</p></entry><entry><p>25.4</p></entry><entry><p /></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 108</p><p>Max Length Total Note: Max length is BO+M1+M2+M3+M4 &lt; 108 mm; IF DSL, +0.25inch </p></section></body></topic>