

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Sun Apr  2 18:30:21 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        fir128_best
* Solution:       merge (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.134 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.13>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x" [fir128_best/fir.cpp:18]   --->   Operation 7 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%fir_int_int_shift_reg_load = load i1016 %fir_int_int_shift_reg" [fir128_best/fir.cpp:45]   --->   Operation 8 'load' 'fir_int_int_shift_reg_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 1008, i32 1015"   --->   Operation 9 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp, i3 0"   --->   Operation 10 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln1540 = sext i11 %shl_ln"   --->   Operation 11 'sext' 'sext_ln1540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln1540_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp, i1 0"   --->   Operation 12 'bitconcatenate' 'shl_ln1540_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i9 %shl_ln1540_1" [fir128_best/fir.cpp:45]   --->   Operation 13 'sext' 'sext_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 1000, i32 1007"   --->   Operation 14 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln1540_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_2, i3 0"   --->   Operation 15 'bitconcatenate' 'shl_ln1540_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1540_1 = sext i11 %shl_ln1540_2"   --->   Operation 16 'sext' 'sext_ln1540_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln1540_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_2, i1 0"   --->   Operation 17 'bitconcatenate' 'shl_ln1540_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln1540_2 = sext i9 %shl_ln1540_3"   --->   Operation 18 'sext' 'sext_ln1540_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.63ns)   --->   "%ret_V = add i12 %sext_ln1540_1, i12 %sext_ln1540_2"   --->   Operation 19 'add' 'ret_V' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i12 %ret_V" [fir128_best/fir.cpp:25]   --->   Operation 20 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 992, i32 999"   --->   Operation 21 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln1540_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_5, i3 0"   --->   Operation 22 'bitconcatenate' 'shl_ln1540_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1540_3 = sext i11 %shl_ln1540_4"   --->   Operation 23 'sext' 'sext_ln1540_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln1540_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_5, i1 0"   --->   Operation 24 'bitconcatenate' 'shl_ln1540_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1540_4 = sext i9 %shl_ln1540_5"   --->   Operation 25 'sext' 'sext_ln1540_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.63ns)   --->   "%ret_V_1 = add i12 %sext_ln1540_3, i12 %sext_ln1540_4"   --->   Operation 26 'add' 'ret_V_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1540_5 = sext i12 %ret_V_1"   --->   Operation 27 'sext' 'sext_ln1540_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 984, i32 991"   --->   Operation 28 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln1540_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_7, i3 0"   --->   Operation 29 'bitconcatenate' 'shl_ln1540_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1540_6 = sext i11 %shl_ln1540_6"   --->   Operation 30 'sext' 'sext_ln1540_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln1540_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_7, i1 0"   --->   Operation 31 'bitconcatenate' 'shl_ln1540_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1540_7 = sext i9 %shl_ln1540_7"   --->   Operation 32 'sext' 'sext_ln1540_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.63ns)   --->   "%ret_V_2 = add i12 %sext_ln1540_6, i12 %sext_ln1540_7"   --->   Operation 33 'add' 'ret_V_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1540_8 = sext i12 %ret_V_2"   --->   Operation 34 'sext' 'sext_ln1540_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 976, i32 983"   --->   Operation 35 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln1540_8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_9, i3 0"   --->   Operation 36 'bitconcatenate' 'shl_ln1540_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1540_9 = sext i11 %shl_ln1540_8"   --->   Operation 37 'sext' 'sext_ln1540_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln1540_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_9, i1 0"   --->   Operation 38 'bitconcatenate' 'shl_ln1540_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1540_10 = sext i9 %shl_ln1540_9"   --->   Operation 39 'sext' 'sext_ln1540_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.63ns)   --->   "%ret_V_3 = add i12 %sext_ln1540_9, i12 %sext_ln1540_10"   --->   Operation 40 'add' 'ret_V_3' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1540_11 = sext i12 %ret_V_3"   --->   Operation 41 'sext' 'sext_ln1540_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 968, i32 975"   --->   Operation 42 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln1540_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_s, i3 0"   --->   Operation 43 'bitconcatenate' 'shl_ln1540_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1540_12 = sext i11 %shl_ln1540_s"   --->   Operation 44 'sext' 'sext_ln1540_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln1540_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_s, i1 0"   --->   Operation 45 'bitconcatenate' 'shl_ln1540_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1540_13 = sext i9 %shl_ln1540_10"   --->   Operation 46 'sext' 'sext_ln1540_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.63ns)   --->   "%ret_V_4 = add i12 %sext_ln1540_12, i12 %sext_ln1540_13"   --->   Operation 47 'add' 'ret_V_4' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1540_14 = sext i12 %ret_V_4"   --->   Operation 48 'sext' 'sext_ln1540_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 960, i32 967"   --->   Operation 49 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln1540_11 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_1, i3 0"   --->   Operation 50 'bitconcatenate' 'shl_ln1540_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1540_15 = sext i11 %shl_ln1540_11"   --->   Operation 51 'sext' 'sext_ln1540_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln1540_12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_1, i1 0"   --->   Operation 52 'bitconcatenate' 'shl_ln1540_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1540_16 = sext i9 %shl_ln1540_12"   --->   Operation 53 'sext' 'sext_ln1540_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.63ns)   --->   "%ret_V_5 = add i12 %sext_ln1540_15, i12 %sext_ln1540_16"   --->   Operation 54 'add' 'ret_V_5' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1540_17 = sext i12 %ret_V_5"   --->   Operation 55 'sext' 'sext_ln1540_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 952, i32 959"   --->   Operation 56 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln1540_13 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_3, i3 0"   --->   Operation 57 'bitconcatenate' 'shl_ln1540_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1540_18 = sext i11 %shl_ln1540_13"   --->   Operation 58 'sext' 'sext_ln1540_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln1540_14 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_3, i1 0"   --->   Operation 59 'bitconcatenate' 'shl_ln1540_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1540_19 = sext i9 %shl_ln1540_14"   --->   Operation 60 'sext' 'sext_ln1540_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.63ns)   --->   "%ret_V_6 = add i12 %sext_ln1540_18, i12 %sext_ln1540_19"   --->   Operation 61 'add' 'ret_V_6' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1540_20 = sext i12 %ret_V_6"   --->   Operation 62 'sext' 'sext_ln1540_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 944, i32 951"   --->   Operation 63 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln1540_15 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_6, i3 0"   --->   Operation 64 'bitconcatenate' 'shl_ln1540_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1540_21 = sext i11 %shl_ln1540_15"   --->   Operation 65 'sext' 'sext_ln1540_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln1540_16 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_6, i1 0"   --->   Operation 66 'bitconcatenate' 'shl_ln1540_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1540_22 = sext i9 %shl_ln1540_16"   --->   Operation 67 'sext' 'sext_ln1540_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.63ns)   --->   "%ret_V_7 = add i12 %sext_ln1540_21, i12 %sext_ln1540_22"   --->   Operation 68 'add' 'ret_V_7' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1540_23 = sext i12 %ret_V_7"   --->   Operation 69 'sext' 'sext_ln1540_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 936, i32 943"   --->   Operation 70 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln1540_17 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_8, i3 0"   --->   Operation 71 'bitconcatenate' 'shl_ln1540_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1540_24 = sext i11 %shl_ln1540_17"   --->   Operation 72 'sext' 'sext_ln1540_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln1540_18 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_8, i1 0"   --->   Operation 73 'bitconcatenate' 'shl_ln1540_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1540_25 = sext i9 %shl_ln1540_18"   --->   Operation 74 'sext' 'sext_ln1540_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.63ns)   --->   "%ret_V_8 = add i12 %sext_ln1540_24, i12 %sext_ln1540_25"   --->   Operation 75 'add' 'ret_V_8' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1540_26 = sext i12 %ret_V_8"   --->   Operation 76 'sext' 'sext_ln1540_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 928, i32 935"   --->   Operation 77 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln1540_19 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_10, i3 0"   --->   Operation 78 'bitconcatenate' 'shl_ln1540_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1540_27 = sext i11 %shl_ln1540_19"   --->   Operation 79 'sext' 'sext_ln1540_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln1540_20 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_10, i1 0"   --->   Operation 80 'bitconcatenate' 'shl_ln1540_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1540_28 = sext i9 %shl_ln1540_20"   --->   Operation 81 'sext' 'sext_ln1540_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (1.63ns)   --->   "%ret_V_9 = add i12 %sext_ln1540_27, i12 %sext_ln1540_28"   --->   Operation 82 'add' 'ret_V_9' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1540_29 = sext i12 %ret_V_9"   --->   Operation 83 'sext' 'sext_ln1540_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 920, i32 927"   --->   Operation 84 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln1540_21 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_11, i3 0"   --->   Operation 85 'bitconcatenate' 'shl_ln1540_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1540_30 = sext i11 %shl_ln1540_21"   --->   Operation 86 'sext' 'sext_ln1540_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln1540_22 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_11, i1 0"   --->   Operation 87 'bitconcatenate' 'shl_ln1540_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln1540_31 = sext i9 %shl_ln1540_22"   --->   Operation 88 'sext' 'sext_ln1540_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.63ns)   --->   "%ret_V_10 = add i12 %sext_ln1540_30, i12 %sext_ln1540_31"   --->   Operation 89 'add' 'ret_V_10' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1540_32 = sext i12 %ret_V_10"   --->   Operation 90 'sext' 'sext_ln1540_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 912, i32 919"   --->   Operation 91 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln1540_23 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_12, i3 0"   --->   Operation 92 'bitconcatenate' 'shl_ln1540_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1540_33 = sext i11 %shl_ln1540_23"   --->   Operation 93 'sext' 'sext_ln1540_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln1540_24 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_12, i1 0"   --->   Operation 94 'bitconcatenate' 'shl_ln1540_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1540_34 = sext i9 %shl_ln1540_24"   --->   Operation 95 'sext' 'sext_ln1540_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (1.63ns)   --->   "%ret_V_11 = add i12 %sext_ln1540_33, i12 %sext_ln1540_34"   --->   Operation 96 'add' 'ret_V_11' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1540_35 = sext i12 %ret_V_11"   --->   Operation 97 'sext' 'sext_ln1540_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 904, i32 911"   --->   Operation 98 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln1540_25 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_13, i3 0"   --->   Operation 99 'bitconcatenate' 'shl_ln1540_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1540_36 = sext i11 %shl_ln1540_25"   --->   Operation 100 'sext' 'sext_ln1540_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%shl_ln1540_26 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_13, i1 0"   --->   Operation 101 'bitconcatenate' 'shl_ln1540_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1540_37 = sext i9 %shl_ln1540_26"   --->   Operation 102 'sext' 'sext_ln1540_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (1.63ns)   --->   "%ret_V_12 = add i12 %sext_ln1540_36, i12 %sext_ln1540_37"   --->   Operation 103 'add' 'ret_V_12' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln1540_38 = sext i12 %ret_V_12"   --->   Operation 104 'sext' 'sext_ln1540_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 896, i32 903"   --->   Operation 105 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%shl_ln1540_27 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_14, i3 0"   --->   Operation 106 'bitconcatenate' 'shl_ln1540_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1540_39 = sext i11 %shl_ln1540_27"   --->   Operation 107 'sext' 'sext_ln1540_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln1540_28 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_14, i1 0"   --->   Operation 108 'bitconcatenate' 'shl_ln1540_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1540_40 = sext i9 %shl_ln1540_28"   --->   Operation 109 'sext' 'sext_ln1540_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (1.63ns)   --->   "%ret_V_13 = add i12 %sext_ln1540_39, i12 %sext_ln1540_40"   --->   Operation 110 'add' 'ret_V_13' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1540_41 = sext i12 %ret_V_13"   --->   Operation 111 'sext' 'sext_ln1540_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 888, i32 895"   --->   Operation 112 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln1540_29 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_15, i3 0"   --->   Operation 113 'bitconcatenate' 'shl_ln1540_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1540_42 = sext i11 %shl_ln1540_29"   --->   Operation 114 'sext' 'sext_ln1540_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln1540_30 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_15, i1 0"   --->   Operation 115 'bitconcatenate' 'shl_ln1540_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1540_43 = sext i9 %shl_ln1540_30"   --->   Operation 116 'sext' 'sext_ln1540_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (1.63ns)   --->   "%ret_V_14 = add i12 %sext_ln1540_42, i12 %sext_ln1540_43"   --->   Operation 117 'add' 'ret_V_14' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1540_44 = sext i12 %ret_V_14"   --->   Operation 118 'sext' 'sext_ln1540_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 880, i32 887"   --->   Operation 119 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln1540_31 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_16, i3 0"   --->   Operation 120 'bitconcatenate' 'shl_ln1540_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1540_45 = sext i11 %shl_ln1540_31"   --->   Operation 121 'sext' 'sext_ln1540_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln1540_32 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_16, i1 0"   --->   Operation 122 'bitconcatenate' 'shl_ln1540_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln1540_46 = sext i9 %shl_ln1540_32"   --->   Operation 123 'sext' 'sext_ln1540_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (1.63ns)   --->   "%ret_V_15 = add i12 %sext_ln1540_45, i12 %sext_ln1540_46"   --->   Operation 124 'add' 'ret_V_15' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1540_47 = sext i12 %ret_V_15"   --->   Operation 125 'sext' 'sext_ln1540_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 872, i32 879"   --->   Operation 126 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln1540_33 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_17, i3 0"   --->   Operation 127 'bitconcatenate' 'shl_ln1540_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1540_48 = sext i11 %shl_ln1540_33"   --->   Operation 128 'sext' 'sext_ln1540_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln1540_34 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_17, i1 0"   --->   Operation 129 'bitconcatenate' 'shl_ln1540_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1540_49 = sext i9 %shl_ln1540_34"   --->   Operation 130 'sext' 'sext_ln1540_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (1.63ns)   --->   "%ret_V_16 = add i12 %sext_ln1540_48, i12 %sext_ln1540_49"   --->   Operation 131 'add' 'ret_V_16' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1540_50 = sext i12 %ret_V_16"   --->   Operation 132 'sext' 'sext_ln1540_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 864, i32 871"   --->   Operation 133 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln1540_35 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_18, i3 0"   --->   Operation 134 'bitconcatenate' 'shl_ln1540_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln1540_51 = sext i11 %shl_ln1540_35"   --->   Operation 135 'sext' 'sext_ln1540_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%shl_ln1540_36 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_18, i1 0"   --->   Operation 136 'bitconcatenate' 'shl_ln1540_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln1540_52 = sext i9 %shl_ln1540_36"   --->   Operation 137 'sext' 'sext_ln1540_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (1.63ns)   --->   "%ret_V_17 = add i12 %sext_ln1540_51, i12 %sext_ln1540_52"   --->   Operation 138 'add' 'ret_V_17' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln1540_53 = sext i12 %ret_V_17"   --->   Operation 139 'sext' 'sext_ln1540_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 856, i32 863"   --->   Operation 140 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%shl_ln1540_37 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_19, i3 0"   --->   Operation 141 'bitconcatenate' 'shl_ln1540_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln1540_54 = sext i11 %shl_ln1540_37"   --->   Operation 142 'sext' 'sext_ln1540_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln1540_38 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_19, i1 0"   --->   Operation 143 'bitconcatenate' 'shl_ln1540_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln1540_55 = sext i9 %shl_ln1540_38"   --->   Operation 144 'sext' 'sext_ln1540_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (1.63ns)   --->   "%ret_V_18 = add i12 %sext_ln1540_54, i12 %sext_ln1540_55"   --->   Operation 145 'add' 'ret_V_18' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1540_56 = sext i12 %ret_V_18"   --->   Operation 146 'sext' 'sext_ln1540_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 848, i32 855"   --->   Operation 147 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln1540_39 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_20, i3 0"   --->   Operation 148 'bitconcatenate' 'shl_ln1540_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln1540_57 = sext i11 %shl_ln1540_39"   --->   Operation 149 'sext' 'sext_ln1540_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%shl_ln1540_40 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_20, i1 0"   --->   Operation 150 'bitconcatenate' 'shl_ln1540_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln1540_58 = sext i9 %shl_ln1540_40"   --->   Operation 151 'sext' 'sext_ln1540_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (1.63ns)   --->   "%ret_V_19 = add i12 %sext_ln1540_57, i12 %sext_ln1540_58"   --->   Operation 152 'add' 'ret_V_19' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1540_59 = sext i12 %ret_V_19"   --->   Operation 153 'sext' 'sext_ln1540_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 840, i32 847"   --->   Operation 154 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln1540_41 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_21, i3 0"   --->   Operation 155 'bitconcatenate' 'shl_ln1540_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln1540_60 = sext i11 %shl_ln1540_41"   --->   Operation 156 'sext' 'sext_ln1540_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%shl_ln1540_42 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_21, i1 0"   --->   Operation 157 'bitconcatenate' 'shl_ln1540_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1540_61 = sext i9 %shl_ln1540_42"   --->   Operation 158 'sext' 'sext_ln1540_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (1.63ns)   --->   "%ret_V_20 = add i12 %sext_ln1540_60, i12 %sext_ln1540_61"   --->   Operation 159 'add' 'ret_V_20' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln1540_62 = sext i12 %ret_V_20"   --->   Operation 160 'sext' 'sext_ln1540_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 832, i32 839"   --->   Operation 161 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%lhs = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 824, i32 831" [fir128_best/fir.cpp:45]   --->   Operation 162 'partselect' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln232 = sext i8 %lhs"   --->   Operation 163 'sext' 'sext_ln232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [3/3] (1.05ns) (grouped into DSP with root node add_ln49_19)   --->   "%ret_V_22 = mul i13 %sext_ln232, i13 11"   --->   Operation 164 'mul' 'ret_V_22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%lhs_1 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 816, i32 823" [fir128_best/fir.cpp:45]   --->   Operation 165 'partselect' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln232_1 = sext i8 %lhs_1"   --->   Operation 166 'sext' 'sext_ln232_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [3/3] (1.05ns) (grouped into DSP with root node add_ln49_22)   --->   "%ret_V_23 = mul i13 %sext_ln232_1, i13 11"   --->   Operation 167 'mul' 'ret_V_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 808, i32 815"   --->   Operation 168 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%lhs_2 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 800, i32 807" [fir128_best/fir.cpp:45]   --->   Operation 169 'partselect' 'lhs_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1540_65 = sext i8 %lhs_2"   --->   Operation 170 'sext' 'sext_ln1540_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%shl_ln1540_45 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %lhs_2, i2 0"   --->   Operation 171 'bitconcatenate' 'shl_ln1540_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln1540_66 = sext i10 %shl_ln1540_45"   --->   Operation 172 'sext' 'sext_ln1540_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (1.73ns)   --->   "%ret_V_25 = sub i11 %sext_ln1540_66, i11 %sext_ln1540_65"   --->   Operation 173 'sub' 'ret_V_25' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%lhs_3 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 792, i32 799" [fir128_best/fir.cpp:45]   --->   Operation 174 'partselect' 'lhs_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln1540_67 = sext i8 %lhs_3"   --->   Operation 175 'sext' 'sext_ln1540_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %lhs_3, i2 0"   --->   Operation 176 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln1540_213 = sext i10 %tmp_24"   --->   Operation 177 'sext' 'sext_ln1540_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_26 = sub i11 %sext_ln1540_67, i11 %sext_ln1540_213"   --->   Operation 178 'sub' 'ret_V_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 784, i32 791"   --->   Operation 179 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%lhs_4 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 776, i32 783" [fir128_best/fir.cpp:45]   --->   Operation 180 'partselect' 'lhs_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln232_2 = sext i8 %lhs_4"   --->   Operation 181 'sext' 'sext_ln232_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [3/3] (1.05ns) (grouped into DSP with root node add_ln49_25)   --->   "%ret_V_28 = mul i13 %sext_ln232_2, i13 8181"   --->   Operation 182 'mul' 'ret_V_28' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%lhs_5 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 768, i32 775" [fir128_best/fir.cpp:45]   --->   Operation 183 'partselect' 'lhs_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln232_3 = sext i8 %lhs_5"   --->   Operation 184 'sext' 'sext_ln232_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [3/3] (1.05ns) (grouped into DSP with root node add_ln49_26)   --->   "%ret_V_29 = mul i13 %sext_ln232_3, i13 8181"   --->   Operation 185 'mul' 'ret_V_29' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 760, i32 767"   --->   Operation 186 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 752, i32 759"   --->   Operation 187 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%shl_ln1540_49 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_27, i3 0"   --->   Operation 188 'bitconcatenate' 'shl_ln1540_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1540_71 = sext i11 %shl_ln1540_49"   --->   Operation 189 'sext' 'sext_ln1540_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_2 = sub i12 0, i12 %sext_ln1540_71"   --->   Operation 190 'sub' 'sub_ln1540_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln1540_50 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_27, i1 0"   --->   Operation 191 'bitconcatenate' 'shl_ln1540_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln1540_72 = sext i9 %shl_ln1540_50"   --->   Operation 192 'sext' 'sext_ln1540_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_31 = sub i12 %sub_ln1540_2, i12 %sext_ln1540_72"   --->   Operation 193 'sub' 'ret_V_31' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln45_5 = sext i12 %ret_V_31" [fir128_best/fir.cpp:45]   --->   Operation 194 'sext' 'sext_ln45_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 744, i32 751"   --->   Operation 195 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%shl_ln1540_51 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_28, i3 0"   --->   Operation 196 'bitconcatenate' 'shl_ln1540_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln1540_73 = sext i11 %shl_ln1540_51"   --->   Operation 197 'sext' 'sext_ln1540_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_4 = sub i12 0, i12 %sext_ln1540_73"   --->   Operation 198 'sub' 'sub_ln1540_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%shl_ln1540_52 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_28, i1 0"   --->   Operation 199 'bitconcatenate' 'shl_ln1540_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln1540_74 = sext i9 %shl_ln1540_52"   --->   Operation 200 'sext' 'sext_ln1540_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_32 = sub i12 %sub_ln1540_4, i12 %sext_ln1540_74"   --->   Operation 201 'sub' 'ret_V_32' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln45_6 = sext i12 %ret_V_32" [fir128_best/fir.cpp:45]   --->   Operation 202 'sext' 'sext_ln45_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 736, i32 743"   --->   Operation 203 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%shl_ln1540_53 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_29, i3 0"   --->   Operation 204 'bitconcatenate' 'shl_ln1540_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln1540_75 = sext i11 %shl_ln1540_53"   --->   Operation 205 'sext' 'sext_ln1540_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_6 = sub i12 0, i12 %sext_ln1540_75"   --->   Operation 206 'sub' 'sub_ln1540_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%shl_ln1540_54 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_29, i1 0"   --->   Operation 207 'bitconcatenate' 'shl_ln1540_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln1540_76 = sext i9 %shl_ln1540_54"   --->   Operation 208 'sext' 'sext_ln1540_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_33 = sub i12 %sub_ln1540_6, i12 %sext_ln1540_76"   --->   Operation 209 'sub' 'ret_V_33' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln45_7 = sext i12 %ret_V_33" [fir128_best/fir.cpp:45]   --->   Operation 210 'sext' 'sext_ln45_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 728, i32 735"   --->   Operation 211 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%shl_ln1540_55 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_30, i3 0"   --->   Operation 212 'bitconcatenate' 'shl_ln1540_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln1540_77 = sext i11 %shl_ln1540_55"   --->   Operation 213 'sext' 'sext_ln1540_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_8 = sub i12 0, i12 %sext_ln1540_77"   --->   Operation 214 'sub' 'sub_ln1540_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%shl_ln1540_56 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_30, i1 0"   --->   Operation 215 'bitconcatenate' 'shl_ln1540_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln1540_78 = sext i9 %shl_ln1540_56"   --->   Operation 216 'sext' 'sext_ln1540_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_34 = sub i12 %sub_ln1540_8, i12 %sext_ln1540_78"   --->   Operation 217 'sub' 'ret_V_34' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln45_8 = sext i12 %ret_V_34" [fir128_best/fir.cpp:45]   --->   Operation 218 'sext' 'sext_ln45_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 720, i32 727"   --->   Operation 219 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%shl_ln1540_57 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_31, i3 0"   --->   Operation 220 'bitconcatenate' 'shl_ln1540_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln1540_79 = sext i11 %shl_ln1540_57"   --->   Operation 221 'sext' 'sext_ln1540_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_10 = sub i12 0, i12 %sext_ln1540_79"   --->   Operation 222 'sub' 'sub_ln1540_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%shl_ln1540_58 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_31, i1 0"   --->   Operation 223 'bitconcatenate' 'shl_ln1540_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln1540_80 = sext i9 %shl_ln1540_58"   --->   Operation 224 'sext' 'sext_ln1540_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_35 = sub i12 %sub_ln1540_10, i12 %sext_ln1540_80"   --->   Operation 225 'sub' 'ret_V_35' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln45_9 = sext i12 %ret_V_35" [fir128_best/fir.cpp:45]   --->   Operation 226 'sext' 'sext_ln45_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 712, i32 719"   --->   Operation 227 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%shl_ln1540_59 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_32, i3 0"   --->   Operation 228 'bitconcatenate' 'shl_ln1540_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln1540_81 = sext i11 %shl_ln1540_59"   --->   Operation 229 'sext' 'sext_ln1540_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_12 = sub i12 0, i12 %sext_ln1540_81"   --->   Operation 230 'sub' 'sub_ln1540_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln1540_60 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_32, i1 0"   --->   Operation 231 'bitconcatenate' 'shl_ln1540_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln1540_82 = sext i9 %shl_ln1540_60"   --->   Operation 232 'sext' 'sext_ln1540_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_36 = sub i12 %sub_ln1540_12, i12 %sext_ln1540_82"   --->   Operation 233 'sub' 'ret_V_36' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln45_10 = sext i12 %ret_V_36" [fir128_best/fir.cpp:45]   --->   Operation 234 'sext' 'sext_ln45_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 704, i32 711"   --->   Operation 235 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%lhs_6 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 696, i32 703" [fir128_best/fir.cpp:45]   --->   Operation 236 'partselect' 'lhs_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln232_4 = sext i8 %lhs_6"   --->   Operation 237 'sext' 'sext_ln232_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [3/3] (1.05ns) (grouped into DSP with root node add_ln49_35)   --->   "%ret_V_38 = mul i13 %sext_ln232_4, i13 8181"   --->   Operation 238 'mul' 'ret_V_38' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%lhs_7 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 688, i32 695" [fir128_best/fir.cpp:45]   --->   Operation 239 'partselect' 'lhs_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln232_5 = sext i8 %lhs_7"   --->   Operation 240 'sext' 'sext_ln232_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [3/3] (1.05ns) (grouped into DSP with root node add_ln49_38)   --->   "%ret_V_39 = mul i13 %sext_ln232_5, i13 8181"   --->   Operation 241 'mul' 'ret_V_39' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 680, i32 687"   --->   Operation 242 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%lhs_8 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 672, i32 679" [fir128_best/fir.cpp:45]   --->   Operation 243 'partselect' 'lhs_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln1540_86 = sext i8 %lhs_8"   --->   Operation 244 'sext' 'sext_ln1540_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %lhs_8, i2 0"   --->   Operation 245 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln1540_214 = sext i10 %tmp_35"   --->   Operation 246 'sext' 'sext_ln1540_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (1.73ns)   --->   "%ret_V_41 = sub i11 %sext_ln1540_86, i11 %sext_ln1540_214"   --->   Operation 247 'sub' 'ret_V_41' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%lhs_9 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 664, i32 671" [fir128_best/fir.cpp:45]   --->   Operation 248 'partselect' 'lhs_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln1540_87 = sext i8 %lhs_9"   --->   Operation 249 'sext' 'sext_ln1540_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%shl_ln1540_64 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %lhs_9, i2 0"   --->   Operation 250 'bitconcatenate' 'shl_ln1540_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln1540_88 = sext i10 %shl_ln1540_64"   --->   Operation 251 'sext' 'sext_ln1540_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_42 = sub i11 %sext_ln1540_88, i11 %sext_ln1540_87"   --->   Operation 252 'sub' 'ret_V_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 656, i32 663"   --->   Operation 253 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%lhs_10 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 648, i32 655" [fir128_best/fir.cpp:45]   --->   Operation 254 'partselect' 'lhs_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln232_6 = sext i8 %lhs_10"   --->   Operation 255 'sext' 'sext_ln232_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [3/3] (1.05ns) (grouped into DSP with root node add_ln49_41)   --->   "%ret_V_44 = mul i13 %sext_ln232_6, i13 11"   --->   Operation 256 'mul' 'ret_V_44' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%lhs_11 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 640, i32 647" [fir128_best/fir.cpp:45]   --->   Operation 257 'partselect' 'lhs_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln232_7 = sext i8 %lhs_11"   --->   Operation 258 'sext' 'sext_ln232_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [3/3] (1.05ns) (grouped into DSP with root node add_ln49_42)   --->   "%ret_V_45 = mul i13 %sext_ln232_7, i13 11"   --->   Operation 259 'mul' 'ret_V_45' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 632, i32 639"   --->   Operation 260 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 624, i32 631"   --->   Operation 261 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%shl_ln1540_67 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_38, i3 0"   --->   Operation 262 'bitconcatenate' 'shl_ln1540_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln1540_91 = sext i11 %shl_ln1540_67"   --->   Operation 263 'sext' 'sext_ln1540_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%shl_ln1540_68 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_38, i1 0"   --->   Operation 264 'bitconcatenate' 'shl_ln1540_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln1540_92 = sext i9 %shl_ln1540_68"   --->   Operation 265 'sext' 'sext_ln1540_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (1.63ns)   --->   "%ret_V_47 = add i12 %sext_ln1540_91, i12 %sext_ln1540_92"   --->   Operation 266 'add' 'ret_V_47' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln1540_93 = sext i12 %ret_V_47"   --->   Operation 267 'sext' 'sext_ln1540_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 616, i32 623"   --->   Operation 268 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%shl_ln1540_69 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_39, i3 0"   --->   Operation 269 'bitconcatenate' 'shl_ln1540_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln1540_94 = sext i11 %shl_ln1540_69"   --->   Operation 270 'sext' 'sext_ln1540_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%shl_ln1540_70 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_39, i1 0"   --->   Operation 271 'bitconcatenate' 'shl_ln1540_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln1540_95 = sext i9 %shl_ln1540_70"   --->   Operation 272 'sext' 'sext_ln1540_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (1.63ns)   --->   "%ret_V_48 = add i12 %sext_ln1540_94, i12 %sext_ln1540_95"   --->   Operation 273 'add' 'ret_V_48' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln1540_96 = sext i12 %ret_V_48"   --->   Operation 274 'sext' 'sext_ln1540_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 608, i32 615"   --->   Operation 275 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%shl_ln1540_71 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_40, i3 0"   --->   Operation 276 'bitconcatenate' 'shl_ln1540_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln1540_97 = sext i11 %shl_ln1540_71"   --->   Operation 277 'sext' 'sext_ln1540_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%shl_ln1540_72 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_40, i1 0"   --->   Operation 278 'bitconcatenate' 'shl_ln1540_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln1540_98 = sext i9 %shl_ln1540_72"   --->   Operation 279 'sext' 'sext_ln1540_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (1.63ns)   --->   "%ret_V_49 = add i12 %sext_ln1540_97, i12 %sext_ln1540_98"   --->   Operation 280 'add' 'ret_V_49' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln1540_99 = sext i12 %ret_V_49"   --->   Operation 281 'sext' 'sext_ln1540_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 600, i32 607"   --->   Operation 282 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%shl_ln1540_73 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_41, i3 0"   --->   Operation 283 'bitconcatenate' 'shl_ln1540_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln1540_100 = sext i11 %shl_ln1540_73"   --->   Operation 284 'sext' 'sext_ln1540_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%shl_ln1540_74 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_41, i1 0"   --->   Operation 285 'bitconcatenate' 'shl_ln1540_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln1540_101 = sext i9 %shl_ln1540_74"   --->   Operation 286 'sext' 'sext_ln1540_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (1.63ns)   --->   "%ret_V_50 = add i12 %sext_ln1540_100, i12 %sext_ln1540_101"   --->   Operation 287 'add' 'ret_V_50' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln1540_102 = sext i12 %ret_V_50"   --->   Operation 288 'sext' 'sext_ln1540_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 592, i32 599"   --->   Operation 289 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%shl_ln1540_75 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_42, i3 0"   --->   Operation 290 'bitconcatenate' 'shl_ln1540_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln1540_103 = sext i11 %shl_ln1540_75"   --->   Operation 291 'sext' 'sext_ln1540_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%shl_ln1540_76 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_42, i1 0"   --->   Operation 292 'bitconcatenate' 'shl_ln1540_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln1540_104 = sext i9 %shl_ln1540_76"   --->   Operation 293 'sext' 'sext_ln1540_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (1.63ns)   --->   "%ret_V_51 = add i12 %sext_ln1540_103, i12 %sext_ln1540_104"   --->   Operation 294 'add' 'ret_V_51' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln1540_105 = sext i12 %ret_V_51"   --->   Operation 295 'sext' 'sext_ln1540_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 584, i32 591"   --->   Operation 296 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%shl_ln1540_77 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_43, i3 0"   --->   Operation 297 'bitconcatenate' 'shl_ln1540_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln1540_106 = sext i11 %shl_ln1540_77"   --->   Operation 298 'sext' 'sext_ln1540_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%shl_ln1540_78 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_43, i1 0"   --->   Operation 299 'bitconcatenate' 'shl_ln1540_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln1540_107 = sext i9 %shl_ln1540_78"   --->   Operation 300 'sext' 'sext_ln1540_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (1.63ns)   --->   "%ret_V_52 = add i12 %sext_ln1540_106, i12 %sext_ln1540_107"   --->   Operation 301 'add' 'ret_V_52' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln1540_108 = sext i12 %ret_V_52"   --->   Operation 302 'sext' 'sext_ln1540_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 576, i32 583"   --->   Operation 303 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%lhs_12 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 568, i32 575" [fir128_best/fir.cpp:45]   --->   Operation 304 'partselect' 'lhs_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln232_8 = sext i8 %lhs_12"   --->   Operation 305 'sext' 'sext_ln232_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [3/3] (1.05ns) (grouped into DSP with root node add_ln49_50)   --->   "%ret_V_54 = mul i13 %sext_ln232_8, i13 11"   --->   Operation 306 'mul' 'ret_V_54' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%lhs_13 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 560, i32 567" [fir128_best/fir.cpp:45]   --->   Operation 307 'partselect' 'lhs_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln232_9 = sext i8 %lhs_13"   --->   Operation 308 'sext' 'sext_ln232_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [3/3] (1.05ns) (grouped into DSP with root node add_ln49_53)   --->   "%ret_V_55 = mul i13 %sext_ln232_9, i13 11"   --->   Operation 309 'mul' 'ret_V_55' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 552, i32 559"   --->   Operation 310 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%lhs_14 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 544, i32 551" [fir128_best/fir.cpp:45]   --->   Operation 311 'partselect' 'lhs_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln1540_111 = sext i8 %lhs_14"   --->   Operation 312 'sext' 'sext_ln1540_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%shl_ln1540_81 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %lhs_14, i2 0"   --->   Operation 313 'bitconcatenate' 'shl_ln1540_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln1540_112 = sext i10 %shl_ln1540_81"   --->   Operation 314 'sext' 'sext_ln1540_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (1.73ns)   --->   "%ret_V_57 = sub i11 %sext_ln1540_112, i11 %sext_ln1540_111"   --->   Operation 315 'sub' 'ret_V_57' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%lhs_15 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 536, i32 543" [fir128_best/fir.cpp:45]   --->   Operation 316 'partselect' 'lhs_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln1540_113 = sext i8 %lhs_15"   --->   Operation 317 'sext' 'sext_ln1540_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %lhs_15, i2 0"   --->   Operation 318 'bitconcatenate' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln1540_216 = sext i10 %tmp_46"   --->   Operation 319 'sext' 'sext_ln1540_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_58 = sub i11 %sext_ln1540_113, i11 %sext_ln1540_216"   --->   Operation 320 'sub' 'ret_V_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 528, i32 535"   --->   Operation 321 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%lhs_16 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 520, i32 527" [fir128_best/fir.cpp:45]   --->   Operation 322 'partselect' 'lhs_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln232_10 = sext i8 %lhs_16"   --->   Operation 323 'sext' 'sext_ln232_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [3/3] (1.05ns) (grouped into DSP with root node add_ln49_56)   --->   "%ret_V_60 = mul i13 %sext_ln232_10, i13 8181"   --->   Operation 324 'mul' 'ret_V_60' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%lhs_17 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 512, i32 519" [fir128_best/fir.cpp:45]   --->   Operation 325 'partselect' 'lhs_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln232_11 = sext i8 %lhs_17"   --->   Operation 326 'sext' 'sext_ln232_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [3/3] (1.05ns) (grouped into DSP with root node add_ln49_57)   --->   "%ret_V_61 = mul i13 %sext_ln232_11, i13 8181"   --->   Operation 327 'mul' 'ret_V_61' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 504, i32 511"   --->   Operation 328 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 496, i32 503"   --->   Operation 329 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%shl_ln1540_85 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_49, i3 0"   --->   Operation 330 'bitconcatenate' 'shl_ln1540_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln1540_117 = sext i11 %shl_ln1540_85"   --->   Operation 331 'sext' 'sext_ln1540_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_22 = sub i12 0, i12 %sext_ln1540_117"   --->   Operation 332 'sub' 'sub_ln1540_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%shl_ln1540_86 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_49, i1 0"   --->   Operation 333 'bitconcatenate' 'shl_ln1540_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln1540_118 = sext i9 %shl_ln1540_86"   --->   Operation 334 'sext' 'sext_ln1540_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_63 = sub i12 %sub_ln1540_22, i12 %sext_ln1540_118"   --->   Operation 335 'sub' 'ret_V_63' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln45_19 = sext i12 %ret_V_63" [fir128_best/fir.cpp:45]   --->   Operation 336 'sext' 'sext_ln45_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 488, i32 495"   --->   Operation 337 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%shl_ln1540_87 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_50, i3 0"   --->   Operation 338 'bitconcatenate' 'shl_ln1540_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln1540_119 = sext i11 %shl_ln1540_87"   --->   Operation 339 'sext' 'sext_ln1540_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_24 = sub i12 0, i12 %sext_ln1540_119"   --->   Operation 340 'sub' 'sub_ln1540_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%shl_ln1540_88 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_50, i1 0"   --->   Operation 341 'bitconcatenate' 'shl_ln1540_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln1540_120 = sext i9 %shl_ln1540_88"   --->   Operation 342 'sext' 'sext_ln1540_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_64 = sub i12 %sub_ln1540_24, i12 %sext_ln1540_120"   --->   Operation 343 'sub' 'ret_V_64' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln45_20 = sext i12 %ret_V_64" [fir128_best/fir.cpp:45]   --->   Operation 344 'sext' 'sext_ln45_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 480, i32 487"   --->   Operation 345 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%shl_ln1540_89 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_51, i3 0"   --->   Operation 346 'bitconcatenate' 'shl_ln1540_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln1540_121 = sext i11 %shl_ln1540_89"   --->   Operation 347 'sext' 'sext_ln1540_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_26 = sub i12 0, i12 %sext_ln1540_121"   --->   Operation 348 'sub' 'sub_ln1540_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%shl_ln1540_90 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_51, i1 0"   --->   Operation 349 'bitconcatenate' 'shl_ln1540_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln1540_122 = sext i9 %shl_ln1540_90"   --->   Operation 350 'sext' 'sext_ln1540_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_65 = sub i12 %sub_ln1540_26, i12 %sext_ln1540_122"   --->   Operation 351 'sub' 'ret_V_65' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln45_21 = sext i12 %ret_V_65" [fir128_best/fir.cpp:45]   --->   Operation 352 'sext' 'sext_ln45_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 472, i32 479"   --->   Operation 353 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%shl_ln1540_91 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_52, i3 0"   --->   Operation 354 'bitconcatenate' 'shl_ln1540_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln1540_123 = sext i11 %shl_ln1540_91"   --->   Operation 355 'sext' 'sext_ln1540_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_28 = sub i12 0, i12 %sext_ln1540_123"   --->   Operation 356 'sub' 'sub_ln1540_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%shl_ln1540_92 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_52, i1 0"   --->   Operation 357 'bitconcatenate' 'shl_ln1540_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln1540_124 = sext i9 %shl_ln1540_92"   --->   Operation 358 'sext' 'sext_ln1540_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_66 = sub i12 %sub_ln1540_28, i12 %sext_ln1540_124"   --->   Operation 359 'sub' 'ret_V_66' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln45_22 = sext i12 %ret_V_66" [fir128_best/fir.cpp:45]   --->   Operation 360 'sext' 'sext_ln45_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 464, i32 471"   --->   Operation 361 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%shl_ln1540_93 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_53, i3 0"   --->   Operation 362 'bitconcatenate' 'shl_ln1540_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln1540_125 = sext i11 %shl_ln1540_93"   --->   Operation 363 'sext' 'sext_ln1540_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_30 = sub i12 0, i12 %sext_ln1540_125"   --->   Operation 364 'sub' 'sub_ln1540_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%shl_ln1540_94 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_53, i1 0"   --->   Operation 365 'bitconcatenate' 'shl_ln1540_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln1540_126 = sext i9 %shl_ln1540_94"   --->   Operation 366 'sext' 'sext_ln1540_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_67 = sub i12 %sub_ln1540_30, i12 %sext_ln1540_126"   --->   Operation 367 'sub' 'ret_V_67' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln45_23 = sext i12 %ret_V_67" [fir128_best/fir.cpp:45]   --->   Operation 368 'sext' 'sext_ln45_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 456, i32 463"   --->   Operation 369 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%shl_ln1540_95 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_54, i3 0"   --->   Operation 370 'bitconcatenate' 'shl_ln1540_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln1540_127 = sext i11 %shl_ln1540_95"   --->   Operation 371 'sext' 'sext_ln1540_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_32 = sub i12 0, i12 %sext_ln1540_127"   --->   Operation 372 'sub' 'sub_ln1540_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%shl_ln1540_96 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_54, i1 0"   --->   Operation 373 'bitconcatenate' 'shl_ln1540_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln1540_128 = sext i9 %shl_ln1540_96"   --->   Operation 374 'sext' 'sext_ln1540_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_68 = sub i12 %sub_ln1540_32, i12 %sext_ln1540_128"   --->   Operation 375 'sub' 'ret_V_68' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln45_24 = sext i12 %ret_V_68" [fir128_best/fir.cpp:45]   --->   Operation 376 'sext' 'sext_ln45_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 448, i32 455"   --->   Operation 377 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%lhs_18 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 440, i32 447" [fir128_best/fir.cpp:45]   --->   Operation 378 'partselect' 'lhs_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln232_12 = sext i8 %lhs_18"   --->   Operation 379 'sext' 'sext_ln232_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [3/3] (1.05ns) (grouped into DSP with root node add_ln49_67)   --->   "%ret_V_70 = mul i13 %sext_ln232_12, i13 8181"   --->   Operation 380 'mul' 'ret_V_70' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%lhs_19 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 432, i32 439" [fir128_best/fir.cpp:45]   --->   Operation 381 'partselect' 'lhs_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln232_13 = sext i8 %lhs_19"   --->   Operation 382 'sext' 'sext_ln232_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [3/3] (1.05ns) (grouped into DSP with root node add_ln49_70)   --->   "%ret_V_71 = mul i13 %sext_ln232_13, i13 8181"   --->   Operation 383 'mul' 'ret_V_71' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 424, i32 431"   --->   Operation 384 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%lhs_20 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 416, i32 423" [fir128_best/fir.cpp:45]   --->   Operation 385 'partselect' 'lhs_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln1540_132 = sext i8 %lhs_20"   --->   Operation 386 'sext' 'sext_ln1540_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_57 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %lhs_20, i2 0"   --->   Operation 387 'bitconcatenate' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln1540_217 = sext i10 %tmp_57"   --->   Operation 388 'sext' 'sext_ln1540_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (1.73ns)   --->   "%ret_V_73 = sub i11 %sext_ln1540_132, i11 %sext_ln1540_217"   --->   Operation 389 'sub' 'ret_V_73' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%lhs_21 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 408, i32 415" [fir128_best/fir.cpp:45]   --->   Operation 390 'partselect' 'lhs_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln1540_133 = sext i8 %lhs_21"   --->   Operation 391 'sext' 'sext_ln1540_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%shl_ln1540_100 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %lhs_21, i2 0"   --->   Operation 392 'bitconcatenate' 'shl_ln1540_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln1540_134 = sext i10 %shl_ln1540_100"   --->   Operation 393 'sext' 'sext_ln1540_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_74 = sub i11 %sext_ln1540_134, i11 %sext_ln1540_133"   --->   Operation 394 'sub' 'ret_V_74' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 400, i32 407"   --->   Operation 395 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%lhs_22 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 392, i32 399" [fir128_best/fir.cpp:45]   --->   Operation 396 'partselect' 'lhs_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln232_14 = sext i8 %lhs_22"   --->   Operation 397 'sext' 'sext_ln232_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [3/3] (1.05ns) (grouped into DSP with root node add_ln49_73)   --->   "%ret_V_76 = mul i13 %sext_ln232_14, i13 11"   --->   Operation 398 'mul' 'ret_V_76' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%lhs_23 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 384, i32 391" [fir128_best/fir.cpp:45]   --->   Operation 399 'partselect' 'lhs_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln232_15 = sext i8 %lhs_23"   --->   Operation 400 'sext' 'sext_ln232_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [3/3] (1.05ns) (grouped into DSP with root node add_ln49_74)   --->   "%ret_V_77 = mul i13 %sext_ln232_15, i13 11"   --->   Operation 401 'mul' 'ret_V_77' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 376, i32 383"   --->   Operation 402 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 368, i32 375"   --->   Operation 403 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%shl_ln1540_103 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_60, i3 0"   --->   Operation 404 'bitconcatenate' 'shl_ln1540_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln1540_137 = sext i11 %shl_ln1540_103"   --->   Operation 405 'sext' 'sext_ln1540_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%shl_ln1540_104 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_60, i1 0"   --->   Operation 406 'bitconcatenate' 'shl_ln1540_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln1540_138 = sext i9 %shl_ln1540_104"   --->   Operation 407 'sext' 'sext_ln1540_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (1.63ns)   --->   "%ret_V_79 = add i12 %sext_ln1540_137, i12 %sext_ln1540_138"   --->   Operation 408 'add' 'ret_V_79' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln1540_139 = sext i12 %ret_V_79"   --->   Operation 409 'sext' 'sext_ln1540_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 360, i32 367"   --->   Operation 410 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%shl_ln1540_105 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_61, i3 0"   --->   Operation 411 'bitconcatenate' 'shl_ln1540_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln1540_140 = sext i11 %shl_ln1540_105"   --->   Operation 412 'sext' 'sext_ln1540_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%shl_ln1540_106 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_61, i1 0"   --->   Operation 413 'bitconcatenate' 'shl_ln1540_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln1540_141 = sext i9 %shl_ln1540_106"   --->   Operation 414 'sext' 'sext_ln1540_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (1.63ns)   --->   "%ret_V_80 = add i12 %sext_ln1540_140, i12 %sext_ln1540_141"   --->   Operation 415 'add' 'ret_V_80' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln1540_142 = sext i12 %ret_V_80"   --->   Operation 416 'sext' 'sext_ln1540_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 352, i32 359"   --->   Operation 417 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%shl_ln1540_107 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_62, i3 0"   --->   Operation 418 'bitconcatenate' 'shl_ln1540_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln1540_143 = sext i11 %shl_ln1540_107"   --->   Operation 419 'sext' 'sext_ln1540_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%shl_ln1540_108 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_62, i1 0"   --->   Operation 420 'bitconcatenate' 'shl_ln1540_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln1540_144 = sext i9 %shl_ln1540_108"   --->   Operation 421 'sext' 'sext_ln1540_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (1.63ns)   --->   "%ret_V_81 = add i12 %sext_ln1540_143, i12 %sext_ln1540_144"   --->   Operation 422 'add' 'ret_V_81' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln1540_145 = sext i12 %ret_V_81"   --->   Operation 423 'sext' 'sext_ln1540_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 344, i32 351"   --->   Operation 424 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%shl_ln1540_109 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_63, i3 0"   --->   Operation 425 'bitconcatenate' 'shl_ln1540_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%sext_ln1540_146 = sext i11 %shl_ln1540_109"   --->   Operation 426 'sext' 'sext_ln1540_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%shl_ln1540_110 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_63, i1 0"   --->   Operation 427 'bitconcatenate' 'shl_ln1540_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln1540_147 = sext i9 %shl_ln1540_110"   --->   Operation 428 'sext' 'sext_ln1540_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (1.63ns)   --->   "%ret_V_82 = add i12 %sext_ln1540_146, i12 %sext_ln1540_147"   --->   Operation 429 'add' 'ret_V_82' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln1540_148 = sext i12 %ret_V_82"   --->   Operation 430 'sext' 'sext_ln1540_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 336, i32 343"   --->   Operation 431 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%shl_ln1540_111 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_64, i3 0"   --->   Operation 432 'bitconcatenate' 'shl_ln1540_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln1540_149 = sext i11 %shl_ln1540_111"   --->   Operation 433 'sext' 'sext_ln1540_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%shl_ln1540_112 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_64, i1 0"   --->   Operation 434 'bitconcatenate' 'shl_ln1540_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln1540_150 = sext i9 %shl_ln1540_112"   --->   Operation 435 'sext' 'sext_ln1540_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (1.63ns)   --->   "%ret_V_83 = add i12 %sext_ln1540_149, i12 %sext_ln1540_150"   --->   Operation 436 'add' 'ret_V_83' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln1540_151 = sext i12 %ret_V_83"   --->   Operation 437 'sext' 'sext_ln1540_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 328, i32 335"   --->   Operation 438 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%shl_ln1540_113 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_65, i3 0"   --->   Operation 439 'bitconcatenate' 'shl_ln1540_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln1540_152 = sext i11 %shl_ln1540_113"   --->   Operation 440 'sext' 'sext_ln1540_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%shl_ln1540_114 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_65, i1 0"   --->   Operation 441 'bitconcatenate' 'shl_ln1540_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln1540_153 = sext i9 %shl_ln1540_114"   --->   Operation 442 'sext' 'sext_ln1540_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (1.63ns)   --->   "%ret_V_84 = add i12 %sext_ln1540_152, i12 %sext_ln1540_153"   --->   Operation 443 'add' 'ret_V_84' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln1540_154 = sext i12 %ret_V_84"   --->   Operation 444 'sext' 'sext_ln1540_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 320, i32 327"   --->   Operation 445 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%lhs_24 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 312, i32 319" [fir128_best/fir.cpp:45]   --->   Operation 446 'partselect' 'lhs_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln232_16 = sext i8 %lhs_24"   --->   Operation 447 'sext' 'sext_ln232_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [3/3] (1.05ns) (grouped into DSP with root node add_ln49_82)   --->   "%ret_V_86 = mul i13 %sext_ln232_16, i13 11"   --->   Operation 448 'mul' 'ret_V_86' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%lhs_25 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 304, i32 311" [fir128_best/fir.cpp:45]   --->   Operation 449 'partselect' 'lhs_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%sext_ln232_17 = sext i8 %lhs_25"   --->   Operation 450 'sext' 'sext_ln232_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [3/3] (1.05ns) (grouped into DSP with root node add_ln49_85)   --->   "%ret_V_87 = mul i13 %sext_ln232_17, i13 11"   --->   Operation 451 'mul' 'ret_V_87' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 296, i32 303"   --->   Operation 452 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%lhs_26 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 288, i32 295" [fir128_best/fir.cpp:45]   --->   Operation 453 'partselect' 'lhs_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln1540_157 = sext i8 %lhs_26"   --->   Operation 454 'sext' 'sext_ln1540_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%shl_ln1540_117 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %lhs_26, i2 0"   --->   Operation 455 'bitconcatenate' 'shl_ln1540_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln1540_158 = sext i10 %shl_ln1540_117"   --->   Operation 456 'sext' 'sext_ln1540_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (1.73ns)   --->   "%ret_V_89 = sub i11 %sext_ln1540_158, i11 %sext_ln1540_157"   --->   Operation 457 'sub' 'ret_V_89' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%lhs_27 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 280, i32 287" [fir128_best/fir.cpp:45]   --->   Operation 458 'partselect' 'lhs_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln1540_159 = sext i8 %lhs_27"   --->   Operation 459 'sext' 'sext_ln1540_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_68 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %lhs_27, i2 0"   --->   Operation 460 'bitconcatenate' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln1540_218 = sext i10 %tmp_68"   --->   Operation 461 'sext' 'sext_ln1540_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_90 = sub i11 %sext_ln1540_159, i11 %sext_ln1540_218"   --->   Operation 462 'sub' 'ret_V_90' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 272, i32 279"   --->   Operation 463 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%lhs_28 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 264, i32 271" [fir128_best/fir.cpp:45]   --->   Operation 464 'partselect' 'lhs_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln232_18 = sext i8 %lhs_28"   --->   Operation 465 'sext' 'sext_ln232_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [3/3] (1.05ns) (grouped into DSP with root node add_ln49_88)   --->   "%ret_V_92 = mul i13 %sext_ln232_18, i13 8181"   --->   Operation 466 'mul' 'ret_V_92' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%lhs_29 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 256, i32 263" [fir128_best/fir.cpp:45]   --->   Operation 467 'partselect' 'lhs_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln232_19 = sext i8 %lhs_29"   --->   Operation 468 'sext' 'sext_ln232_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [3/3] (1.05ns) (grouped into DSP with root node add_ln49_89)   --->   "%ret_V_93 = mul i13 %sext_ln232_19, i13 8181"   --->   Operation 469 'mul' 'ret_V_93' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 248, i32 255"   --->   Operation 470 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 240, i32 247"   --->   Operation 471 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%shl_ln1540_121 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_71, i3 0"   --->   Operation 472 'bitconcatenate' 'shl_ln1540_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln1540_163 = sext i11 %shl_ln1540_121"   --->   Operation 473 'sext' 'sext_ln1540_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_42 = sub i12 0, i12 %sext_ln1540_163"   --->   Operation 474 'sub' 'sub_ln1540_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%shl_ln1540_122 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_71, i1 0"   --->   Operation 475 'bitconcatenate' 'shl_ln1540_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln1540_164 = sext i9 %shl_ln1540_122"   --->   Operation 476 'sext' 'sext_ln1540_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_95 = sub i12 %sub_ln1540_42, i12 %sext_ln1540_164"   --->   Operation 477 'sub' 'ret_V_95' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln45_33 = sext i12 %ret_V_95" [fir128_best/fir.cpp:45]   --->   Operation 478 'sext' 'sext_ln45_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 232, i32 239"   --->   Operation 479 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%shl_ln1540_123 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_72, i3 0"   --->   Operation 480 'bitconcatenate' 'shl_ln1540_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln1540_165 = sext i11 %shl_ln1540_123"   --->   Operation 481 'sext' 'sext_ln1540_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_44 = sub i12 0, i12 %sext_ln1540_165"   --->   Operation 482 'sub' 'sub_ln1540_44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%shl_ln1540_124 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_72, i1 0"   --->   Operation 483 'bitconcatenate' 'shl_ln1540_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln1540_166 = sext i9 %shl_ln1540_124"   --->   Operation 484 'sext' 'sext_ln1540_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_96 = sub i12 %sub_ln1540_44, i12 %sext_ln1540_166"   --->   Operation 485 'sub' 'ret_V_96' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%sext_ln45_34 = sext i12 %ret_V_96" [fir128_best/fir.cpp:45]   --->   Operation 486 'sext' 'sext_ln45_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 224, i32 231"   --->   Operation 487 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%shl_ln1540_125 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_73, i3 0"   --->   Operation 488 'bitconcatenate' 'shl_ln1540_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln1540_167 = sext i11 %shl_ln1540_125"   --->   Operation 489 'sext' 'sext_ln1540_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_46 = sub i12 0, i12 %sext_ln1540_167"   --->   Operation 490 'sub' 'sub_ln1540_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%shl_ln1540_126 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_73, i1 0"   --->   Operation 491 'bitconcatenate' 'shl_ln1540_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln1540_168 = sext i9 %shl_ln1540_126"   --->   Operation 492 'sext' 'sext_ln1540_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_97 = sub i12 %sub_ln1540_46, i12 %sext_ln1540_168"   --->   Operation 493 'sub' 'ret_V_97' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln45_35 = sext i12 %ret_V_97" [fir128_best/fir.cpp:45]   --->   Operation 494 'sext' 'sext_ln45_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 216, i32 223"   --->   Operation 495 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%shl_ln1540_127 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_74, i3 0"   --->   Operation 496 'bitconcatenate' 'shl_ln1540_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln1540_169 = sext i11 %shl_ln1540_127"   --->   Operation 497 'sext' 'sext_ln1540_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_48 = sub i12 0, i12 %sext_ln1540_169"   --->   Operation 498 'sub' 'sub_ln1540_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%shl_ln1540_128 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_74, i1 0"   --->   Operation 499 'bitconcatenate' 'shl_ln1540_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%sext_ln1540_170 = sext i9 %shl_ln1540_128"   --->   Operation 500 'sext' 'sext_ln1540_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_98 = sub i12 %sub_ln1540_48, i12 %sext_ln1540_170"   --->   Operation 501 'sub' 'ret_V_98' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%sext_ln45_36 = sext i12 %ret_V_98" [fir128_best/fir.cpp:45]   --->   Operation 502 'sext' 'sext_ln45_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 208, i32 215"   --->   Operation 503 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%shl_ln1540_129 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_75, i3 0"   --->   Operation 504 'bitconcatenate' 'shl_ln1540_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln1540_171 = sext i11 %shl_ln1540_129"   --->   Operation 505 'sext' 'sext_ln1540_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_50 = sub i12 0, i12 %sext_ln1540_171"   --->   Operation 506 'sub' 'sub_ln1540_50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%shl_ln1540_130 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_75, i1 0"   --->   Operation 507 'bitconcatenate' 'shl_ln1540_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln1540_172 = sext i9 %shl_ln1540_130"   --->   Operation 508 'sext' 'sext_ln1540_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_99 = sub i12 %sub_ln1540_50, i12 %sext_ln1540_172"   --->   Operation 509 'sub' 'ret_V_99' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln45_37 = sext i12 %ret_V_99" [fir128_best/fir.cpp:45]   --->   Operation 510 'sext' 'sext_ln45_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 200, i32 207"   --->   Operation 511 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%shl_ln1540_131 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_76, i3 0"   --->   Operation 512 'bitconcatenate' 'shl_ln1540_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln1540_173 = sext i11 %shl_ln1540_131"   --->   Operation 513 'sext' 'sext_ln1540_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_52 = sub i12 0, i12 %sext_ln1540_173"   --->   Operation 514 'sub' 'sub_ln1540_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%shl_ln1540_132 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_76, i1 0"   --->   Operation 515 'bitconcatenate' 'shl_ln1540_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln1540_174 = sext i9 %shl_ln1540_132"   --->   Operation 516 'sext' 'sext_ln1540_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_100 = sub i12 %sub_ln1540_52, i12 %sext_ln1540_174"   --->   Operation 517 'sub' 'ret_V_100' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln45_38 = sext i12 %ret_V_100" [fir128_best/fir.cpp:45]   --->   Operation 518 'sext' 'sext_ln45_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 192, i32 199"   --->   Operation 519 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%shl_ln1540_133 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_77, i3 0"   --->   Operation 520 'bitconcatenate' 'shl_ln1540_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln1540_175 = sext i11 %shl_ln1540_133"   --->   Operation 521 'sext' 'sext_ln1540_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_54 = sub i12 0, i12 %sext_ln1540_175"   --->   Operation 522 'sub' 'sub_ln1540_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%shl_ln1540_134 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_77, i1 0"   --->   Operation 523 'bitconcatenate' 'shl_ln1540_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln1540_176 = sext i9 %shl_ln1540_134"   --->   Operation 524 'sext' 'sext_ln1540_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_101 = sub i12 %sub_ln1540_54, i12 %sext_ln1540_176"   --->   Operation 525 'sub' 'ret_V_101' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln45_39 = sext i12 %ret_V_101" [fir128_best/fir.cpp:45]   --->   Operation 526 'sext' 'sext_ln45_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 184, i32 191"   --->   Operation 527 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%shl_ln1540_135 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_78, i3 0"   --->   Operation 528 'bitconcatenate' 'shl_ln1540_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%sext_ln1540_177 = sext i11 %shl_ln1540_135"   --->   Operation 529 'sext' 'sext_ln1540_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_56 = sub i12 0, i12 %sext_ln1540_177"   --->   Operation 530 'sub' 'sub_ln1540_56' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%shl_ln1540_136 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_78, i1 0"   --->   Operation 531 'bitconcatenate' 'shl_ln1540_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln1540_178 = sext i9 %shl_ln1540_136"   --->   Operation 532 'sext' 'sext_ln1540_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_102 = sub i12 %sub_ln1540_56, i12 %sext_ln1540_178"   --->   Operation 533 'sub' 'ret_V_102' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%sext_ln45_40 = sext i12 %ret_V_102" [fir128_best/fir.cpp:45]   --->   Operation 534 'sext' 'sext_ln45_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 176, i32 183"   --->   Operation 535 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%shl_ln1540_137 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_79, i3 0"   --->   Operation 536 'bitconcatenate' 'shl_ln1540_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln1540_179 = sext i11 %shl_ln1540_137"   --->   Operation 537 'sext' 'sext_ln1540_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_58 = sub i12 0, i12 %sext_ln1540_179"   --->   Operation 538 'sub' 'sub_ln1540_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%shl_ln1540_138 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_79, i1 0"   --->   Operation 539 'bitconcatenate' 'shl_ln1540_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln1540_180 = sext i9 %shl_ln1540_138"   --->   Operation 540 'sext' 'sext_ln1540_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_103 = sub i12 %sub_ln1540_58, i12 %sext_ln1540_180"   --->   Operation 541 'sub' 'ret_V_103' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln45_41 = sext i12 %ret_V_103" [fir128_best/fir.cpp:45]   --->   Operation 542 'sext' 'sext_ln45_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 168, i32 175"   --->   Operation 543 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%shl_ln1540_139 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_80, i3 0"   --->   Operation 544 'bitconcatenate' 'shl_ln1540_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%sext_ln1540_181 = sext i11 %shl_ln1540_139"   --->   Operation 545 'sext' 'sext_ln1540_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_60 = sub i12 0, i12 %sext_ln1540_181"   --->   Operation 546 'sub' 'sub_ln1540_60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%shl_ln1540_140 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_80, i1 0"   --->   Operation 547 'bitconcatenate' 'shl_ln1540_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln1540_182 = sext i9 %shl_ln1540_140"   --->   Operation 548 'sext' 'sext_ln1540_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_104 = sub i12 %sub_ln1540_60, i12 %sext_ln1540_182"   --->   Operation 549 'sub' 'ret_V_104' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln45_42 = sext i12 %ret_V_104" [fir128_best/fir.cpp:45]   --->   Operation 550 'sext' 'sext_ln45_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 160, i32 167"   --->   Operation 551 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "%shl_ln1540_141 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_81, i3 0"   --->   Operation 552 'bitconcatenate' 'shl_ln1540_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln1540_183 = sext i11 %shl_ln1540_141"   --->   Operation 553 'sext' 'sext_ln1540_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_62 = sub i12 0, i12 %sext_ln1540_183"   --->   Operation 554 'sub' 'sub_ln1540_62' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%shl_ln1540_142 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_81, i1 0"   --->   Operation 555 'bitconcatenate' 'shl_ln1540_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln1540_184 = sext i9 %shl_ln1540_142"   --->   Operation 556 'sext' 'sext_ln1540_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_105 = sub i12 %sub_ln1540_62, i12 %sext_ln1540_184"   --->   Operation 557 'sub' 'ret_V_105' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "%sext_ln45_43 = sext i12 %ret_V_105" [fir128_best/fir.cpp:45]   --->   Operation 558 'sext' 'sext_ln45_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 152, i32 159"   --->   Operation 559 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%shl_ln1540_143 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_82, i3 0"   --->   Operation 560 'bitconcatenate' 'shl_ln1540_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln1540_185 = sext i11 %shl_ln1540_143"   --->   Operation 561 'sext' 'sext_ln1540_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_64 = sub i12 0, i12 %sext_ln1540_185"   --->   Operation 562 'sub' 'sub_ln1540_64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%shl_ln1540_144 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_82, i1 0"   --->   Operation 563 'bitconcatenate' 'shl_ln1540_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%sext_ln1540_186 = sext i9 %shl_ln1540_144"   --->   Operation 564 'sext' 'sext_ln1540_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_106 = sub i12 %sub_ln1540_64, i12 %sext_ln1540_186"   --->   Operation 565 'sub' 'ret_V_106' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln45_44 = sext i12 %ret_V_106" [fir128_best/fir.cpp:45]   --->   Operation 566 'sext' 'sext_ln45_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 144, i32 151"   --->   Operation 567 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%shl_ln1540_145 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_83, i3 0"   --->   Operation 568 'bitconcatenate' 'shl_ln1540_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.00ns)   --->   "%sext_ln1540_187 = sext i11 %shl_ln1540_145"   --->   Operation 569 'sext' 'sext_ln1540_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_66 = sub i12 0, i12 %sext_ln1540_187"   --->   Operation 570 'sub' 'sub_ln1540_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "%shl_ln1540_146 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_83, i1 0"   --->   Operation 571 'bitconcatenate' 'shl_ln1540_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%sext_ln1540_188 = sext i9 %shl_ln1540_146"   --->   Operation 572 'sext' 'sext_ln1540_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_107 = sub i12 %sub_ln1540_66, i12 %sext_ln1540_188"   --->   Operation 573 'sub' 'ret_V_107' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln45_45 = sext i12 %ret_V_107" [fir128_best/fir.cpp:45]   --->   Operation 574 'sext' 'sext_ln45_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 136, i32 143"   --->   Operation 575 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "%shl_ln1540_147 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_84, i3 0"   --->   Operation 576 'bitconcatenate' 'shl_ln1540_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln1540_189 = sext i11 %shl_ln1540_147"   --->   Operation 577 'sext' 'sext_ln1540_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 578 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_68 = sub i12 0, i12 %sext_ln1540_189"   --->   Operation 578 'sub' 'sub_ln1540_68' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "%shl_ln1540_148 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_84, i1 0"   --->   Operation 579 'bitconcatenate' 'shl_ln1540_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln1540_190 = sext i9 %shl_ln1540_148"   --->   Operation 580 'sext' 'sext_ln1540_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_108 = sub i12 %sub_ln1540_68, i12 %sext_ln1540_190"   --->   Operation 581 'sub' 'ret_V_108' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln45_46 = sext i12 %ret_V_108" [fir128_best/fir.cpp:45]   --->   Operation 582 'sext' 'sext_ln45_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 128, i32 135"   --->   Operation 583 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%shl_ln1540_149 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_85, i3 0"   --->   Operation 584 'bitconcatenate' 'shl_ln1540_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "%sext_ln1540_191 = sext i11 %shl_ln1540_149"   --->   Operation 585 'sext' 'sext_ln1540_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 586 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_70 = sub i12 0, i12 %sext_ln1540_191"   --->   Operation 586 'sub' 'sub_ln1540_70' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 587 [1/1] (0.00ns)   --->   "%shl_ln1540_150 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_85, i1 0"   --->   Operation 587 'bitconcatenate' 'shl_ln1540_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln1540_192 = sext i9 %shl_ln1540_150"   --->   Operation 588 'sext' 'sext_ln1540_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_109 = sub i12 %sub_ln1540_70, i12 %sext_ln1540_192"   --->   Operation 589 'sub' 'ret_V_109' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 590 [1/1] (0.00ns)   --->   "%sext_ln45_47 = sext i12 %ret_V_109" [fir128_best/fir.cpp:45]   --->   Operation 590 'sext' 'sext_ln45_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 120, i32 127"   --->   Operation 591 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "%shl_ln1540_151 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_86, i3 0"   --->   Operation 592 'bitconcatenate' 'shl_ln1540_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "%sext_ln1540_193 = sext i11 %shl_ln1540_151"   --->   Operation 593 'sext' 'sext_ln1540_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_72 = sub i12 0, i12 %sext_ln1540_193"   --->   Operation 594 'sub' 'sub_ln1540_72' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%shl_ln1540_152 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_86, i1 0"   --->   Operation 595 'bitconcatenate' 'shl_ln1540_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln1540_194 = sext i9 %shl_ln1540_152"   --->   Operation 596 'sext' 'sext_ln1540_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_110 = sub i12 %sub_ln1540_72, i12 %sext_ln1540_194"   --->   Operation 597 'sub' 'ret_V_110' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 598 [1/1] (0.00ns)   --->   "%sext_ln45_48 = sext i12 %ret_V_110" [fir128_best/fir.cpp:45]   --->   Operation 598 'sext' 'sext_ln45_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 112, i32 119"   --->   Operation 599 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%shl_ln1540_153 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_87, i3 0"   --->   Operation 600 'bitconcatenate' 'shl_ln1540_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "%sext_ln1540_195 = sext i11 %shl_ln1540_153"   --->   Operation 601 'sext' 'sext_ln1540_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 602 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_74 = sub i12 0, i12 %sext_ln1540_195"   --->   Operation 602 'sub' 'sub_ln1540_74' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 603 [1/1] (0.00ns)   --->   "%shl_ln1540_154 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_87, i1 0"   --->   Operation 603 'bitconcatenate' 'shl_ln1540_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln1540_196 = sext i9 %shl_ln1540_154"   --->   Operation 604 'sext' 'sext_ln1540_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_111 = sub i12 %sub_ln1540_74, i12 %sext_ln1540_196"   --->   Operation 605 'sub' 'ret_V_111' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln45_49 = sext i12 %ret_V_111" [fir128_best/fir.cpp:45]   --->   Operation 606 'sext' 'sext_ln45_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 104, i32 111"   --->   Operation 607 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%shl_ln1540_155 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_88, i3 0"   --->   Operation 608 'bitconcatenate' 'shl_ln1540_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln1540_197 = sext i11 %shl_ln1540_155"   --->   Operation 609 'sext' 'sext_ln1540_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 610 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_76 = sub i12 0, i12 %sext_ln1540_197"   --->   Operation 610 'sub' 'sub_ln1540_76' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%shl_ln1540_156 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_88, i1 0"   --->   Operation 611 'bitconcatenate' 'shl_ln1540_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln1540_198 = sext i9 %shl_ln1540_156"   --->   Operation 612 'sext' 'sext_ln1540_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_112 = sub i12 %sub_ln1540_76, i12 %sext_ln1540_198"   --->   Operation 613 'sub' 'ret_V_112' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "%sext_ln45_50 = sext i12 %ret_V_112" [fir128_best/fir.cpp:45]   --->   Operation 614 'sext' 'sext_ln45_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 96, i32 103"   --->   Operation 615 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (0.00ns)   --->   "%shl_ln1540_157 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_89, i3 0"   --->   Operation 616 'bitconcatenate' 'shl_ln1540_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln1540_199 = sext i11 %shl_ln1540_157"   --->   Operation 617 'sext' 'sext_ln1540_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_78 = sub i12 0, i12 %sext_ln1540_199"   --->   Operation 618 'sub' 'sub_ln1540_78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 619 [1/1] (0.00ns)   --->   "%shl_ln1540_158 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_89, i1 0"   --->   Operation 619 'bitconcatenate' 'shl_ln1540_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln1540_200 = sext i9 %shl_ln1540_158"   --->   Operation 620 'sext' 'sext_ln1540_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_113 = sub i12 %sub_ln1540_78, i12 %sext_ln1540_200"   --->   Operation 621 'sub' 'ret_V_113' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%sext_ln45_51 = sext i12 %ret_V_113" [fir128_best/fir.cpp:45]   --->   Operation 622 'sext' 'sext_ln45_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 88, i32 95"   --->   Operation 623 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%shl_ln1540_159 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_90, i3 0"   --->   Operation 624 'bitconcatenate' 'shl_ln1540_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln1540_201 = sext i11 %shl_ln1540_159"   --->   Operation 625 'sext' 'sext_ln1540_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_80 = sub i12 0, i12 %sext_ln1540_201"   --->   Operation 626 'sub' 'sub_ln1540_80' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%shl_ln1540_160 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_90, i1 0"   --->   Operation 627 'bitconcatenate' 'shl_ln1540_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln1540_202 = sext i9 %shl_ln1540_160"   --->   Operation 628 'sext' 'sext_ln1540_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 629 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_114 = sub i12 %sub_ln1540_80, i12 %sext_ln1540_202"   --->   Operation 629 'sub' 'ret_V_114' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln45_52 = sext i12 %ret_V_114" [fir128_best/fir.cpp:45]   --->   Operation 630 'sext' 'sext_ln45_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 80, i32 87"   --->   Operation 631 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "%shl_ln1540_161 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_91, i3 0"   --->   Operation 632 'bitconcatenate' 'shl_ln1540_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln1540_203 = sext i11 %shl_ln1540_161"   --->   Operation 633 'sext' 'sext_ln1540_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_82 = sub i12 0, i12 %sext_ln1540_203"   --->   Operation 634 'sub' 'sub_ln1540_82' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 635 [1/1] (0.00ns)   --->   "%shl_ln1540_162 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_91, i1 0"   --->   Operation 635 'bitconcatenate' 'shl_ln1540_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln1540_204 = sext i9 %shl_ln1540_162"   --->   Operation 636 'sext' 'sext_ln1540_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 637 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_115 = sub i12 %sub_ln1540_82, i12 %sext_ln1540_204"   --->   Operation 637 'sub' 'ret_V_115' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln45_53 = sext i12 %ret_V_115" [fir128_best/fir.cpp:45]   --->   Operation 638 'sext' 'sext_ln45_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 72, i32 79"   --->   Operation 639 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 640 [1/1] (0.00ns)   --->   "%shl_ln1540_163 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_92, i3 0"   --->   Operation 640 'bitconcatenate' 'shl_ln1540_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln1540_205 = sext i11 %shl_ln1540_163"   --->   Operation 641 'sext' 'sext_ln1540_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 642 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_84 = sub i12 0, i12 %sext_ln1540_205"   --->   Operation 642 'sub' 'sub_ln1540_84' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%shl_ln1540_164 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_92, i1 0"   --->   Operation 643 'bitconcatenate' 'shl_ln1540_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%sext_ln1540_206 = sext i9 %shl_ln1540_164"   --->   Operation 644 'sext' 'sext_ln1540_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_116 = sub i12 %sub_ln1540_84, i12 %sext_ln1540_206"   --->   Operation 645 'sub' 'ret_V_116' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 646 [1/1] (0.00ns)   --->   "%sext_ln45_54 = sext i12 %ret_V_116" [fir128_best/fir.cpp:45]   --->   Operation 646 'sext' 'sext_ln45_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 64, i32 71"   --->   Operation 647 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (0.00ns)   --->   "%lhs_30 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 56, i32 63" [fir128_best/fir.cpp:45]   --->   Operation 648 'partselect' 'lhs_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln232_20 = sext i8 %lhs_30"   --->   Operation 649 'sext' 'sext_ln232_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 650 [3/3] (1.05ns) (grouped into DSP with root node add_ln49_113)   --->   "%ret_V_118 = mul i13 %sext_ln232_20, i13 8181"   --->   Operation 650 'mul' 'ret_V_118' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%lhs_31 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 48, i32 55" [fir128_best/fir.cpp:45]   --->   Operation 651 'partselect' 'lhs_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (0.00ns)   --->   "%sext_ln232_21 = sext i8 %lhs_31"   --->   Operation 652 'sext' 'sext_ln232_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 653 [3/3] (1.05ns) (grouped into DSP with root node add_ln49_116)   --->   "%ret_V_119 = mul i13 %sext_ln232_21, i13 8181"   --->   Operation 653 'mul' 'ret_V_119' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 40, i32 47"   --->   Operation 654 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "%lhs_32 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 32, i32 39" [fir128_best/fir.cpp:45]   --->   Operation 655 'partselect' 'lhs_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (0.00ns)   --->   "%sext_ln1540_210 = sext i8 %lhs_32"   --->   Operation 656 'sext' 'sext_ln1540_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_95 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %lhs_32, i2 0"   --->   Operation 657 'bitconcatenate' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 658 [1/1] (0.00ns)   --->   "%sext_ln1540_219 = sext i10 %tmp_95"   --->   Operation 658 'sext' 'sext_ln1540_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 659 [1/1] (1.73ns)   --->   "%ret_V_121 = sub i11 %sext_ln1540_210, i11 %sext_ln1540_219"   --->   Operation 659 'sub' 'ret_V_121' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "%lhs_33 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 24, i32 31" [fir128_best/fir.cpp:45]   --->   Operation 660 'partselect' 'lhs_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln1540_211 = sext i8 %lhs_33"   --->   Operation 661 'sext' 'sext_ln1540_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 662 [1/1] (0.00ns)   --->   "%shl_ln1540_168 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %lhs_33, i2 0"   --->   Operation 662 'bitconcatenate' 'shl_ln1540_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 663 [1/1] (0.00ns)   --->   "%sext_ln1540_212 = sext i10 %shl_ln1540_168"   --->   Operation 663 'sext' 'sext_ln1540_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 664 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_122 = sub i11 %sext_ln1540_212, i11 %sext_ln1540_211"   --->   Operation 664 'sub' 'ret_V_122' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 665 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 16, i32 23"   --->   Operation 665 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 666 [1/1] (0.00ns)   --->   "%lhs_34 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 8, i32 15" [fir128_best/fir.cpp:45]   --->   Operation 666 'partselect' 'lhs_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (0.00ns)   --->   "%sext_ln232_22 = sext i8 %lhs_34"   --->   Operation 667 'sext' 'sext_ln232_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 668 [3/3] (1.05ns) (grouped into DSP with root node add_ln49_119)   --->   "%ret_V_124 = mul i13 %sext_ln232_22, i13 11"   --->   Operation 668 'mul' 'ret_V_124' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 669 [1/1] (0.00ns)   --->   "%lhs_35 = trunc i1016 %fir_int_int_shift_reg_load" [fir128_best/fir.cpp:45]   --->   Operation 669 'trunc' 'lhs_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 670 [1/1] (0.00ns)   --->   "%sext_ln1540_220 = sext i8 %lhs_35"   --->   Operation 670 'sext' 'sext_ln1540_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 671 [3/3] (1.05ns) (grouped into DSP with root node add_ln49_120)   --->   "%mul_ln1540 = mul i12 %sext_ln1540_220, i12 11"   --->   Operation 671 'mul' 'mul_ln1540' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i1016.i32, i1016 %fir_int_int_shift_reg_load, i32 1015"   --->   Operation 672 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%lhs_36 = trunc i32 %x_read"   --->   Operation 673 'trunc' 'lhs_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 674 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i1016 %fir_int_int_shift_reg_load" [fir128_best/fir.cpp:48]   --->   Operation 674 'trunc' 'trunc_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 675 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i1016 @_ssdm_op_BitConcatenate.i1016.i1008.i8, i1008 %trunc_ln48, i8 %lhs_36" [fir128_best/fir.cpp:48]   --->   Operation 675 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 676 [1/1] (0.00ns)   --->   "%store_ln48 = store i1016 %tmp_4, i1016 %fir_int_int_shift_reg" [fir128_best/fir.cpp:48]   --->   Operation 676 'store' 'store_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 677 [1/1] (0.00ns)   --->   "%shl_ln1540_169 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %lhs_36, i3 0"   --->   Operation 677 'bitconcatenate' 'shl_ln1540_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 678 [1/1] (0.00ns)   --->   "%sext_ln1540_215 = sext i11 %shl_ln1540_169"   --->   Operation 678 'sext' 'sext_ln1540_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%shl_ln1540_170 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %lhs_36, i1 0"   --->   Operation 679 'bitconcatenate' 'shl_ln1540_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i9 %shl_ln1540_170" [fir128_best/fir.cpp:46]   --->   Operation 680 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 681 [1/1] (1.63ns)   --->   "%add_ln46 = add i12 %sext_ln1540, i12 %sext_ln45" [fir128_best/fir.cpp:46]   --->   Operation 681 'add' 'add_ln46' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 682 [1/1] (0.00ns)   --->   "%sext_ln46_1 = sext i12 %add_ln46" [fir128_best/fir.cpp:46]   --->   Operation 682 'sext' 'sext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 683 [1/1] (1.63ns)   --->   "%add_ln46_1 = add i12 %sext_ln46, i12 %sext_ln1540_215" [fir128_best/fir.cpp:46]   --->   Operation 683 'add' 'add_ln46_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln46_2 = sext i12 %add_ln46_1" [fir128_best/fir.cpp:46]   --->   Operation 684 'sext' 'sext_ln46_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 685 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%acc_2 = add i13 %sext_ln46_2, i13 %sext_ln46_1" [fir128_best/fir.cpp:46]   --->   Operation 685 'add' 'acc_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 686 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln49 = add i13 %acc_2, i13 %sext_ln25" [fir128_best/fir.cpp:49]   --->   Operation 686 'add' 'add_ln49' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i13 %add_ln49" [fir128_best/fir.cpp:49]   --->   Operation 687 'sext' 'sext_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 688 [1/1] (1.54ns)   --->   "%add_ln49_1 = add i13 %sext_ln1540_5, i13 %sext_ln1540_8" [fir128_best/fir.cpp:49]   --->   Operation 688 'add' 'add_ln49_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 689 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i13 %add_ln49_1" [fir128_best/fir.cpp:49]   --->   Operation 689 'sext' 'sext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 690 [1/1] (1.67ns)   --->   "%add_ln49_2 = add i14 %sext_ln49_1, i14 %sext_ln49" [fir128_best/fir.cpp:49]   --->   Operation 690 'add' 'add_ln49_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 691 [1/1] (1.54ns)   --->   "%add_ln49_3 = add i13 %sext_ln1540_11, i13 %sext_ln1540_14" [fir128_best/fir.cpp:49]   --->   Operation 691 'add' 'add_ln49_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 692 [1/1] (0.00ns)   --->   "%sext_ln49_3 = sext i13 %add_ln49_3" [fir128_best/fir.cpp:49]   --->   Operation 692 'sext' 'sext_ln49_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 693 [1/1] (1.54ns)   --->   "%add_ln49_4 = add i13 %sext_ln1540_17, i13 %sext_ln1540_20" [fir128_best/fir.cpp:49]   --->   Operation 693 'add' 'add_ln49_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 694 [1/1] (0.00ns)   --->   "%sext_ln49_4 = sext i13 %add_ln49_4" [fir128_best/fir.cpp:49]   --->   Operation 694 'sext' 'sext_ln49_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 695 [1/1] (1.67ns)   --->   "%add_ln49_5 = add i14 %sext_ln49_4, i14 %sext_ln49_3" [fir128_best/fir.cpp:49]   --->   Operation 695 'add' 'add_ln49_5' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 696 [1/1] (1.54ns)   --->   "%add_ln49_7 = add i13 %sext_ln1540_23, i13 %sext_ln1540_26" [fir128_best/fir.cpp:49]   --->   Operation 696 'add' 'add_ln49_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 697 [1/1] (0.00ns)   --->   "%sext_ln49_7 = sext i13 %add_ln49_7" [fir128_best/fir.cpp:49]   --->   Operation 697 'sext' 'sext_ln49_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 698 [1/1] (1.54ns)   --->   "%add_ln49_8 = add i13 %sext_ln1540_29, i13 %sext_ln1540_32" [fir128_best/fir.cpp:49]   --->   Operation 698 'add' 'add_ln49_8' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 699 [1/1] (0.00ns)   --->   "%sext_ln49_8 = sext i13 %add_ln49_8" [fir128_best/fir.cpp:49]   --->   Operation 699 'sext' 'sext_ln49_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 700 [1/1] (1.67ns)   --->   "%add_ln49_9 = add i14 %sext_ln49_8, i14 %sext_ln49_7" [fir128_best/fir.cpp:49]   --->   Operation 700 'add' 'add_ln49_9' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln49_9 = sext i14 %add_ln49_9" [fir128_best/fir.cpp:49]   --->   Operation 701 'sext' 'sext_ln49_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 702 [1/1] (1.54ns)   --->   "%add_ln49_10 = add i13 %sext_ln1540_35, i13 %sext_ln1540_38" [fir128_best/fir.cpp:49]   --->   Operation 702 'add' 'add_ln49_10' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln49_10 = sext i13 %add_ln49_10" [fir128_best/fir.cpp:49]   --->   Operation 703 'sext' 'sext_ln49_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 704 [1/1] (1.54ns)   --->   "%add_ln49_11 = add i13 %sext_ln1540_41, i13 %sext_ln1540_44" [fir128_best/fir.cpp:49]   --->   Operation 704 'add' 'add_ln49_11' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln49_11 = sext i13 %add_ln49_11" [fir128_best/fir.cpp:49]   --->   Operation 705 'sext' 'sext_ln49_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 706 [1/1] (1.67ns)   --->   "%add_ln49_12 = add i14 %sext_ln49_11, i14 %sext_ln49_10" [fir128_best/fir.cpp:49]   --->   Operation 706 'add' 'add_ln49_12' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 707 [1/1] (0.00ns)   --->   "%sext_ln49_12 = sext i14 %add_ln49_12" [fir128_best/fir.cpp:49]   --->   Operation 707 'sext' 'sext_ln49_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 708 [1/1] (1.81ns)   --->   "%add_ln49_13 = add i15 %sext_ln49_12, i15 %sext_ln49_9" [fir128_best/fir.cpp:49]   --->   Operation 708 'add' 'add_ln49_13' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 709 [1/1] (1.54ns)   --->   "%add_ln49_15 = add i13 %sext_ln1540_47, i13 %sext_ln1540_50" [fir128_best/fir.cpp:49]   --->   Operation 709 'add' 'add_ln49_15' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln49_15 = sext i13 %add_ln49_15" [fir128_best/fir.cpp:49]   --->   Operation 710 'sext' 'sext_ln49_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 711 [1/1] (1.54ns)   --->   "%add_ln49_16 = add i13 %sext_ln1540_53, i13 %sext_ln1540_56" [fir128_best/fir.cpp:49]   --->   Operation 711 'add' 'add_ln49_16' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 712 [1/1] (0.00ns)   --->   "%sext_ln49_16 = sext i13 %add_ln49_16" [fir128_best/fir.cpp:49]   --->   Operation 712 'sext' 'sext_ln49_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 713 [1/1] (1.67ns)   --->   "%add_ln49_17 = add i14 %sext_ln49_16, i14 %sext_ln49_15" [fir128_best/fir.cpp:49]   --->   Operation 713 'add' 'add_ln49_17' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 714 [1/1] (1.54ns)   --->   "%add_ln49_18 = add i13 %sext_ln1540_59, i13 %sext_ln1540_62" [fir128_best/fir.cpp:49]   --->   Operation 714 'add' 'add_ln49_18' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 715 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln49_23 = add i11 %ret_V_25, i11 %ret_V_26" [fir128_best/fir.cpp:49]   --->   Operation 715 'add' 'add_ln49_23' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 716 [1/1] (1.54ns)   --->   "%add_ln49_31 = add i13 %sext_ln45_5, i13 %sext_ln45_6" [fir128_best/fir.cpp:49]   --->   Operation 716 'add' 'add_ln49_31' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln49_30 = sext i13 %add_ln49_31" [fir128_best/fir.cpp:49]   --->   Operation 717 'sext' 'sext_ln49_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 718 [1/1] (1.54ns)   --->   "%add_ln49_32 = add i13 %sext_ln45_7, i13 %sext_ln45_8" [fir128_best/fir.cpp:49]   --->   Operation 718 'add' 'add_ln49_32' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln49_31 = sext i13 %add_ln49_32" [fir128_best/fir.cpp:49]   --->   Operation 719 'sext' 'sext_ln49_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 720 [1/1] (1.67ns)   --->   "%add_ln49_33 = add i14 %sext_ln49_31, i14 %sext_ln49_30" [fir128_best/fir.cpp:49]   --->   Operation 720 'add' 'add_ln49_33' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 721 [1/1] (1.54ns)   --->   "%add_ln49_34 = add i13 %sext_ln45_9, i13 %sext_ln45_10" [fir128_best/fir.cpp:49]   --->   Operation 721 'add' 'add_ln49_34' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 722 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln49_39 = add i11 %ret_V_41, i11 %ret_V_42" [fir128_best/fir.cpp:49]   --->   Operation 722 'add' 'add_ln49_39' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 723 [1/1] (1.54ns)   --->   "%add_ln49_46 = add i13 %sext_ln1540_93, i13 %sext_ln1540_96" [fir128_best/fir.cpp:49]   --->   Operation 723 'add' 'add_ln49_46' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 724 [1/1] (0.00ns)   --->   "%sext_ln49_44 = sext i13 %add_ln49_46" [fir128_best/fir.cpp:49]   --->   Operation 724 'sext' 'sext_ln49_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 725 [1/1] (1.54ns)   --->   "%add_ln49_47 = add i13 %sext_ln1540_99, i13 %sext_ln1540_102" [fir128_best/fir.cpp:49]   --->   Operation 725 'add' 'add_ln49_47' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln49_45 = sext i13 %add_ln49_47" [fir128_best/fir.cpp:49]   --->   Operation 726 'sext' 'sext_ln49_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 727 [1/1] (1.67ns)   --->   "%add_ln49_48 = add i14 %sext_ln49_45, i14 %sext_ln49_44" [fir128_best/fir.cpp:49]   --->   Operation 727 'add' 'add_ln49_48' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 728 [1/1] (1.54ns)   --->   "%add_ln49_49 = add i13 %sext_ln1540_105, i13 %sext_ln1540_108" [fir128_best/fir.cpp:49]   --->   Operation 728 'add' 'add_ln49_49' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 729 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln49_54 = add i11 %ret_V_57, i11 %ret_V_58" [fir128_best/fir.cpp:49]   --->   Operation 729 'add' 'add_ln49_54' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 730 [1/1] (1.54ns)   --->   "%add_ln49_63 = add i13 %sext_ln45_19, i13 %sext_ln45_20" [fir128_best/fir.cpp:49]   --->   Operation 730 'add' 'add_ln49_63' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 731 [1/1] (0.00ns)   --->   "%sext_ln49_60 = sext i13 %add_ln49_63" [fir128_best/fir.cpp:49]   --->   Operation 731 'sext' 'sext_ln49_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 732 [1/1] (1.54ns)   --->   "%add_ln49_64 = add i13 %sext_ln45_21, i13 %sext_ln45_22" [fir128_best/fir.cpp:49]   --->   Operation 732 'add' 'add_ln49_64' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln49_61 = sext i13 %add_ln49_64" [fir128_best/fir.cpp:49]   --->   Operation 733 'sext' 'sext_ln49_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 734 [1/1] (1.67ns)   --->   "%add_ln49_65 = add i14 %sext_ln49_61, i14 %sext_ln49_60" [fir128_best/fir.cpp:49]   --->   Operation 734 'add' 'add_ln49_65' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 735 [1/1] (1.54ns)   --->   "%add_ln49_66 = add i13 %sext_ln45_23, i13 %sext_ln45_24" [fir128_best/fir.cpp:49]   --->   Operation 735 'add' 'add_ln49_66' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 736 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln49_71 = add i11 %ret_V_73, i11 %ret_V_74" [fir128_best/fir.cpp:49]   --->   Operation 736 'add' 'add_ln49_71' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 737 [1/1] (1.54ns)   --->   "%add_ln49_78 = add i13 %sext_ln1540_139, i13 %sext_ln1540_142" [fir128_best/fir.cpp:49]   --->   Operation 737 'add' 'add_ln49_78' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 738 [1/1] (0.00ns)   --->   "%sext_ln49_74 = sext i13 %add_ln49_78" [fir128_best/fir.cpp:49]   --->   Operation 738 'sext' 'sext_ln49_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 739 [1/1] (1.54ns)   --->   "%add_ln49_79 = add i13 %sext_ln1540_145, i13 %sext_ln1540_148" [fir128_best/fir.cpp:49]   --->   Operation 739 'add' 'add_ln49_79' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln49_75 = sext i13 %add_ln49_79" [fir128_best/fir.cpp:49]   --->   Operation 740 'sext' 'sext_ln49_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 741 [1/1] (1.67ns)   --->   "%add_ln49_80 = add i14 %sext_ln49_75, i14 %sext_ln49_74" [fir128_best/fir.cpp:49]   --->   Operation 741 'add' 'add_ln49_80' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 742 [1/1] (1.54ns)   --->   "%add_ln49_81 = add i13 %sext_ln1540_151, i13 %sext_ln1540_154" [fir128_best/fir.cpp:49]   --->   Operation 742 'add' 'add_ln49_81' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 743 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln49_86 = add i11 %ret_V_89, i11 %ret_V_90" [fir128_best/fir.cpp:49]   --->   Operation 743 'add' 'add_ln49_86' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 744 [1/1] (1.54ns)   --->   "%add_ln49_94 = add i13 %sext_ln45_33, i13 %sext_ln45_34" [fir128_best/fir.cpp:49]   --->   Operation 744 'add' 'add_ln49_94' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 745 [1/1] (0.00ns)   --->   "%sext_ln49_89 = sext i13 %add_ln49_94" [fir128_best/fir.cpp:49]   --->   Operation 745 'sext' 'sext_ln49_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 746 [1/1] (1.54ns)   --->   "%add_ln49_95 = add i13 %sext_ln45_35, i13 %sext_ln45_36" [fir128_best/fir.cpp:49]   --->   Operation 746 'add' 'add_ln49_95' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 747 [1/1] (0.00ns)   --->   "%sext_ln49_90 = sext i13 %add_ln49_95" [fir128_best/fir.cpp:49]   --->   Operation 747 'sext' 'sext_ln49_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 748 [1/1] (1.67ns)   --->   "%add_ln49_96 = add i14 %sext_ln49_90, i14 %sext_ln49_89" [fir128_best/fir.cpp:49]   --->   Operation 748 'add' 'add_ln49_96' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 749 [1/1] (1.54ns)   --->   "%add_ln49_97 = add i13 %sext_ln45_37, i13 %sext_ln45_38" [fir128_best/fir.cpp:49]   --->   Operation 749 'add' 'add_ln49_97' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 750 [1/1] (0.00ns)   --->   "%sext_ln49_92 = sext i13 %add_ln49_97" [fir128_best/fir.cpp:49]   --->   Operation 750 'sext' 'sext_ln49_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 751 [1/1] (1.54ns)   --->   "%add_ln49_98 = add i13 %sext_ln45_39, i13 %sext_ln45_40" [fir128_best/fir.cpp:49]   --->   Operation 751 'add' 'add_ln49_98' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 752 [1/1] (0.00ns)   --->   "%sext_ln49_93 = sext i13 %add_ln49_98" [fir128_best/fir.cpp:49]   --->   Operation 752 'sext' 'sext_ln49_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 753 [1/1] (1.67ns)   --->   "%add_ln49_99 = add i14 %sext_ln49_93, i14 %sext_ln49_92" [fir128_best/fir.cpp:49]   --->   Operation 753 'add' 'add_ln49_99' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 754 [1/1] (1.54ns)   --->   "%add_ln49_101 = add i13 %sext_ln45_41, i13 %sext_ln45_42" [fir128_best/fir.cpp:49]   --->   Operation 754 'add' 'add_ln49_101' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 755 [1/1] (0.00ns)   --->   "%sext_ln49_96 = sext i13 %add_ln49_101" [fir128_best/fir.cpp:49]   --->   Operation 755 'sext' 'sext_ln49_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 756 [1/1] (1.54ns)   --->   "%add_ln49_102 = add i13 %sext_ln45_43, i13 %sext_ln45_44" [fir128_best/fir.cpp:49]   --->   Operation 756 'add' 'add_ln49_102' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln49_97 = sext i13 %add_ln49_102" [fir128_best/fir.cpp:49]   --->   Operation 757 'sext' 'sext_ln49_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 758 [1/1] (1.67ns)   --->   "%add_ln49_103 = add i14 %sext_ln49_97, i14 %sext_ln49_96" [fir128_best/fir.cpp:49]   --->   Operation 758 'add' 'add_ln49_103' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 759 [1/1] (1.54ns)   --->   "%add_ln49_104 = add i13 %sext_ln45_45, i13 %sext_ln45_46" [fir128_best/fir.cpp:49]   --->   Operation 759 'add' 'add_ln49_104' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 760 [1/1] (0.00ns)   --->   "%sext_ln49_99 = sext i13 %add_ln49_104" [fir128_best/fir.cpp:49]   --->   Operation 760 'sext' 'sext_ln49_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 761 [1/1] (1.54ns)   --->   "%add_ln49_105 = add i13 %sext_ln45_47, i13 %sext_ln45_48" [fir128_best/fir.cpp:49]   --->   Operation 761 'add' 'add_ln49_105' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln49_100 = sext i13 %add_ln49_105" [fir128_best/fir.cpp:49]   --->   Operation 762 'sext' 'sext_ln49_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 763 [1/1] (1.67ns)   --->   "%add_ln49_106 = add i14 %sext_ln49_100, i14 %sext_ln49_99" [fir128_best/fir.cpp:49]   --->   Operation 763 'add' 'add_ln49_106' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 764 [1/1] (1.54ns)   --->   "%add_ln49_109 = add i13 %sext_ln45_49, i13 %sext_ln45_50" [fir128_best/fir.cpp:49]   --->   Operation 764 'add' 'add_ln49_109' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 765 [1/1] (0.00ns)   --->   "%sext_ln49_104 = sext i13 %add_ln49_109" [fir128_best/fir.cpp:49]   --->   Operation 765 'sext' 'sext_ln49_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 766 [1/1] (1.54ns)   --->   "%add_ln49_110 = add i13 %sext_ln45_51, i13 %sext_ln45_52" [fir128_best/fir.cpp:49]   --->   Operation 766 'add' 'add_ln49_110' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 767 [1/1] (0.00ns)   --->   "%sext_ln49_105 = sext i13 %add_ln49_110" [fir128_best/fir.cpp:49]   --->   Operation 767 'sext' 'sext_ln49_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 768 [1/1] (1.67ns)   --->   "%add_ln49_111 = add i14 %sext_ln49_105, i14 %sext_ln49_104" [fir128_best/fir.cpp:49]   --->   Operation 768 'add' 'add_ln49_111' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 769 [1/1] (1.54ns)   --->   "%add_ln49_112 = add i13 %sext_ln45_53, i13 %sext_ln45_54" [fir128_best/fir.cpp:49]   --->   Operation 769 'add' 'add_ln49_112' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 770 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln49_117 = add i11 %ret_V_121, i11 %ret_V_122" [fir128_best/fir.cpp:49]   --->   Operation 770 'add' 'add_ln49_117' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 3.75>
ST_2 : Operation 771 [2/3] (1.05ns) (grouped into DSP with root node add_ln49_19)   --->   "%ret_V_22 = mul i13 %sext_ln232, i13 11"   --->   Operation 771 'mul' 'ret_V_22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 772 [2/3] (1.05ns) (grouped into DSP with root node add_ln49_22)   --->   "%ret_V_23 = mul i13 %sext_ln232_1, i13 11"   --->   Operation 772 'mul' 'ret_V_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 773 [2/3] (1.05ns) (grouped into DSP with root node add_ln49_25)   --->   "%ret_V_28 = mul i13 %sext_ln232_2, i13 8181"   --->   Operation 773 'mul' 'ret_V_28' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 774 [2/3] (1.05ns) (grouped into DSP with root node add_ln49_26)   --->   "%ret_V_29 = mul i13 %sext_ln232_3, i13 8181"   --->   Operation 774 'mul' 'ret_V_29' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 775 [2/3] (1.05ns) (grouped into DSP with root node add_ln49_35)   --->   "%ret_V_38 = mul i13 %sext_ln232_4, i13 8181"   --->   Operation 775 'mul' 'ret_V_38' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 776 [2/3] (1.05ns) (grouped into DSP with root node add_ln49_38)   --->   "%ret_V_39 = mul i13 %sext_ln232_5, i13 8181"   --->   Operation 776 'mul' 'ret_V_39' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 777 [2/3] (1.05ns) (grouped into DSP with root node add_ln49_41)   --->   "%ret_V_44 = mul i13 %sext_ln232_6, i13 11"   --->   Operation 777 'mul' 'ret_V_44' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 778 [2/3] (1.05ns) (grouped into DSP with root node add_ln49_42)   --->   "%ret_V_45 = mul i13 %sext_ln232_7, i13 11"   --->   Operation 778 'mul' 'ret_V_45' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 779 [2/3] (1.05ns) (grouped into DSP with root node add_ln49_50)   --->   "%ret_V_54 = mul i13 %sext_ln232_8, i13 11"   --->   Operation 779 'mul' 'ret_V_54' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 780 [2/3] (1.05ns) (grouped into DSP with root node add_ln49_53)   --->   "%ret_V_55 = mul i13 %sext_ln232_9, i13 11"   --->   Operation 780 'mul' 'ret_V_55' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 781 [2/3] (1.05ns) (grouped into DSP with root node add_ln49_56)   --->   "%ret_V_60 = mul i13 %sext_ln232_10, i13 8181"   --->   Operation 781 'mul' 'ret_V_60' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 782 [2/3] (1.05ns) (grouped into DSP with root node add_ln49_57)   --->   "%ret_V_61 = mul i13 %sext_ln232_11, i13 8181"   --->   Operation 782 'mul' 'ret_V_61' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 783 [2/3] (1.05ns) (grouped into DSP with root node add_ln49_67)   --->   "%ret_V_70 = mul i13 %sext_ln232_12, i13 8181"   --->   Operation 783 'mul' 'ret_V_70' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 784 [2/3] (1.05ns) (grouped into DSP with root node add_ln49_70)   --->   "%ret_V_71 = mul i13 %sext_ln232_13, i13 8181"   --->   Operation 784 'mul' 'ret_V_71' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 785 [2/3] (1.05ns) (grouped into DSP with root node add_ln49_73)   --->   "%ret_V_76 = mul i13 %sext_ln232_14, i13 11"   --->   Operation 785 'mul' 'ret_V_76' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 786 [2/3] (1.05ns) (grouped into DSP with root node add_ln49_74)   --->   "%ret_V_77 = mul i13 %sext_ln232_15, i13 11"   --->   Operation 786 'mul' 'ret_V_77' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 787 [2/3] (1.05ns) (grouped into DSP with root node add_ln49_82)   --->   "%ret_V_86 = mul i13 %sext_ln232_16, i13 11"   --->   Operation 787 'mul' 'ret_V_86' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 788 [2/3] (1.05ns) (grouped into DSP with root node add_ln49_85)   --->   "%ret_V_87 = mul i13 %sext_ln232_17, i13 11"   --->   Operation 788 'mul' 'ret_V_87' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 789 [2/3] (1.05ns) (grouped into DSP with root node add_ln49_88)   --->   "%ret_V_92 = mul i13 %sext_ln232_18, i13 8181"   --->   Operation 789 'mul' 'ret_V_92' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 790 [2/3] (1.05ns) (grouped into DSP with root node add_ln49_89)   --->   "%ret_V_93 = mul i13 %sext_ln232_19, i13 8181"   --->   Operation 790 'mul' 'ret_V_93' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 791 [2/3] (1.05ns) (grouped into DSP with root node add_ln49_113)   --->   "%ret_V_118 = mul i13 %sext_ln232_20, i13 8181"   --->   Operation 791 'mul' 'ret_V_118' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 792 [2/3] (1.05ns) (grouped into DSP with root node add_ln49_116)   --->   "%ret_V_119 = mul i13 %sext_ln232_21, i13 8181"   --->   Operation 792 'mul' 'ret_V_119' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 793 [2/3] (1.05ns) (grouped into DSP with root node add_ln49_119)   --->   "%ret_V_124 = mul i13 %sext_ln232_22, i13 11"   --->   Operation 793 'mul' 'ret_V_124' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 794 [2/3] (1.05ns) (grouped into DSP with root node add_ln49_120)   --->   "%mul_ln1540 = mul i12 %sext_ln1540_220, i12 11"   --->   Operation 794 'mul' 'mul_ln1540' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 795 [1/1] (0.00ns)   --->   "%sext_ln49_2 = sext i14 %add_ln49_2" [fir128_best/fir.cpp:49]   --->   Operation 795 'sext' 'sext_ln49_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 796 [1/1] (0.00ns)   --->   "%sext_ln49_5 = sext i14 %add_ln49_5" [fir128_best/fir.cpp:49]   --->   Operation 796 'sext' 'sext_ln49_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 797 [1/1] (1.81ns)   --->   "%add_ln49_6 = add i15 %sext_ln49_5, i15 %sext_ln49_2" [fir128_best/fir.cpp:49]   --->   Operation 797 'add' 'add_ln49_6' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 798 [1/1] (0.00ns)   --->   "%sext_ln49_6 = sext i15 %add_ln49_6" [fir128_best/fir.cpp:49]   --->   Operation 798 'sext' 'sext_ln49_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln49_13 = sext i15 %add_ln49_13" [fir128_best/fir.cpp:49]   --->   Operation 799 'sext' 'sext_ln49_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 800 [1/1] (1.94ns)   --->   "%add_ln49_14 = add i16 %sext_ln49_13, i16 %sext_ln49_6" [fir128_best/fir.cpp:49]   --->   Operation 800 'add' 'add_ln49_14' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 801 [1/1] (0.00ns)   --->   "%sext_ln49_91 = sext i14 %add_ln49_96" [fir128_best/fir.cpp:49]   --->   Operation 801 'sext' 'sext_ln49_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 802 [1/1] (0.00ns)   --->   "%sext_ln49_94 = sext i14 %add_ln49_99" [fir128_best/fir.cpp:49]   --->   Operation 802 'sext' 'sext_ln49_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 803 [1/1] (1.81ns)   --->   "%add_ln49_100 = add i15 %sext_ln49_94, i15 %sext_ln49_91" [fir128_best/fir.cpp:49]   --->   Operation 803 'add' 'add_ln49_100' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln49_95 = sext i15 %add_ln49_100" [fir128_best/fir.cpp:49]   --->   Operation 804 'sext' 'sext_ln49_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 805 [1/1] (0.00ns)   --->   "%sext_ln49_98 = sext i14 %add_ln49_103" [fir128_best/fir.cpp:49]   --->   Operation 805 'sext' 'sext_ln49_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 806 [1/1] (0.00ns)   --->   "%sext_ln49_101 = sext i14 %add_ln49_106" [fir128_best/fir.cpp:49]   --->   Operation 806 'sext' 'sext_ln49_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 807 [1/1] (1.81ns)   --->   "%add_ln49_107 = add i15 %sext_ln49_101, i15 %sext_ln49_98" [fir128_best/fir.cpp:49]   --->   Operation 807 'add' 'add_ln49_107' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 808 [1/1] (0.00ns)   --->   "%sext_ln49_102 = sext i15 %add_ln49_107" [fir128_best/fir.cpp:49]   --->   Operation 808 'sext' 'sext_ln49_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 809 [1/1] (1.94ns)   --->   "%add_ln49_108 = add i16 %sext_ln49_102, i16 %sext_ln49_95" [fir128_best/fir.cpp:49]   --->   Operation 809 'add' 'add_ln49_108' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.88>
ST_3 : Operation 810 [1/1] (0.00ns)   --->   "%shl_ln1540_43 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_22, i3 0"   --->   Operation 810 'bitconcatenate' 'shl_ln1540_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln1540_63 = sext i11 %shl_ln1540_43"   --->   Operation 811 'sext' 'sext_ln1540_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 812 [1/1] (0.00ns)   --->   "%shl_ln1540_44 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_22, i1 0"   --->   Operation 812 'bitconcatenate' 'shl_ln1540_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln1540_64 = sext i9 %shl_ln1540_44"   --->   Operation 813 'sext' 'sext_ln1540_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 814 [1/1] (1.63ns)   --->   "%ret_V_21 = add i12 %sext_ln1540_63, i12 %sext_ln1540_64"   --->   Operation 814 'add' 'ret_V_21' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 815 [1/1] (0.00ns)   --->   "%sext_ln45_1 = sext i12 %ret_V_21" [fir128_best/fir.cpp:45]   --->   Operation 815 'sext' 'sext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 816 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_19)   --->   "%ret_V_22 = mul i13 %sext_ln232, i13 11"   --->   Operation 816 'mul' 'ret_V_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 817 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_22)   --->   "%ret_V_23 = mul i13 %sext_ln232_1, i13 11"   --->   Operation 817 'mul' 'ret_V_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 818 [1/1] (0.00ns)   --->   "%ret_V_24 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_23, i3 0"   --->   Operation 818 'bitconcatenate' 'ret_V_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln45_2 = sext i11 %ret_V_24" [fir128_best/fir.cpp:45]   --->   Operation 819 'sext' 'sext_ln45_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 820 [1/1] (0.00ns)   --->   "%shl_ln1540_46 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_25, i3 0"   --->   Operation 820 'bitconcatenate' 'shl_ln1540_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 821 [1/1] (0.00ns)   --->   "%sext_ln1540_68 = sext i11 %shl_ln1540_46"   --->   Operation 821 'sext' 'sext_ln1540_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 822 [1/1] (1.63ns)   --->   "%ret_V_27 = sub i12 0, i12 %sext_ln1540_68"   --->   Operation 822 'sub' 'ret_V_27' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 823 [1/1] (0.00ns)   --->   "%sext_ln45_3 = sext i12 %ret_V_27" [fir128_best/fir.cpp:45]   --->   Operation 823 'sext' 'sext_ln45_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 824 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_25)   --->   "%ret_V_28 = mul i13 %sext_ln232_2, i13 8181"   --->   Operation 824 'mul' 'ret_V_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 825 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_26)   --->   "%ret_V_29 = mul i13 %sext_ln232_3, i13 8181"   --->   Operation 825 'mul' 'ret_V_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 826 [1/1] (0.00ns)   --->   "%shl_ln1540_47 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_26, i3 0"   --->   Operation 826 'bitconcatenate' 'shl_ln1540_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 827 [1/1] (0.00ns)   --->   "%sext_ln1540_69 = sext i11 %shl_ln1540_47"   --->   Operation 827 'sext' 'sext_ln1540_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 828 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540 = sub i12 0, i12 %sext_ln1540_69"   --->   Operation 828 'sub' 'sub_ln1540' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 829 [1/1] (0.00ns)   --->   "%shl_ln1540_48 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_26, i1 0"   --->   Operation 829 'bitconcatenate' 'shl_ln1540_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln1540_70 = sext i9 %shl_ln1540_48"   --->   Operation 830 'sext' 'sext_ln1540_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 831 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_30 = sub i12 %sub_ln1540, i12 %sext_ln1540_70"   --->   Operation 831 'sub' 'ret_V_30' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 832 [1/1] (0.00ns)   --->   "%sext_ln45_4 = sext i12 %ret_V_30" [fir128_best/fir.cpp:45]   --->   Operation 832 'sext' 'sext_ln45_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 833 [1/1] (0.00ns)   --->   "%shl_ln1540_61 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_33, i3 0"   --->   Operation 833 'bitconcatenate' 'shl_ln1540_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 834 [1/1] (0.00ns)   --->   "%sext_ln1540_83 = sext i11 %shl_ln1540_61"   --->   Operation 834 'sext' 'sext_ln1540_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 835 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_14 = sub i12 0, i12 %sext_ln1540_83"   --->   Operation 835 'sub' 'sub_ln1540_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 836 [1/1] (0.00ns)   --->   "%shl_ln1540_62 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_33, i1 0"   --->   Operation 836 'bitconcatenate' 'shl_ln1540_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 837 [1/1] (0.00ns)   --->   "%sext_ln1540_84 = sext i9 %shl_ln1540_62"   --->   Operation 837 'sext' 'sext_ln1540_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 838 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_37 = sub i12 %sub_ln1540_14, i12 %sext_ln1540_84"   --->   Operation 838 'sub' 'ret_V_37' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 839 [1/1] (0.00ns)   --->   "%sext_ln45_11 = sext i12 %ret_V_37" [fir128_best/fir.cpp:45]   --->   Operation 839 'sext' 'sext_ln45_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 840 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_35)   --->   "%ret_V_38 = mul i13 %sext_ln232_4, i13 8181"   --->   Operation 840 'mul' 'ret_V_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 841 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_38)   --->   "%ret_V_39 = mul i13 %sext_ln232_5, i13 8181"   --->   Operation 841 'mul' 'ret_V_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 842 [1/1] (0.00ns)   --->   "%shl_ln1540_63 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_34, i3 0"   --->   Operation 842 'bitconcatenate' 'shl_ln1540_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 843 [1/1] (0.00ns)   --->   "%sext_ln1540_85 = sext i11 %shl_ln1540_63"   --->   Operation 843 'sext' 'sext_ln1540_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 844 [1/1] (1.63ns)   --->   "%ret_V_40 = sub i12 0, i12 %sext_ln1540_85"   --->   Operation 844 'sub' 'ret_V_40' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 845 [1/1] (0.00ns)   --->   "%sext_ln45_12 = sext i12 %ret_V_40" [fir128_best/fir.cpp:45]   --->   Operation 845 'sext' 'sext_ln45_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 846 [1/1] (0.00ns)   --->   "%ret_V_43 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_36, i3 0"   --->   Operation 846 'bitconcatenate' 'ret_V_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 847 [1/1] (0.00ns)   --->   "%sext_ln45_13 = sext i11 %ret_V_43" [fir128_best/fir.cpp:45]   --->   Operation 847 'sext' 'sext_ln45_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 848 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_41)   --->   "%ret_V_44 = mul i13 %sext_ln232_6, i13 11"   --->   Operation 848 'mul' 'ret_V_44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 849 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_42)   --->   "%ret_V_45 = mul i13 %sext_ln232_7, i13 11"   --->   Operation 849 'mul' 'ret_V_45' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 850 [1/1] (0.00ns)   --->   "%shl_ln1540_65 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_37, i3 0"   --->   Operation 850 'bitconcatenate' 'shl_ln1540_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln1540_89 = sext i11 %shl_ln1540_65"   --->   Operation 851 'sext' 'sext_ln1540_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 852 [1/1] (0.00ns)   --->   "%shl_ln1540_66 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_37, i1 0"   --->   Operation 852 'bitconcatenate' 'shl_ln1540_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 853 [1/1] (0.00ns)   --->   "%sext_ln1540_90 = sext i9 %shl_ln1540_66"   --->   Operation 853 'sext' 'sext_ln1540_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 854 [1/1] (1.63ns)   --->   "%ret_V_46 = add i12 %sext_ln1540_89, i12 %sext_ln1540_90"   --->   Operation 854 'add' 'ret_V_46' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 855 [1/1] (0.00ns)   --->   "%sext_ln45_14 = sext i12 %ret_V_46" [fir128_best/fir.cpp:45]   --->   Operation 855 'sext' 'sext_ln45_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 856 [1/1] (0.00ns)   --->   "%shl_ln1540_79 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_44, i3 0"   --->   Operation 856 'bitconcatenate' 'shl_ln1540_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 857 [1/1] (0.00ns)   --->   "%sext_ln1540_109 = sext i11 %shl_ln1540_79"   --->   Operation 857 'sext' 'sext_ln1540_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 858 [1/1] (0.00ns)   --->   "%shl_ln1540_80 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_44, i1 0"   --->   Operation 858 'bitconcatenate' 'shl_ln1540_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 859 [1/1] (0.00ns)   --->   "%sext_ln1540_110 = sext i9 %shl_ln1540_80"   --->   Operation 859 'sext' 'sext_ln1540_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 860 [1/1] (1.63ns)   --->   "%ret_V_53 = add i12 %sext_ln1540_109, i12 %sext_ln1540_110"   --->   Operation 860 'add' 'ret_V_53' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 861 [1/1] (0.00ns)   --->   "%sext_ln45_15 = sext i12 %ret_V_53" [fir128_best/fir.cpp:45]   --->   Operation 861 'sext' 'sext_ln45_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 862 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_50)   --->   "%ret_V_54 = mul i13 %sext_ln232_8, i13 11"   --->   Operation 862 'mul' 'ret_V_54' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 863 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_53)   --->   "%ret_V_55 = mul i13 %sext_ln232_9, i13 11"   --->   Operation 863 'mul' 'ret_V_55' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 864 [1/1] (0.00ns)   --->   "%ret_V_56 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_45, i3 0"   --->   Operation 864 'bitconcatenate' 'ret_V_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 865 [1/1] (0.00ns)   --->   "%sext_ln45_16 = sext i11 %ret_V_56" [fir128_best/fir.cpp:45]   --->   Operation 865 'sext' 'sext_ln45_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 866 [1/1] (0.00ns)   --->   "%shl_ln1540_82 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_47, i3 0"   --->   Operation 866 'bitconcatenate' 'shl_ln1540_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 867 [1/1] (0.00ns)   --->   "%sext_ln1540_114 = sext i11 %shl_ln1540_82"   --->   Operation 867 'sext' 'sext_ln1540_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 868 [1/1] (1.63ns)   --->   "%ret_V_59 = sub i12 0, i12 %sext_ln1540_114"   --->   Operation 868 'sub' 'ret_V_59' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln45_17 = sext i12 %ret_V_59" [fir128_best/fir.cpp:45]   --->   Operation 869 'sext' 'sext_ln45_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 870 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_56)   --->   "%ret_V_60 = mul i13 %sext_ln232_10, i13 8181"   --->   Operation 870 'mul' 'ret_V_60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 871 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_57)   --->   "%ret_V_61 = mul i13 %sext_ln232_11, i13 8181"   --->   Operation 871 'mul' 'ret_V_61' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 872 [1/1] (0.00ns)   --->   "%shl_ln1540_83 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_48, i3 0"   --->   Operation 872 'bitconcatenate' 'shl_ln1540_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 873 [1/1] (0.00ns)   --->   "%sext_ln1540_115 = sext i11 %shl_ln1540_83"   --->   Operation 873 'sext' 'sext_ln1540_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 874 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_20 = sub i12 0, i12 %sext_ln1540_115"   --->   Operation 874 'sub' 'sub_ln1540_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 875 [1/1] (0.00ns)   --->   "%shl_ln1540_84 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_48, i1 0"   --->   Operation 875 'bitconcatenate' 'shl_ln1540_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 876 [1/1] (0.00ns)   --->   "%sext_ln1540_116 = sext i9 %shl_ln1540_84"   --->   Operation 876 'sext' 'sext_ln1540_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 877 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_62 = sub i12 %sub_ln1540_20, i12 %sext_ln1540_116"   --->   Operation 877 'sub' 'ret_V_62' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 878 [1/1] (0.00ns)   --->   "%sext_ln45_18 = sext i12 %ret_V_62" [fir128_best/fir.cpp:45]   --->   Operation 878 'sext' 'sext_ln45_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 879 [1/1] (0.00ns)   --->   "%shl_ln1540_97 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_55, i3 0"   --->   Operation 879 'bitconcatenate' 'shl_ln1540_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 880 [1/1] (0.00ns)   --->   "%sext_ln1540_129 = sext i11 %shl_ln1540_97"   --->   Operation 880 'sext' 'sext_ln1540_129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 881 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_34 = sub i12 0, i12 %sext_ln1540_129"   --->   Operation 881 'sub' 'sub_ln1540_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 882 [1/1] (0.00ns)   --->   "%shl_ln1540_98 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_55, i1 0"   --->   Operation 882 'bitconcatenate' 'shl_ln1540_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 883 [1/1] (0.00ns)   --->   "%sext_ln1540_130 = sext i9 %shl_ln1540_98"   --->   Operation 883 'sext' 'sext_ln1540_130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 884 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_69 = sub i12 %sub_ln1540_34, i12 %sext_ln1540_130"   --->   Operation 884 'sub' 'ret_V_69' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 885 [1/1] (0.00ns)   --->   "%sext_ln45_25 = sext i12 %ret_V_69" [fir128_best/fir.cpp:45]   --->   Operation 885 'sext' 'sext_ln45_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 886 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_67)   --->   "%ret_V_70 = mul i13 %sext_ln232_12, i13 8181"   --->   Operation 886 'mul' 'ret_V_70' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 887 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_70)   --->   "%ret_V_71 = mul i13 %sext_ln232_13, i13 8181"   --->   Operation 887 'mul' 'ret_V_71' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 888 [1/1] (0.00ns)   --->   "%shl_ln1540_99 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_56, i3 0"   --->   Operation 888 'bitconcatenate' 'shl_ln1540_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 889 [1/1] (0.00ns)   --->   "%sext_ln1540_131 = sext i11 %shl_ln1540_99"   --->   Operation 889 'sext' 'sext_ln1540_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 890 [1/1] (1.63ns)   --->   "%ret_V_72 = sub i12 0, i12 %sext_ln1540_131"   --->   Operation 890 'sub' 'ret_V_72' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 891 [1/1] (0.00ns)   --->   "%sext_ln45_26 = sext i12 %ret_V_72" [fir128_best/fir.cpp:45]   --->   Operation 891 'sext' 'sext_ln45_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 892 [1/1] (0.00ns)   --->   "%ret_V_75 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_58, i3 0"   --->   Operation 892 'bitconcatenate' 'ret_V_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 893 [1/1] (0.00ns)   --->   "%sext_ln45_27 = sext i11 %ret_V_75" [fir128_best/fir.cpp:45]   --->   Operation 893 'sext' 'sext_ln45_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 894 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_73)   --->   "%ret_V_76 = mul i13 %sext_ln232_14, i13 11"   --->   Operation 894 'mul' 'ret_V_76' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 895 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_74)   --->   "%ret_V_77 = mul i13 %sext_ln232_15, i13 11"   --->   Operation 895 'mul' 'ret_V_77' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 896 [1/1] (0.00ns)   --->   "%shl_ln1540_101 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_59, i3 0"   --->   Operation 896 'bitconcatenate' 'shl_ln1540_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 897 [1/1] (0.00ns)   --->   "%sext_ln1540_135 = sext i11 %shl_ln1540_101"   --->   Operation 897 'sext' 'sext_ln1540_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 898 [1/1] (0.00ns)   --->   "%shl_ln1540_102 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_59, i1 0"   --->   Operation 898 'bitconcatenate' 'shl_ln1540_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 899 [1/1] (0.00ns)   --->   "%sext_ln1540_136 = sext i9 %shl_ln1540_102"   --->   Operation 899 'sext' 'sext_ln1540_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 900 [1/1] (1.63ns)   --->   "%ret_V_78 = add i12 %sext_ln1540_135, i12 %sext_ln1540_136"   --->   Operation 900 'add' 'ret_V_78' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 901 [1/1] (0.00ns)   --->   "%sext_ln45_28 = sext i12 %ret_V_78" [fir128_best/fir.cpp:45]   --->   Operation 901 'sext' 'sext_ln45_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 902 [1/1] (0.00ns)   --->   "%shl_ln1540_115 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_66, i3 0"   --->   Operation 902 'bitconcatenate' 'shl_ln1540_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 903 [1/1] (0.00ns)   --->   "%sext_ln1540_155 = sext i11 %shl_ln1540_115"   --->   Operation 903 'sext' 'sext_ln1540_155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 904 [1/1] (0.00ns)   --->   "%shl_ln1540_116 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_66, i1 0"   --->   Operation 904 'bitconcatenate' 'shl_ln1540_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 905 [1/1] (0.00ns)   --->   "%sext_ln1540_156 = sext i9 %shl_ln1540_116"   --->   Operation 905 'sext' 'sext_ln1540_156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 906 [1/1] (1.63ns)   --->   "%ret_V_85 = add i12 %sext_ln1540_155, i12 %sext_ln1540_156"   --->   Operation 906 'add' 'ret_V_85' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 907 [1/1] (0.00ns)   --->   "%sext_ln45_29 = sext i12 %ret_V_85" [fir128_best/fir.cpp:45]   --->   Operation 907 'sext' 'sext_ln45_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 908 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_82)   --->   "%ret_V_86 = mul i13 %sext_ln232_16, i13 11"   --->   Operation 908 'mul' 'ret_V_86' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 909 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_85)   --->   "%ret_V_87 = mul i13 %sext_ln232_17, i13 11"   --->   Operation 909 'mul' 'ret_V_87' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 910 [1/1] (0.00ns)   --->   "%ret_V_88 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_67, i3 0"   --->   Operation 910 'bitconcatenate' 'ret_V_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 911 [1/1] (0.00ns)   --->   "%sext_ln45_30 = sext i11 %ret_V_88" [fir128_best/fir.cpp:45]   --->   Operation 911 'sext' 'sext_ln45_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 912 [1/1] (0.00ns)   --->   "%shl_ln1540_118 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_69, i3 0"   --->   Operation 912 'bitconcatenate' 'shl_ln1540_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 913 [1/1] (0.00ns)   --->   "%sext_ln1540_160 = sext i11 %shl_ln1540_118"   --->   Operation 913 'sext' 'sext_ln1540_160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 914 [1/1] (1.63ns)   --->   "%ret_V_91 = sub i12 0, i12 %sext_ln1540_160"   --->   Operation 914 'sub' 'ret_V_91' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 915 [1/1] (0.00ns)   --->   "%sext_ln45_31 = sext i12 %ret_V_91" [fir128_best/fir.cpp:45]   --->   Operation 915 'sext' 'sext_ln45_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 916 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_88)   --->   "%ret_V_92 = mul i13 %sext_ln232_18, i13 8181"   --->   Operation 916 'mul' 'ret_V_92' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 917 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_89)   --->   "%ret_V_93 = mul i13 %sext_ln232_19, i13 8181"   --->   Operation 917 'mul' 'ret_V_93' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 918 [1/1] (0.00ns)   --->   "%shl_ln1540_119 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_70, i3 0"   --->   Operation 918 'bitconcatenate' 'shl_ln1540_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 919 [1/1] (0.00ns)   --->   "%sext_ln1540_161 = sext i11 %shl_ln1540_119"   --->   Operation 919 'sext' 'sext_ln1540_161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 920 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_40 = sub i12 0, i12 %sext_ln1540_161"   --->   Operation 920 'sub' 'sub_ln1540_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 921 [1/1] (0.00ns)   --->   "%shl_ln1540_120 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_70, i1 0"   --->   Operation 921 'bitconcatenate' 'shl_ln1540_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 922 [1/1] (0.00ns)   --->   "%sext_ln1540_162 = sext i9 %shl_ln1540_120"   --->   Operation 922 'sext' 'sext_ln1540_162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 923 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_94 = sub i12 %sub_ln1540_40, i12 %sext_ln1540_162"   --->   Operation 923 'sub' 'ret_V_94' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 924 [1/1] (0.00ns)   --->   "%sext_ln45_32 = sext i12 %ret_V_94" [fir128_best/fir.cpp:45]   --->   Operation 924 'sext' 'sext_ln45_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 925 [1/1] (0.00ns)   --->   "%shl_ln1540_165 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_93, i3 0"   --->   Operation 925 'bitconcatenate' 'shl_ln1540_165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 926 [1/1] (0.00ns)   --->   "%sext_ln1540_207 = sext i11 %shl_ln1540_165"   --->   Operation 926 'sext' 'sext_ln1540_207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 927 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1540_86 = sub i12 0, i12 %sext_ln1540_207"   --->   Operation 927 'sub' 'sub_ln1540_86' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 928 [1/1] (0.00ns)   --->   "%shl_ln1540_166 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_93, i1 0"   --->   Operation 928 'bitconcatenate' 'shl_ln1540_166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 929 [1/1] (0.00ns)   --->   "%sext_ln1540_208 = sext i9 %shl_ln1540_166"   --->   Operation 929 'sext' 'sext_ln1540_208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 930 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%ret_V_117 = sub i12 %sub_ln1540_86, i12 %sext_ln1540_208"   --->   Operation 930 'sub' 'ret_V_117' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 931 [1/1] (0.00ns)   --->   "%sext_ln45_55 = sext i12 %ret_V_117" [fir128_best/fir.cpp:45]   --->   Operation 931 'sext' 'sext_ln45_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 932 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_113)   --->   "%ret_V_118 = mul i13 %sext_ln232_20, i13 8181"   --->   Operation 932 'mul' 'ret_V_118' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 933 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_116)   --->   "%ret_V_119 = mul i13 %sext_ln232_21, i13 8181"   --->   Operation 933 'mul' 'ret_V_119' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 934 [1/1] (0.00ns)   --->   "%shl_ln1540_167 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_94, i3 0"   --->   Operation 934 'bitconcatenate' 'shl_ln1540_167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 935 [1/1] (0.00ns)   --->   "%sext_ln1540_209 = sext i11 %shl_ln1540_167"   --->   Operation 935 'sext' 'sext_ln1540_209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 936 [1/1] (1.63ns)   --->   "%ret_V_120 = sub i12 0, i12 %sext_ln1540_209"   --->   Operation 936 'sub' 'ret_V_120' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 937 [1/1] (0.00ns)   --->   "%sext_ln45_56 = sext i12 %ret_V_120" [fir128_best/fir.cpp:45]   --->   Operation 937 'sext' 'sext_ln45_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 938 [1/1] (0.00ns)   --->   "%ret_V_123 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_96, i3 0"   --->   Operation 938 'bitconcatenate' 'ret_V_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 939 [1/1] (0.00ns)   --->   "%sext_ln45_57 = sext i11 %ret_V_123" [fir128_best/fir.cpp:45]   --->   Operation 939 'sext' 'sext_ln45_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 940 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_119)   --->   "%ret_V_124 = mul i13 %sext_ln232_22, i13 11"   --->   Operation 940 'mul' 'ret_V_124' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 941 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_120)   --->   "%mul_ln1540 = mul i12 %sext_ln1540_220, i12 11"   --->   Operation 941 'mul' 'mul_ln1540' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 942 [1/1] (0.00ns)   --->   "%ret_V_125 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1, i1 %tmp_97, i1 0, i1 %tmp_97, i1 0"   --->   Operation 942 'bitconcatenate' 'ret_V_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 943 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i4 %ret_V_125"   --->   Operation 943 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 944 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_19 = add i13 %sext_ln45_1, i13 %ret_V_22" [fir128_best/fir.cpp:49]   --->   Operation 944 'add' 'add_ln49_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 945 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_22 = add i13 %ret_V_23, i13 %sext_ln45_2" [fir128_best/fir.cpp:49]   --->   Operation 945 'add' 'add_ln49_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 946 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_25 = add i13 %sext_ln45_3, i13 %ret_V_28" [fir128_best/fir.cpp:49]   --->   Operation 946 'add' 'add_ln49_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 947 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_26 = add i13 %ret_V_29, i13 %sext_ln45_4" [fir128_best/fir.cpp:49]   --->   Operation 947 'add' 'add_ln49_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 948 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_35 = add i13 %sext_ln45_11, i13 %ret_V_38" [fir128_best/fir.cpp:49]   --->   Operation 948 'add' 'add_ln49_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 949 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_38 = add i13 %ret_V_39, i13 %sext_ln45_12" [fir128_best/fir.cpp:49]   --->   Operation 949 'add' 'add_ln49_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 950 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_41 = add i13 %sext_ln45_13, i13 %ret_V_44" [fir128_best/fir.cpp:49]   --->   Operation 950 'add' 'add_ln49_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 951 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_42 = add i13 %ret_V_45, i13 %sext_ln45_14" [fir128_best/fir.cpp:49]   --->   Operation 951 'add' 'add_ln49_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 952 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_50 = add i13 %sext_ln45_15, i13 %ret_V_54" [fir128_best/fir.cpp:49]   --->   Operation 952 'add' 'add_ln49_50' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 953 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_53 = add i13 %ret_V_55, i13 %sext_ln45_16" [fir128_best/fir.cpp:49]   --->   Operation 953 'add' 'add_ln49_53' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 954 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_56 = add i13 %sext_ln45_17, i13 %ret_V_60" [fir128_best/fir.cpp:49]   --->   Operation 954 'add' 'add_ln49_56' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 955 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_57 = add i13 %ret_V_61, i13 %sext_ln45_18" [fir128_best/fir.cpp:49]   --->   Operation 955 'add' 'add_ln49_57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 956 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_67 = add i13 %sext_ln45_25, i13 %ret_V_70" [fir128_best/fir.cpp:49]   --->   Operation 956 'add' 'add_ln49_67' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 957 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_70 = add i13 %ret_V_71, i13 %sext_ln45_26" [fir128_best/fir.cpp:49]   --->   Operation 957 'add' 'add_ln49_70' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 958 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_73 = add i13 %sext_ln45_27, i13 %ret_V_76" [fir128_best/fir.cpp:49]   --->   Operation 958 'add' 'add_ln49_73' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 959 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_74 = add i13 %ret_V_77, i13 %sext_ln45_28" [fir128_best/fir.cpp:49]   --->   Operation 959 'add' 'add_ln49_74' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 960 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_82 = add i13 %sext_ln45_29, i13 %ret_V_86" [fir128_best/fir.cpp:49]   --->   Operation 960 'add' 'add_ln49_82' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 961 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_85 = add i13 %ret_V_87, i13 %sext_ln45_30" [fir128_best/fir.cpp:49]   --->   Operation 961 'add' 'add_ln49_85' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 962 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_88 = add i13 %sext_ln45_31, i13 %ret_V_92" [fir128_best/fir.cpp:49]   --->   Operation 962 'add' 'add_ln49_88' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 963 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_89 = add i13 %ret_V_93, i13 %sext_ln45_32" [fir128_best/fir.cpp:49]   --->   Operation 963 'add' 'add_ln49_89' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 964 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_113 = add i13 %sext_ln45_55, i13 %ret_V_118" [fir128_best/fir.cpp:49]   --->   Operation 964 'add' 'add_ln49_113' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 965 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_116 = add i13 %ret_V_119, i13 %sext_ln45_56" [fir128_best/fir.cpp:49]   --->   Operation 965 'add' 'add_ln49_116' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 966 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_119 = add i13 %sext_ln45_57, i13 %ret_V_124" [fir128_best/fir.cpp:49]   --->   Operation 966 'add' 'add_ln49_119' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 967 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_120 = add i12 %mul_ln1540, i12 %zext_ln179" [fir128_best/fir.cpp:49]   --->   Operation 967 'add' 'add_ln49_120' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 5.59>
ST_4 : Operation 968 [1/1] (0.00ns)   --->   "%sext_ln49_17 = sext i14 %add_ln49_17" [fir128_best/fir.cpp:49]   --->   Operation 968 'sext' 'sext_ln49_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 969 [1/1] (0.00ns)   --->   "%sext_ln49_18 = sext i13 %add_ln49_18" [fir128_best/fir.cpp:49]   --->   Operation 969 'sext' 'sext_ln49_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 970 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_19 = add i13 %sext_ln45_1, i13 %ret_V_22" [fir128_best/fir.cpp:49]   --->   Operation 970 'add' 'add_ln49_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 971 [1/1] (0.00ns)   --->   "%sext_ln49_19 = sext i13 %add_ln49_19" [fir128_best/fir.cpp:49]   --->   Operation 971 'sext' 'sext_ln49_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 972 [1/1] (1.67ns)   --->   "%add_ln49_20 = add i14 %sext_ln49_19, i14 %sext_ln49_18" [fir128_best/fir.cpp:49]   --->   Operation 972 'add' 'add_ln49_20' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 973 [1/1] (0.00ns)   --->   "%sext_ln49_20 = sext i14 %add_ln49_20" [fir128_best/fir.cpp:49]   --->   Operation 973 'sext' 'sext_ln49_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 974 [1/1] (1.81ns)   --->   "%add_ln49_21 = add i15 %sext_ln49_20, i15 %sext_ln49_17" [fir128_best/fir.cpp:49]   --->   Operation 974 'add' 'add_ln49_21' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 975 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_22 = add i13 %ret_V_23, i13 %sext_ln45_2" [fir128_best/fir.cpp:49]   --->   Operation 975 'add' 'add_ln49_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 976 [1/1] (0.00ns)   --->   "%sext_ln49_22 = sext i11 %add_ln49_23" [fir128_best/fir.cpp:49]   --->   Operation 976 'sext' 'sext_ln49_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 977 [1/1] (1.67ns)   --->   "%add_ln49_24 = add i13 %sext_ln49_22, i13 %add_ln49_22" [fir128_best/fir.cpp:49]   --->   Operation 977 'add' 'add_ln49_24' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 978 [1/1] (0.00ns)   --->   "%sext_ln49_23 = sext i13 %add_ln49_24" [fir128_best/fir.cpp:49]   --->   Operation 978 'sext' 'sext_ln49_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 979 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_25 = add i13 %sext_ln45_3, i13 %ret_V_28" [fir128_best/fir.cpp:49]   --->   Operation 979 'add' 'add_ln49_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 980 [1/1] (0.00ns)   --->   "%sext_ln49_24 = sext i13 %add_ln49_25" [fir128_best/fir.cpp:49]   --->   Operation 980 'sext' 'sext_ln49_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 981 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_26 = add i13 %ret_V_29, i13 %sext_ln45_4" [fir128_best/fir.cpp:49]   --->   Operation 981 'add' 'add_ln49_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 982 [1/1] (0.00ns)   --->   "%sext_ln49_25 = sext i13 %add_ln49_26" [fir128_best/fir.cpp:49]   --->   Operation 982 'sext' 'sext_ln49_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 983 [1/1] (1.67ns)   --->   "%add_ln49_27 = add i14 %sext_ln49_25, i14 %sext_ln49_24" [fir128_best/fir.cpp:49]   --->   Operation 983 'add' 'add_ln49_27' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 984 [1/1] (0.00ns)   --->   "%sext_ln49_26 = sext i14 %add_ln49_27" [fir128_best/fir.cpp:49]   --->   Operation 984 'sext' 'sext_ln49_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 985 [1/1] (1.81ns)   --->   "%add_ln49_28 = add i15 %sext_ln49_26, i15 %sext_ln49_23" [fir128_best/fir.cpp:49]   --->   Operation 985 'add' 'add_ln49_28' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 986 [1/1] (0.00ns)   --->   "%sext_ln49_32 = sext i14 %add_ln49_33" [fir128_best/fir.cpp:49]   --->   Operation 986 'sext' 'sext_ln49_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 987 [1/1] (0.00ns)   --->   "%sext_ln49_33 = sext i13 %add_ln49_34" [fir128_best/fir.cpp:49]   --->   Operation 987 'sext' 'sext_ln49_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 988 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_35 = add i13 %sext_ln45_11, i13 %ret_V_38" [fir128_best/fir.cpp:49]   --->   Operation 988 'add' 'add_ln49_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 989 [1/1] (0.00ns)   --->   "%sext_ln49_34 = sext i13 %add_ln49_35" [fir128_best/fir.cpp:49]   --->   Operation 989 'sext' 'sext_ln49_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 990 [1/1] (1.67ns)   --->   "%add_ln49_36 = add i14 %sext_ln49_34, i14 %sext_ln49_33" [fir128_best/fir.cpp:49]   --->   Operation 990 'add' 'add_ln49_36' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 991 [1/1] (0.00ns)   --->   "%sext_ln49_35 = sext i14 %add_ln49_36" [fir128_best/fir.cpp:49]   --->   Operation 991 'sext' 'sext_ln49_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 992 [1/1] (1.81ns)   --->   "%add_ln49_37 = add i15 %sext_ln49_35, i15 %sext_ln49_32" [fir128_best/fir.cpp:49]   --->   Operation 992 'add' 'add_ln49_37' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 993 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_38 = add i13 %ret_V_39, i13 %sext_ln45_12" [fir128_best/fir.cpp:49]   --->   Operation 993 'add' 'add_ln49_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 994 [1/1] (0.00ns)   --->   "%sext_ln49_37 = sext i11 %add_ln49_39" [fir128_best/fir.cpp:49]   --->   Operation 994 'sext' 'sext_ln49_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 995 [1/1] (1.67ns)   --->   "%add_ln49_40 = add i13 %sext_ln49_37, i13 %add_ln49_38" [fir128_best/fir.cpp:49]   --->   Operation 995 'add' 'add_ln49_40' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 996 [1/1] (0.00ns)   --->   "%sext_ln49_38 = sext i13 %add_ln49_40" [fir128_best/fir.cpp:49]   --->   Operation 996 'sext' 'sext_ln49_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 997 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_41 = add i13 %sext_ln45_13, i13 %ret_V_44" [fir128_best/fir.cpp:49]   --->   Operation 997 'add' 'add_ln49_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 998 [1/1] (0.00ns)   --->   "%sext_ln49_39 = sext i13 %add_ln49_41" [fir128_best/fir.cpp:49]   --->   Operation 998 'sext' 'sext_ln49_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 999 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_42 = add i13 %ret_V_45, i13 %sext_ln45_14" [fir128_best/fir.cpp:49]   --->   Operation 999 'add' 'add_ln49_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1000 [1/1] (0.00ns)   --->   "%sext_ln49_40 = sext i13 %add_ln49_42" [fir128_best/fir.cpp:49]   --->   Operation 1000 'sext' 'sext_ln49_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1001 [1/1] (1.67ns)   --->   "%add_ln49_43 = add i14 %sext_ln49_40, i14 %sext_ln49_39" [fir128_best/fir.cpp:49]   --->   Operation 1001 'add' 'add_ln49_43' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1002 [1/1] (0.00ns)   --->   "%sext_ln49_41 = sext i14 %add_ln49_43" [fir128_best/fir.cpp:49]   --->   Operation 1002 'sext' 'sext_ln49_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1003 [1/1] (1.81ns)   --->   "%add_ln49_44 = add i15 %sext_ln49_41, i15 %sext_ln49_38" [fir128_best/fir.cpp:49]   --->   Operation 1003 'add' 'add_ln49_44' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1004 [1/1] (0.00ns)   --->   "%sext_ln49_46 = sext i14 %add_ln49_48" [fir128_best/fir.cpp:49]   --->   Operation 1004 'sext' 'sext_ln49_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1005 [1/1] (0.00ns)   --->   "%sext_ln49_47 = sext i13 %add_ln49_49" [fir128_best/fir.cpp:49]   --->   Operation 1005 'sext' 'sext_ln49_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1006 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_50 = add i13 %sext_ln45_15, i13 %ret_V_54" [fir128_best/fir.cpp:49]   --->   Operation 1006 'add' 'add_ln49_50' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1007 [1/1] (0.00ns)   --->   "%sext_ln49_48 = sext i13 %add_ln49_50" [fir128_best/fir.cpp:49]   --->   Operation 1007 'sext' 'sext_ln49_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1008 [1/1] (1.67ns)   --->   "%add_ln49_51 = add i14 %sext_ln49_48, i14 %sext_ln49_47" [fir128_best/fir.cpp:49]   --->   Operation 1008 'add' 'add_ln49_51' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1009 [1/1] (0.00ns)   --->   "%sext_ln49_49 = sext i14 %add_ln49_51" [fir128_best/fir.cpp:49]   --->   Operation 1009 'sext' 'sext_ln49_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1010 [1/1] (1.81ns)   --->   "%add_ln49_52 = add i15 %sext_ln49_49, i15 %sext_ln49_46" [fir128_best/fir.cpp:49]   --->   Operation 1010 'add' 'add_ln49_52' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1011 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_53 = add i13 %ret_V_55, i13 %sext_ln45_16" [fir128_best/fir.cpp:49]   --->   Operation 1011 'add' 'add_ln49_53' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1012 [1/1] (0.00ns)   --->   "%sext_ln49_51 = sext i11 %add_ln49_54" [fir128_best/fir.cpp:49]   --->   Operation 1012 'sext' 'sext_ln49_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1013 [1/1] (1.67ns)   --->   "%add_ln49_55 = add i13 %sext_ln49_51, i13 %add_ln49_53" [fir128_best/fir.cpp:49]   --->   Operation 1013 'add' 'add_ln49_55' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1014 [1/1] (0.00ns)   --->   "%sext_ln49_52 = sext i13 %add_ln49_55" [fir128_best/fir.cpp:49]   --->   Operation 1014 'sext' 'sext_ln49_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1015 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_56 = add i13 %sext_ln45_17, i13 %ret_V_60" [fir128_best/fir.cpp:49]   --->   Operation 1015 'add' 'add_ln49_56' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1016 [1/1] (0.00ns)   --->   "%sext_ln49_53 = sext i13 %add_ln49_56" [fir128_best/fir.cpp:49]   --->   Operation 1016 'sext' 'sext_ln49_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1017 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_57 = add i13 %ret_V_61, i13 %sext_ln45_18" [fir128_best/fir.cpp:49]   --->   Operation 1017 'add' 'add_ln49_57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1018 [1/1] (0.00ns)   --->   "%sext_ln49_54 = sext i13 %add_ln49_57" [fir128_best/fir.cpp:49]   --->   Operation 1018 'sext' 'sext_ln49_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1019 [1/1] (1.67ns)   --->   "%add_ln49_58 = add i14 %sext_ln49_54, i14 %sext_ln49_53" [fir128_best/fir.cpp:49]   --->   Operation 1019 'add' 'add_ln49_58' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1020 [1/1] (0.00ns)   --->   "%sext_ln49_55 = sext i14 %add_ln49_58" [fir128_best/fir.cpp:49]   --->   Operation 1020 'sext' 'sext_ln49_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1021 [1/1] (1.81ns)   --->   "%add_ln49_59 = add i15 %sext_ln49_55, i15 %sext_ln49_52" [fir128_best/fir.cpp:49]   --->   Operation 1021 'add' 'add_ln49_59' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1022 [1/1] (0.00ns)   --->   "%sext_ln49_62 = sext i14 %add_ln49_65" [fir128_best/fir.cpp:49]   --->   Operation 1022 'sext' 'sext_ln49_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1023 [1/1] (0.00ns)   --->   "%sext_ln49_63 = sext i13 %add_ln49_66" [fir128_best/fir.cpp:49]   --->   Operation 1023 'sext' 'sext_ln49_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1024 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_67 = add i13 %sext_ln45_25, i13 %ret_V_70" [fir128_best/fir.cpp:49]   --->   Operation 1024 'add' 'add_ln49_67' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1025 [1/1] (0.00ns)   --->   "%sext_ln49_64 = sext i13 %add_ln49_67" [fir128_best/fir.cpp:49]   --->   Operation 1025 'sext' 'sext_ln49_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1026 [1/1] (1.67ns)   --->   "%add_ln49_68 = add i14 %sext_ln49_64, i14 %sext_ln49_63" [fir128_best/fir.cpp:49]   --->   Operation 1026 'add' 'add_ln49_68' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1027 [1/1] (0.00ns)   --->   "%sext_ln49_65 = sext i14 %add_ln49_68" [fir128_best/fir.cpp:49]   --->   Operation 1027 'sext' 'sext_ln49_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1028 [1/1] (1.81ns)   --->   "%add_ln49_69 = add i15 %sext_ln49_65, i15 %sext_ln49_62" [fir128_best/fir.cpp:49]   --->   Operation 1028 'add' 'add_ln49_69' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1029 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_70 = add i13 %ret_V_71, i13 %sext_ln45_26" [fir128_best/fir.cpp:49]   --->   Operation 1029 'add' 'add_ln49_70' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1030 [1/1] (0.00ns)   --->   "%sext_ln49_67 = sext i11 %add_ln49_71" [fir128_best/fir.cpp:49]   --->   Operation 1030 'sext' 'sext_ln49_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1031 [1/1] (1.67ns)   --->   "%add_ln49_72 = add i13 %sext_ln49_67, i13 %add_ln49_70" [fir128_best/fir.cpp:49]   --->   Operation 1031 'add' 'add_ln49_72' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1032 [1/1] (0.00ns)   --->   "%sext_ln49_68 = sext i13 %add_ln49_72" [fir128_best/fir.cpp:49]   --->   Operation 1032 'sext' 'sext_ln49_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1033 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_73 = add i13 %sext_ln45_27, i13 %ret_V_76" [fir128_best/fir.cpp:49]   --->   Operation 1033 'add' 'add_ln49_73' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1034 [1/1] (0.00ns)   --->   "%sext_ln49_69 = sext i13 %add_ln49_73" [fir128_best/fir.cpp:49]   --->   Operation 1034 'sext' 'sext_ln49_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1035 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_74 = add i13 %ret_V_77, i13 %sext_ln45_28" [fir128_best/fir.cpp:49]   --->   Operation 1035 'add' 'add_ln49_74' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1036 [1/1] (0.00ns)   --->   "%sext_ln49_70 = sext i13 %add_ln49_74" [fir128_best/fir.cpp:49]   --->   Operation 1036 'sext' 'sext_ln49_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1037 [1/1] (1.67ns)   --->   "%add_ln49_75 = add i14 %sext_ln49_70, i14 %sext_ln49_69" [fir128_best/fir.cpp:49]   --->   Operation 1037 'add' 'add_ln49_75' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1038 [1/1] (0.00ns)   --->   "%sext_ln49_71 = sext i14 %add_ln49_75" [fir128_best/fir.cpp:49]   --->   Operation 1038 'sext' 'sext_ln49_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1039 [1/1] (1.81ns)   --->   "%add_ln49_76 = add i15 %sext_ln49_71, i15 %sext_ln49_68" [fir128_best/fir.cpp:49]   --->   Operation 1039 'add' 'add_ln49_76' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1040 [1/1] (0.00ns)   --->   "%sext_ln49_76 = sext i14 %add_ln49_80" [fir128_best/fir.cpp:49]   --->   Operation 1040 'sext' 'sext_ln49_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1041 [1/1] (0.00ns)   --->   "%sext_ln49_77 = sext i13 %add_ln49_81" [fir128_best/fir.cpp:49]   --->   Operation 1041 'sext' 'sext_ln49_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1042 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_82 = add i13 %sext_ln45_29, i13 %ret_V_86" [fir128_best/fir.cpp:49]   --->   Operation 1042 'add' 'add_ln49_82' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1043 [1/1] (0.00ns)   --->   "%sext_ln49_78 = sext i13 %add_ln49_82" [fir128_best/fir.cpp:49]   --->   Operation 1043 'sext' 'sext_ln49_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1044 [1/1] (1.67ns)   --->   "%add_ln49_83 = add i14 %sext_ln49_78, i14 %sext_ln49_77" [fir128_best/fir.cpp:49]   --->   Operation 1044 'add' 'add_ln49_83' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1045 [1/1] (0.00ns)   --->   "%sext_ln49_79 = sext i14 %add_ln49_83" [fir128_best/fir.cpp:49]   --->   Operation 1045 'sext' 'sext_ln49_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1046 [1/1] (1.81ns)   --->   "%add_ln49_84 = add i15 %sext_ln49_79, i15 %sext_ln49_76" [fir128_best/fir.cpp:49]   --->   Operation 1046 'add' 'add_ln49_84' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1047 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_85 = add i13 %ret_V_87, i13 %sext_ln45_30" [fir128_best/fir.cpp:49]   --->   Operation 1047 'add' 'add_ln49_85' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1048 [1/1] (0.00ns)   --->   "%sext_ln49_81 = sext i11 %add_ln49_86" [fir128_best/fir.cpp:49]   --->   Operation 1048 'sext' 'sext_ln49_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1049 [1/1] (1.67ns)   --->   "%add_ln49_87 = add i13 %sext_ln49_81, i13 %add_ln49_85" [fir128_best/fir.cpp:49]   --->   Operation 1049 'add' 'add_ln49_87' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1050 [1/1] (0.00ns)   --->   "%sext_ln49_82 = sext i13 %add_ln49_87" [fir128_best/fir.cpp:49]   --->   Operation 1050 'sext' 'sext_ln49_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1051 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_88 = add i13 %sext_ln45_31, i13 %ret_V_92" [fir128_best/fir.cpp:49]   --->   Operation 1051 'add' 'add_ln49_88' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1052 [1/1] (0.00ns)   --->   "%sext_ln49_83 = sext i13 %add_ln49_88" [fir128_best/fir.cpp:49]   --->   Operation 1052 'sext' 'sext_ln49_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1053 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_89 = add i13 %ret_V_93, i13 %sext_ln45_32" [fir128_best/fir.cpp:49]   --->   Operation 1053 'add' 'add_ln49_89' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1054 [1/1] (0.00ns)   --->   "%sext_ln49_84 = sext i13 %add_ln49_89" [fir128_best/fir.cpp:49]   --->   Operation 1054 'sext' 'sext_ln49_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1055 [1/1] (1.67ns)   --->   "%add_ln49_90 = add i14 %sext_ln49_84, i14 %sext_ln49_83" [fir128_best/fir.cpp:49]   --->   Operation 1055 'add' 'add_ln49_90' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1056 [1/1] (0.00ns)   --->   "%sext_ln49_85 = sext i14 %add_ln49_90" [fir128_best/fir.cpp:49]   --->   Operation 1056 'sext' 'sext_ln49_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1057 [1/1] (1.81ns)   --->   "%add_ln49_91 = add i15 %sext_ln49_85, i15 %sext_ln49_82" [fir128_best/fir.cpp:49]   --->   Operation 1057 'add' 'add_ln49_91' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1058 [1/1] (0.00ns)   --->   "%sext_ln49_106 = sext i14 %add_ln49_111" [fir128_best/fir.cpp:49]   --->   Operation 1058 'sext' 'sext_ln49_106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1059 [1/1] (0.00ns)   --->   "%sext_ln49_107 = sext i13 %add_ln49_112" [fir128_best/fir.cpp:49]   --->   Operation 1059 'sext' 'sext_ln49_107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1060 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_113 = add i13 %sext_ln45_55, i13 %ret_V_118" [fir128_best/fir.cpp:49]   --->   Operation 1060 'add' 'add_ln49_113' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1061 [1/1] (0.00ns)   --->   "%sext_ln49_108 = sext i13 %add_ln49_113" [fir128_best/fir.cpp:49]   --->   Operation 1061 'sext' 'sext_ln49_108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1062 [1/1] (1.67ns)   --->   "%add_ln49_114 = add i14 %sext_ln49_108, i14 %sext_ln49_107" [fir128_best/fir.cpp:49]   --->   Operation 1062 'add' 'add_ln49_114' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1063 [1/1] (0.00ns)   --->   "%sext_ln49_109 = sext i14 %add_ln49_114" [fir128_best/fir.cpp:49]   --->   Operation 1063 'sext' 'sext_ln49_109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1064 [1/1] (1.81ns)   --->   "%add_ln49_115 = add i15 %sext_ln49_109, i15 %sext_ln49_106" [fir128_best/fir.cpp:49]   --->   Operation 1064 'add' 'add_ln49_115' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1065 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_116 = add i13 %ret_V_119, i13 %sext_ln45_56" [fir128_best/fir.cpp:49]   --->   Operation 1065 'add' 'add_ln49_116' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1066 [1/1] (0.00ns)   --->   "%sext_ln49_111 = sext i11 %add_ln49_117" [fir128_best/fir.cpp:49]   --->   Operation 1066 'sext' 'sext_ln49_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1067 [1/1] (1.67ns)   --->   "%add_ln49_118 = add i13 %sext_ln49_111, i13 %add_ln49_116" [fir128_best/fir.cpp:49]   --->   Operation 1067 'add' 'add_ln49_118' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1068 [1/1] (0.00ns)   --->   "%sext_ln49_112 = sext i13 %add_ln49_118" [fir128_best/fir.cpp:49]   --->   Operation 1068 'sext' 'sext_ln49_112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1069 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_119 = add i13 %sext_ln45_57, i13 %ret_V_124" [fir128_best/fir.cpp:49]   --->   Operation 1069 'add' 'add_ln49_119' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1070 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_120 = add i12 %mul_ln1540, i12 %zext_ln179" [fir128_best/fir.cpp:49]   --->   Operation 1070 'add' 'add_ln49_120' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1071 [1/1] (0.00ns)   --->   "%sext_ln49_113 = sext i12 %add_ln49_120" [fir128_best/fir.cpp:49]   --->   Operation 1071 'sext' 'sext_ln49_113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1072 [1/1] (1.67ns)   --->   "%add_ln49_121 = add i13 %sext_ln49_113, i13 %add_ln49_119" [fir128_best/fir.cpp:49]   --->   Operation 1072 'add' 'add_ln49_121' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1073 [1/1] (0.00ns)   --->   "%sext_ln49_114 = sext i13 %add_ln49_121" [fir128_best/fir.cpp:49]   --->   Operation 1073 'sext' 'sext_ln49_114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1074 [1/1] (1.67ns)   --->   "%add_ln49_122 = add i14 %sext_ln49_114, i14 %sext_ln49_112" [fir128_best/fir.cpp:49]   --->   Operation 1074 'add' 'add_ln49_122' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.12>
ST_5 : Operation 1075 [1/1] (0.00ns)   --->   "%sext_ln49_14 = sext i16 %add_ln49_14" [fir128_best/fir.cpp:49]   --->   Operation 1075 'sext' 'sext_ln49_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1076 [1/1] (0.00ns)   --->   "%sext_ln49_21 = sext i15 %add_ln49_21" [fir128_best/fir.cpp:49]   --->   Operation 1076 'sext' 'sext_ln49_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1077 [1/1] (0.00ns)   --->   "%sext_ln49_27 = sext i15 %add_ln49_28" [fir128_best/fir.cpp:49]   --->   Operation 1077 'sext' 'sext_ln49_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1078 [1/1] (1.94ns)   --->   "%add_ln49_29 = add i16 %sext_ln49_27, i16 %sext_ln49_21" [fir128_best/fir.cpp:49]   --->   Operation 1078 'add' 'add_ln49_29' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1079 [1/1] (0.00ns)   --->   "%sext_ln49_28 = sext i16 %add_ln49_29" [fir128_best/fir.cpp:49]   --->   Operation 1079 'sext' 'sext_ln49_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1080 [1/1] (2.07ns)   --->   "%add_ln49_30 = add i17 %sext_ln49_28, i17 %sext_ln49_14" [fir128_best/fir.cpp:49]   --->   Operation 1080 'add' 'add_ln49_30' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1081 [1/1] (0.00ns)   --->   "%sext_ln49_29 = sext i17 %add_ln49_30" [fir128_best/fir.cpp:49]   --->   Operation 1081 'sext' 'sext_ln49_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1082 [1/1] (0.00ns)   --->   "%sext_ln49_36 = sext i15 %add_ln49_37" [fir128_best/fir.cpp:49]   --->   Operation 1082 'sext' 'sext_ln49_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1083 [1/1] (0.00ns)   --->   "%sext_ln49_42 = sext i15 %add_ln49_44" [fir128_best/fir.cpp:49]   --->   Operation 1083 'sext' 'sext_ln49_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1084 [1/1] (1.94ns)   --->   "%add_ln49_45 = add i16 %sext_ln49_42, i16 %sext_ln49_36" [fir128_best/fir.cpp:49]   --->   Operation 1084 'add' 'add_ln49_45' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1085 [1/1] (0.00ns)   --->   "%sext_ln49_43 = sext i16 %add_ln49_45" [fir128_best/fir.cpp:49]   --->   Operation 1085 'sext' 'sext_ln49_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1086 [1/1] (0.00ns)   --->   "%sext_ln49_50 = sext i15 %add_ln49_52" [fir128_best/fir.cpp:49]   --->   Operation 1086 'sext' 'sext_ln49_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1087 [1/1] (0.00ns)   --->   "%sext_ln49_56 = sext i15 %add_ln49_59" [fir128_best/fir.cpp:49]   --->   Operation 1087 'sext' 'sext_ln49_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1088 [1/1] (1.94ns)   --->   "%add_ln49_60 = add i16 %sext_ln49_56, i16 %sext_ln49_50" [fir128_best/fir.cpp:49]   --->   Operation 1088 'add' 'add_ln49_60' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1089 [1/1] (0.00ns)   --->   "%sext_ln49_57 = sext i16 %add_ln49_60" [fir128_best/fir.cpp:49]   --->   Operation 1089 'sext' 'sext_ln49_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1090 [1/1] (2.07ns)   --->   "%add_ln49_61 = add i17 %sext_ln49_57, i17 %sext_ln49_43" [fir128_best/fir.cpp:49]   --->   Operation 1090 'add' 'add_ln49_61' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1091 [1/1] (0.00ns)   --->   "%sext_ln49_58 = sext i17 %add_ln49_61" [fir128_best/fir.cpp:49]   --->   Operation 1091 'sext' 'sext_ln49_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1092 [1/1] (2.10ns)   --->   "%add_ln49_62 = add i18 %sext_ln49_58, i18 %sext_ln49_29" [fir128_best/fir.cpp:49]   --->   Operation 1092 'add' 'add_ln49_62' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1093 [1/1] (0.00ns)   --->   "%sext_ln49_66 = sext i15 %add_ln49_69" [fir128_best/fir.cpp:49]   --->   Operation 1093 'sext' 'sext_ln49_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1094 [1/1] (0.00ns)   --->   "%sext_ln49_72 = sext i15 %add_ln49_76" [fir128_best/fir.cpp:49]   --->   Operation 1094 'sext' 'sext_ln49_72' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1095 [1/1] (1.94ns)   --->   "%add_ln49_77 = add i16 %sext_ln49_72, i16 %sext_ln49_66" [fir128_best/fir.cpp:49]   --->   Operation 1095 'add' 'add_ln49_77' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1096 [1/1] (0.00ns)   --->   "%sext_ln49_73 = sext i16 %add_ln49_77" [fir128_best/fir.cpp:49]   --->   Operation 1096 'sext' 'sext_ln49_73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1097 [1/1] (0.00ns)   --->   "%sext_ln49_80 = sext i15 %add_ln49_84" [fir128_best/fir.cpp:49]   --->   Operation 1097 'sext' 'sext_ln49_80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1098 [1/1] (0.00ns)   --->   "%sext_ln49_86 = sext i15 %add_ln49_91" [fir128_best/fir.cpp:49]   --->   Operation 1098 'sext' 'sext_ln49_86' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1099 [1/1] (1.94ns)   --->   "%add_ln49_92 = add i16 %sext_ln49_86, i16 %sext_ln49_80" [fir128_best/fir.cpp:49]   --->   Operation 1099 'add' 'add_ln49_92' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1100 [1/1] (0.00ns)   --->   "%sext_ln49_87 = sext i16 %add_ln49_92" [fir128_best/fir.cpp:49]   --->   Operation 1100 'sext' 'sext_ln49_87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1101 [1/1] (2.07ns)   --->   "%add_ln49_93 = add i17 %sext_ln49_87, i17 %sext_ln49_73" [fir128_best/fir.cpp:49]   --->   Operation 1101 'add' 'add_ln49_93' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1102 [1/1] (0.00ns)   --->   "%sext_ln49_88 = sext i17 %add_ln49_93" [fir128_best/fir.cpp:49]   --->   Operation 1102 'sext' 'sext_ln49_88' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1103 [1/1] (0.00ns)   --->   "%sext_ln49_103 = sext i16 %add_ln49_108" [fir128_best/fir.cpp:49]   --->   Operation 1103 'sext' 'sext_ln49_103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1104 [1/1] (0.00ns)   --->   "%sext_ln49_110 = sext i15 %add_ln49_115" [fir128_best/fir.cpp:49]   --->   Operation 1104 'sext' 'sext_ln49_110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1105 [1/1] (0.00ns)   --->   "%sext_ln49_115 = sext i14 %add_ln49_122" [fir128_best/fir.cpp:49]   --->   Operation 1105 'sext' 'sext_ln49_115' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1106 [1/1] (1.94ns)   --->   "%add_ln49_123 = add i16 %sext_ln49_115, i16 %sext_ln49_110" [fir128_best/fir.cpp:49]   --->   Operation 1106 'add' 'add_ln49_123' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1107 [1/1] (0.00ns)   --->   "%sext_ln49_116 = sext i16 %add_ln49_123" [fir128_best/fir.cpp:49]   --->   Operation 1107 'sext' 'sext_ln49_116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1108 [1/1] (2.07ns)   --->   "%add_ln49_124 = add i17 %sext_ln49_116, i17 %sext_ln49_103" [fir128_best/fir.cpp:49]   --->   Operation 1108 'add' 'add_ln49_124' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1109 [1/1] (0.00ns)   --->   "%sext_ln49_117 = sext i17 %add_ln49_124" [fir128_best/fir.cpp:49]   --->   Operation 1109 'sext' 'sext_ln49_117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1110 [1/1] (2.10ns)   --->   "%add_ln49_125 = add i18 %sext_ln49_117, i18 %sext_ln49_88" [fir128_best/fir.cpp:49]   --->   Operation 1110 'add' 'add_ln49_125' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.13>
ST_6 : Operation 1111 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [D:/HLS/HLS_LabB/fir128_best/merge/directives.tcl:9]   --->   Operation 1111 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1112 [1/1] (0.00ns)   --->   "%spectopmodule_ln18 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [fir128_best/fir.cpp:18]   --->   Operation 1112 'spectopmodule' 'spectopmodule_ln18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 1113 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 1114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 1115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 1116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1117 [1/1] (0.00ns)   --->   "%sext_ln49_59 = sext i18 %add_ln49_62" [fir128_best/fir.cpp:49]   --->   Operation 1117 'sext' 'sext_ln49_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1118 [1/1] (0.00ns)   --->   "%sext_ln49_118 = sext i18 %add_ln49_125" [fir128_best/fir.cpp:49]   --->   Operation 1118 'sext' 'sext_ln49_118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1119 [1/1] (2.13ns)   --->   "%acc = add i19 %sext_ln49_118, i19 %sext_ln49_59" [fir128_best/fir.cpp:49]   --->   Operation 1119 'add' 'acc' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1120 [1/1] (0.00ns)   --->   "%sext_ln25_1 = sext i19 %acc" [fir128_best/fir.cpp:25]   --->   Operation 1120 'sext' 'sext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1121 [1/1] (0.00ns)   --->   "%write_ln50 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y, i32 %sext_ln25_1" [fir128_best/fir.cpp:50]   --->   Operation 1121 'write' 'write_ln50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1122 [1/1] (0.00ns)   --->   "%ret_ln51 = ret" [fir128_best/fir.cpp:51]   --->   Operation 1122 'ret' 'ret_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.13ns
The critical path consists of the following:
	wire read operation ('x', fir128_best/fir.cpp:18) on port 'x' (fir128_best/fir.cpp:18) [10]  (0 ns)
	'add' operation ('add_ln46_1', fir128_best/fir.cpp:46) [796]  (1.64 ns)
	'add' operation ('acc_2', fir128_best/fir.cpp:46) [798]  (0 ns)
	'add' operation ('add_ln49', fir128_best/fir.cpp:49) [799]  (3.82 ns)
	'add' operation ('add_ln49_2', fir128_best/fir.cpp:49) [803]  (1.68 ns)

 <State 2>: 3.76ns
The critical path consists of the following:
	'add' operation ('add_ln49_6', fir128_best/fir.cpp:49) [811]  (1.81 ns)
	'add' operation ('add_ln49_14', fir128_best/fir.cpp:49) [827]  (1.94 ns)

 <State 3>: 5.89ns
The critical path consists of the following:
	'sub' operation ('sub_ln1540') [204]  (0 ns)
	'sub' operation ('ret.V') [207]  (3.79 ns)
	'add' operation of DSP[850] ('add_ln49_26', fir128_best/fir.cpp:49) [850]  (2.1 ns)

 <State 4>: 5.59ns
The critical path consists of the following:
	'add' operation of DSP[837] ('add_ln49_19', fir128_best/fir.cpp:49) [837]  (2.1 ns)
	'add' operation ('add_ln49_20', fir128_best/fir.cpp:49) [839]  (1.68 ns)
	'add' operation ('add_ln49_21', fir128_best/fir.cpp:49) [841]  (1.81 ns)

 <State 5>: 6.13ns
The critical path consists of the following:
	'add' operation ('add_ln49_29', fir128_best/fir.cpp:49) [856]  (1.94 ns)
	'add' operation ('add_ln49_30', fir128_best/fir.cpp:49) [858]  (2.08 ns)
	'add' operation ('add_ln49_62', fir128_best/fir.cpp:49) [920]  (2.11 ns)

 <State 6>: 2.14ns
The critical path consists of the following:
	'add' operation ('acc', fir128_best/fir.cpp:49) [1044]  (2.14 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
