
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.577388                       # Number of seconds simulated
sim_ticks                                2577387992900                       # Number of ticks simulated
final_tick                               2577387992900                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 232024                       # Simulator instruction rate (inst/s)
host_op_rate                                   232024                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             6682390816                       # Simulator tick rate (ticks/s)
host_mem_usage                                 458480                       # Number of bytes of host memory used
host_seconds                                   385.70                       # Real time elapsed on the host
sim_insts                                    89491324                       # Number of instructions simulated
sim_ops                                      89491324                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst        92244160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       184481600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          276730496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst     92244160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      92244160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     31698944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      2832384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34531328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst          1441315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2882525                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            74                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4323914                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        495296                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        44256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             539552                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           35789784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           71576961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             107368583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      35789784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         35789784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        12298864                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        1098936                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             13397800                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        12298864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          35789784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          71576961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        1100773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            120766382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4323914                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     539552                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4323914                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   539552                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              274366848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2363648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                34116032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               276730496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34531328                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  36932                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6467                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          881                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            290782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            264513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            242027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            177715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            162909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            284917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            287417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            193027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            273960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            328554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           320137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           311457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           328780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           317298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           287013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           216476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             20131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             35531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             26860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             18413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             18027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             46409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            59447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            29660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            44829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            57177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            29358                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        30                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2577387916625                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4323914                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               539552                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3351857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  793797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  119703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   20482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  31193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  33105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  34849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  35158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  34567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  34223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  34899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  33607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  33093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     93                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1112575                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    277.266989                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.382107                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   316.689039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       465231     41.82%     41.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       288599     25.94%     67.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        87709      7.88%     75.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        53965      4.85%     80.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        40442      3.63%     84.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23244      2.09%     86.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18718      1.68%     87.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16273      1.46%     89.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       118394     10.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1112575                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        32050                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     133.757910                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   5765.900308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        32049    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         32050                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        32050                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.632231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.487637                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.968510                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         31698     98.90%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           154      0.48%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            30      0.09%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            58      0.18%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            16      0.05%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            10      0.03%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             7      0.02%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             7      0.02%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             5      0.02%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             2      0.01%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             4      0.01%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             1      0.00%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             3      0.01%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             1      0.00%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             2      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             5      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             2      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             3      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99            31      0.10%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::148-151            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         32050                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  41337052500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            121717965000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                21434910000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9642.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28392.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       106.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        13.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    107.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     13.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  3341983                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  365474                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.56                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     529948.79                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   2164705471350                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     86064420000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    326611988250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              3105353160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              5305615560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              1694389125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              2894929125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            14845669800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            18592282800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1408570560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            2045561040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        168342005520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        168342005520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        238755163275                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        249174745605                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1336994472000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1327854487500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1765145623440                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1774209627150                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           684.860083                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           688.376832                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             4003406                       # Transaction distribution
system.membus.trans_dist::ReadResp            4003089                       # Transaction distribution
system.membus.trans_dist::WriteReq              10575                       # Transaction distribution
system.membus.trans_dist::WriteResp             10575                       # Transaction distribution
system.membus.trans_dist::Writeback            495296                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        44256                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        44256                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              863                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             18                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             881                       # Transaction distribution
system.membus.trans_dist::ReadExReq            329440                       # Transaction distribution
system.membus.trans_dist::ReadExResp           329440                       # Transaction distribution
system.membus.trans_dist::BadAddressError          317                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        88795                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        88795                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      2883584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      2883584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave        36202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6262108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio          634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6298944                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9271323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2837120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2837120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     92244160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     92244160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        47565                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    216180544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    216228109                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               311309389                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1089                       # Total snoops (count)
system.membus.snoop_fanout::samples           4865783                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                 4865783    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total             4865783                       # Request fanout histogram
system.membus.reqLayer0.occupancy            37116825                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         11355886169                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              482875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46369701                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        13677079854                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy        27094585716                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.1                       # Layer utilization (%)
system.iocache.tags.replacements                44449                       # number of replacements
system.iocache.tags.tagsinuse                0.381927                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                44449                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2515864696000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.381927                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.023870                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.023870                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               400265                       # Number of tag accesses
system.iocache.tags.data_accesses              400265                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        44256                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        44256                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide          209                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              209                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide           10                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           10                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          209                       # number of demand (read+write) misses
system.iocache.demand_misses::total               209                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          209                       # number of overall misses
system.iocache.overall_misses::total              209                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     31647029                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     31647029                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     31647029                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     31647029                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     31647029                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     31647029                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          209                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            209                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        44266                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        44266                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          209                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             209                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          209                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            209                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000226                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000226                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 151421.191388                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 151421.191388                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 151421.191388                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 151421.191388                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 151421.191388                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 151421.191388                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           429                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   45                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     9.533333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      44256                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide          209                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          209                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          209                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          209                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          209                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          209                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     20629329                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20629329                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   2975616989                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   2975616989                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     20629329                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     20629329                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     20629329                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     20629329                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999774                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999774                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 98704.923445                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 98704.923445                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 67236.464864                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 67236.464864                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 98704.923445                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 98704.923445                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 98704.923445                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 98704.923445                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2824192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        365                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                27361737                       # Number of BP lookups
system.cpu.branchPred.condPredicted          23200781                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            609334                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             18149972                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10451789                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             57.585703                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1701154                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              37958                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      2825                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     17384619                       # DTB read hits
system.cpu.dtb.read_misses                      81080                       # DTB read misses
system.cpu.dtb.read_acv                           238                       # DTB read access violations
system.cpu.dtb.read_accesses                  1172822                       # DTB read accesses
system.cpu.dtb.write_hits                     8697623                       # DTB write hits
system.cpu.dtb.write_misses                     13317                       # DTB write misses
system.cpu.dtb.write_acv                          536                       # DTB write access violations
system.cpu.dtb.write_accesses                  414726                       # DTB write accesses
system.cpu.dtb.data_hits                     26082242                       # DTB hits
system.cpu.dtb.data_misses                      94397                       # DTB misses
system.cpu.dtb.data_acv                           774                       # DTB access violations
system.cpu.dtb.data_accesses                  1587548                       # DTB accesses
system.cpu.itb.fetch_hits                     2143499                       # ITB hits
system.cpu.itb.fetch_misses                     28443                       # ITB misses
system.cpu.itb.fetch_acv                          732                       # ITB acv
system.cpu.itb.fetch_accesses                 2171942                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                        118682136                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           39689775                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      121107419                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    27361737                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12152943                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      73437660                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1799704                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                       2027                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                46285                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        884060                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles       379190                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  15668461                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                423963                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                      16                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples          115338893                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.050014                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.320915                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 90282469     78.28%     78.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2723936      2.36%     80.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3484104      3.02%     83.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2301820      2.00%     85.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  4941549      4.28%     89.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1154639      1.00%     90.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1905771      1.65%     92.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   821042      0.71%     93.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  7723563      6.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            115338893                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.230546                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.020435                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 31923906                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              63462130                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  15489449                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3640846                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 822561                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               924680                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 78183                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              108475282                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                224361                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 822561                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 33561432                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                28850828                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       23577209                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  17362650                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              11164211                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              105225300                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                178621                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7571444                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 574181                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 727658                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            75776411                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             135171746                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        134973402                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            184076                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              66686937                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  9089466                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            1981077                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         322029                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  23503196                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             18105357                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9141868                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2579418                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1690462                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   98613200                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             2696574                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  96227278                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             87729                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        11309449                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5702406                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved        1712360                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     115338893                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.834300                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.488598                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            74093265     64.24%     64.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            18862055     16.35%     80.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             7794356      6.76%     87.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             5130250      4.45%     91.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4775985      4.14%     95.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2257011      1.96%     97.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1357419      1.18%     99.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              696164      0.60%     99.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              372388      0.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       115338893                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  443881     25.83%     25.83% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      2      0.00%     25.83% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     25.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     25.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     25.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     25.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     25.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     25.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     25.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     25.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     25.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     25.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     25.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     25.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     25.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     25.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     25.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     25.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     25.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     25.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     25.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     25.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     25.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     25.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     25.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     25.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     25.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     25.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     25.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 764948     44.52%     70.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                509459     29.65%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              8369      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              67931858     70.60%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               159776      0.17%     70.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     70.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               85857      0.09%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                4183      0.00%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             18073358     18.78%     89.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             8880194      9.23%     98.87% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess            1083683      1.13%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               96227278                       # Type of FU issued
system.cpu.iq.rate                           0.810798                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1718290                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017857                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          308731591                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         112238492                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     94291139                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              867876                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             416936                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       400646                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               97475341                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  461858                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           838332                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2178442                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         3176                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        36761                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       893265                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        20333                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        189411                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 822561                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                22149915                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                804168                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           103243337                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            215551                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              18105357                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              9141868                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            2185375                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 221918                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                125848                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          36761                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         260346                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       567775                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               828121                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              95392999                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              17496589                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            834278                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       1933563                       # number of nop insts executed
system.cpu.iew.exec_refs                     26224589                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 15988218                       # Number of branches executed
system.cpu.iew.exec_stores                    8728000                       # Number of stores executed
system.cpu.iew.exec_rate                     0.803769                       # Inst execution rate
system.cpu.iew.wb_sent                       94922288                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      94691785                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  51059425                       # num instructions producing a value
system.cpu.iew.wb_consumers                  69813922                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.797860                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.731365                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        12010302                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          984214                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            769589                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    113272037                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.804108                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.808072                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     80969337     71.48%     71.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     14462867     12.77%     84.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6195849      5.47%     89.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2859236      2.52%     92.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2215473      1.96%     94.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1318531      1.16%     95.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       625116      0.55%     95.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       559586      0.49%     96.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4066042      3.59%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    113272037                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             91082954                       # Number of instructions committed
system.cpu.commit.committedOps               91082954                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       24175518                       # Number of memory references committed
system.cpu.commit.loads                      15926915                       # Number of loads committed
system.cpu.commit.membars                      389878                       # Number of memory barriers committed
system.cpu.commit.branches                   15114683                       # Number of branches committed
system.cpu.commit.fp_insts                     392917                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  88101284                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1400139                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1599997      1.76%      1.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         63517712     69.74%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          152798      0.17%     71.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     71.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          84937      0.09%     71.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           4183      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        16316793     17.91%     89.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        8322854      9.14%     98.81% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess       1083680      1.19%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          91082954                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4066042                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    211997286                       # The number of ROB reads
system.cpu.rob.rob_writes                   208253057                       # The number of ROB writes
system.cpu.timesIdled                          336569                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         3343243                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                    793667597                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    89491324                       # Number of Instructions Simulated
system.cpu.committedOps                      89491324                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.326186                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.326186                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.754042                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.754042                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                126628773                       # number of integer regfile reads
system.cpu.int_regfile_writes                70591323                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    181390                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   183293                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 2702305                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1138753                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 7735                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7735                       # Transaction distribution
system.iobus.trans_dist::WriteReq               54821                       # Transaction distribution
system.iobus.trans_dist::WriteResp              54831                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5754                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          296                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          256                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        21364                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         1904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf          284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        36202                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        88930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        88930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  125132                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        23016                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          268                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio        10682                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio         7596                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3746                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf          311                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        47565                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2837640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2837640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2885205                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              5633000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               221000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              223000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            15772000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy             1887000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4469000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy              176000                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy               75000                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer28.occupancy              118000                       # Layer occupancy (ticks)
system.iobus.reqLayer28.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           398776019                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer30.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.reqLayer30.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            25627000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            45199299                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements           1440705                       # number of replacements
system.cpu.icache.tags.tagsinuse           507.894029                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14128463                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1440705                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.806631                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle       92696653200                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   507.894029                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.991981                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991981                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          388                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32779191                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32779191                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     14158406                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14158406                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      14158406                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14158406                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     14158406                       # number of overall hits
system.cpu.icache.overall_hits::total        14158406                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1510055                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1510055                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1510055                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1510055                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1510055                       # number of overall misses
system.cpu.icache.overall_misses::total       1510055                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  93340266301                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  93340266301                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  93340266301                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  93340266301                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  93340266301                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  93340266301                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     15668461                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15668461                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     15668461                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15668461                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     15668461                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15668461                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.096375                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.096375                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.096375                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.096375                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.096375                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.096375                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 61812.494446                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61812.494446                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 61812.494446                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61812.494446                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 61812.494446                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61812.494446                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          349                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                44                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     7.931818                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        67786                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        67786                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        67786                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        67786                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        67786                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        67786                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1442269                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1442269                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1442269                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1442269                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1442269                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1442269                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  77895937145                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  77895937145                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  77895937145                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  77895937145                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  77895937145                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  77895937145                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.092049                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.092049                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.092049                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.092049                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.092049                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.092049                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54009.298643                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54009.298643                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54009.298643                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54009.298643                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54009.298643                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54009.298643                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements           2881362                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.931257                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18939583                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2881362                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.573136                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          53883250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.931257                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999933                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999933                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          906                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52128593                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52128593                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     12468222                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12468222                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5976180                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5976180                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       230494                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       230494                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       280888                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       280888                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      18444402                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18444402                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     18444402                       # number of overall hits
system.cpu.dcache.overall_hits::total        18444402                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3664998                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3664998                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1974775                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1974775                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data        27459                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        27459                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data           18                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data      5639773                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5639773                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      5639773                       # number of overall misses
system.cpu.dcache.overall_misses::total       5639773                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 229319245516                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 229319245516                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 124268403070                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 124268403070                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data   1898190175                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   1898190175                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data       298757                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total       298757                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 353587648586                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 353587648586                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 353587648586                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 353587648586                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     16133220                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16133220                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7950955                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7950955                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       257953                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       257953                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       280906                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       280906                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     24084175                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     24084175                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     24084175                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     24084175                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.227171                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.227171                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.248370                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.248370                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.106450                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.106450                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000064                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000064                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.234169                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.234169                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.234169                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.234169                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 62570.087491                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62570.087491                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 62927.879414                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62927.879414                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 69128.161077                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69128.161077                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 16597.611111                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 16597.611111                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 62695.368871                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62695.368871                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 62695.368871                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62695.368871                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       604636                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             64295                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.404091                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           10                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       495296                       # number of writebacks
system.cpu.dcache.writebacks::total            495296                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1122341                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1122341                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      1655279                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1655279                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data         5907                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         5907                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      2777620                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2777620                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      2777620                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2777620                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2542657                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2542657                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       319496                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       319496                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data        21552                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        21552                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data           18                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total           18                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2862153                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2862153                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2862153                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2862153                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 136753771333                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 136753771333                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  18670510940                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18670510940                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data   1287036050                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   1287036050                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data       101718                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total       101718                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 155424282273                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 155424282273                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 155424282273                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 155424282273                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data   1431953550                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1431953550                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data   2067528048                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total   2067528048                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   3499481598                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   3499481598                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.157604                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.157604                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.040183                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040183                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.083550                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.083550                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000064                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.118840                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.118840                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.118840                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.118840                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53783.806205                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53783.806205                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 58437.385570                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58437.385570                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 59717.708333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 59717.708333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data         5651                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         5651                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 54303.275287                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54303.275287                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 54303.275287                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54303.275287                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     7248                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     237546                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    82489     40.06%     40.06% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     120      0.06%     40.12% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    2552      1.24%     41.36% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  120765     58.64%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               205926                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     80952     49.19%     49.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      120      0.07%     49.26% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     2552      1.55%     50.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    80952     49.19%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                164576                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             2410950403075     93.54%     93.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               168019700      0.01%     93.55% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1886136675      0.07%     93.62% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31            164378924750      6.38%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         2577383484200                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.981367                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.670327                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.799200                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          8      2.17%      2.17% # number of syscalls executed
system.cpu.kern.syscall::3                         33      8.94%     11.11% # number of syscalls executed
system.cpu.kern.syscall::4                          7      1.90%     13.01% # number of syscalls executed
system.cpu.kern.syscall::6                         45     12.20%     25.20% # number of syscalls executed
system.cpu.kern.syscall::12                         1      0.27%     25.47% # number of syscalls executed
system.cpu.kern.syscall::15                         1      0.27%     25.75% # number of syscalls executed
system.cpu.kern.syscall::17                        18      4.88%     30.62% # number of syscalls executed
system.cpu.kern.syscall::19                        11      2.98%     33.60% # number of syscalls executed
system.cpu.kern.syscall::20                         6      1.63%     35.23% # number of syscalls executed
system.cpu.kern.syscall::23                         4      1.08%     36.31% # number of syscalls executed
system.cpu.kern.syscall::24                         8      2.17%     38.48% # number of syscalls executed
system.cpu.kern.syscall::33                        12      3.25%     41.73% # number of syscalls executed
system.cpu.kern.syscall::41                         2      0.54%     42.28% # number of syscalls executed
system.cpu.kern.syscall::45                        62     16.80%     59.08% # number of syscalls executed
system.cpu.kern.syscall::47                         8      2.17%     61.25% # number of syscalls executed
system.cpu.kern.syscall::48                        10      2.71%     63.96% # number of syscalls executed
system.cpu.kern.syscall::54                        12      3.25%     67.21% # number of syscalls executed
system.cpu.kern.syscall::58                         2      0.54%     67.75% # number of syscalls executed
system.cpu.kern.syscall::59                         7      1.90%     69.65% # number of syscalls executed
system.cpu.kern.syscall::71                        63     17.07%     86.72% # number of syscalls executed
system.cpu.kern.syscall::73                         5      1.36%     88.08% # number of syscalls executed
system.cpu.kern.syscall::74                        18      4.88%     92.95% # number of syscalls executed
system.cpu.kern.syscall::87                         2      0.54%     93.50% # number of syscalls executed
system.cpu.kern.syscall::90                         3      0.81%     94.31% # number of syscalls executed
system.cpu.kern.syscall::92                         9      2.44%     96.75% # number of syscalls executed
system.cpu.kern.syscall::97                         2      0.54%     97.29% # number of syscalls executed
system.cpu.kern.syscall::98                         2      0.54%     97.83% # number of syscalls executed
system.cpu.kern.syscall::132                        4      1.08%     98.92% # number of syscalls executed
system.cpu.kern.syscall::144                        2      0.54%     99.46% # number of syscalls executed
system.cpu.kern.syscall::147                        2      0.54%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    369                       # number of syscalls executed
system.cpu.kern.callpal::cserve                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrmces                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrfen                      1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrvptptr                   1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpctx                  4493      2.09%      2.10% # number of callpals executed
system.cpu.kern.callpal::tbi                       65      0.03%      2.13% # number of callpals executed
system.cpu.kern.callpal::wrent                      7      0.00%      2.13% # number of callpals executed
system.cpu.kern.callpal::swpipl                197087     91.82%     93.95% # number of callpals executed
system.cpu.kern.callpal::rdps                    5999      2.79%     96.74% # number of callpals executed
system.cpu.kern.callpal::wrkgp                      1      0.00%     96.74% # number of callpals executed
system.cpu.kern.callpal::wrusp                      8      0.00%     96.75% # number of callpals executed
system.cpu.kern.callpal::rdusp                     10      0.00%     96.75% # number of callpals executed
system.cpu.kern.callpal::whami                      2      0.00%     96.75% # number of callpals executed
system.cpu.kern.callpal::rti                     6166      2.87%     99.63% # number of callpals executed
system.cpu.kern.callpal::callsys                  565      0.26%     99.89% # number of callpals executed
system.cpu.kern.callpal::imb                      237      0.11%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 214644                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              6800                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1986                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                2365                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2048                      
system.cpu.kern.mode_good::user                  1986                      
system.cpu.kern.mode_good::idle                    62                      
system.cpu.kern.mode_switch_good::kernel     0.301176                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.026216                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.367321                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       231119250300      8.97%      8.97% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          15251900975      0.59%      9.56% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle         2331012287725     90.44%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     4494                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.085169                       # Number of seconds simulated
sim_ticks                                 85169439050                       # Number of ticks simulated
final_tick                               2662557431950                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 816234                       # Simulator instruction rate (inst/s)
host_op_rate                                   816234                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              464177108                       # Simulator tick rate (ticks/s)
host_mem_usage                                 460528                       # Number of bytes of host memory used
host_seconds                                   183.48                       # Real time elapsed on the host
sim_insts                                   149766507                       # Number of instructions simulated
sim_ops                                     149766507                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         5774400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         9700032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15474624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      5774400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5774400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      4503424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      1433600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5937024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            90225                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           151563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              241791                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         70366                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        22400                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              92766                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           67798967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          113890993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            2254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             181692215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      67798967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         67798967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        52876056                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       16832329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             69708384                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        52876056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          67798967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         113890993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       16834583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            251400599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      241791                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      92766                       # Number of write requests accepted
system.mem_ctrls.readBursts                    241791                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    92766                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               15180608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  294016                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5883904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15474624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5937024                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   4594                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   825                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           30                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            19971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            22170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4990                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        23                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   85169441875                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                241791                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                92766                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  175922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     85                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        89277                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    235.968503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   151.637464                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.563040                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35302     39.54%     39.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        26648     29.85%     69.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10403     11.65%     81.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5120      5.73%     86.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2888      3.23%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1676      1.88%     91.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1135      1.27%     93.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          874      0.98%     94.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5231      5.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        89277                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.143123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    117.363911                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          5273     98.14%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           74      1.38%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           17      0.32%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            3      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            2      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5373                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5373                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.110739                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.951080                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.249122                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          3524     65.59%     65.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          1675     31.17%     96.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            53      0.99%     97.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            18      0.34%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            11      0.20%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            11      0.20%     98.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             9      0.17%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            21      0.39%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            17      0.32%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            11      0.20%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             2      0.04%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             3      0.06%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             3      0.06%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             2      0.04%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.02%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             3      0.06%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.02%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             1      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             1      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-93             1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5373                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3143834876                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              7591278626                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1185985000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13254.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32004.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       178.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        69.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    181.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     69.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   166381                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   73484                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.93                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     254573.79                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    30059456775                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      2844140000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     52269702375                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              3404729160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              5681264400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              1857739125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              3099896250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            15684466200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            19603942800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1700747280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            2349246240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        173905143360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        173905143360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        267510484800                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        278413427700                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1362874779000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1353310794000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1826938088925                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1836363714750                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           686.159713                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           689.699781                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              204597                       # Transaction distribution
system.membus.trans_dist::ReadResp             204595                       # Transaction distribution
system.membus.trans_dist::WriteReq               1021                       # Transaction distribution
system.membus.trans_dist::WriteResp              1021                       # Transaction distribution
system.membus.trans_dist::Writeback             70366                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        22400                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        22400                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               27                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              3                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              30                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38226                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38226                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        44867                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        44867                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       180458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       180458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       373552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       377520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 602845                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1433792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1433792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5774400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5774400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3995                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     14203456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     14207451                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21415643                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               69                       # Total snoops (count)
system.membus.snoop_fanout::samples            334681                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  334681    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              334681                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3983150                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1216690799                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2800                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           23102262                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          854928360                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1427256691                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.iocache.tags.replacements                22463                       # number of replacements
system.iocache.tags.tagsinuse               15.998873                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22463                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide    15.998873                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.999930                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.999930                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202232                       # Number of tag accesses
system.iocache.tags.data_accesses              202232                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        22400                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        22400                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           64                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               64                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            7                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            7                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           64                       # number of demand (read+write) misses
system.iocache.demand_misses::total                64                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           64                       # number of overall misses
system.iocache.overall_misses::total               64                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      7344809                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7344809                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      7344809                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      7344809                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      7344809                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      7344809                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           64                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             64                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        22407                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        22407                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           64                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              64                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           64                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             64                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000312                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000312                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 114762.640625                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 114762.640625                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 114762.640625                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 114762.640625                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 114762.640625                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 114762.640625                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      22400                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           64                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        22400                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        22400                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           64                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           64                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           64                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           64                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3955109                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3955109                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   1552715687                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   1552715687                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3955109                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3955109                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3955109                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3955109                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999688                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999688                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 61798.578125                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 61798.578125                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 69317.664598                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 69317.664598                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 61798.578125                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 61798.578125                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 61798.578125                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 61798.578125                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 171                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1433600                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        179                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                 9683562                       # Number of BP lookups
system.cpu.branchPred.condPredicted           8045106                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            402326                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              7492605                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7002578                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.459858                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  328419                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3022                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      2825                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     13228248                       # DTB read hits
system.cpu.dtb.read_misses                       9356                       # DTB read misses
system.cpu.dtb.read_acv                            75                       # DTB read access violations
system.cpu.dtb.read_accesses                 12608534                       # DTB read accesses
system.cpu.dtb.write_hits                     4468801                       # DTB write hits
system.cpu.dtb.write_misses                      2966                       # DTB write misses
system.cpu.dtb.write_acv                          198                       # DTB write access violations
system.cpu.dtb.write_accesses                 3987219                       # DTB write accesses
system.cpu.dtb.data_hits                     17697049                       # DTB hits
system.cpu.dtb.data_misses                      12322                       # DTB misses
system.cpu.dtb.data_acv                           273                       # DTB access violations
system.cpu.dtb.data_accesses                 16595753                       # DTB accesses
system.cpu.itb.fetch_hits                     9731492                       # ITB hits
system.cpu.itb.fetch_misses                     13369                       # ITB misses
system.cpu.itb.fetch_acv                          424                       # ITB acv
system.cpu.itb.fetch_accesses                 9744861                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                         30113747                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           11877945                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       76426867                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     9683562                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            7330997                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      16952350                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  856032                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 3707                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        625256                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         6799                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  10273459                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                171017                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           29894078                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.556589                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.112288                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 15304959     51.20%     51.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   898422      3.01%     54.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1345841      4.50%     58.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2567491      8.59%     67.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1400856      4.69%     71.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   951585      3.18%     75.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1782650      5.96%     81.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1061151      3.55%     84.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  4581123     15.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             29894078                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.321566                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.537939                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 10438753                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               5531668                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  12424563                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1078058                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 421036                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              1144832                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  7170                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               74557670                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 21620                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 421036                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 10960458                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1933198                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1816037                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  12916356                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1846993                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               73222151                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                140618                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 884635                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 344823                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 147128                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            59181713                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             104592189                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        104491323                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             91702                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              49074338                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 10107375                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             171578                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          16402                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4706111                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             13938598                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4859157                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1829180                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           962306                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   70645209                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              144254                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  66282998                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             24873                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        10318663                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      8023783                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          96087                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      29894078                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.217262                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.999133                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8663358     28.98%     28.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3540426     11.84%     40.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             5764007     19.28%     60.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4273316     14.29%     74.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             3022306     10.11%     84.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2513747      8.41%     92.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1340104      4.48%     97.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              518485      1.73%     99.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              258329      0.86%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        29894078                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  467002     48.66%     48.66% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  11845      1.23%     49.89% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     49.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     49.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     49.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     49.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     49.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     49.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     49.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     49.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     49.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     49.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     49.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     49.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     49.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     49.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     49.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     49.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     49.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     49.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     49.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     49.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     49.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     49.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     49.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     49.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     49.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     49.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     49.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 364767     38.01%     87.90% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                116152     12.10%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             16733      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              47546276     71.73%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               612674      0.92%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               42621      0.06%     72.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     72.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     72.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     72.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                8360      0.01%     72.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     72.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     72.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     72.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     72.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     72.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     72.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     72.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     72.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             13448865     20.29%     93.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4523844      6.83%     99.87% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess              83625      0.13%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               66282998                       # Type of FU issued
system.cpu.iq.rate                           2.201088                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      959766                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014480                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          163166226                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          80976364                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     65084991                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              278487                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             138583                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       134640                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               67082723                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  143308                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1788101                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2147384                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         8211                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         7101                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       665071                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1340                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         60457                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 421036                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1428517                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 67483                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            70898283                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            104818                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              13938598                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              4859157                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             115546                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   6252                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 59670                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           7101                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         233456                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       204137                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               437593                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              65719469                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              13241487                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            563529                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        108820                       # number of nop insts executed
system.cpu.iew.exec_refs                     17714705                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  7930698                       # Number of branches executed
system.cpu.iew.exec_stores                    4473218                       # Number of stores executed
system.cpu.iew.exec_rate                     2.182374                       # Inst execution rate
system.cpu.iew.wb_sent                       65382142                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      65219631                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  43804744                       # num instructions producing a value
system.cpu.iew.wb_consumers                  55411621                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.165776                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.790534                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        10507169                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           48167                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            409873                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     28348027                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.129243                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.720178                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     10015285     35.33%     35.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      8543555     30.14%     65.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1973470      6.96%     72.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1223344      4.32%     76.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       928116      3.27%     80.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       701737      2.48%     82.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       833035      2.94%     85.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1055920      3.72%     89.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3073565     10.84%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     28348027                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             60359846                       # Number of instructions committed
system.cpu.commit.committedOps               60359846                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       15985300                       # Number of memory references committed
system.cpu.commit.loads                      11791214                       # Number of loads committed
system.cpu.commit.membars                       22582                       # Number of memory barriers committed
system.cpu.commit.branches                    7165683                       # Number of branches committed
system.cpu.commit.fp_insts                     129071                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  59576595                       # Number of committed integer instructions.
system.cpu.commit.function_calls               236430                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       101395      0.17%      0.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         43624295     72.27%     72.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          490061      0.81%     73.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     73.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          42537      0.07%     73.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     73.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     73.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           8360      0.01%     73.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     73.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     73.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     73.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     73.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        11813796     19.57%     92.91% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        4195780      6.95%     99.86% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess         83622      0.14%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          60359846                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3073565                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     96082280                       # The number of ROB reads
system.cpu.rob.rob_writes                   143287335                       # The number of ROB writes
system.cpu.timesIdled                           21066                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          219669                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        34727                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    60275183                       # Number of Instructions Simulated
system.cpu.committedOps                      60275183                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.499604                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.499604                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.001584                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.001584                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 93224307                       # number of integer regfile reads
system.cpu.int_regfile_writes                53090876                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     90583                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    85195                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  326492                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  76659                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 1025                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1025                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23414                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23421                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            7                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          440                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1396                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1968                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3964                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        44928                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        44928                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48892                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1760                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          698                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1107                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3995                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1434112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1434112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1438107                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               389000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                60000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              885000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1599000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           201745058                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2943000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22564738                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             90221                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.772817                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10168801                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             90221                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            112.709912                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.772817                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999556                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999556                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          410                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20637151                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20637151                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     10177175                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10177175                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      10177175                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10177175                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     10177175                       # number of overall hits
system.cpu.icache.overall_hits::total        10177175                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        96284                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         96284                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        96284                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          96284                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        96284                       # number of overall misses
system.cpu.icache.overall_misses::total         96284                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   6056075729                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6056075729                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   6056075729                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6056075729                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   6056075729                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6056075729                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     10273459                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10273459                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     10273459                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10273459                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     10273459                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10273459                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.009372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009372                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.009372                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009372                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.009372                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009372                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 62898.048783                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62898.048783                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 62898.048783                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62898.048783                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 62898.048783                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62898.048783                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          110                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     9.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         6051                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         6051                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         6051                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         6051                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         6051                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         6051                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        90233                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        90233                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        90233                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        90233                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        90233                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        90233                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   5025152964                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5025152964                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   5025152964                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5025152964                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   5025152964                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5025152964                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.008783                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008783                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.008783                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008783                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.008783                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008783                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 55690.855496                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55690.855496                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 55690.855496                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55690.855496                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 55690.855496                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55690.855496                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            151549                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.867043                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15110258                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            151549                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.705429                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.867043                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999870                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999870                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          904                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31311149                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31311149                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     11169130                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11169130                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      3917678                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3917678                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        11928                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        11928                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        12065                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12065                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      15086808                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15086808                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     15086808                       # number of overall hits
system.cpu.dcache.overall_hits::total        15086808                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       204904                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        204904                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       262553                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       262553                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1532                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1532                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            3                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data       467457                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         467457                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       467457                       # number of overall misses
system.cpu.dcache.overall_misses::total        467457                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  12970522597                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12970522597                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  17672317488                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17672317488                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    107755475                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    107755475                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data        50222                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        50222                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  30642840085                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  30642840085                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  30642840085                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  30642840085                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     11374034                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11374034                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4180231                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4180231                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        13460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        13460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        12068                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12068                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     15554265                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15554265                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     15554265                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15554265                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.018015                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018015                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.062808                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062808                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.113819                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.113819                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000249                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000249                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.030053                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030053                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.030053                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030053                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 63300.485091                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63300.485091                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 67309.524127                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67309.524127                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 70336.471932                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70336.471932                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 16740.666667                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 16740.666667                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 65552.211401                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65552.211401                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 65552.211401                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65552.211401                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       137946                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           74                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             19684                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.008027                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    14.800000                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        70366                       # number of writebacks
system.cpu.dcache.writebacks::total             70366                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        92516                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        92516                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       224324                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       224324                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          557                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          557                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       316840                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       316840                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       316840                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       316840                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       112388                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       112388                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        38229                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38229                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          975                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          975                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            3                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       150617                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       150617                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       150617                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       150617                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   6437094203                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6437094203                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2408452040                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2408452040                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     62136850                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62136850                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data        16953                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        16953                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   8845546243                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8845546243                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   8845546243                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8845546243                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    172296300                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    172296300                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    167406150                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    167406150                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    339702450                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    339702450                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.009881                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009881                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009145                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009145                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.072437                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.072437                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000249                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000249                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.009683                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009683                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.009683                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009683                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 57275.636216                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57275.636216                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 63000.655000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63000.655000                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 63730.102564                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63730.102564                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data         5651                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         5651                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 58728.737413                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58728.737413                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 58728.737413                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58728.737413                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      123                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      14527                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     3514     38.25%     38.25% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      51      0.56%     38.80% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      87      0.95%     39.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    5536     60.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 9188                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3505     49.03%     49.03% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       51      0.71%     49.75% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       87      1.22%     50.97% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3505     49.03%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  7148                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              80872303300     94.95%     94.95% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                70119325      0.08%     95.04% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                83910975      0.10%     95.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              4142760800      4.86%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          85169094400                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997439                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.633129                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.777971                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          3      3.49%      3.49% # number of syscalls executed
system.cpu.kern.syscall::3                         13     15.12%     18.60% # number of syscalls executed
system.cpu.kern.syscall::4                         16     18.60%     37.21% # number of syscalls executed
system.cpu.kern.syscall::6                          8      9.30%     46.51% # number of syscalls executed
system.cpu.kern.syscall::17                        12     13.95%     60.47% # number of syscalls executed
system.cpu.kern.syscall::19                         3      3.49%     63.95% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.16%     65.12% # number of syscalls executed
system.cpu.kern.syscall::45                         7      8.14%     73.26% # number of syscalls executed
system.cpu.kern.syscall::48                         3      3.49%     76.74% # number of syscalls executed
system.cpu.kern.syscall::59                         3      3.49%     80.23% # number of syscalls executed
system.cpu.kern.syscall::71                         8      9.30%     89.53% # number of syscalls executed
system.cpu.kern.syscall::73                         4      4.65%     94.19% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.16%     95.35% # number of syscalls executed
system.cpu.kern.syscall::256                        2      2.33%     97.67% # number of syscalls executed
system.cpu.kern.syscall::257                        2      2.33%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     86                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   361      3.59%      3.59% # number of callpals executed
system.cpu.kern.callpal::tbi                       29      0.29%      3.88% # number of callpals executed
system.cpu.kern.callpal::swpipl                  8284     82.48%     86.36% # number of callpals executed
system.cpu.kern.callpal::rdps                     407      4.05%     90.41% # number of callpals executed
system.cpu.kern.callpal::wrusp                      3      0.03%     90.44% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.03%     90.47% # number of callpals executed
system.cpu.kern.callpal::rti                      766      7.63%     98.10% # number of callpals executed
system.cpu.kern.callpal::callsys                  182      1.81%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.09%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  10044                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1127                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 696                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 696                      
system.cpu.kern.mode_good::user                   696                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.617569                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.763577                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        10911480575     12.81%     12.81% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          74257613825     87.19%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      361                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.471994                       # Number of seconds simulated
sim_ticks                                471994434700                       # Number of ticks simulated
final_tick                               3134551866650                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 426271                       # Simulator instruction rate (inst/s)
host_op_rate                                   426271                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              664025521                       # Simulator tick rate (ticks/s)
host_mem_usage                                 462576                       # Number of bytes of host memory used
host_seconds                                   710.81                       # Real time elapsed on the host
sim_insts                                   302996415                       # Number of instructions simulated
sim_ops                                     302996415                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         5643264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       194365184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          200008448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      5643264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5643264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     83725824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       839680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        84565504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            88176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          3036956                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3125132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1308216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        13120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1321336                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           11956209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          411795500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             423751708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      11956209                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         11956209                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       177387312                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        1779004                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            179166316                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       177387312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          11956209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         411795500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        1779004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            602918024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     3125132                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1321336                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3125132                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1321336                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              196934848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3073600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                83507136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               200008448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             84565504                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  48025                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 16537                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           30                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            192652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            223010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            184379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            183112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            192609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            184597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            181549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            195150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            198585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            185272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           190027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           198374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           196089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           197672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           189790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           184240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             82190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             93184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             73771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             77500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             78633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             78934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             80462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             88792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             82105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             80655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            80307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            83800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            83297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            81542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            79302                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        11                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  471994417750                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3125132                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1321336                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1963608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  775967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  263436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   72842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  57561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  71186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  76913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  80220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  80793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  80802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  81121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  82722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  85076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  81642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  81433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  81301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  79255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  79144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  78933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  78694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     31                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1016199                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    275.971584                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   148.026318                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   339.133418                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       526559     51.82%     51.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       179705     17.68%     69.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        74374      7.32%     76.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        30969      3.05%     79.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        23459      2.31%     82.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19678      1.94%     84.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13743      1.35%     85.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13175      1.30%     86.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       134537     13.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1016199                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        78303                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.297422                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.204573                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          73046     93.29%     93.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         4811      6.14%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          320      0.41%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           62      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           27      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            8      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            7      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            6      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            3      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         78303                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        78303                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.663461                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.627423                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.209407                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         56043     71.57%     71.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         21429     27.37%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           747      0.95%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            20      0.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             8      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             4      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            10      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            11      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             9      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             4      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             3      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         78303                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  39481446600                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             97177202850                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                15385535000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12830.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31580.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       417.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       176.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    423.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    179.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2361783                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1003924                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.94                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     106150.41                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    14455320650                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     15760940000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    441778428100                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              7287756840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              9480701160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              3976454625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5173001625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            27673510800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            31616340600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            5935206960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            6569884080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        204733542000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        204733542000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        531104389020                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        539299400715                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1414848869250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1407660262500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2195559729495                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2204533132680                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           700.438606                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           703.301346                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             2419676                       # Transaction distribution
system.membus.trans_dist::ReadResp            2419676                       # Transaction distribution
system.membus.trans_dist::WriteReq               2191                       # Transaction distribution
system.membus.trans_dist::WriteResp              2191                       # Transaction distribution
system.membus.trans_dist::Writeback           1308216                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        13120                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        13120                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               30                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              30                       # Transaction distribution
system.membus.trans_dist::ReadExReq            709232                       # Transaction distribution
system.membus.trans_dist::ReadExResp           709232                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        26274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        26274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       176367                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       176367                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave        11836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      7382188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      7394024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7596665                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       839680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       839680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5643264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5643264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        10581                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    278091008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    278101589                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               284584533                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               49                       # Total snoops (count)
system.membus.snoop_fanout::samples           4446558                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                 4446558    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total             4446558                       # Request fanout histogram
system.membus.reqLayer0.occupancy            10976800                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         16942296325                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13498073                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          836150203                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy        28419346285                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.0                       # Layer utilization (%)
system.iocache.tags.replacements                13154                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                13154                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               118386                       # Number of tag accesses
system.iocache.tags.data_accesses              118386                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        13120                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        13120                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           34                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               34                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           34                       # number of demand (read+write) misses
system.iocache.demand_misses::total                34                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           34                       # number of overall misses
system.iocache.overall_misses::total               34                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3748856                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3748856                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3748856                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3748856                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3748856                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3748856                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             34                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        13120                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        13120                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           34                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              34                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           34                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             34                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 110260.470588                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 110260.470588                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 110260.470588                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 110260.470588                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 110260.470588                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 110260.470588                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      13120                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        13120                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        13120                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           34                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           34                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1945106                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1945106                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    910531288                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    910531288                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      1945106                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1945106                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      1945106                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1945106                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide        57209                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        57209                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 69400.250610                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 69400.250610                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide        57209                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total        57209                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide        57209                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total        57209                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 101                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   839680                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        104                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                28446772                       # Number of BP lookups
system.cpu.branchPred.condPredicted          27844430                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            140351                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12493440                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9541615                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.373001                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  170408                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3045                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      2825                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     48038706                       # DTB read hits
system.cpu.dtb.read_misses                    8655655                       # DTB read misses
system.cpu.dtb.read_acv                            50                       # DTB read access violations
system.cpu.dtb.read_accesses                 55458105                       # DTB read accesses
system.cpu.dtb.write_hits                     8448261                       # DTB write hits
system.cpu.dtb.write_misses                    692377                       # DTB write misses
system.cpu.dtb.write_acv                          111                       # DTB write access violations
system.cpu.dtb.write_accesses                 7382363                       # DTB write accesses
system.cpu.dtb.data_hits                     56486967                       # DTB hits
system.cpu.dtb.data_misses                    9348032                       # DTB misses
system.cpu.dtb.data_acv                           161                       # DTB access violations
system.cpu.dtb.data_accesses                 62840468                       # DTB accesses
system.cpu.itb.fetch_hits                    26700751                       # ITB hits
system.cpu.itb.fetch_misses                     30354                       # ITB misses
system.cpu.itb.fetch_acv                          324                       # ITB acv
system.cpu.itb.fetch_accesses                26731105                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                        167061586                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           30643876                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      307377499                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    28446772                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            9712023                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     132670427                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 3307444                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                       4176                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                14157                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles       1882747                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         3203                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                  27848379                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                363695                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       4                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples          166872308                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.841992                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.153262                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                118970592     71.29%     71.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   927655      0.56%     71.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  4723774      2.83%     74.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1107945      0.66%     75.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  7215958      4.32%     79.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   734212      0.44%     80.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1705876      1.02%     81.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   982055      0.59%     81.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 30504241     18.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            166872308                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.170277                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.839905                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 22607795                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             103279682                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  32670843                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               6665542                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1648446                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               125447                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  5407                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              263766208                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 18096                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                1648446                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 26432286                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                13610577                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       60593743                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  35464117                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              29123139                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              251645060                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 34760                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3213345                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               16436847                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 999200                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           211887413                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             343991612                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        191365059                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         152623409                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             134032115                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 77855298                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            9213732                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          38337                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  43985534                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             56238964                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11444836                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1250642                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1891819                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  234625187                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             6647682                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 217695639                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             50636                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        88001947                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     46297270                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved        6528317                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     166872308                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.304564                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.159375                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           100196422     60.04%     60.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            22470224     13.47%     73.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10065972      6.03%     79.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             7652564      4.59%     84.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7025218      4.21%     88.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6661082      3.99%     92.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3736492      2.24%     94.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4204127      2.52%     97.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             4860207      2.91%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       166872308                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   72648      0.77%      0.77% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.77% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               1437802     15.17%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                    25      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                  1991      0.02%     15.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult              1833152     19.34%     35.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv               4860648     51.29%     86.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     86.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     86.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     86.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     86.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     86.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     86.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     86.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1052971     11.11%     97.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                217094      2.29%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               570      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              88442230     40.63%     40.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                14837      0.01%     40.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     40.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            39667698     18.22%     58.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp             1826341      0.84%     59.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              310170      0.14%     59.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult           12000526      5.51%     65.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv             1821692      0.84%     66.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  2      0.00%     66.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     66.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     66.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     66.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     66.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             56952882     26.16%     92.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9161904      4.21%     96.56% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess            7496787      3.44%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              217695639                       # Type of FU issued
system.cpu.iq.rate                           1.303086                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     9476331                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.043530                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          379417849                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         151905525                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    105086938                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           232372704                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes          177381096                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses    100803577                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              106479621                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses               120691779                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            95786                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     21763540                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          391                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        11989                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      3077531                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         4703                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       1032792                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1648446                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 9161175                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               3779350                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           243334786                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            101957                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              56238964                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             11444836                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            6584726                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  83953                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               3775867                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          11989                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         116339                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       856038                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               972377                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             216708142                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              56766891                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            987497                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       2061917                       # number of nop insts executed
system.cpu.iew.exec_refs                     65908957                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 10064160                       # Number of branches executed
system.cpu.iew.exec_stores                    9142066                       # Number of stores executed
system.cpu.iew.exec_rate                     1.297175                       # Inst execution rate
system.cpu.iew.wb_sent                      215510733                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     205890515                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 120391088                       # num instructions producing a value
system.cpu.iew.wb_consumers                 138022826                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.232423                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.872255                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        68500188                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          119365                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            900452                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    157205516                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.987255                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.250404                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    115329900     73.36%     73.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     16923310     10.77%     84.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6050212      3.85%     87.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2464564      1.57%     89.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1164053      0.74%     90.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1345191      0.86%     91.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1375672      0.88%     92.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1272565      0.81%     92.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     11280049      7.18%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    157205516                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            155201972                       # Number of instructions committed
system.cpu.commit.committedOps              155201972                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       42842729                       # Number of memory references committed
system.cpu.commit.loads                      34475424                       # Number of loads committed
system.cpu.commit.membars                       51825                       # Number of memory barriers committed
system.cpu.commit.branches                    7148151                       # Number of branches committed
system.cpu.commit.fp_insts                   79047449                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 107428451                       # Number of committed integer instructions.
system.cpu.commit.function_calls               133882                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1972634      1.27%      1.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         57623737     37.13%     38.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           13992      0.01%     38.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     38.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       31870279     20.53%     58.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp        1823778      1.18%     60.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         297354      0.19%     60.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       9385360      6.05%     66.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv        1820596      1.17%     67.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             1      0.00%     67.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     67.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     67.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     67.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     67.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     67.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     67.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     67.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     67.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     67.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     67.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     67.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     67.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     67.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.53% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        34527249     22.25%     89.78% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        8370206      5.39%     95.17% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess       7496786      4.83%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         155201972                       # Class of committed instruction
system.cpu.commit.bw_lim_events              11280049                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    360045390                       # The number of ROB reads
system.cpu.rob.rob_writes                   457072323                       # The number of ROB writes
system.cpu.timesIdled                           18298                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          189278                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        16093                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                   153229908                       # Number of Instructions Simulated
system.cpu.committedOps                     153229908                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.090267                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.090267                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.917206                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.917206                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                185423108                       # number of integer regfile reads
system.cpu.int_regfile_writes                89476723                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 118755391                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 94493002                       # number of floating regfile writes
system.cpu.misc_regfile_reads               155065743                       # number of misc regfile reads
system.cpu.misc_regfile_writes                3125247                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3761                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3761                       # Transaction distribution
system.iobus.trans_dist::WriteReq               15311                       # Transaction distribution
system.iobus.trans_dist::WriteResp              15311                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1180                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          400                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         9308                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          912                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        11836                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        26308                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        26308                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   38144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4720                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          550                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4654                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          513                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        10581                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       839952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       839952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   850533                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1111000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                27000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              350000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5880000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              741000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           118149467                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             9645000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            13207927                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             88164                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.048576                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27753090                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88164                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            314.789370                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.048576                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.998142                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998142                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          401                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          55784949                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         55784949                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     27756537                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27756537                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      27756537                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27756537                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     27756537                       # number of overall hits
system.cpu.icache.overall_hits::total        27756537                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        91842                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         91842                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        91842                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          91842                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        91842                       # number of overall misses
system.cpu.icache.overall_misses::total         91842                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   6043873623                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6043873623                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   6043873623                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6043873623                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   6043873623                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6043873623                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     27848379                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27848379                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     27848379                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27848379                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     27848379                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27848379                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.003298                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003298                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.003298                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003298                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.003298                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003298                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 65807.295388                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65807.295388                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 65807.295388                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65807.295388                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 65807.295388                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65807.295388                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          114                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           38                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         3651                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3651                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         3651                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3651                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         3651                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3651                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        88191                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        88191                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        88191                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        88191                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        88191                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        88191                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   5106827372                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5106827372                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   5106827372                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5106827372                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   5106827372                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5106827372                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003167                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003167                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003167                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003167                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 57906.445919                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57906.445919                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 57906.445919                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57906.445919                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 57906.445919                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57906.445919                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements           3036950                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.991727                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            45146593                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3036950                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.865768                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.991727                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          820                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          162                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         113952872                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        113952872                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     39820751                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        39820751                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5265372                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5265372                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        28386                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        28386                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        30478                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        30478                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      45086123                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45086123                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     45086123                       # number of overall hits
system.cpu.dcache.overall_hits::total        45086123                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      7242101                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7242101                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      3066414                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3066414                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         4456                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         4456                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data     10308515                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10308515                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     10308515                       # number of overall misses
system.cpu.dcache.overall_misses::total      10308515                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 390851416490                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 390851416490                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 190150993780                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 190150993780                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    329648275                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    329648275                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 581002410270                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 581002410270                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 581002410270                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 581002410270                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     47062852                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     47062852                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8331786                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8331786                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        32842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        32842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        30478                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        30478                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     55394638                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     55394638                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     55394638                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     55394638                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.153881                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.153881                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.368038                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.368038                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.135680                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.135680                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.186092                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.186092                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.186092                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.186092                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 53969.340733                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53969.340733                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 62010.867998                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62010.867998                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 73978.517729                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73978.517729                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 56361.407077                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56361.407077                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 56361.407077                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56361.407077                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2372410                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            233403                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.164437                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1308216                       # number of writebacks
system.cpu.dcache.writebacks::total           1308216                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      4917863                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4917863                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      2357154                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2357154                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          968                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          968                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      7275017                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      7275017                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      7275017                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      7275017                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2324238                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2324238                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       709260                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       709260                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         3488                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3488                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3033498                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3033498                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3033498                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3033498                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 134934307060                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 134934307060                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  41131280324                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  41131280324                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data    239036400                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    239036400                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 176065587384                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 176065587384                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 176065587384                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 176065587384                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    756397625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    756397625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    431586875                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    431586875                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1187984500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1187984500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.049386                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.049386                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.085127                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.085127                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.106205                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.106205                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.054762                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.054762                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.054762                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.054762                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 58055.288254                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58055.288254                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 57991.822920                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57991.822920                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 68531.077982                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68531.077982                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 58040.449469                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58040.449469                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 58040.449469                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58040.449469                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       57                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     765377                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    10137     38.86%     38.86% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      69      0.26%     39.13% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     483      1.85%     40.98% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15395     59.02%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                26084                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10134     48.67%     48.67% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       69      0.33%     49.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      483      2.32%     51.33% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10134     48.67%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 20820                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             461587239225     97.80%     97.80% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                85179400      0.02%     97.81% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               474871200      0.10%     97.91% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9847054475      2.09%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         471994344300                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999704                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.658266                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.798190                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      2.70%      2.70% # number of syscalls executed
system.cpu.kern.syscall::3                          3      4.05%      6.76% # number of syscalls executed
system.cpu.kern.syscall::4                         29     39.19%     45.95% # number of syscalls executed
system.cpu.kern.syscall::6                          3      4.05%     50.00% # number of syscalls executed
system.cpu.kern.syscall::17                         5      6.76%     56.76% # number of syscalls executed
system.cpu.kern.syscall::19                         2      2.70%     59.46% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.35%     60.81% # number of syscalls executed
system.cpu.kern.syscall::45                         3      4.05%     64.86% # number of syscalls executed
system.cpu.kern.syscall::48                         2      2.70%     67.57% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.35%     68.92% # number of syscalls executed
system.cpu.kern.syscall::59                         2      2.70%     71.62% # number of syscalls executed
system.cpu.kern.syscall::71                        17     22.97%     94.59% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.35%     95.95% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.35%     97.30% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.35%     98.65% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.35%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     74                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   262      0.92%      0.92% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.05%      0.97% # number of callpals executed
system.cpu.kern.callpal::swpipl                 22682     80.02%     80.99% # number of callpals executed
system.cpu.kern.callpal::rdps                    1109      3.91%     84.90% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.01%     84.91% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.01%     84.91% # number of callpals executed
system.cpu.kern.callpal::rti                     2850     10.05%     94.97% # number of callpals executed
system.cpu.kern.callpal::callsys                 1052      3.71%     98.68% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.02%     98.70% # number of callpals executed
system.cpu.kern.callpal::rdunique                 367      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  28346                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              3112                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2757                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2757                      
system.cpu.kern.mode_good::user                  2757                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.885925                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.939513                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        22703657725      4.81%      4.81% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         449290686575     95.19%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      262                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.100414                       # Number of seconds simulated
sim_ticks                                100414048700                       # Number of ticks simulated
final_tick                               3234965915350                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1856672                       # Simulator instruction rate (inst/s)
host_op_rate                                  1856671                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              502203129                       # Simulator tick rate (ticks/s)
host_mem_usage                                 463600                       # Number of bytes of host memory used
host_seconds                                   199.95                       # Real time elapsed on the host
sim_insts                                   371235995                       # Number of instructions simulated
sim_ops                                     371235995                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         6208512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        13603968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19812672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      6208512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6208512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      7258048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      1380352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8638400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            97008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           212562                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              309573                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        113407                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        21568                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             134975                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           61829117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          135478732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             197309761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      61829117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         61829117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        72281201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       13746602                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             86027803                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        72281201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          61829117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         135478732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       13748514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            283337564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      309573                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     134975                       # Number of write requests accepted
system.mem_ctrls.readBursts                    309573                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   134975                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               19677568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  135104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8627072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19812672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8638400                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2111                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   183                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           42                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             19678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             17773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            30446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            26099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            27301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7590                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        25                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  100414065650                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                309573                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               134975                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  225701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   62496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     88                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        97864                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    289.214420                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   173.325473                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   316.269545                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35608     36.39%     36.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        26984     27.57%     63.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10505     10.73%     74.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5043      5.15%     79.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3997      4.08%     83.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2035      2.08%     86.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1549      1.58%     87.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1391      1.42%     89.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10752     10.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        97864                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7978                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.542492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     81.500775                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          7607     95.35%     95.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          278      3.48%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           43      0.54%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           25      0.31%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           10      0.13%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            7      0.09%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7978                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7978                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.896215                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.806806                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.161119                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          5364     67.23%     67.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          2449     30.70%     97.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            62      0.78%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            14      0.18%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            12      0.15%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            13      0.16%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            10      0.13%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            18      0.23%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             9      0.11%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            10      0.13%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             2      0.03%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.01%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             3      0.04%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             2      0.03%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             3      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             2      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7978                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   4164856500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              9929769000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1537310000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13545.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32295.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       195.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        85.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    197.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     86.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.82                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   230283                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  114108                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.65                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     225879.02                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    28575459525                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      3352960000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     68483280650                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              7586172720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              9922091760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4139280750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5413839750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            28700107800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            32987822400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            6342189840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            7036288560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        211291931760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        211291931760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        566178660720                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        578764624095                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1444328852250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1433288533500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2268567195840                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2278705131825                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           701.265629                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           704.399496                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              232970                       # Transaction distribution
system.membus.trans_dist::ReadResp             232968                       # Transaction distribution
system.membus.trans_dist::WriteReq               2070                       # Transaction distribution
system.membus.trans_dist::WriteResp              2070                       # Transaction distribution
system.membus.trans_dist::Writeback            113407                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        21568                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        21568                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               36                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              6                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              42                       # Transaction distribution
system.membus.trans_dist::ReadExReq             80162                       # Transaction distribution
system.membus.trans_dist::ReadExResp            80162                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        43203                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        43203                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       194033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       194033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave        11098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       538615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       549717                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 786953                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1380544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1380544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      6208512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      6208512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8364                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     20862016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     20870380                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                28459436                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoop_fanout::samples            444695                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  444695    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              444695                       # Request fanout histogram
system.membus.reqLayer0.occupancy            10360125                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1710737724                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2550                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           22282854                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          919336108                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2006559830                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.0                       # Layer utilization (%)
system.iocache.tags.replacements                21632                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                21632                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               194760                       # Number of tag accesses
system.iocache.tags.data_accesses              194760                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        21568                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        21568                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           64                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               64                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            9                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            9                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           64                       # number of demand (read+write) misses
system.iocache.demand_misses::total                64                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           64                       # number of overall misses
system.iocache.overall_misses::total               64                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      7522910                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7522910                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      7522910                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      7522910                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      7522910                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      7522910                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           64                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             64                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        21577                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        21577                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           64                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              64                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           64                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             64                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000417                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000417                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 117545.468750                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 117545.468750                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 117545.468750                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117545.468750                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 117545.468750                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117545.468750                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      21568                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           64                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        21568                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        21568                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           64                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           64                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           64                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           64                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      4133010                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4133010                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   1503361947                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   1503361947                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      4133010                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      4133010                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      4133010                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      4133010                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999583                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999583                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 64578.281250                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 64578.281250                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 69703.354368                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 69703.354368                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 64578.281250                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 64578.281250                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 64578.281250                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 64578.281250                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 165                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1380352                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        172                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                13378709                       # Number of BP lookups
system.cpu.branchPred.condPredicted          11874407                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            405873                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8307826                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 6951388                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             83.672768                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  445828                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3304                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      2825                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     11666007                       # DTB read hits
system.cpu.dtb.read_misses                      12043                       # DTB read misses
system.cpu.dtb.read_acv                            74                       # DTB read access violations
system.cpu.dtb.read_accesses                 10831512                       # DTB read accesses
system.cpu.dtb.write_hits                     3469196                       # DTB write hits
system.cpu.dtb.write_misses                      5845                       # DTB write misses
system.cpu.dtb.write_acv                          219                       # DTB write access violations
system.cpu.dtb.write_accesses                 2673723                       # DTB write accesses
system.cpu.dtb.data_hits                     15135203                       # DTB hits
system.cpu.dtb.data_misses                      17888                       # DTB misses
system.cpu.dtb.data_acv                           293                       # DTB access violations
system.cpu.dtb.data_accesses                 13505235                       # DTB accesses
system.cpu.itb.fetch_hits                     8096266                       # ITB hits
system.cpu.itb.fetch_misses                     19177                       # ITB misses
system.cpu.itb.fetch_acv                          586                       # ITB acv
system.cpu.itb.fetch_accesses                 8115443                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                         35510916                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           10550258                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       94715175                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    13378709                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            7397216                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      23212794                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  880870                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        108                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 6426                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles       1059929                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         6897                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   8880793                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                105575                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples           35276847                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.684910                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.326390                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 18786145     53.25%     53.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   382410      1.08%     54.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2872990      8.14%     62.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   963360      2.73%     65.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1560844      4.42%     69.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   457075      1.30%     70.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2198208      6.23%     77.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   467814      1.33%     78.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  7588001     21.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             35276847                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.376749                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.667213                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  9152561                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              10385365                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  14218839                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1086432                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 433650                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               599037                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  6945                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               92410285                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 20946                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 433650                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  9718788                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2709184                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        5397651                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  14627985                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2389589                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               90651197                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 28283                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1296031                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  65285                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 322152                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            64723665                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             115616769                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         98357153                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          17193194                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              54528104                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 10195561                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             445248                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          22051                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5618714                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             12582028                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             3929155                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1455903                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           948630                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   78356921                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              211246                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  74674773                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             63294                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        10187149                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      6677066                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         139690                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      35276847                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.116821                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.176166                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11784086     33.40%     33.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5581547     15.82%     49.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             4375044     12.40%     61.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             5323819     15.09%     76.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2096684      5.94%     82.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             3605629     10.22%     92.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              829990      2.35%     95.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              463524      1.31%     96.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1216524      3.45%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        35276847                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  143216     14.35%     14.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     24      0.00%     14.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     14.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 13279      1.33%     15.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                  9725      0.97%     16.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     16.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                14942      1.50%     18.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                531835     53.29%     71.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     71.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     71.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     71.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     71.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     71.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     71.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     71.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     71.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     71.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     71.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     71.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     71.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     71.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     71.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     71.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     71.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     71.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     71.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     71.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     71.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     71.44% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 179757     18.01%     89.45% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                105316     10.55%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            130720      0.18%      0.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              50749718     67.96%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               298861      0.40%     68.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     68.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4445221      5.95%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp              348022      0.47%     74.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     74.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            2677323      3.59%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv              276968      0.37%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             12127175     16.24%     95.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3506203      4.70%     99.85% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess             114562      0.15%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               74674773                       # Type of FU issued
system.cpu.iq.rate                           2.102868                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      998094                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013366                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          154958657                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          70976489                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     58594520                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30729124                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           17787669                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     14534168                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               59880690                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15661457                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           849236                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1755581                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1982                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         9009                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       581905                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         3711                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         44188                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 433650                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1866407                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                164656                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            87786464                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            119204                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              12582028                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              3929155                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             166046                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  18057                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 71277                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           9009                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         377665                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       154815                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               532480                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              73484469                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              11682726                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1190304                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       9218297                       # number of nop insts executed
system.cpu.iew.exec_refs                     15159291                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 11463831                       # Number of branches executed
system.cpu.iew.exec_stores                    3476565                       # Number of stores executed
system.cpu.iew.exec_rate                     2.069349                       # Inst execution rate
system.cpu.iew.wb_sent                       73267319                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      73128688                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  43058178                       # num instructions producing a value
system.cpu.iew.wb_consumers                  50145592                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.059330                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.858663                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        11145378                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           71556                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            419574                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     33669858                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.274481                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.944621                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     15340751     45.56%     45.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      3955475     11.75%     57.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      4267803     12.68%     69.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1134579      3.37%     73.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1837258      5.46%     78.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       580661      1.72%     80.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       724393      2.15%     82.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       543551      1.61%     84.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      5285387     15.70%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     33669858                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             76581466                       # Number of instructions committed
system.cpu.commit.committedOps               76581466                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       14173697                       # Number of memory references committed
system.cpu.commit.loads                      10826447                       # Number of loads committed
system.cpu.commit.membars                       35281                       # Number of memory barriers committed
system.cpu.commit.branches                   10557176                       # Number of branches committed
system.cpu.commit.fp_insts                   14200580                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  60172593                       # Number of committed integer instructions.
system.cpu.commit.function_calls               408345                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      8472597     11.06%     11.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         45973083     60.03%     71.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          289074      0.38%     71.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     71.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4320348      5.64%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp         327687      0.43%     77.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     77.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       2676755      3.50%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv         196413      0.26%     81.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     81.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     81.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     81.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.29% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        10861728     14.18%     95.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        3349222      4.37%     99.85% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess        114559      0.15%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          76581466                       # Class of committed instruction
system.cpu.commit.bw_lim_events               5285387                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    116040270                       # The number of ROB reads
system.cpu.rob.rob_writes                   177067419                       # The number of ROB writes
system.cpu.timesIdled                           22529                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          234069                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        33880                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    68239580                       # Number of Instructions Simulated
system.cpu.committedOps                      68239580                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.520386                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.520386                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.921651                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.921651                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 89498642                       # number of integer regfile reads
system.cpu.int_regfile_writes                44918495                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  15002059                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 13534803                       # number of floating regfile writes
system.cpu.misc_regfile_reads                21098493                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 160613                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3543                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3543                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23629                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23638                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            9                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          570                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          496                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        11098                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        43264                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        43264                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   54362                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2280                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          682                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4018                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8364                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1380864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1380864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1389228                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               468000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                57000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              434000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5100000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1560000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           194262811                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             9028000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            21733146                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             97006                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.568589                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8780390                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             97006                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             90.513886                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.568589                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999157                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999157                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          413                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17858611                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17858611                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      8777691                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8777691                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       8777691                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8777691                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      8777691                       # number of overall hits
system.cpu.icache.overall_hits::total         8777691                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       103102                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        103102                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       103102                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         103102                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       103102                       # number of overall misses
system.cpu.icache.overall_misses::total        103102                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   6502556430                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6502556430                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   6502556430                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6502556430                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   6502556430                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6502556430                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      8880793                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8880793                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      8880793                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8880793                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      8880793                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8880793                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.011610                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011610                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.011610                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011610                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.011610                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011610                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 63069.158988                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63069.158988                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 63069.158988                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63069.158988                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 63069.158988                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63069.158988                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           40                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     5.714286                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         6077                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         6077                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         6077                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         6077                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         6077                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         6077                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        97025                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        97025                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        97025                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        97025                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        97025                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        97025                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   5408697592                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5408697592                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   5408697592                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5408697592                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   5408697592                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5408697592                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.010925                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010925                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.010925                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010925                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.010925                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010925                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 55745.401618                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55745.401618                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 55745.401618                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55745.401618                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 55745.401618                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55745.401618                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            212523                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.736697                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13247635                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            212523                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             62.335065                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.736697                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999743                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999743                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          900                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28462854                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28462854                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     10398854                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10398854                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      2822505                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2822505                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        17148                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        17148                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        16863                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        16863                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      13221359                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13221359                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     13221359                       # number of overall hits
system.cpu.dcache.overall_hits::total        13221359                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       362957                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        362957                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       504762                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       504762                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         2051                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2051                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            6                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data       867719                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         867719                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       867719                       # number of overall misses
system.cpu.dcache.overall_misses::total        867719                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  21168080019                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21168080019                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  35180313991                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  35180313991                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    146069800                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    146069800                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data        98744                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        98744                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  56348394010                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  56348394010                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  56348394010                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  56348394010                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     10761811                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10761811                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      3327267                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3327267                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        19199                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        19199                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        16869                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        16869                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     14089078                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     14089078                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     14089078                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     14089078                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.033726                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.033726                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.151705                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.151705                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.106828                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.106828                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000356                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000356                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.061588                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.061588                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.061588                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.061588                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 58321.178594                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58321.178594                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 69696.835322                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69696.835322                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 71218.820088                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71218.820088                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 16457.333333                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 16457.333333                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 64938.527346                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64938.527346                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 64938.527346                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64938.527346                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       190125                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             17235                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.031332                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       113407                       # number of writebacks
system.cpu.dcache.writebacks::total            113407                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       231893                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       231893                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       424568                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       424568                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          709                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          709                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       656461                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       656461                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       656461                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       656461                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       131064                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       131064                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        80194                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        80194                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         1342                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1342                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            6                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       211258                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       211258                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       211258                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       211258                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   7502927953                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7502927953                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   5118459354                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5118459354                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     86549775                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     86549775                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data        33906                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        33906                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  12621387307                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12621387307                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  12621387307                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  12621387307                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    692084675                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    692084675                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    384608300                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    384608300                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1076692975                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1076692975                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.012179                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012179                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.024102                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024102                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.069899                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.069899                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000356                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000356                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.014994                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014994                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.014994                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014994                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 57246.291529                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57246.291529                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 63825.963962                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63825.963962                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 64493.125931                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 64493.125931                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data         5651                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         5651                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 59743.949611                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59743.949611                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 59743.949611                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59743.949611                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      120                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      20486                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     5748     40.44%     40.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     102      0.72%     41.16% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     103      0.72%     41.88% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    8261     58.12%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                14214                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      5738     49.12%     49.12% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      102      0.87%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      103      0.88%     50.88% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     5738     49.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 11681                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              94003149075     93.62%     93.62% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               133289150      0.13%     93.75% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                91555425      0.09%     93.84% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              6186371450      6.16%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         100414365100                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998260                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.694589                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.821795                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          3      2.17%      2.17% # number of syscalls executed
system.cpu.kern.syscall::3                         24     17.39%     19.57% # number of syscalls executed
system.cpu.kern.syscall::4                         43     31.16%     50.72% # number of syscalls executed
system.cpu.kern.syscall::6                          7      5.07%     55.80% # number of syscalls executed
system.cpu.kern.syscall::17                         9      6.52%     62.32% # number of syscalls executed
system.cpu.kern.syscall::19                         5      3.62%     65.94% # number of syscalls executed
system.cpu.kern.syscall::33                         1      0.72%     66.67% # number of syscalls executed
system.cpu.kern.syscall::45                         7      5.07%     71.74% # number of syscalls executed
system.cpu.kern.syscall::48                         3      2.17%     73.91% # number of syscalls executed
system.cpu.kern.syscall::54                         2      1.45%     75.36% # number of syscalls executed
system.cpu.kern.syscall::59                         3      2.17%     77.54% # number of syscalls executed
system.cpu.kern.syscall::71                        15     10.87%     88.41% # number of syscalls executed
system.cpu.kern.syscall::73                        11      7.97%     96.38% # number of syscalls executed
system.cpu.kern.syscall::74                         1      0.72%     97.10% # number of syscalls executed
system.cpu.kern.syscall::256                        2      1.45%     98.55% # number of syscalls executed
system.cpu.kern.syscall::257                        2      1.45%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    138                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   369      2.44%      2.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       27      0.18%      2.62% # number of callpals executed
system.cpu.kern.callpal::swpipl                 12965     85.83%     88.45% # number of callpals executed
system.cpu.kern.callpal::rdps                     492      3.26%     91.71% # number of callpals executed
system.cpu.kern.callpal::wrusp                      3      0.02%     91.73% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.02%     91.75% # number of callpals executed
system.cpu.kern.callpal::rti                     1044      6.91%     98.66% # number of callpals executed
system.cpu.kern.callpal::callsys                  195      1.29%     99.95% # number of callpals executed
system.cpu.kern.callpal::imb                        7      0.05%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  15105                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1413                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 918                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 918                      
system.cpu.kern.mode_good::user                   918                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.649682                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.787645                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        15411544550     15.35%     15.35% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          85002820550     84.65%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      369                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.025954                       # Number of seconds simulated
sim_ticks                                 25953967125                       # Number of ticks simulated
final_tick                               3260919882475                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                7622447                       # Simulator instruction rate (inst/s)
host_op_rate                                  7622443                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              510727372                       # Simulator tick rate (ticks/s)
host_mem_usage                                 463600                       # Number of bytes of host memory used
host_seconds                                    50.82                       # Real time elapsed on the host
sim_insts                                   387354559                       # Number of instructions simulated
sim_ops                                     387354559                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         3182272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         5491328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8673600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      3182272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3182272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      3450432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       737280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4187712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            49723                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            85802                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              135525                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         53913                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11520                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              65433                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          122612161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          211579524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             334191685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     122612161                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        122612161                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       132944300                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       28407218                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            161351518                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       132944300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         122612161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         211579524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       28407218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            495543203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      135527                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      65433                       # Number of write requests accepted
system.mem_ctrls.readBursts                    135527                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    65433                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                8594816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   78912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4180032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8673728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4187712                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1233                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   109                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           17                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3885                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        24                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   25954034925                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                135527                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                65433                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   83253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   32343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     62                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        46631                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    273.943771                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   168.577989                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   302.655880                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        15877     34.05%     34.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15251     32.71%     66.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4778     10.25%     77.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2394      5.13%     82.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1547      3.32%     85.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          971      2.08%     87.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          675      1.45%     88.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          597      1.28%     90.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4541      9.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        46631                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3959                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.911594                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     68.834921                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          3836     96.89%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           91      2.30%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           18      0.45%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.08%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            6      0.15%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3959                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3959                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.497348                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.404248                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.341473                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3409     86.11%     86.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               64      1.62%     87.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              335      8.46%     96.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               57      1.44%     97.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               28      0.71%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               11      0.28%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.10%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.18%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.10%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.10%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.05%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.03%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.05%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.03%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.08%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.08%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.03%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                3      0.08%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                4      0.10%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                2      0.05%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                4      0.10%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.03%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.03%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                1      0.03%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                1      0.03%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                1      0.03%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::49                1      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54                1      0.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56                1      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::59                1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::63                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3959                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2220719225                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              4738731725                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  671470000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16536.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35286.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       331.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       161.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    334.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    161.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.46                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    98297                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   54675                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.70                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     129150.25                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    11390473925                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       866580000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     13694297150                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              7748410320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             10112369400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4227803250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5517661875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            29208956400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            33526272000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            6560138160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            7241672160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        212986962240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        212986962240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        574910988615                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        587025284400                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1452239858250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1441613283000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2287883117235                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2298023505075                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           701.608164                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           704.717842                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               97361                       # Transaction distribution
system.membus.trans_dist::ReadResp              97358                       # Transaction distribution
system.membus.trans_dist::WriteReq               1562                       # Transaction distribution
system.membus.trans_dist::WriteResp              1562                       # Transaction distribution
system.membus.trans_dist::Writeback             53913                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11520                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11520                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              17                       # Transaction distribution
system.membus.trans_dist::ReadExReq             41468                       # Transaction distribution
system.membus.trans_dist::ReadExResp            41468                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        23069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        23069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        99454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        99454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       225551                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       235209                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 357732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       737280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      3182272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      3182272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6279                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      8941760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      8948039                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12867591                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               35                       # Total snoops (count)
system.membus.snoop_fanout::samples            201037                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  201037    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              201037                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8700825                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           801226100                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1800                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11855149                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          471099780                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy          807805032                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.iocache.tags.replacements                11549                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11549                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               104149                       # Number of tag accesses
system.iocache.tags.data_accesses              104149                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11520                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11520                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           29                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               29                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide           26                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           26                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           29                       # number of demand (read+write) misses
system.iocache.demand_misses::total                29                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           29                       # number of overall misses
system.iocache.overall_misses::total               29                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3200683                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3200683                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3200683                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3200683                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3200683                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3200683                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           29                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             29                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11546                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11546                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           29                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              29                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           29                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             29                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.002252                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.002252                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 110368.379310                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 110368.379310                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 110368.379310                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 110368.379310                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 110368.379310                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 110368.379310                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11520                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           29                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           29                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           29                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1663283                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1663283                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    814462402                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    814462402                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      1663283                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1663283                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      1663283                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1663283                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.997748                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.997748                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 57354.586207                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 57354.586207                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 70699.861285                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 70699.861285                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 57354.586207                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 57354.586207                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 57354.586207                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 57354.586207                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  89                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   737280                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         91                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                 2275275                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1649004                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             50864                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1615577                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1275506                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.950493                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  239505                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1713                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      2825                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      3141176                       # DTB read hits
system.cpu.dtb.read_misses                       8836                       # DTB read misses
system.cpu.dtb.read_acv                            47                       # DTB read access violations
system.cpu.dtb.read_accesses                  2648710                       # DTB read accesses
system.cpu.dtb.write_hits                     1830274                       # DTB write hits
system.cpu.dtb.write_misses                      4490                       # DTB write misses
system.cpu.dtb.write_acv                          108                       # DTB write access violations
system.cpu.dtb.write_accesses                 1397404                       # DTB write accesses
system.cpu.dtb.data_hits                      4971450                       # DTB hits
system.cpu.dtb.data_misses                      13326                       # DTB misses
system.cpu.dtb.data_acv                           155                       # DTB access violations
system.cpu.dtb.data_accesses                  4046114                       # DTB accesses
system.cpu.itb.fetch_hits                     2169956                       # ITB hits
system.cpu.itb.fetch_misses                     12295                       # ITB misses
system.cpu.itb.fetch_acv                          314                       # ITB acv
system.cpu.itb.fetch_accesses                 2182251                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                          9172848                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            3464131                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       20179807                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2275275                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1515011                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4801776                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  143354                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         35                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 2035                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        710258                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         2791                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   2632794                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 28597                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       2                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            9052703                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.229147                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.088727                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5395347     59.60%     59.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   188724      2.08%     61.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   234430      2.59%     64.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   429859      4.75%     69.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   677041      7.48%     76.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   186819      2.06%     78.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   330789      3.65%     82.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   271899      3.00%     85.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1337795     14.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              9052703                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.248045                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.199950                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2881660                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2796005                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2962823                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                344575                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  67640                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               312306                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  4141                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               19513809                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 12418                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  67640                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  3032287                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  592653                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1387910                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3140624                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                831589                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               19267829                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 67435                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 342775                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  24791                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 213569                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            14786062                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              26566098                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         18341468                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           8221961                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              12802975                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1983093                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             118149                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          12981                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1861181                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              3137203                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1892131                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            389550                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           182176                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   18286405                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              128388                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  17794612                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              8494                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2266348                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1190677                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          83517                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       9052703                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.965668                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.103400                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3356089     37.07%     37.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1360503     15.03%     52.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1031059     11.39%     63.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1300390     14.36%     77.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              722381      7.98%     85.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              608924      6.73%     92.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              359251      3.97%     96.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              131677      1.45%     97.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              182429      2.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         9052703                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   13404      2.75%      2.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 19245      3.95%      6.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                  1752      0.36%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                  3284      0.67%      7.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult               138163     28.34%     36.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                  2989      0.61%     36.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     36.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     36.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     36.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     36.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     36.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     36.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     36.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     36.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     36.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     36.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     36.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     36.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     36.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     36.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     36.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     36.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     36.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     36.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     36.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     36.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     36.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 232340     47.66%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 76356     15.66%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              4109      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9138195     51.35%     51.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                36847      0.21%     51.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     51.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1933791     10.87%     62.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp              110490      0.62%     63.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              179999      1.01%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            1226532      6.89%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               46718      0.26%     71.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     71.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     71.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     71.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     71.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     71.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3204891     18.01%     89.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1842328     10.35%     99.60% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess              70712      0.40%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               17794612                       # Type of FU issued
system.cpu.iq.rate                           1.939922                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      487533                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.027398                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           32158424                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          13101980                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     11363181                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            12979530                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            7583364                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      6170064                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               11616093                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 6661943                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           357972                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       419565                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1519                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         4273                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       166162                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         3448                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        135558                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  67640                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  413553                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 45559                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            19031212                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             28625                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               3137203                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1892131                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              98166                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   6381                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 37698                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           4273                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          25324                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        37116                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                62440                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              17706951                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               3152938                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             87661                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        616419                       # number of nop insts executed
system.cpu.iew.exec_refs                      4988610                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1904085                       # Number of branches executed
system.cpu.iew.exec_stores                    1835672                       # Number of stores executed
system.cpu.iew.exec_rate                     1.930366                       # Inst execution rate
system.cpu.iew.wb_sent                       17563088                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      17533245                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  10508773                       # num instructions producing a value
system.cpu.iew.wb_consumers                  14119393                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.911429                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.744279                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         2324962                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           44871                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             59422                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      8723096                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.911304                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.769004                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4417860     50.65%     50.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1313419     15.06%     65.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       616013      7.06%     72.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       568925      6.52%     79.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       284180      3.26%     82.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       185490      2.13%     84.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       104938      1.20%     85.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       131702      1.51%     87.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1100569     12.62%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      8723096                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             16672484                       # Number of instructions committed
system.cpu.commit.committedOps               16672484                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        4443607                       # Number of memory references committed
system.cpu.commit.loads                       2717638                       # Number of loads committed
system.cpu.commit.membars                       23351                       # Number of memory barriers committed
system.cpu.commit.branches                    1733243                       # Number of branches committed
system.cpu.commit.fp_insts                    5634079                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  12917277                       # Number of committed integer instructions.
system.cpu.commit.function_calls               202315                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       558029      3.35%      3.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8340556     50.03%     53.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           36536      0.22%     53.59% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     53.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        1785034     10.71%     64.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          97454      0.58%     64.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         142624      0.86%     65.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       1138410      6.83%     72.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          35072      0.21%     72.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2740989     16.44%     89.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1727068     10.36%     99.58% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess         70712      0.42%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          16672484                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1100569                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     26575074                       # The number of ROB reads
system.cpu.rob.rob_writes                    38325393                       # The number of ROB writes
system.cpu.timesIdled                           10971                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          120145                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        14399                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    16118564                       # Number of Instructions Simulated
system.cpu.committedOps                      16118564                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.569086                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.569086                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.757204                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.757204                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 17711504                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8931377                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   7464126                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5040193                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 9307076                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  60354                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3295                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3295                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13056                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13082                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           26                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8128                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9656                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        23098                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        23098                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   32754                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1040                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          572                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4064                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6279                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       737512                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       737512                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   743791                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               191000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                27000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              364000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5145000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              663000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           103771834                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8094000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11598851                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             49723                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.963343                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2594567                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             49723                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             52.180420                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.963343                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999928                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999928                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5315317                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5315317                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      2579822                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2579822                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       2579822                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2579822                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      2579822                       # number of overall hits
system.cpu.icache.overall_hits::total         2579822                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        52972                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         52972                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        52972                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          52972                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        52972                       # number of overall misses
system.cpu.icache.overall_misses::total         52972                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   3349863527                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3349863527                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   3349863527                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3349863527                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   3349863527                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3349863527                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      2632794                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2632794                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      2632794                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2632794                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      2632794                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2632794                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.020120                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020120                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.020120                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020120                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.020120                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020120                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 63238.381164                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63238.381164                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 63238.381164                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63238.381164                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 63238.381164                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63238.381164                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          102                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         3241                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3241                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         3241                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3241                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         3241                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3241                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        49731                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        49731                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        49731                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        49731                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        49731                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        49731                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2784085620                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2784085620                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2784085620                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2784085620                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2784085620                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2784085620                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.018889                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018889                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.018889                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018889                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.018889                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018889                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 55982.900404                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55982.900404                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 55982.900404                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55982.900404                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 55982.900404                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55982.900404                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             85799                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.938595                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3962837                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             85799                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.187450                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.938595                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          820                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          160                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8859486                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8859486                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      2466780                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2466780                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1473611                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1473611                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        10627                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10627                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         9877                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         9877                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       3940391                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3940391                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      3940391                       # number of overall hits
system.cpu.dcache.overall_hits::total         3940391                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       184654                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        184654                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       240315                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       240315                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          978                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          978                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       424969                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         424969                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       424969                       # number of overall misses
system.cpu.dcache.overall_misses::total        424969                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  10903682424                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10903682424                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  17286900025                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17286900025                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     68973675                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     68973675                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  28190582449                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  28190582449                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  28190582449                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  28190582449                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2651434                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2651434                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1713926                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1713926                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        11605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         9877                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         9877                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      4365360                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4365360                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      4365360                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4365360                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.069643                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.069643                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.140213                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.140213                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.084274                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.084274                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.097350                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.097350                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.097350                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.097350                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 59049.261993                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59049.261993                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 71934.336288                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71934.336288                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 70525.230061                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70525.230061                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 66335.620831                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66335.620831                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 66335.620831                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66335.620831                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       199385                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             24168                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.249959                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        53913                       # number of writebacks
system.cpu.dcache.writebacks::total             53913                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       140891                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       140891                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       198832                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       198832                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          404                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          404                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       339723                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       339723                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       339723                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       339723                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        43763                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        43763                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        41483                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41483                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          574                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          574                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        85246                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        85246                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        85246                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        85246                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2725898551                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2725898551                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2849391146                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2849391146                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     37883075                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     37883075                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   5575289697                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5575289697                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   5575289697                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5575289697                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    662590450                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    662590450                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    304040575                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    304040575                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    966631025                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    966631025                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.016505                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016505                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.024203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.049461                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.049461                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.019528                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019528                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.019528                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019528                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 62287.744236                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62287.744236                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 68688.164935                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68688.164935                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 65998.388502                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65998.388502                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 65402.361366                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65402.361366                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 65402.361366                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65402.361366                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      12595                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     3691     42.90%     42.90% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      69      0.80%     43.71% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      27      0.31%     44.02% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    4816     55.98%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 8603                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3688     49.36%     49.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       69      0.92%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       27      0.36%     50.64% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3688     49.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  7472                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              21998950175     84.76%     84.76% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                82693400      0.32%     85.08% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                24956050      0.10%     85.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              3847375975     14.82%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          25953975600                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999187                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.765781                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.868534                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      3.03%      3.03% # number of syscalls executed
system.cpu.kern.syscall::3                          3      4.55%      7.58% # number of syscalls executed
system.cpu.kern.syscall::4                         30     45.45%     53.03% # number of syscalls executed
system.cpu.kern.syscall::6                          3      4.55%     57.58% # number of syscalls executed
system.cpu.kern.syscall::17                         5      7.58%     65.15% # number of syscalls executed
system.cpu.kern.syscall::19                         2      3.03%     68.18% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.52%     69.70% # number of syscalls executed
system.cpu.kern.syscall::45                         3      4.55%     74.24% # number of syscalls executed
system.cpu.kern.syscall::48                         2      3.03%     77.27% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.52%     78.79% # number of syscalls executed
system.cpu.kern.syscall::59                         2      3.03%     81.82% # number of syscalls executed
system.cpu.kern.syscall::71                         8     12.12%     93.94% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.52%     95.45% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.52%     96.97% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.52%     98.48% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.52%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     66                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   247      2.68%      2.68% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.14%      2.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  7903     85.60%     88.41% # number of callpals executed
system.cpu.kern.callpal::rdps                     189      2.05%     90.46% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.02%     90.48% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.02%     90.50% # number of callpals executed
system.cpu.kern.callpal::rti                      604      6.54%     97.04% # number of callpals executed
system.cpu.kern.callpal::callsys                  131      1.42%     98.46% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.06%     98.53% # number of callpals executed
system.cpu.kern.callpal::rdunique                 135      1.46%     99.99% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.01%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   9233                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               849                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 524                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 525                      
system.cpu.kern.mode_good::user                   524                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch_good::kernel     0.618375                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.763636                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8898159575     34.28%     34.28% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          17017189800     65.57%     99.85% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             38626225      0.15%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      247                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.386243                       # Number of seconds simulated
sim_ticks                                386242542800                       # Number of ticks simulated
final_tick                               3647162425275                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 504406                       # Simulator instruction rate (inst/s)
host_op_rate                                   504406                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              235505548                       # Simulator tick rate (ticks/s)
host_mem_usage                                 465648                       # Number of bytes of host memory used
host_seconds                                  1640.06                       # Real time elapsed on the host
sim_insts                                   827254322                       # Number of instructions simulated
sim_ops                                     827254322                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst        18451776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         5049920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           23501696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst     18451776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      18451776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       520192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2913408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           288309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            78905                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              367214                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         37394                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide         8128                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              45522                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           47772511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           13074479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              60846990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      47772511                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         47772511                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         6196148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        1346801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7542950                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         6196148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          47772511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          13074479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        1346801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             68389939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      367214                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45522                       # Number of write requests accepted
system.mem_ctrls.readBursts                    367214                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45522                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               23333632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  168064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2875200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                23501696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2913408                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2626                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   606                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           63                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             49239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             19359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             22160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             22000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             21898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             31795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            30005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            23436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            35537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2789                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        11                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  386242542800                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                367214                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45522                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  317073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   37882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     28                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       105754                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    247.830701                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   162.114011                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.663022                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        37836     35.78%     35.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        31794     30.06%     65.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        14250     13.47%     79.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5405      5.11%     84.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5721      5.41%     89.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2241      2.12%     91.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1581      1.49%     93.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1594      1.51%     94.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5332      5.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       105754                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2715                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     134.294659                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.414055                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    345.142060                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2429     89.47%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          133      4.90%     94.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           45      1.66%     96.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           36      1.33%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           20      0.74%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            3      0.11%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           22      0.81%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           17      0.63%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.04%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.04%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.04%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            4      0.15%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2715                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2715                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.546961                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.461915                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.348957                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          2267     83.50%     83.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           398     14.66%     98.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            21      0.77%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23             3      0.11%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             4      0.15%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             3      0.11%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             2      0.07%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             3      0.11%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             2      0.07%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             3      0.11%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             2      0.07%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             2      0.07%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             3      0.11%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-93             1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2715                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3468345925                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             10304370925                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1822940000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9513.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28263.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        60.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     60.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.39                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   269201                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34563                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.95                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     935810.16                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   299163637150                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     12897560000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     74183569525                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              8122237200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             10538103240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4431776250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5749957125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            30611973600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            34967205000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            6699114720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            7393809600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        238214589600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        238214589600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        622990239525                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        628677869670                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1641811937250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1636822788000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2552881868145                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2562364322235                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           699.964766                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           702.564724                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              339441                       # Transaction distribution
system.membus.trans_dist::ReadResp             339440                       # Transaction distribution
system.membus.trans_dist::WriteReq               1122                       # Transaction distribution
system.membus.trans_dist::WriteResp              1122                       # Transaction distribution
system.membus.trans_dist::Writeback             37394                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         8128                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         8128                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               61                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              63                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28530                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28530                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        16293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        16293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       576673                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       576673                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       195330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       198904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 791870                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       520192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       520192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     18451776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     18451776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5791                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7443136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7448927                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26420895                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               92                       # Total snoops (count)
system.membus.snoop_fanout::samples            412903                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  412903    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              412903                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3782625                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           968312175                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1450                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8546513                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         2732221737                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy          743825936                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.iocache.tags.replacements                 8165                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 8165                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                73653                       # Number of tag accesses
system.iocache.tags.data_accesses               73653                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide         8128                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total         8128                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           37                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               37                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide           21                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           21                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           37                       # number of demand (read+write) misses
system.iocache.demand_misses::total                37                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           37                       # number of overall misses
system.iocache.overall_misses::total               37                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      4094792                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4094792                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      4094792                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      4094792                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      4094792                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      4094792                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           37                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             37                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         8149                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         8149                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           37                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              37                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           37                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             37                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.002577                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.002577                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 110670.054054                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 110670.054054                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 110670.054054                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 110670.054054                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 110670.054054                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 110670.054054                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                       8128                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           37                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         8128                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         8128                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           37                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           37                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2127142                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2127142                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    586934964                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    586934964                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2127142                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2127142                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2127142                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2127142                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.997423                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.997423                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 57490.324324                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 57490.324324                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 72211.486713                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 72211.486713                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 57490.324324                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 57490.324324                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 57490.324324                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 57490.324324                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  60                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   520192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         67                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                20322205                       # Number of BP lookups
system.cpu.branchPred.condPredicted          19268153                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            547535                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             14184510                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12532609                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.354191                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  397645                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3975                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      2825                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     64472199                       # DTB read hits
system.cpu.dtb.read_misses                      12864                       # DTB read misses
system.cpu.dtb.read_acv                            91                       # DTB read access violations
system.cpu.dtb.read_accesses                 63595612                       # DTB read accesses
system.cpu.dtb.write_hits                    30791631                       # DTB write hits
system.cpu.dtb.write_misses                      3428                       # DTB write misses
system.cpu.dtb.write_acv                          190                       # DTB write access violations
system.cpu.dtb.write_accesses                30211880                       # DTB write accesses
system.cpu.dtb.data_hits                     95263830                       # DTB hits
system.cpu.dtb.data_misses                      16292                       # DTB misses
system.cpu.dtb.data_acv                           281                       # DTB access violations
system.cpu.dtb.data_accesses                 93807492                       # DTB accesses
system.cpu.itb.fetch_hits                    37555945                       # ITB hits
system.cpu.itb.fetch_misses                     20744                       # ITB misses
system.cpu.itb.fetch_acv                          960                       # ITB acv
system.cpu.itb.fetch_accesses                37576689                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                        136695073                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           43446509                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      488590326                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    20322205                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12930254                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      91361916                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1209462                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        715                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                15095                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        826412                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         5137                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                  38363931                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                254962                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       3                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples          136260515                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.585707                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.704404                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 63831839     46.85%     46.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1574172      1.16%     48.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  5058427      3.71%     51.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1283668      0.94%     52.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  7320099      5.37%     58.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1596708      1.17%     59.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  3989797      2.93%     62.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1000862      0.73%     62.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 50604943     37.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            136260515                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.148668                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        3.574308                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 38222380                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              31611734                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  55050357                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              10782545                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 593499                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               329258                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 11453                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              484711045                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 35766                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 593499                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 42166811                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3765414                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1935761                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  61800535                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              25998495                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              482587620                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 77695                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               24030097                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  20060                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 109701                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           409175714                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             678346463                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        678332224                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             12160                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             392226283                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 16949431                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             197269                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          20904                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  52420144                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             64828700                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            31020064                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           8509249                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          3784098                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  455533232                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              211666                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 448875096                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            108819                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        15745241                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     11236231                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         143564                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     136260515                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.294242                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.185787                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            13321978      9.78%      9.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            16915470     12.41%     22.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            27855805     20.44%     42.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            21783004     15.99%     58.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            15407486     11.31%     69.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            14066460     10.32%     80.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            15034729     11.03%     91.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             6276278      4.61%     95.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             5599305      4.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       136260515                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 5411646     47.19%     47.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 914253      7.97%     55.16% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     55.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     55.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     55.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     55.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     55.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     55.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     55.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     55.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     55.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     55.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     55.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     55.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     55.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     55.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     55.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     55.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     55.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     55.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     55.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     55.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     55.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     55.16% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2942141     25.65%     80.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2200549     19.19%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1673      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             333785006     74.36%     74.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult             19462774      4.34%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4591      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 796      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             64679617     14.41%     93.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            30814219      6.86%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess             126420      0.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              448875096                       # Type of FU issued
system.cpu.iq.rate                           3.283769                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    11468589                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.025550                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1045548623                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         471499102                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    447765347                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               39492                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              21007                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        18185                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              460321318                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   20694                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          6960511                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1423258                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1594                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        30425                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       354218                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        13426                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         31841                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 593499                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1786761                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 42864                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           478567455                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            351243                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              64828700                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             31020064                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             173621                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   3597                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 38564                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          30425                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         367266                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       256260                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               623526                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             448083435                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              64490134                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            791661                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                      22822557                       # number of nop insts executed
system.cpu.iew.exec_refs                     95287312                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 18097855                       # Number of branches executed
system.cpu.iew.exec_stores                   30797178                       # Number of stores executed
system.cpu.iew.exec_rate                     3.277978                       # Inst execution rate
system.cpu.iew.wb_sent                      447924796                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     447783532                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 308861561                       # num instructions producing a value
system.cpu.iew.wb_consumers                 372710664                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       3.275784                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.828690                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        16444868                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           68102                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            558819                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    133947856                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.449627                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.090957                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     24260737     18.11%     18.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     26800232     20.01%     38.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     21913805     16.36%     54.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9681474      7.23%     61.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6162849      4.60%     66.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      4590281      3.43%     69.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      3493250      2.61%     72.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2526260      1.89%     74.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     34518968     25.77%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    133947856                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            462070129                       # Number of instructions committed
system.cpu.commit.committedOps              462070129                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       94071288                       # Number of memory references committed
system.cpu.commit.loads                      63405442                       # Number of loads committed
system.cpu.commit.membars                       31380                       # Number of memory barriers committed
system.cpu.commit.branches                   17246796                       # Number of branches committed
system.cpu.commit.fp_insts                      16623                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 439659254                       # Number of committed integer instructions.
system.cpu.commit.function_calls               328710                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass     22172039      4.80%      4.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        326295690     70.62%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult        19365806      4.19%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4552      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            796      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        63436822     13.73%     93.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       30668005      6.64%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess        126419      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         462070129                       # Class of committed instruction
system.cpu.commit.bw_lim_events              34518968                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    577858073                       # The number of ROB reads
system.cpu.rob.rob_writes                   959346393                       # The number of ROB writes
system.cpu.timesIdled                           46225                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          434558                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        27951                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                   439899763                       # Number of Instructions Simulated
system.cpu.committedOps                     439899763                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.310741                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.310741                       # CPI: Total CPI of All Threads
system.cpu.ipc                               3.218110                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         3.218110                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                661091999                       # number of integer regfile reads
system.cpu.int_regfile_writes               399257597                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     11436                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    10203                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  185212                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  99772                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                  701                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 701                       # Transaction distribution
system.iobus.trans_dist::WriteReq                9229                       # Transaction distribution
system.iobus.trans_dist::WriteResp               9250                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           21                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1008                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           88                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          812                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1584                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3572                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        16330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        16330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   19902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4032                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          406                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          891                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5791                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       520488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       520488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   526279                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               965000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                66000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              520000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1287000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            73266619                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2450000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             8218487                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements            288285                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.981593                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            38048113                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            288285                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            131.980897                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.981593                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999964                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999964                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          378                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           57                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          77016226                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         77016226                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     38062040                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        38062040                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      38062040                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         38062040                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     38062040                       # number of overall hits
system.cpu.icache.overall_hits::total        38062040                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       301891                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        301891                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       301891                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         301891                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       301891                       # number of overall misses
system.cpu.icache.overall_misses::total        301891                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  17971100754                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  17971100754                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  17971100754                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  17971100754                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  17971100754                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  17971100754                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     38363931                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     38363931                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     38363931                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     38363931                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     38363931                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     38363931                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.007869                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007869                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.007869                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007869                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.007869                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007869                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 59528.441570                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59528.441570                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 59528.441570                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59528.441570                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 59528.441570                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59528.441570                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          108                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    21.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        13527                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        13527                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        13527                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        13527                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        13527                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        13527                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       288364                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       288364                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       288364                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       288364                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       288364                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       288364                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  14937983563                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  14937983563                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  14937983563                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  14937983563                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  14937983563                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  14937983563                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.007517                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007517                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.007517                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007517                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.007517                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007517                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 51802.525846                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51802.525846                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 51802.525846                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51802.525846                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 51802.525846                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51802.525846                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             78868                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.991008                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            87816909                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             78868                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1113.466919                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.991008                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          901                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         176358113                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        176358113                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     57328571                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        57328571                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     30455829                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       30455829                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        15719                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        15719                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        15822                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        15822                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      87784400                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         87784400                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     87784400                       # number of overall hits
system.cpu.dcache.overall_hits::total        87784400                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       130072                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        130072                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       191805                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       191805                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1784                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1784                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data       321877                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         321877                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       321877                       # number of overall misses
system.cpu.dcache.overall_misses::total        321877                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   8383585474                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8383585474                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  12690523866                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12690523866                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    123335600                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    123335600                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data        33423                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        33423                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  21074109340                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  21074109340                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  21074109340                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  21074109340                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     57458643                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     57458643                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     30647634                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     30647634                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        17503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        17503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        15824                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        15824                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     88106277                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     88106277                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     88106277                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     88106277                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002264                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002264                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006258                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006258                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.101925                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.101925                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000126                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000126                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003653                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003653                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003653                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003653                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 64453.421751                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64453.421751                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 66163.675952                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66163.675952                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 69134.304933                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69134.304933                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 16711.500000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 16711.500000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 65472.554237                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65472.554237                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 65472.554237                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65472.554237                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        79846                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              9315                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.571766                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        37394                       # number of writebacks
system.cpu.dcache.writebacks::total             37394                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        80728                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        80728                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       163232                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       163232                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          734                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          734                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       243960                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       243960                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       243960                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       243960                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        49344                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        49344                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        28573                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28573                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         1050                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1050                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        77917                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        77917                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        77917                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        77917                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   3069569326                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3069569326                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1741146162                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1741146162                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     63928975                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63928975                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data        11302                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        11302                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   4810715488                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4810715488                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   4810715488                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4810715488                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    116107200                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    116107200                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    196618325                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    196618325                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    312725525                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    312725525                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000859                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000859                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000932                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000932                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.059990                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.059990                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000126                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000884                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000884                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000884                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000884                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 62207.549570                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62207.549570                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 60936.764148                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60936.764148                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 60884.738095                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60884.738095                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data         5651                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         5651                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 61741.538920                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61741.538920                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 61741.538920                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61741.538920                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       99                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      22516                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     4712     32.61%     32.61% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      43      0.30%     32.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     395      2.73%     35.64% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    9300     64.36%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                14450                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4702     47.77%     47.77% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       43      0.44%     48.21% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      395      4.01%     52.23% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4702     47.77%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  9842                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             379492671425     98.25%     98.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                59449300      0.02%     98.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               350828275      0.09%     98.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              6339749175      1.64%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         386242698175                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997878                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.505591                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.681107                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          3      1.21%      1.21% # number of syscalls executed
system.cpu.kern.syscall::3                         89     35.89%     37.10% # number of syscalls executed
system.cpu.kern.syscall::4                         89     35.89%     72.98% # number of syscalls executed
system.cpu.kern.syscall::6                         10      4.03%     77.02% # number of syscalls executed
system.cpu.kern.syscall::17                         7      2.82%     79.84% # number of syscalls executed
system.cpu.kern.syscall::19                         3      1.21%     81.05% # number of syscalls executed
system.cpu.kern.syscall::33                         3      1.21%     82.26% # number of syscalls executed
system.cpu.kern.syscall::45                        13      5.24%     87.50% # number of syscalls executed
system.cpu.kern.syscall::48                         3      1.21%     88.71% # number of syscalls executed
system.cpu.kern.syscall::59                         3      1.21%     89.92% # number of syscalls executed
system.cpu.kern.syscall::71                        16      6.45%     96.37% # number of syscalls executed
system.cpu.kern.syscall::73                         4      1.61%     97.98% # number of syscalls executed
system.cpu.kern.syscall::74                         3      1.21%     99.19% # number of syscalls executed
system.cpu.kern.syscall::90                         2      0.81%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    248                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   471      2.94%      2.94% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.16%      3.10% # number of callpals executed
system.cpu.kern.callpal::swpipl                 12746     79.62%     82.72% # number of callpals executed
system.cpu.kern.callpal::rdps                    1110      6.93%     89.66% # number of callpals executed
system.cpu.kern.callpal::wrusp                      3      0.02%     89.67% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.02%     89.69% # number of callpals executed
system.cpu.kern.callpal::rti                     1266      7.91%     97.60% # number of callpals executed
system.cpu.kern.callpal::callsys                  327      2.04%     99.64% # number of callpals executed
system.cpu.kern.callpal::imb                       57      0.36%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  16008                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1737                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1202                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                1202                      
system.cpu.kern.mode_good::user                  1202                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.691998                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.817965                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        16347193025      4.23%      4.23% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         369895505150     95.77%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      471                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.162070                       # Number of seconds simulated
sim_ticks                                162069817775                       # Number of ticks simulated
final_tick                               3809232243050                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1493133                       # Simulator instruction rate (inst/s)
host_op_rate                                  1493133                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              258386465                       # Simulator tick rate (ticks/s)
host_mem_usage                                 465648                       # Number of bytes of host memory used
host_seconds                                   627.24                       # Real time elapsed on the host
sim_insts                                   936549898                       # Number of instructions simulated
sim_ops                                     936549898                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         3069184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        13985152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17054336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      3069184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3069184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      7936832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       704512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8641344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            47956                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           218518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              266474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        124013                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             135021                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           18937419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           86290910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             105228328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      18937419                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18937419                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        48971685                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        4346966                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             53318651                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        48971685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          18937419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          86290910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        4346966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            158546979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      266474                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     135021                       # Number of write requests accepted
system.mem_ctrls.readBursts                    266474                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   135021                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               16981248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   73088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8631680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17054336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8641344                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1142                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   142                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           10                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             20111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            19999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8278                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        14                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  162069817775                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                266474                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               135021                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  218181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     46                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       126236                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    202.902247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   135.508445                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.898393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        53429     42.32%     42.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        42017     33.28%     75.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11534      9.14%     84.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5194      4.11%     88.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3623      2.87%     91.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3708      2.94%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2255      1.79%     96.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          651      0.52%     96.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3825      3.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       126236                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7773                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.132381                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     93.886637                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7740     99.58%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           21      0.27%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            6      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7773                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7773                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.351087                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.270902                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.255630                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          3304     42.51%     42.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          4349     55.95%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            66      0.85%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            10      0.13%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             6      0.08%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             3      0.04%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             5      0.06%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             7      0.09%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             6      0.08%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.01%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.01%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             2      0.03%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             3      0.04%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             3      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::90-91             1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::94-95             1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7773                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3247455325                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              8222430325                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1326660000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12239.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30989.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       104.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        53.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    105.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     53.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.78                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   188102                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   85865                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.66                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     403665.84                       # Average gap between requests
system.mem_ctrls.pageHitRate                    68.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    75424373250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      5411900000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     81234471325                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              8579912040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             11034757440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4681499625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              6020949000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            31604352000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            36044463000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            7143033600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            7823848320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        248800266000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        248800266000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        667526433705                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        672285339765                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1699987546500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1695813067500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2668323043470                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2677822691025                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           700.489115                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           702.982966                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              242115                       # Transaction distribution
system.membus.trans_dist::ReadResp             242115                       # Transaction distribution
system.membus.trans_dist::WriteReq               1650                       # Transaction distribution
system.membus.trans_dist::WriteResp              1650                       # Transaction distribution
system.membus.trans_dist::Writeback            124013                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11008                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11008                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              10                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27645                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27645                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        22044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        22044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        95914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        95914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       561069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       570881                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 688839                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       704512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       704512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      3069184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      3069184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     21921984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     21929136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25702832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               30                       # Total snoops (count)
system.membus.snoop_fanout::samples            401549                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  401549    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              401549                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8939100                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1658410100                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11324029                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          454295407                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2067009436                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.3                       # Layer utilization (%)
system.iocache.tags.replacements                11036                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11036                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                99340                       # Number of tag accesses
system.iocache.tags.data_accesses               99340                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11008                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11008                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           28                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               28                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            2                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            2                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           28                       # number of demand (read+write) misses
system.iocache.demand_misses::total                28                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           28                       # number of overall misses
system.iocache.overall_misses::total               28                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3086559                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3086559                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3086559                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3086559                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3086559                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3086559                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           28                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             28                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11010                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11010                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           28                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              28                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           28                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             28                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000182                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000182                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 110234.250000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 110234.250000                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 110234.250000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 110234.250000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 110234.250000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 110234.250000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11008                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           28                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           28                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           28                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1601409                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1601409                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    764666094                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    764666094                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      1601409                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1601409                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      1601409                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1601409                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999818                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999818                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 57193.178571                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 57193.178571                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 69464.579760                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 69464.579760                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 57193.178571                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 57193.178571                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 57193.178571                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 57193.178571                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  85                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   704512                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                14216734                       # Number of BP lookups
system.cpu.branchPred.condPredicted          13426419                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            594599                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12521903                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12109343                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.705293                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  366576                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1968                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      2825                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     23161571                       # DTB read hits
system.cpu.dtb.read_misses                      33648                       # DTB read misses
system.cpu.dtb.read_acv                            48                       # DTB read access violations
system.cpu.dtb.read_accesses                 22632658                       # DTB read accesses
system.cpu.dtb.write_hits                    10484553                       # DTB write hits
system.cpu.dtb.write_misses                      2325                       # DTB write misses
system.cpu.dtb.write_acv                          108                       # DTB write access violations
system.cpu.dtb.write_accesses                10028551                       # DTB write accesses
system.cpu.dtb.data_hits                     33646124                       # DTB hits
system.cpu.dtb.data_misses                      35973                       # DTB misses
system.cpu.dtb.data_acv                           156                       # DTB access violations
system.cpu.dtb.data_accesses                 32661209                       # DTB accesses
system.cpu.itb.fetch_hits                    22065825                       # ITB hits
system.cpu.itb.fetch_misses                     15329                       # ITB misses
system.cpu.itb.fetch_acv                          301                       # ITB acv
system.cpu.itb.fetch_accesses                22081154                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                         57356295                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           23425380                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      129879090                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    14216734                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12475919                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      32241150                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1272748                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         40                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                12053                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        920727                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         2659                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                  22557735                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                115802                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       2                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples           57238383                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.269091                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.716128                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 31437914     54.92%     54.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   449324      0.79%     55.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1098134      1.92%     57.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   768455      1.34%     58.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 10156385     17.74%     76.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   840249      1.47%     78.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  9756157     17.04%     95.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   289714      0.51%     95.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2442051      4.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             57238383                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.247867                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.264426                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 17289589                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              17366165                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  18064778                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3885386                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 632465                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               343142                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  4006                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              125417986                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 12341                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 632465                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 19060884                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1703163                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2453192                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  20033779                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              13354900                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              122589357                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                218378                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 287073                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               11522481                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 148594                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            96718193                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             170085343                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        118180444                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          51900954                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              87131068                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  9587125                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             245128                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          13496                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  21796740                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             24277438                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11093878                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          10178998                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          9661764                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  117361461                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              224544                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 114260691                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              6768                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         8264209                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5947785                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         174150                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      57238383                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.996225                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.606005                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11644725     20.34%     20.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            13137160     22.95%     43.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12346986     21.57%     64.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10032373     17.53%     82.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             6520983     11.39%     93.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2032207      3.55%     97.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              897004      1.57%     98.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              310111      0.54%     99.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              316834      0.55%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        57238383                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   16582      5.75%      5.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      5.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      5.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     6      0.00%      5.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      5.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      5.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult               165200     57.33%     63.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                  3504      1.22%     64.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     64.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     64.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     64.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     64.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     64.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     64.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     64.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     64.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     64.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     64.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     64.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     64.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     64.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     64.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     64.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     64.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     64.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     64.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     64.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     64.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     64.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  54871     19.04%     83.34% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 48005     16.66%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              6162      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              60825614     53.23%     53.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               280104      0.25%     53.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     53.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             9749183      8.53%     62.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  22      0.00%     62.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               98779      0.09%     62.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            9121393      7.98%     70.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv              138149      0.12%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  1      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             23378640     20.46%     90.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10494805      9.18%     99.85% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess             167839      0.15%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              114260691                       # Type of FU issued
system.cpu.iq.rate                           1.992121                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      288168                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.002522                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          189732568                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          71584906                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     65515596                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            96322133                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           54271335                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     47170586                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               66297093                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                48245604                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           676213                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2166124                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          273                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         6165                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       636837                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         3478                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         26472                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 632465                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  885575                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                634867                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           118680899                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             56619                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              24277438                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             11093878                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             192424                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   5437                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                628270                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           6165                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         755000                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        42796                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               797796                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             113458001                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              23198967                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            802690                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       1094894                       # number of nop insts executed
system.cpu.iew.exec_refs                     33686873                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 12314704                       # Number of branches executed
system.cpu.iew.exec_stores                   10487906                       # Number of stores executed
system.cpu.iew.exec_rate                     1.978126                       # Inst execution rate
system.cpu.iew.wb_sent                      112924436                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     112686182                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  60741994                       # num instructions producing a value
system.cpu.iew.wb_consumers                  65616750                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.964670                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.925709                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         8227700                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           50394                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            614618                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     55878045                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.974929                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.574741                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     27815413     49.78%     49.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      8517012     15.24%     65.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       415742      0.74%     65.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       371410      0.66%     66.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6772646     12.12%     78.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      7582251     13.57%     92.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        87544      0.16%     92.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       162882      0.29%     92.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4153145      7.43%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     55878045                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            110355163                       # Number of instructions committed
system.cpu.commit.committedOps              110355163                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32568355                       # Number of memory references committed
system.cpu.commit.loads                      22111314                       # Number of loads committed
system.cpu.commit.membars                       24739                       # Number of memory barriers committed
system.cpu.commit.branches                   11942464                       # Number of branches committed
system.cpu.commit.fp_insts                   46868323                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  90360994                       # Number of committed integer instructions.
system.cpu.commit.function_calls               345504                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1065749      0.97%      0.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         57311888     51.93%     52.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          277991      0.25%     53.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     53.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        9745327      8.83%     61.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp             21      0.00%     61.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          98634      0.09%     62.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       8955350      8.12%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv         137925      0.12%     70.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             1      0.00%     70.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     70.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     70.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     70.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     70.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     70.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     70.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     70.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     70.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        22136053     20.06%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       10458386      9.48%     99.85% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess        167838      0.15%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         110355163                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4153145                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    170152595                       # The number of ROB reads
system.cpu.rob.rob_writes                   238526679                       # The number of ROB writes
system.cpu.timesIdled                           11142                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          117912                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        13552                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                   109295576                       # Number of Instructions Simulated
system.cpu.committedOps                     109295576                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.524781                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.524781                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.905555                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.905555                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                111532806                       # number of integer regfile reads
system.cpu.int_regfile_writes                52169315                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  46866940                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 38154300                       # number of floating regfile writes
system.cpu.misc_regfile_reads                67161221                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 104365                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3284                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3284                       # Transaction distribution
system.iobus.trans_dist::WriteReq               12656                       # Transaction distribution
system.iobus.trans_dist::WriteResp              12658                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            2                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          516                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          352                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          768                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9812                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   31884                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2064                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          484                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4076                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   711888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               456000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                18000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              308000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5150000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              624000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            99131532                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8162000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11082971                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             47954                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.129969                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22504987                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             47954                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            469.303645                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.129969                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.998301                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998301                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          418                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45163428                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45163428                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     22506934                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        22506934                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      22506934                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         22506934                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     22506934                       # number of overall hits
system.cpu.icache.overall_hits::total        22506934                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        50801                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         50801                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        50801                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          50801                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        50801                       # number of overall misses
system.cpu.icache.overall_misses::total         50801                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   3241660631                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3241660631                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   3241660631                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3241660631                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   3241660631                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3241660631                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     22557735                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     22557735                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     22557735                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     22557735                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     22557735                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     22557735                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002252                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002252                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002252                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002252                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002252                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002252                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 63810.961024                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63810.961024                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 63810.961024                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63810.961024                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 63810.961024                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63810.961024                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2843                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2843                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         2843                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2843                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         2843                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2843                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        47958                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        47958                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        47958                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        47958                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        47958                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        47958                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2705495018                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2705495018                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2705495018                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2705495018                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2705495018                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2705495018                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.002126                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002126                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.002126                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002126                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.002126                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002126                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 56413.841653                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56413.841653                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 56413.841653                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56413.841653                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 56413.841653                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56413.841653                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            218515                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.988546                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            32443868                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            218515                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            148.474329                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.988546                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          907                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66051968                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66051968                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     22179898                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22179898                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     10239435                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10239435                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        10840                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10840                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        10447                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        10447                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      32419333                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         32419333                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     32419333                       # number of overall hits
system.cpu.dcache.overall_hits::total        32419333                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       270159                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        270159                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       204653                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       204653                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1293                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1293                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       474812                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         474812                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       474812                       # number of overall misses
system.cpu.dcache.overall_misses::total        474812                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  16879074997                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16879074997                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  14556805276                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14556805276                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     93322250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     93322250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  31435880273                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31435880273                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  31435880273                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31435880273                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     22450057                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22450057                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     10444088                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10444088                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        12133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        10447                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        10447                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     32894145                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     32894145                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     32894145                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     32894145                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.012034                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012034                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.019595                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019595                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.106569                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.106569                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.014435                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014435                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.014435                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014435                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 62478.299805                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62478.299805                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 71129.205416                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71129.205416                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 72174.980665                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72174.980665                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 66207.004610                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66207.004610                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 66207.004610                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66207.004610                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        99892                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              9812                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.180595                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       124013                       # number of writebacks
system.cpu.dcache.writebacks::total            124013                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        80201                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        80201                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       177000                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       177000                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          376                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          376                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       257201                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       257201                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       257201                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       257201                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       189958                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       189958                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        27653                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        27653                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          917                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          917                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       217611                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       217611                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       217611                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       217611                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  10625199328                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10625199328                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1842279658                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1842279658                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     58971025                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     58971025                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  12467478986                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12467478986                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  12467478986                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  12467478986                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    661191900                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    661191900                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    323233100                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    323233100                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    984425000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    984425000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008461                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008461                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002648                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002648                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.075579                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.075579                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006615                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006615                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006615                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006615                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55934.466187                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55934.466187                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 66621.330706                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66621.330706                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 64308.642312                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 64308.642312                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 57292.503532                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57292.503532                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 57292.503532                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57292.503532                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       48                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      23928                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     4312     38.69%     38.69% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      60      0.54%     39.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     166      1.49%     40.72% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    6606     59.28%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                11144                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4309     48.72%     48.72% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       60      0.68%     49.40% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      166      1.88%     51.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4309     48.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  8844                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             157141966875     96.96%     96.96% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                73074275      0.05%     97.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               150784375      0.09%     97.10% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              4703975300      2.90%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         162069800825                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999304                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.652286                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.793611                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      3.33%      3.33% # number of syscalls executed
system.cpu.kern.syscall::3                          3      5.00%      8.33% # number of syscalls executed
system.cpu.kern.syscall::4                         26     43.33%     51.67% # number of syscalls executed
system.cpu.kern.syscall::6                          3      5.00%     56.67% # number of syscalls executed
system.cpu.kern.syscall::17                         5      8.33%     65.00% # number of syscalls executed
system.cpu.kern.syscall::19                         2      3.33%     68.33% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.67%     70.00% # number of syscalls executed
system.cpu.kern.syscall::45                         3      5.00%     75.00% # number of syscalls executed
system.cpu.kern.syscall::48                         2      3.33%     78.33% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.67%     80.00% # number of syscalls executed
system.cpu.kern.syscall::59                         2      3.33%     83.33% # number of syscalls executed
system.cpu.kern.syscall::71                         6     10.00%     93.33% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.67%     95.00% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.67%     96.67% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.67%     98.33% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.67%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     60                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   239      1.98%      1.98% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.11%      2.09% # number of callpals executed
system.cpu.kern.callpal::swpipl                 10062     83.47%     85.56% # number of callpals executed
system.cpu.kern.callpal::rdps                     455      3.77%     89.34% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.02%     89.36% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.02%     89.37% # number of callpals executed
system.cpu.kern.callpal::rti                      856      7.10%     96.47% # number of callpals executed
system.cpu.kern.callpal::callsys                  267      2.22%     98.69% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.05%     98.74% # number of callpals executed
system.cpu.kern.callpal::rdunique                 151      1.25%     99.99% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.01%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  12054                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1093                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 786                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 787                      
system.cpu.kern.mode_good::user                   786                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch_good::kernel     0.720037                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.836789                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         9904893525      6.11%      6.11% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         152125837550     93.86%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             39069750      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      239                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.041256                       # Number of seconds simulated
sim_ticks                                 41255853650                       # Number of ticks simulated
final_tick                               3850488096700                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                7947387                       # Simulator instruction rate (inst/s)
host_op_rate                                  7947386                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              342999953                       # Simulator tick rate (ticks/s)
host_mem_usage                                 466672                       # Number of bytes of host memory used
host_seconds                                   120.28                       # Real time elapsed on the host
sim_insts                                   955907326                       # Number of instructions simulated
sim_ops                                     955907326                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         7541184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         4313152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11854336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      7541184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7541184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2283840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      1605632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3889472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           117831                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            67393                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              185224                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         35685                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        25088                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              60773                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          182790643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          104546425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             287337067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     182790643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        182790643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        55357963                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       38918889                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             94276852                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        55357963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         182790643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         104546425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       38918889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            381613919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      185224                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      60773                       # Number of write requests accepted
system.mem_ctrls.readBursts                    185224                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    60773                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               11656000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  198336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3844160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11854336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3889472                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3099                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   710                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           54                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3859                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        24                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   41255853650                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                185224                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                60773                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  142319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   30962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     63                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        66683                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    232.453129                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.761810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   263.737827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        28326     42.48%     42.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18949     28.42%     70.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7020     10.53%     81.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3307      4.96%     86.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2261      3.39%     89.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1256      1.88%     91.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          898      1.35%     93.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          736      1.10%     94.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3930      5.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        66683                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.374330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     79.407119                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           2129     60.06%     60.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           416     11.73%     71.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           350      9.87%     81.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          230      6.49%     88.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          146      4.12%     92.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           88      2.48%     94.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           50      1.41%     96.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           42      1.18%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           28      0.79%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           13      0.37%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           13      0.37%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            7      0.20%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            4      0.11%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            6      0.17%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            5      0.14%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            2      0.06%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      0.06%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            5      0.14%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            4      0.11%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            2      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3545                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3545                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.943583                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.732440                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.800867                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          2891     81.55%     81.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           482     13.60%     95.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            47      1.33%     96.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            22      0.62%     97.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            14      0.39%     97.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            10      0.28%     97.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             9      0.25%     98.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            29      0.82%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            12      0.34%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             8      0.23%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             3      0.08%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.03%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             4      0.11%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.03%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             2      0.06%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             2      0.06%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.03%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             2      0.06%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             2      0.06%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             2      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3545                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2429469400                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              5844313150                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  910625000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13339.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32089.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       282.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        93.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    287.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     94.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.46                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   126726                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   48786                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.22                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     167708.77                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    20324280000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1377740000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     19557318750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              8788983840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             11329831800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4795576500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              6181951875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            32217244800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            36852363600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            7327234080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            8028869040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        251495125440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        251495125440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        680898672180                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        685114438635                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1713013116000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1709315075250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2698535952840                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2708317655640                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           700.829641                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           703.370022                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              159758                       # Transaction distribution
system.membus.trans_dist::ReadResp             159754                       # Transaction distribution
system.membus.trans_dist::WriteReq               1197                       # Transaction distribution
system.membus.trans_dist::WriteResp              1197                       # Transaction distribution
system.membus.trans_dist::Writeback             35685                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        25088                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        25088                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               50                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              4                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              54                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26673                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26673                       # Transaction distribution
system.membus.trans_dist::BadAddressError            4                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       235678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       235678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         4616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       170579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       175203                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 461133                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1605632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1605632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      7541184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      7541184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         4424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6596992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6601416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15748232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               92                       # Total snoops (count)
system.membus.snoop_fanout::samples            246171                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  246171    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              246171                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4627975                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           831804950                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                6425                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           25937753                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1116775429                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy          636179644                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.5                       # Layer utilization (%)
system.iocache.tags.replacements                25164                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25164                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226540                       # Number of tag accesses
system.iocache.tags.data_accesses              226540                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        25088                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        25088                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           76                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               76                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            8                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            8                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           76                       # number of demand (read+write) misses
system.iocache.demand_misses::total                76                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           76                       # number of overall misses
system.iocache.overall_misses::total               76                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      8373073                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8373073                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      8373073                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      8373073                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      8373073                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      8373073                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           76                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             76                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        25096                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        25096                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           76                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              76                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           76                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             76                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000319                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000319                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 110172.013158                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 110172.013158                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 110172.013158                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 110172.013158                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 110172.013158                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 110172.013158                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      25088                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           76                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           76                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        25088                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        25088                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           76                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           76                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      4344823                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4344823                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   1736818857                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   1736818857                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      4344823                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      4344823                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      4344823                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      4344823                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999681                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999681                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 57168.723684                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 57168.723684                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 69229.067961                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 69229.067961                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 57168.723684                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 57168.723684                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 57168.723684                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 57168.723684                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 191                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1605632                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                 3628185                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3154379                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            405727                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2678370                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2340798                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.396364                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  125063                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2990                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      2825                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      2445396                       # DTB read hits
system.cpu.dtb.read_misses                       8820                       # DTB read misses
system.cpu.dtb.read_acv                            77                       # DTB read access violations
system.cpu.dtb.read_accesses                  1486794                       # DTB read accesses
system.cpu.dtb.write_hits                     1027032                       # DTB write hits
system.cpu.dtb.write_misses                      2673                       # DTB write misses
system.cpu.dtb.write_acv                          201                       # DTB write access violations
system.cpu.dtb.write_accesses                  358478                       # DTB write accesses
system.cpu.dtb.data_hits                      3472428                       # DTB hits
system.cpu.dtb.data_misses                      11493                       # DTB misses
system.cpu.dtb.data_acv                           278                       # DTB access violations
system.cpu.dtb.data_accesses                  1845272                       # DTB accesses
system.cpu.itb.fetch_hits                     2996100                       # ITB hits
system.cpu.itb.fetch_misses                     14030                       # ITB misses
system.cpu.itb.fetch_acv                          260                       # ITB acv
system.cpu.itb.fetch_accesses                 3010130                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                         14559798                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            5954547                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       32882109                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     3628185                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2465861                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       7249043                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  866416                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         43                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 2446                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        651314                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         8720                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   3885675                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                142660                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       4                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples           14299334                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.299555                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.101117                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7985000     55.84%     55.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   540815      3.78%     59.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   698824      4.89%     64.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   963475      6.74%     71.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   703995      4.92%     76.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   107493      0.75%     76.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   729797      5.10%     82.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   238486      1.67%     83.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2331449     16.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             14299334                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.249192                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.258418                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  5190734                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2854515                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   5530233                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                298182                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 425670                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               247511                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  7680                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               31389253                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 21166                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 425670                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  5476636                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  894419                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1648966                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   5432393                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                421250                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               30375407                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4328                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  36035                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  13261                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 106550                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            25785018                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              46890711                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         46884312                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4914                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16179237                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  9605781                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             152193                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          26038                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1283653                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2795895                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1198273                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            276186                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           128314                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   27124956                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              178326                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  24098921                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              9817                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         7867838                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      6378232                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         103503                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      14299334                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.685318                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.909947                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6145832     42.98%     42.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1914651     13.39%     56.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1606751     11.24%     67.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1804702     12.62%     80.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1555620     10.88%     91.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              607522      4.25%     95.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              432322      3.02%     98.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              152832      1.07%     99.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               79102      0.55%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14299334                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  147911     50.10%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  89174     30.20%     80.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 58171     19.70%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               476      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              20411741     84.70%     84.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 6596      0.03%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2126      0.01%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 236      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2545466     10.56%     95.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1040929      4.32%     99.62% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess              91351      0.38%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               24098921                       # Type of FU issued
system.cpu.iq.rate                           1.655169                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      295256                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012252                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           62784080                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          35167760                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     23131632                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               18169                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              10312                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         8185                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               24384171                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    9530                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            88825                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       724525                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         6901                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         7096                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       207093                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1215                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         28457                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 425670                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  853740                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 37223                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            27381413                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            199595                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2795895                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1198273                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             130245                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   3510                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 33073                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           7096                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         262335                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       217302                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               479637                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              23398841                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2458306                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            700080                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         78131                       # number of nop insts executed
system.cpu.iew.exec_refs                      3489643                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2695682                       # Number of branches executed
system.cpu.iew.exec_stores                    1031337                       # Number of stores executed
system.cpu.iew.exec_rate                     1.607086                       # Inst execution rate
system.cpu.iew.wb_sent                       23266588                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      23139817                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  15596695                       # num instructions producing a value
system.cpu.iew.wb_consumers                  21867975                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.589295                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.713221                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         7948058                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           74823                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            414267                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     13069574                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.485110                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.303562                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      6526150     49.93%     49.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2826597     21.63%     71.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1142132      8.74%     80.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       706801      5.41%     85.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       344528      2.64%     88.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       316044      2.42%     90.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       157868      1.21%     91.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       122681      0.94%     92.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       926773      7.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     13069574                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             19409755                       # Number of instructions committed
system.cpu.commit.committedOps               19409755                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3062550                       # Number of memory references committed
system.cpu.commit.loads                       2071370                       # Number of loads committed
system.cpu.commit.membars                       39516                       # Number of memory barriers committed
system.cpu.commit.branches                    2196276                       # Number of branches committed
system.cpu.commit.fp_insts                       7278                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  19180282                       # Number of committed integer instructions.
system.cpu.commit.function_calls                86577                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        52803      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         16153128     83.22%     83.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            6261      0.03%     83.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     83.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2070      0.01%     83.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     83.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            236      0.00%     83.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     83.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     83.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     83.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     83.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     83.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2110886     10.88%     94.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         993023      5.12%     99.53% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess         91348      0.47%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          19409755                       # Class of committed instruction
system.cpu.commit.bw_lim_events                926773                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     39444041                       # The number of ROB reads
system.cpu.rob.rob_writes                    55966738                       # The number of ROB writes
system.cpu.timesIdled                           26178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          260464                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        44044                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    19357428                       # Number of Instructions Simulated
system.cpu.committedOps                      19357428                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.752156                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.752156                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.329512                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.329512                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 35362377                       # number of integer regfile reads
system.cpu.int_regfile_writes                19541425                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      4476                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4086                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  170360                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  89149                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 1187                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1187                       # Transaction distribution
system.iobus.trans_dist::WriteReq               26277                       # Transaction distribution
system.iobus.trans_dist::WriteResp              26285                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            8                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          424                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1476                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2496                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4616                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   54944                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1696                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          738                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1404                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1606240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1606240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1610664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               358000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                81000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               98000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              940000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2028000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           225972433                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.5                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3419000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25281247                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.cpu.icache.tags.replacements            117832                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.514422                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3758359                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            117832                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             31.895911                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.514422                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999052                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999052                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          417                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7889197                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7889197                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      3760780                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3760780                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       3760780                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3760780                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      3760780                       # number of overall hits
system.cpu.icache.overall_hits::total         3760780                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       124895                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        124895                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       124895                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         124895                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       124895                       # number of overall misses
system.cpu.icache.overall_misses::total        124895                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   7793249724                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7793249724                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   7793249724                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7793249724                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   7793249724                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7793249724                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      3885675                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3885675                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      3885675                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3885675                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      3885675                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3885675                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.032142                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.032142                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.032142                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.032142                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.032142                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.032142                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 62398.412458                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62398.412458                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 62398.412458                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62398.412458                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 62398.412458                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62398.412458                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           57                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     7.125000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         7048                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7048                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         7048                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7048                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         7048                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7048                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       117847                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       117847                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       117847                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       117847                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       117847                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       117847                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   6475162470                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6475162470                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   6475162470                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6475162470                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   6475162470                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6475162470                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.030329                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.030329                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.030329                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.030329                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.030329                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.030329                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54945.501116                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54945.501116                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54945.501116                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54945.501116                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54945.501116                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54945.501116                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             67290                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1021.838753                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3026430                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67290                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             44.975925                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1021.838753                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997889                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997889                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          915                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6713791                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6713791                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      2202394                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2202394                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       782564                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         782564                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        19687                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        19687                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        18883                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        18883                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       2984958                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2984958                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2984958                       # number of overall hits
system.cpu.dcache.overall_hits::total         2984958                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       110630                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        110630                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       187325                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       187325                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1712                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1712                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            4                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data       297955                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         297955                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       297955                       # number of overall misses
system.cpu.dcache.overall_misses::total        297955                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7173310796                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7173310796                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  12625905685                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12625905685                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    116102500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    116102500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data        66221                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        66221                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  19799216481                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  19799216481                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  19799216481                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  19799216481                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2313024                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2313024                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       969889                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       969889                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        21399                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        21399                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        18887                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        18887                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      3282913                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3282913                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      3282913                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3282913                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.047829                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.047829                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.193141                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.193141                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.080004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000212                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000212                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.090759                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.090759                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.090759                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.090759                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 64840.556775                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64840.556775                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 67401.071320                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67401.071320                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 67816.880841                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 67816.880841                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 16555.250000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 16555.250000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 66450.358212                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66450.358212                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 66450.358212                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66450.358212                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        74718                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7885                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.475967                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        35685                       # number of writebacks
system.cpu.dcache.writebacks::total             35685                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        70880                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        70880                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       160615                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       160615                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          725                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          725                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       231495                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       231495                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       231495                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       231495                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        39750                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39750                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        26710                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        26710                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          987                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          987                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            4                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        66460                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        66460                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        66460                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        66460                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2475390652                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2475390652                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1667490329                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1667490329                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     61184950                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61184950                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data        22604                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        22604                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   4142880981                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4142880981                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   4142880981                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4142880981                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    196272650                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    196272650                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    192135525                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    192135525                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    388408175                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    388408175                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.017185                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017185                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.027539                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027539                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.046124                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.046124                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000212                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000212                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.020244                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020244                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.020244                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020244                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 62273.978667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62273.978667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 62429.439498                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62429.439498                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 61990.830800                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61990.830800                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data         5651                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         5651                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 62336.457734                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62336.457734                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 62336.457734                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62336.457734                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      156                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      16078                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     4128     40.03%     40.03% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      66      0.64%     40.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      42      0.41%     41.07% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    6077     58.93%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                10313                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4118     49.35%     49.35% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       66      0.79%     50.14% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       42      0.50%     50.65% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4118     49.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  8344                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              36507692525     88.49%     88.49% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                92400100      0.22%     88.72% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                41406025      0.10%     88.82% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              4613999050     11.18%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          41255497700                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997578                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.677637                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.809076                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          3      0.46%      0.46% # number of syscalls executed
system.cpu.kern.syscall::3                        302     46.18%     46.64% # number of syscalls executed
system.cpu.kern.syscall::4                        306     46.79%     93.43% # number of syscalls executed
system.cpu.kern.syscall::6                          8      1.22%     94.65% # number of syscalls executed
system.cpu.kern.syscall::17                         5      0.76%     95.41% # number of syscalls executed
system.cpu.kern.syscall::19                         3      0.46%     95.87% # number of syscalls executed
system.cpu.kern.syscall::33                         1      0.15%     96.02% # number of syscalls executed
system.cpu.kern.syscall::45                         7      1.07%     97.09% # number of syscalls executed
system.cpu.kern.syscall::48                         3      0.46%     97.55% # number of syscalls executed
system.cpu.kern.syscall::59                         3      0.46%     98.01% # number of syscalls executed
system.cpu.kern.syscall::71                         4      0.61%     98.62% # number of syscalls executed
system.cpu.kern.syscall::74                         1      0.15%     98.78% # number of syscalls executed
system.cpu.kern.syscall::90                         4      0.61%     99.39% # number of syscalls executed
system.cpu.kern.syscall::256                        2      0.31%     99.69% # number of syscalls executed
system.cpu.kern.syscall::257                        2      0.31%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    654                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   377      3.18%      3.18% # number of callpals executed
system.cpu.kern.callpal::tbi                       27      0.23%      3.41% # number of callpals executed
system.cpu.kern.callpal::swpipl                  8999     75.93%     79.34% # number of callpals executed
system.cpu.kern.callpal::rdps                     530      4.47%     83.82% # number of callpals executed
system.cpu.kern.callpal::wrusp                      3      0.03%     83.84% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.03%     83.87% # number of callpals executed
system.cpu.kern.callpal::rti                     1206     10.18%     94.04% # number of callpals executed
system.cpu.kern.callpal::callsys                  699      5.90%     99.94% # number of callpals executed
system.cpu.kern.callpal::imb                        7      0.06%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  11851                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1583                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1120                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                1120                      
system.cpu.kern.mode_good::user                  1120                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.707517                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.828709                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        15376630375     37.27%     37.27% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          25878867325     62.73%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      377                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.781018                       # Number of seconds simulated
sim_ticks                                781017851200                       # Number of ticks simulated
final_tick                               4631505947900                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1393366                       # Simulator instruction rate (inst/s)
host_op_rate                                  1393366                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1021197894                       # Simulator tick rate (ticks/s)
host_mem_usage                                 466672                       # Number of bytes of host memory used
host_seconds                                   764.81                       # Real time elapsed on the host
sim_insts                                  1065653830                       # Number of instructions simulated
sim_ops                                    1065653830                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         5164480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        61528704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           66693248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      5164480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5164480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     40715456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       700416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41415872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            80695                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           961386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1042082                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        636179                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        10944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             647123                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            6612499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           78780151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide              82                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              85392732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       6612499                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6612499                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        52131275                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide         896799                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             53028073                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        52131275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           6612499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          78780151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide         896881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            138420805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1042082                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     647123                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1042082                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   647123                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               64589376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2103872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41252672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                66693248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41415872                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  32873                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2551                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           14                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             63185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             60525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             70543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             52968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             60994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             56985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             83059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             53288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             77913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             52789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            63705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            65492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            64732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            61795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            65580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            55656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             40448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             41338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             43260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             34081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             39925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             73142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             40055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             33401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            40871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            36994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            41311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            34497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            42439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33725                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        14                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  781017851200                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1042082                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               647123                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  848576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  110171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   36415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   13800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  25038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  27665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  34823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  37491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  37907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  37983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  38766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  39570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  40877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  38877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  38744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  38704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  37562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  37447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  37303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  37171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     34                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1056576                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    100.174450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.320169                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   151.273011                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       905596     85.71%     85.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       107002     10.13%     95.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10205      0.97%     96.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4005      0.38%     97.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2507      0.24%     97.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1653      0.16%     97.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1489      0.14%     97.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2241      0.21%     97.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21878      2.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1056576                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        36878                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.366560                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    144.218800                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         36801     99.79%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           37      0.10%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            8      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            3      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            3      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            6      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         36878                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        36878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.478524                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.436089                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.488087                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         36615     99.29%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           215      0.58%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             9      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            10      0.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            12      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             6      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         36878                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  18784582775                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             37707251525                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 5046045000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18613.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37363.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        82.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        52.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     85.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     53.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   394386                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  202818                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 39.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                31.47                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     462358.24                       # Average gap between requests
system.mem_ctrls.pageHitRate                    36.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   330347107575                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     26079820000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    424588494375                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0             12805695000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             15300827640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              6987234375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              8348665875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            36129288000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            40812010200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            9538728480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            9994207680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        302507253360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        302507253360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        955591495560                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        959135944230                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1940663726250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1937554560750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3264223421025                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3273653469735                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           704.787048                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           706.823114                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              457279                       # Transaction distribution
system.membus.trans_dist::ReadResp             457279                       # Transaction distribution
system.membus.trans_dist::WriteReq               2190                       # Transaction distribution
system.membus.trans_dist::WriteResp              2190                       # Transaction distribution
system.membus.trans_dist::Writeback            636179                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        10944                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        10944                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               14                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              14                       # Transaction distribution
system.membus.trans_dist::ReadExReq            587690                       # Transaction distribution
system.membus.trans_dist::ReadExResp           587690                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        21918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        21918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       161397                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       161397                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave        10084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      2558979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      2569063                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2752378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       700480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       700480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5164480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5164480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11844                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    102244160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    102256004                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               108120964                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               35                       # Total snoops (count)
system.membus.snoop_fanout::samples           1689268                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                 1689268    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total             1689268                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9620300                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7638049725                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11274001                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          764850400                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy         9079021086                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.2                       # Layer utilization (%)
system.iocache.tags.replacements                10973                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                10973                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                98797                       # Number of tag accesses
system.iocache.tags.data_accesses               98797                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        10944                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        10944                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           29                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               29                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            5                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            5                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           29                       # number of demand (read+write) misses
system.iocache.demand_misses::total                29                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           29                       # number of overall misses
system.iocache.overall_misses::total               29                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3535282                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3535282                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3535282                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3535282                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3535282                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3535282                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           29                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             29                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        10949                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        10949                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           29                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              29                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           29                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             29                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000457                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000457                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 121906.275862                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 121906.275862                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 121906.275862                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 121906.275862                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 121906.275862                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 121906.275862                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      10944                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           29                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           29                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           29                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1994682                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1994682                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    772103129                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    772103129                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      1994682                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1994682                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      1994682                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1994682                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999543                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999543                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68782.137931                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68782.137931                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 70550.359010                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 70550.359010                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 68782.137931                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68782.137931                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 68782.137931                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68782.137931                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  84                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   700416                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                33453441                       # Number of BP lookups
system.cpu.branchPred.condPredicted          32988963                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             44169                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9643712                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8857221                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.844520                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  160456                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3942                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      2825                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     46063307                       # DTB read hits
system.cpu.dtb.read_misses                     508376                       # DTB read misses
system.cpu.dtb.read_acv                            51                       # DTB read access violations
system.cpu.dtb.read_accesses                 45309540                       # DTB read accesses
system.cpu.dtb.write_hits                     9420790                       # DTB write hits
system.cpu.dtb.write_misses                   3207000                       # DTB write misses
system.cpu.dtb.write_acv                          105                       # DTB write access violations
system.cpu.dtb.write_accesses                10774981                       # DTB write accesses
system.cpu.dtb.data_hits                     55484097                       # DTB hits
system.cpu.dtb.data_misses                    3715376                       # DTB misses
system.cpu.dtb.data_acv                           156                       # DTB access violations
system.cpu.dtb.data_accesses                 56084521                       # DTB accesses
system.cpu.itb.fetch_hits                    23091408                       # ITB hits
system.cpu.itb.fetch_misses                     36621                       # ITB misses
system.cpu.itb.fetch_acv                          810                       # ITB acv
system.cpu.itb.fetch_accesses                23128029                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                        276451250                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           27688956                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      276056538                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    33453441                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            9017677                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     244297812                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 4086298                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        237                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                89484                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles       2146921                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         3041                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                  24273608                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 30132                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          276269600                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.999229                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.477888                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                231913993     83.94%     83.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1332788      0.48%     84.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2238832      0.81%     85.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  7821269      2.83%     88.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1677853      0.61%     88.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2170784      0.79%     89.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1229318      0.44%     89.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1237065      0.45%     90.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 26647698      9.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            276269600                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.121010                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.998572                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 20766187                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             223168869                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  17697015                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              12599301                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2038228                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               107279                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  5032                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              209836127                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 17866                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2038228                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 23737973                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                75903916                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       78881776                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  23496620                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              72211087                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              200419234                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1795                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               37622032                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               17544684                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 911371                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           154514945                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             255280291                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        168654564                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          86623147                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              94524848                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 59990097                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts           12165661                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          32619                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  81012496                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             47322933                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13979236                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           4021059                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2743106                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  181687963                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             8672441                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 177499199                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             23271                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        80574164                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     15141103                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved        8559952                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     276269600                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.642485                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.312016                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           184873418     66.92%     66.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            53600352     19.40%     86.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            20377198      7.38%     93.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             6700564      2.43%     96.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2240285      0.81%     96.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             3192147      1.16%     98.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1363744      0.49%     98.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1436716      0.52%     99.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2485176      0.90%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       276269600                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   22585      1.84%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     1      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   21      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1042052     84.68%     86.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                165936     13.48%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               520      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              58343887     32.87%     32.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18965      0.01%     32.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     32.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            25697383     14.48%     47.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  14      0.00%     47.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  84      0.00%     47.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult           24122286     13.59%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 254      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             46744164     26.33%     87.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12656393      7.13%     94.41% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess            9915249      5.59%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              177499199                       # Type of FU issued
system.cpu.iq.rate                           0.642063                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1230595                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006933                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          530771906                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         219959124                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    121954856                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           101749958                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           50987376                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     50872488                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              127853962                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                50875312                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           116322                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     29757896                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          431                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        12106                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      8379960                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         3809                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         64693                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2038228                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                26611856                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               7514558                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           192865510                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             22223                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              47322933                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             13979236                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            8615402                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                2775386                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                152619                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          12106                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          22269                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1031444                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1053713                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             177271705                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              46679364                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            227494                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       2505106                       # number of nop insts executed
system.cpu.iew.exec_refs                     59308822                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  8411083                       # Number of branches executed
system.cpu.iew.exec_stores                   12629458                       # Number of stores executed
system.cpu.iew.exec_rate                     0.641240                       # Inst execution rate
system.cpu.iew.wb_sent                      176738539                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     172827344                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 131076149                       # num instructions producing a value
system.cpu.iew.wb_consumers                 157908352                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.625164                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.830077                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        67154383                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          112489                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1048686                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    266470990                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.420867                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.004116                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    195950220     73.54%     73.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     51183930     19.21%     92.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     13088108      4.91%     97.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       974133      0.37%     98.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       945432      0.35%     98.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1061281      0.40%     98.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1617054      0.61%     99.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       130716      0.05%     99.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1520116      0.57%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    266470990                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            112148942                       # Number of instructions committed
system.cpu.commit.committedOps              112148942                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       23164313                       # Number of memory references committed
system.cpu.commit.loads                      17565037                       # Number of loads committed
system.cpu.commit.membars                       46102                       # Number of memory barriers committed
system.cpu.commit.branches                    4709243                       # Number of branches committed
system.cpu.commit.fp_insts                   50861977                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  58797329                       # Number of committed integer instructions.
system.cpu.commit.function_calls               128039                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      2402958      2.14%      2.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         26790271     23.89%     26.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           17077      0.02%     26.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     26.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       25691802     22.91%     48.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp             12      0.00%     48.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             74      0.00%     48.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult      24117261     21.50%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            250      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        17611139     15.70%     86.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        5602849      5.00%     91.16% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess       9915249      8.84%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         112148942                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1520116                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    431535098                       # The number of ROB reads
system.cpu.rob.rob_writes                   368406459                       # The number of ROB writes
system.cpu.timesIdled                           17250                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          181650                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        15246                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                   109746504                       # Number of Instructions Simulated
system.cpu.committedOps                     109746504                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.518998                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.518998                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.396983                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.396983                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                160685493                       # number of integer regfile reads
system.cpu.int_regfile_writes                99936791                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  86528776                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 50345244                       # number of floating regfile writes
system.cpu.misc_regfile_reads                57448277                       # number of misc regfile reads
system.cpu.misc_regfile_writes                4100543                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 2881                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2881                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13129                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13134                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            5                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1802                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          376                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         7010                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        10084                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   32030                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         7208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          517                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         3505                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11844                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   712492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1737000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                24000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              329000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             4440000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              702000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            98560812                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7894000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11018999                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             80696                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.997456                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24191769                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             80696                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            299.788949                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.997456                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          48627918                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         48627918                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     24189623                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24189623                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      24189623                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24189623                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     24189623                       # number of overall hits
system.cpu.icache.overall_hits::total        24189623                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        83985                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         83985                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        83985                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          83985                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        83985                       # number of overall misses
system.cpu.icache.overall_misses::total         83985                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   5537967248                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5537967248                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   5537967248                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5537967248                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   5537967248                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5537967248                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     24273608                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24273608                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     24273608                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24273608                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     24273608                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24273608                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.003460                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003460                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.003460                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003460                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.003460                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003460                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 65939.956516                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65939.956516                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 65939.956516                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65939.956516                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 65939.956516                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65939.956516                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           10                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         3283                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3283                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         3283                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3283                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         3283                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3283                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        80702                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        80702                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        80702                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        80702                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        80702                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        80702                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   4684977475                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4684977475                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   4684977475                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4684977475                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   4684977475                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4684977475                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003325                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003325                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003325                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003325                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003325                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003325                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 58052.805073                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58052.805073                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 58052.805073                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58052.805073                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 58052.805073                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58052.805073                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            961364                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.980906                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            49102543                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            961364                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.075912                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.980906                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999981                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          628                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          342                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104186762                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104186762                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     45123641                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        45123641                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      3938519                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3938519                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        25780                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        25780                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        26905                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        26905                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      49062160                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         49062160                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     49062160                       # number of overall hits
system.cpu.dcache.overall_hits::total        49062160                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       865530                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        865530                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1629350                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1629350                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         2963                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2963                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      2494880                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2494880                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2494880                       # number of overall misses
system.cpu.dcache.overall_misses::total       2494880                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  46312099025                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  46312099025                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 119185963986                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 119185963986                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    204380725                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    204380725                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 165498063011                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 165498063011                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 165498063011                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 165498063011                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     45989171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     45989171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5567869                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5567869                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        28743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        28743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        26905                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        26905                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     51557040                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51557040                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     51557040                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51557040                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.018820                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018820                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.292634                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.292634                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.103086                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.103086                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.048391                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048391                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.048391                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048391                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 53507.214106                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53507.214106                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73149.393308                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73149.393308                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 68977.632467                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 68977.632467                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 66335.079447                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66335.079447                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 66335.079447                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66335.079447                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       511055                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             41572                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.293250                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       636179                       # number of writebacks
system.cpu.dcache.writebacks::total            636179                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       493959                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       493959                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      1041648                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1041648                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          836                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          836                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1535607                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1535607                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1535607                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1535607                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       371571                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       371571                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       587702                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       587702                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         2127                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2127                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       959273                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       959273                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       959273                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       959273                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  21467754825                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21467754825                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  38523298753                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  38523298753                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data    138083625                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    138083625                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  59991053578                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  59991053578                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  59991053578                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  59991053578                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    576536075                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    576536075                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    432499525                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    432499525                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1009035600                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1009035600                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008080                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008080                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.105552                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.105552                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.074001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.074001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.018606                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018606                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.018606                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018606                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 57775.646714                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57775.646714                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 65549.034635                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65549.034635                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 64919.428773                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 64919.428773                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 62538.040347                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62538.040347                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 62538.040347                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62538.040347                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       54                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                    1009438                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    10419     35.00%     35.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      65      0.22%     35.21% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     800      2.69%     37.90% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   18488     62.10%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                29772                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10416     48.01%     48.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       65      0.30%     48.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      800      3.69%     51.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10416     48.01%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 21697                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             769534005850     98.53%     98.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                79532225      0.01%     98.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               682130150      0.09%     98.63% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10722561525      1.37%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         781018229750                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999712                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.563392                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.728772                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      3.12%      3.12% # number of syscalls executed
system.cpu.kern.syscall::3                          3      4.69%      7.81% # number of syscalls executed
system.cpu.kern.syscall::4                         28     43.75%     51.56% # number of syscalls executed
system.cpu.kern.syscall::6                          3      4.69%     56.25% # number of syscalls executed
system.cpu.kern.syscall::17                         5      7.81%     64.06% # number of syscalls executed
system.cpu.kern.syscall::19                         2      3.12%     67.19% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.56%     68.75% # number of syscalls executed
system.cpu.kern.syscall::45                         3      4.69%     73.44% # number of syscalls executed
system.cpu.kern.syscall::48                         2      3.12%     76.56% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.56%     78.12% # number of syscalls executed
system.cpu.kern.syscall::59                         2      3.12%     81.25% # number of syscalls executed
system.cpu.kern.syscall::71                         8     12.50%     93.75% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.56%     95.31% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.56%     96.88% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.56%     98.44% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     64                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   242      0.78%      0.78% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.04%      0.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                 26595     85.31%     86.12% # number of callpals executed
system.cpu.kern.callpal::rdps                    1733      5.56%     91.68% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.01%     91.69% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.01%     91.70% # number of callpals executed
system.cpu.kern.callpal::rti                     2312      7.42%     99.11% # number of callpals executed
system.cpu.kern.callpal::callsys                  134      0.43%     99.54% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.02%     99.56% # number of callpals executed
system.cpu.kern.callpal::rdunique                 136      0.44%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  31176                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              2552                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2227                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2228                      
system.cpu.kern.mode_good::user                  2227                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch_good::kernel     0.873041                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.932023                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        23212544750      2.97%      2.97% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         757768095550     97.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             37589450      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      242                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002640                       # Number of seconds simulated
sim_ticks                                  2640454050                       # Number of ticks simulated
final_tick                               4634146401950                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              308423990                       # Simulator instruction rate (inst/s)
host_op_rate                                308422809                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              763659841                       # Simulator tick rate (ticks/s)
host_mem_usage                                 466672                       # Number of bytes of host memory used
host_seconds                                     3.46                       # Real time elapsed on the host
sim_insts                                  1066408458                       # Number of instructions simulated
sim_ops                                    1066408458                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          650432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1109312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1759744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       650432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        650432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       673664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          673664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            10163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17333                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               27496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10526                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10526                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          246333391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          420121683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             666455074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     246333391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        246333391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       255131878                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            255131878                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       255131878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         246333391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         420121683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            921586952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       27495                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10526                       # Number of write requests accepted
system.mem_ctrls.readBursts                     27495                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10526                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1749568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  672768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1759680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               673664                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    158                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    16                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              620                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2640448400                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 27495                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10526                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   16543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9621                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    251.749298                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.114810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   297.750265                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4283     44.52%     44.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2535     26.35%     70.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          827      8.60%     79.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          382      3.97%     83.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          307      3.19%     86.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          167      1.74%     88.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          144      1.50%     89.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          128      1.33%     91.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          848      8.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9621                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          646                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.311146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.845466                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     40.651105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15              7      1.08%      1.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           372     57.59%     58.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            93     14.40%     73.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            56      8.67%     81.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            40      6.19%     87.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            23      3.56%     91.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           17      2.63%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      1.55%     95.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            5      0.77%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            7      1.08%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            3      0.46%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.31%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.15%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            2      0.31%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            3      0.46%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            2      0.31%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            2      0.31%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1      0.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           646                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.272446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.257843                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.713165                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              559     86.53%     86.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      1.39%     87.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               67     10.37%     98.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      1.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           646                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    445476900                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               958045650                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  136685000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16295.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35045.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       662.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       254.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    666.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    255.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    19817                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8409                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.01                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      69447.11                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE       52220975                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF        88140000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT      2499134575                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0             12839442840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             15339791880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              7005648375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              8369926125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            36234853200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            40919619000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            9576798480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1           10024255440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        302679655200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        302679655200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        957260078505                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        960799257810                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1940783780250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1937679237000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3266380256850                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3275811742455                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           704.851035                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           706.886251                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               18403                       # Transaction distribution
system.membus.trans_dist::ReadResp              18404                       # Transaction distribution
system.membus.trans_dist::WriteReq                  3                       # Transaction distribution
system.membus.trans_dist::WriteResp                 3                       # Transaction distribution
system.membus.trans_dist::Writeback             10526                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9093                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9093                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        20326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        20326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        45194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        45200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  65526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       650432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       650432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1782976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1783000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2433432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoop_fanout::samples             38023                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                   38023    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total               38023                       # Request fanout histogram
system.membus.reqLayer0.occupancy                7600                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           137998925                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           96271861                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy          161712273                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.1                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                  194521                       # Number of BP lookups
system.cpu.branchPred.condPredicted            157956                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8421                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               135874                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   85342                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             62.809662                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   12871                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                354                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      2825                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       175838                       # DTB read hits
system.cpu.dtb.read_misses                       2955                       # DTB read misses
system.cpu.dtb.read_acv                            27                       # DTB read access violations
system.cpu.dtb.read_accesses                    59998                       # DTB read accesses
system.cpu.dtb.write_hits                      139395                       # DTB write hits
system.cpu.dtb.write_misses                      1350                       # DTB write misses
system.cpu.dtb.write_acv                           57                       # DTB write access violations
system.cpu.dtb.write_accesses                   26820                       # DTB write accesses
system.cpu.dtb.data_hits                       315233                       # DTB hits
system.cpu.dtb.data_misses                       4305                       # DTB misses
system.cpu.dtb.data_acv                            84                       # DTB access violations
system.cpu.dtb.data_accesses                    86818                       # DTB accesses
system.cpu.itb.fetch_hits                       54166                       # ITB hits
system.cpu.itb.fetch_misses                      2042                       # ITB misses
system.cpu.itb.fetch_acv                           31                       # ITB acv
system.cpu.itb.fetch_accesses                   56208                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                           934674                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             318105                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1170402                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      194521                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              98213                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        502111                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   26550                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          1                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                  311                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         77285                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                    154064                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  5170                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             911088                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.284620                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.568904                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   688067     75.52%     75.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    14711      1.61%     77.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    28406      3.12%     80.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    18200      2.00%     82.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    42813      4.70%     86.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    10664      1.17%     88.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    18697      2.05%     90.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     8715      0.96%     91.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    80815      8.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               911088                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.208116                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.252203                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   258158                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                459019                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    150895                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 30587                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  12429                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                10351                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   871                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                1036076                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  2634                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  12429                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   274834                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   48461                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         306909                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    164335                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                104120                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 991745                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   611                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  17085                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   2271                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  50191                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              660402                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1277255                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1274071                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              2761                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                513861                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   146541                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              31093                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           3460                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    196962                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               184590                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              148462                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             35370                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            19874                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     911327                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               25784                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    866325                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1202                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          175384                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       107735                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          16902                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        911088                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.950869                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.581132                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              575308     63.15%     63.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              117368     12.88%     76.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               68159      7.48%     83.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               60656      6.66%     90.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               46642      5.12%     95.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               22754      2.50%     97.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               13345      1.46%     99.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                4585      0.50%     99.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2271      0.25%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          911088                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1332      4.89%      4.89% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      4.89% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      4.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      4.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      4.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      4.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      4.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      4.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      4.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      4.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      4.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      4.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      4.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      4.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      4.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      4.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      4.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      4.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      4.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      4.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      4.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      4.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      4.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      4.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      4.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      4.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      4.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      4.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      4.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  14070     51.68%     56.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 11824     43.43%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               461      0.05%      0.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                514079     59.34%     59.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  824      0.10%     59.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     59.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1223      0.14%     59.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     59.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     59.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     59.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 230      0.03%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               187430     21.64%     81.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              142669     16.47%     97.76% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess              19409      2.24%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 866325                       # Type of FU issued
system.cpu.iq.rate                           0.926874                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       27226                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.031427                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            2663559                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1109084                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       831083                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                8607                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               4301                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4074                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 888599                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4491                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             7609                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        40090                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           99                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          921                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        14890                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         11383                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  12429                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   24593                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 15346                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              956716                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              4267                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                184590                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               148462                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              20514                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    632                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 14536                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            921                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           4117                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7168                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                11285                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                856142                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                179990                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             10183                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         19605                       # number of nop insts executed
system.cpu.iew.exec_refs                       321179                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   116077                       # Number of branches executed
system.cpu.iew.exec_stores                     141189                       # Number of stores executed
system.cpu.iew.exec_rate                     0.915979                       # Inst execution rate
system.cpu.iew.wb_sent                         842168                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        835157                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    408231                       # num instructions producing a value
system.cpu.iew.wb_consumers                    544302                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.893528                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.750008                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          176623                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            8882                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10331                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       880867                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.873769                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.876034                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       613071     69.60%     69.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       119951     13.62%     83.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        47554      5.40%     88.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        21670      2.46%     91.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        20641      2.34%     93.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         9881      1.12%     94.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         9627      1.09%     95.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         7902      0.90%     96.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        30570      3.47%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       880867                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               769674                       # Number of instructions committed
system.cpu.commit.committedOps                 769674                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         278072                       # Number of memory references committed
system.cpu.commit.loads                        144500                       # Number of loads committed
system.cpu.commit.membars                        4282                       # Number of memory barriers committed
system.cpu.commit.branches                     101868                       # Number of branches committed
system.cpu.commit.fp_insts                       3905                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    739867                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 8281                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        15506      2.01%      2.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           449816     58.44%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             790      0.10%     60.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     60.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1217      0.16%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            230      0.03%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          148782     19.33%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         133924     17.40%     97.48% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess         19409      2.52%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            769674                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 30570                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                      1778846                       # The number of ROB reads
system.cpu.rob.rob_writes                     1923164                       # The number of ROB writes
system.cpu.timesIdled                            2307                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           23586                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      754628                       # Number of Instructions Simulated
system.cpu.committedOps                        754628                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.238589                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.238589                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.807370                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.807370                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1144515                       # number of integer regfile reads
system.cpu.int_regfile_writes                  575389                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      2674                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2486                       # number of floating regfile writes
system.cpu.misc_regfile_reads                   25416                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  15252                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::WriteReq                   3                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  3                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 6000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                3000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             10163                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.897151                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              183593                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10674                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             17.200019                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.897151                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999799                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999799                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          416                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            318292                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           318292                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       143125                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          143125                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        143125                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           143125                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       143125                       # number of overall hits
system.cpu.icache.overall_hits::total          143125                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        10939                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         10939                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        10939                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          10939                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        10939                       # number of overall misses
system.cpu.icache.overall_misses::total         10939                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    687185983                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    687185983                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    687185983                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    687185983                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    687185983                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    687185983                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       154064                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       154064                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       154064                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       154064                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       154064                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       154064                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.071003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.071003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.071003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.071003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.071003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.071003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 62819.817442                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62819.817442                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 62819.817442                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62819.817442                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 62819.817442                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62819.817442                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            8                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          776                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          776                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          776                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          776                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          776                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          776                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        10163                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10163                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        10163                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10163                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        10163                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10163                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    567132364                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    567132364                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    567132364                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    567132364                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    567132364                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    567132364                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.065966                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.065966                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.065966                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.065966                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.065966                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.065966                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 55803.637115                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55803.637115                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 55803.637115                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55803.637115                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 55803.637115                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55803.637115                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             17333                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              225467                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18357                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.282345                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          615                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          351                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            604775                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           604775                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       129573                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          129573                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        61909                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          61909                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         2358                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2358                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         2476                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2476                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        191482                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           191482                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       191482                       # number of overall hits
system.cpu.dcache.overall_hits::total          191482                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        28041                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28041                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        68994                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        68994                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          370                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          370                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        97035                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          97035                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        97035                       # number of overall misses
system.cpu.dcache.overall_misses::total         97035                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1865193174                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1865193174                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   4927606176                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4927606176                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     26603375                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     26603375                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   6792799350                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6792799350                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   6792799350                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6792799350                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       157614                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       157614                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       130903                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       130903                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         2728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         2476                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2476                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       288517                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       288517                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       288517                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       288517                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.177909                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.177909                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.527062                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.527062                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.135630                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.135630                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.336323                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.336323                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.336323                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.336323                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 66516.642559                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66516.642559                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 71420.792765                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71420.792765                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 71901.013514                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71901.013514                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 70003.600247                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70003.600247                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 70003.600247                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70003.600247                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        32476                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3465                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.372583                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        10526                       # number of writebacks
system.cpu.dcache.writebacks::total             10526                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        19994                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        19994                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        59900                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        59900                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          177                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          177                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        79894                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        79894                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        79894                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        79894                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         8047                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8047                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         9094                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9094                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          193                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          193                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        17141                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        17141                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        17141                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17141                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    506209376                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    506209376                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    611635393                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    611635393                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     12581350                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     12581350                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1117844769                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1117844769                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1117844769                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1117844769                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data       618550                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       618550                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data       618550                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       618550                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.051055                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.051055                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.069471                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.069471                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.070748                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.070748                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.059411                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059411                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.059411                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059411                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 62906.595750                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62906.595750                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 67257.025841                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67257.025841                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 65188.341969                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65188.341969                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 65214.676448                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65214.676448                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 65214.676448                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65214.676448                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2756                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      587     48.11%     48.11% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       3      0.25%     48.36% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     630     51.64%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1220                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       585     49.87%     49.87% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        3      0.26%     50.13% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      585     49.87%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1173                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2353654400     89.14%     89.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 3285475      0.12%     89.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               283604575     10.74%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           2640544450                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996593                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.928571                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.961475                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.88%      5.88% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.76%     17.65% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.76%     29.41% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.88%     35.29% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.88%     41.18% # number of syscalls executed
system.cpu.kern.syscall::45                         3     17.65%     58.82% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.88%     64.71% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.88%     70.59% # number of syscalls executed
system.cpu.kern.syscall::71                         4     23.53%     94.12% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.88%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     17                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   121      8.70%      8.70% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.43%      9.13% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1027     73.83%     82.96% # number of callpals executed
system.cpu.kern.callpal::rdps                       7      0.50%     83.47% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     83.54% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     83.61% # number of callpals executed
system.cpu.kern.callpal::rti                      190     13.66%     97.27% # number of callpals executed
system.cpu.kern.callpal::callsys                   34      2.44%     99.71% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1391                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               311                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 187                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 187                      
system.cpu.kern.mode_good::user                   187                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.601286                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.751004                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         1713390750     64.89%     64.89% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            927153700     35.11%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      121                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
