Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Sep 29 11:39:28 2021
| Host         : Apollo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopLevel_timing_summary_routed.rpt -pb TopLevel_timing_summary_routed.pb -rpx TopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : TopLevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       11          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11)
5. checking no_input_delay (0)
6. checking no_output_delay (10)
7. checking multiple_clock (270)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: displayEngine/Hcounter/v_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11)
-------------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (270)
--------------------------------
 There are 270 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.539        0.000                      0                 1696        0.063        0.000                      0                 1696        2.633        0.000                       0                   275  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         13.539        0.000                      0                 1696        0.235        0.000                      0                 1696       12.000        0.000                       0                   271  
  clkfbout_clk_wiz_0                                                                                                                                                      2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       13.545        0.000                      0                 1696        0.235        0.000                      0                 1696       12.000        0.000                       0                   271  
  clkfbout_clk_wiz_0_1                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         13.539        0.000                      0                 1696        0.063        0.000                      0                 1696  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       13.539        0.000                      0                 1696        0.063        0.000                      0                 1696  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.539ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.648ns  (logic 2.801ns (26.306%)  route 7.847ns (73.694%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 23.172 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.291    -0.045 f  xyToMem_return/P[15]
                         net (fo=10, routed)          0.870     0.825    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/addrb[15]
    SLICE_X57Y89         LUT3 (Prop_lut3_I2_O)        0.152     0.977 r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__2/O
                         net (fo=16, routed)          6.286     7.263    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.358     7.621 r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__95/O
                         net (fo=1, routed)           0.691     8.312    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__95_n_0
    RAMB36_X1Y2          RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.710    23.172    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.502    22.670    
                         clock uncertainty           -0.173    22.497    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    21.850    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.850    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                 13.539    

Slack (MET) :             13.552ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.703ns  (logic 2.291ns (21.406%)  route 8.412ns (78.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 23.166 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      2.291    -0.045 r  xyToMem_return/P[10]
                         net (fo=118, routed)         8.412     8.367    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/addrb[10]
    RAMB36_X0Y35         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.704    23.166    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.509    22.657    
                         clock uncertainty           -0.173    22.484    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    21.918    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.918    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                 13.552    

Slack (MET) :             13.600ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.686ns  (logic 2.291ns (21.439%)  route 8.395ns (78.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 23.191 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      2.291    -0.045 r  xyToMem_return/P[11]
                         net (fo=119, routed)         8.395     8.350    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/addrb[11]
    RAMB36_X0Y0          RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.729    23.191    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.502    22.689    
                         clock uncertainty           -0.173    22.516    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    21.950    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.950    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                 13.600    

Slack (MET) :             13.690ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.563ns  (logic 2.291ns (21.688%)  route 8.272ns (78.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 23.165 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      2.291    -0.045 r  xyToMem_return/P[0]
                         net (fo=118, routed)         8.272     8.227    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addrb[0]
    RAMB36_X1Y38         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.703    23.165    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.509    22.656    
                         clock uncertainty           -0.173    22.483    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    21.917    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.917    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                 13.690    

Slack (MET) :             13.753ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.533ns  (logic 2.291ns (21.751%)  route 8.242ns (78.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 23.191 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      2.291    -0.045 r  xyToMem_return/P[9]
                         net (fo=118, routed)         8.242     8.197    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/addrb[9]
    RAMB36_X0Y0          RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.729    23.191    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.502    22.689    
                         clock uncertainty           -0.173    22.516    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    21.950    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.950    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                 13.753    

Slack (MET) :             13.757ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.498ns  (logic 2.291ns (21.823%)  route 8.207ns (78.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 23.166 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      2.291    -0.045 r  xyToMem_return/P[8]
                         net (fo=118, routed)         8.207     8.162    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/addrb[8]
    RAMB36_X0Y35         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.704    23.166    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.509    22.657    
                         clock uncertainty           -0.173    22.484    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    21.918    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.918    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                 13.757    

Slack (MET) :             13.763ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.523ns  (logic 2.291ns (21.771%)  route 8.232ns (78.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 23.191 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      2.291    -0.045 r  xyToMem_return/P[4]
                         net (fo=118, routed)         8.232     8.187    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/addrb[4]
    RAMB36_X0Y0          RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.729    23.191    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.502    22.689    
                         clock uncertainty           -0.173    22.516    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    21.950    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.950    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                 13.763    

Slack (MET) :             13.788ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.466ns  (logic 2.291ns (21.890%)  route 8.175ns (78.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 23.165 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      2.291    -0.045 r  xyToMem_return/P[1]
                         net (fo=118, routed)         8.175     8.130    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addrb[1]
    RAMB36_X1Y38         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.703    23.165    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.509    22.656    
                         clock uncertainty           -0.173    22.483    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    21.917    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.917    
                         arrival time                          -8.130    
  -------------------------------------------------------------------
                         slack                                 13.788    

Slack (MET) :             13.802ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.451ns  (logic 2.291ns (21.921%)  route 8.160ns (78.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 23.165 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      2.291    -0.045 r  xyToMem_return/P[9]
                         net (fo=118, routed)         8.160     8.115    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addrb[9]
    RAMB36_X1Y38         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.703    23.165    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.509    22.656    
                         clock uncertainty           -0.173    22.483    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    21.917    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.917    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                 13.802    

Slack (MET) :             13.802ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.451ns  (logic 2.291ns (21.921%)  route 8.160ns (78.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 23.165 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      2.291    -0.045 r  xyToMem_return/P[7]
                         net (fo=118, routed)         8.160     8.115    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addrb[7]
    RAMB36_X1Y38         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.703    23.165    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.509    22.656    
                         clock uncertainty           -0.173    22.483    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    21.917    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.917    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                 13.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.284%)  route 0.177ns (55.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.564    -0.548    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y94         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=2, routed)           0.177    -0.230    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X53Y94         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.834    -0.318    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X53Y94         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.217    -0.535    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.070    -0.465    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.308%)  route 0.192ns (57.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.564    -0.548    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y93         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=119, routed)         0.192    -0.215    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3]
    SLICE_X52Y94         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.834    -0.318    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y94         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.214    -0.532    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.070    -0.462    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.393%)  route 0.156ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.562    -0.550    displayEngine/Hcounter/clk_out1
    SLICE_X57Y87         FDRE                                         r  displayEngine/Hcounter/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  displayEngine/Hcounter/h_count_reg[9]/Q
                         net (fo=10, routed)          0.156    -0.253    displayEngine/Hcounter/h_count[9]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.045    -0.208 r  displayEngine/Hcounter/h_count[9]_i_1/O
                         net (fo=2, routed)           0.000    -0.208    displayEngine/Hcounter/D[9]
    SLICE_X57Y87         FDRE                                         r  displayEngine/Hcounter/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.831    -0.321    displayEngine/Hcounter/clk_out1
    SLICE_X57Y87         FDRE                                         r  displayEngine/Hcounter/h_count_reg[9]/C
                         clock pessimism             -0.229    -0.550    
    SLICE_X57Y87         FDRE (Hold_fdre_C_D)         0.092    -0.458    displayEngine/Hcounter/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.110%)  route 0.185ns (49.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.562    -0.550    displayEngine/Hcounter/clk_out1
    SLICE_X57Y87         FDRE                                         r  displayEngine/Hcounter/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.409 f  displayEngine/Hcounter/h_count_reg[10]/Q
                         net (fo=10, routed)          0.185    -0.224    displayEngine/Hcounter/Q[0]
    SLICE_X57Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.179 r  displayEngine/Hcounter/Hsync_i_3/O
                         net (fo=1, routed)           0.000    -0.179    displayEngine/Hsync06_out
    SLICE_X57Y86         FDRE                                         r  displayEngine/Hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.830    -0.322    displayEngine/clk_out1
    SLICE_X57Y86         FDRE                                         r  displayEngine/Hsync_reg/C
                         clock pessimism             -0.214    -0.536    
    SLICE_X57Y86         FDRE (Hold_fdre_C_D)         0.091    -0.445    displayEngine/Hsync_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.561    -0.551    displayEngine/Hcounter/clk_out1
    SLICE_X56Y84         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.387 f  displayEngine/Hcounter/h_count_reg[0]/Q
                         net (fo=8, routed)           0.186    -0.201    displayEngine/Hcounter/h_count[0]
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.043    -0.158 r  displayEngine/Hcounter/h_count[0]_i_1/O
                         net (fo=2, routed)           0.000    -0.158    displayEngine/Hcounter/D[0]
    SLICE_X56Y84         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.829    -0.323    displayEngine/Hcounter/clk_out1
    SLICE_X56Y84         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/C
                         clock pessimism             -0.228    -0.551    
    SLICE_X56Y84         FDRE (Hold_fdre_C_D)         0.123    -0.428    displayEngine/Hcounter/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.961%)  route 0.219ns (54.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.562    -0.550    displayEngine/Hcounter/clk_out1
    SLICE_X57Y87         FDRE                                         r  displayEngine/Hcounter/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  displayEngine/Hcounter/h_count_reg[7]/Q
                         net (fo=11, routed)          0.219    -0.191    displayEngine/Hcounter/h_count[7]
    SLICE_X56Y87         LUT5 (Prop_lut5_I0_O)        0.045    -0.146 r  displayEngine/Hcounter/h_count[8]_i_1/O
                         net (fo=2, routed)           0.000    -0.146    displayEngine/Hcounter/D[8]
    SLICE_X56Y87         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.831    -0.321    displayEngine/Hcounter/clk_out1
    SLICE_X56Y87         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
                         clock pessimism             -0.216    -0.537    
    SLICE_X56Y87         FDRE (Hold_fdre_C_D)         0.121    -0.416    displayEngine/Hcounter/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.652%)  route 0.188ns (53.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.565    -0.547    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X8Y77          FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.188    -0.196    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X8Y77          FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.833    -0.319    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X8Y77          FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.228    -0.547    
    SLICE_X8Y77          FDRE (Hold_fdre_C_D)         0.059    -0.488    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.976%)  route 0.257ns (61.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.566    -0.546    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X60Y93         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[7]/Q
                         net (fo=1, routed)           0.257    -0.125    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[7]
    SLICE_X62Y95         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.839    -0.313    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X62Y95         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]/C
                         clock pessimism             -0.194    -0.507    
    SLICE_X62Y95         FDRE (Hold_fdre_C_D)         0.059    -0.448    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.640%)  route 0.291ns (67.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.563    -0.549    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X57Y89         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=92, routed)          0.291    -0.117    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]
    SLICE_X52Y93         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.834    -0.318    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y93         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep/C
                         clock pessimism             -0.194    -0.512    
    SLICE_X52Y93         FDRE (Hold_fdre_C_D)         0.070    -0.442    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.502%)  route 0.293ns (67.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.563    -0.549    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X57Y89         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=119, routed)         0.293    -0.115    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[4]
    SLICE_X52Y97         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.835    -0.317    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y97         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism             -0.194    -0.511    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.070    -0.441    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.326    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clockModule/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y15    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y15    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y4     frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y4     frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y8     frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y8     frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y4     frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y4     frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y0     frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y0     frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y86    displayEngine/Hsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y86    displayEngine/Hsync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X59Y87    displayEngine/Vsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X59Y87    displayEngine/Vsync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y86    displayEngine/active_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y86    displayEngine/active_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y84    displayEngine/Hcounter/h_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y84    displayEngine/Hcounter/h_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y87    displayEngine/Hcounter/h_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y87    displayEngine/Hcounter/h_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y86    displayEngine/Hsync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y86    displayEngine/Hsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X59Y87    displayEngine/Vsync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X59Y87    displayEngine/Vsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y86    displayEngine/active_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y86    displayEngine/active_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y84    displayEngine/Hcounter/h_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y84    displayEngine/Hcounter/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y87    displayEngine/Hcounter/h_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y87    displayEngine/Hcounter/h_count_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clockModule/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  clockModule/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.545ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.648ns  (logic 2.801ns (26.306%)  route 7.847ns (73.694%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 23.172 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.291    -0.045 f  xyToMem_return/P[15]
                         net (fo=10, routed)          0.870     0.825    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/addrb[15]
    SLICE_X57Y89         LUT3 (Prop_lut3_I2_O)        0.152     0.977 r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__2/O
                         net (fo=16, routed)          6.286     7.263    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.358     7.621 r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__95/O
                         net (fo=1, routed)           0.691     8.312    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__95_n_0
    RAMB36_X1Y2          RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.710    23.172    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.502    22.670    
                         clock uncertainty           -0.167    22.503    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    21.856    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.856    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                 13.545    

Slack (MET) :             13.558ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.703ns  (logic 2.291ns (21.406%)  route 8.412ns (78.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 23.166 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      2.291    -0.045 r  xyToMem_return/P[10]
                         net (fo=118, routed)         8.412     8.367    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/addrb[10]
    RAMB36_X0Y35         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.704    23.166    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.509    22.657    
                         clock uncertainty           -0.167    22.491    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    21.925    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.925    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                 13.558    

Slack (MET) :             13.606ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.686ns  (logic 2.291ns (21.439%)  route 8.395ns (78.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 23.191 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      2.291    -0.045 r  xyToMem_return/P[11]
                         net (fo=119, routed)         8.395     8.350    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/addrb[11]
    RAMB36_X0Y0          RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.729    23.191    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.502    22.689    
                         clock uncertainty           -0.167    22.522    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    21.956    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.956    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                 13.606    

Slack (MET) :             13.696ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.563ns  (logic 2.291ns (21.688%)  route 8.272ns (78.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 23.165 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      2.291    -0.045 r  xyToMem_return/P[0]
                         net (fo=118, routed)         8.272     8.227    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addrb[0]
    RAMB36_X1Y38         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.703    23.165    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.509    22.656    
                         clock uncertainty           -0.167    22.490    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    21.924    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.924    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                 13.696    

Slack (MET) :             13.760ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.533ns  (logic 2.291ns (21.751%)  route 8.242ns (78.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 23.191 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      2.291    -0.045 r  xyToMem_return/P[9]
                         net (fo=118, routed)         8.242     8.197    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/addrb[9]
    RAMB36_X0Y0          RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.729    23.191    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.502    22.689    
                         clock uncertainty           -0.167    22.522    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    21.956    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.956    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                 13.760    

Slack (MET) :             13.763ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.498ns  (logic 2.291ns (21.823%)  route 8.207ns (78.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 23.166 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      2.291    -0.045 r  xyToMem_return/P[8]
                         net (fo=118, routed)         8.207     8.162    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/addrb[8]
    RAMB36_X0Y35         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.704    23.166    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.509    22.657    
                         clock uncertainty           -0.167    22.491    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    21.925    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.925    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                 13.763    

Slack (MET) :             13.770ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.523ns  (logic 2.291ns (21.771%)  route 8.232ns (78.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 23.191 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      2.291    -0.045 r  xyToMem_return/P[4]
                         net (fo=118, routed)         8.232     8.187    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/addrb[4]
    RAMB36_X0Y0          RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.729    23.191    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.502    22.689    
                         clock uncertainty           -0.167    22.522    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    21.956    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.956    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                 13.770    

Slack (MET) :             13.794ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.466ns  (logic 2.291ns (21.890%)  route 8.175ns (78.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 23.165 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      2.291    -0.045 r  xyToMem_return/P[1]
                         net (fo=118, routed)         8.175     8.130    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addrb[1]
    RAMB36_X1Y38         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.703    23.165    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.509    22.656    
                         clock uncertainty           -0.167    22.490    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    21.924    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.924    
                         arrival time                          -8.130    
  -------------------------------------------------------------------
                         slack                                 13.794    

Slack (MET) :             13.808ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.451ns  (logic 2.291ns (21.921%)  route 8.160ns (78.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 23.165 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      2.291    -0.045 r  xyToMem_return/P[9]
                         net (fo=118, routed)         8.160     8.115    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addrb[9]
    RAMB36_X1Y38         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.703    23.165    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.509    22.656    
                         clock uncertainty           -0.167    22.490    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    21.924    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.924    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                 13.808    

Slack (MET) :             13.809ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.451ns  (logic 2.291ns (21.921%)  route 8.160ns (78.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 23.165 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      2.291    -0.045 r  xyToMem_return/P[7]
                         net (fo=118, routed)         8.160     8.115    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addrb[7]
    RAMB36_X1Y38         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.703    23.165    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.509    22.656    
                         clock uncertainty           -0.167    22.490    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    21.924    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.924    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                 13.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.284%)  route 0.177ns (55.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.564    -0.548    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y94         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=2, routed)           0.177    -0.230    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X53Y94         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.834    -0.318    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X53Y94         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.217    -0.535    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.070    -0.465    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.308%)  route 0.192ns (57.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.564    -0.548    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y93         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=119, routed)         0.192    -0.215    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3]
    SLICE_X52Y94         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.834    -0.318    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y94         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.214    -0.532    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.070    -0.462    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.393%)  route 0.156ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.562    -0.550    displayEngine/Hcounter/clk_out1
    SLICE_X57Y87         FDRE                                         r  displayEngine/Hcounter/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  displayEngine/Hcounter/h_count_reg[9]/Q
                         net (fo=10, routed)          0.156    -0.253    displayEngine/Hcounter/h_count[9]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.045    -0.208 r  displayEngine/Hcounter/h_count[9]_i_1/O
                         net (fo=2, routed)           0.000    -0.208    displayEngine/Hcounter/D[9]
    SLICE_X57Y87         FDRE                                         r  displayEngine/Hcounter/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.831    -0.321    displayEngine/Hcounter/clk_out1
    SLICE_X57Y87         FDRE                                         r  displayEngine/Hcounter/h_count_reg[9]/C
                         clock pessimism             -0.229    -0.550    
    SLICE_X57Y87         FDRE (Hold_fdre_C_D)         0.092    -0.458    displayEngine/Hcounter/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.110%)  route 0.185ns (49.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.562    -0.550    displayEngine/Hcounter/clk_out1
    SLICE_X57Y87         FDRE                                         r  displayEngine/Hcounter/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.409 f  displayEngine/Hcounter/h_count_reg[10]/Q
                         net (fo=10, routed)          0.185    -0.224    displayEngine/Hcounter/Q[0]
    SLICE_X57Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.179 r  displayEngine/Hcounter/Hsync_i_3/O
                         net (fo=1, routed)           0.000    -0.179    displayEngine/Hsync06_out
    SLICE_X57Y86         FDRE                                         r  displayEngine/Hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.830    -0.322    displayEngine/clk_out1
    SLICE_X57Y86         FDRE                                         r  displayEngine/Hsync_reg/C
                         clock pessimism             -0.214    -0.536    
    SLICE_X57Y86         FDRE (Hold_fdre_C_D)         0.091    -0.445    displayEngine/Hsync_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.561    -0.551    displayEngine/Hcounter/clk_out1
    SLICE_X56Y84         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.387 f  displayEngine/Hcounter/h_count_reg[0]/Q
                         net (fo=8, routed)           0.186    -0.201    displayEngine/Hcounter/h_count[0]
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.043    -0.158 r  displayEngine/Hcounter/h_count[0]_i_1/O
                         net (fo=2, routed)           0.000    -0.158    displayEngine/Hcounter/D[0]
    SLICE_X56Y84         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.829    -0.323    displayEngine/Hcounter/clk_out1
    SLICE_X56Y84         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/C
                         clock pessimism             -0.228    -0.551    
    SLICE_X56Y84         FDRE (Hold_fdre_C_D)         0.123    -0.428    displayEngine/Hcounter/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.961%)  route 0.219ns (54.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.562    -0.550    displayEngine/Hcounter/clk_out1
    SLICE_X57Y87         FDRE                                         r  displayEngine/Hcounter/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  displayEngine/Hcounter/h_count_reg[7]/Q
                         net (fo=11, routed)          0.219    -0.191    displayEngine/Hcounter/h_count[7]
    SLICE_X56Y87         LUT5 (Prop_lut5_I0_O)        0.045    -0.146 r  displayEngine/Hcounter/h_count[8]_i_1/O
                         net (fo=2, routed)           0.000    -0.146    displayEngine/Hcounter/D[8]
    SLICE_X56Y87         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.831    -0.321    displayEngine/Hcounter/clk_out1
    SLICE_X56Y87         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
                         clock pessimism             -0.216    -0.537    
    SLICE_X56Y87         FDRE (Hold_fdre_C_D)         0.121    -0.416    displayEngine/Hcounter/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.652%)  route 0.188ns (53.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.565    -0.547    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X8Y77          FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.188    -0.196    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X8Y77          FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.833    -0.319    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X8Y77          FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.228    -0.547    
    SLICE_X8Y77          FDRE (Hold_fdre_C_D)         0.059    -0.488    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.976%)  route 0.257ns (61.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.566    -0.546    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X60Y93         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[7]/Q
                         net (fo=1, routed)           0.257    -0.125    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[7]
    SLICE_X62Y95         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.839    -0.313    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X62Y95         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]/C
                         clock pessimism             -0.194    -0.507    
    SLICE_X62Y95         FDRE (Hold_fdre_C_D)         0.059    -0.448    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.640%)  route 0.291ns (67.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.563    -0.549    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X57Y89         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=92, routed)          0.291    -0.117    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]
    SLICE_X52Y93         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.834    -0.318    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y93         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep/C
                         clock pessimism             -0.194    -0.512    
    SLICE_X52Y93         FDRE (Hold_fdre_C_D)         0.070    -0.442    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.502%)  route 0.293ns (67.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.563    -0.549    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X57Y89         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=119, routed)         0.293    -0.115    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[4]
    SLICE_X52Y97         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.835    -0.317    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y97         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism             -0.194    -0.511    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.070    -0.441    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.326    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clockModule/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y15    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y15    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y4     frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y4     frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y8     frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y8     frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y4     frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y4     frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y0     frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y0     frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y86    displayEngine/Hsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y86    displayEngine/Hsync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X59Y87    displayEngine/Vsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X59Y87    displayEngine/Vsync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y86    displayEngine/active_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y86    displayEngine/active_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y84    displayEngine/Hcounter/h_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y84    displayEngine/Hcounter/h_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y87    displayEngine/Hcounter/h_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y87    displayEngine/Hcounter/h_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y86    displayEngine/Hsync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y86    displayEngine/Hsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X59Y87    displayEngine/Vsync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X59Y87    displayEngine/Vsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y86    displayEngine/active_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y86    displayEngine/active_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y84    displayEngine/Hcounter/h_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y84    displayEngine/Hcounter/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y87    displayEngine/Hcounter/h_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y87    displayEngine/Hcounter/h_count_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clockModule/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  clockModule/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.539ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.648ns  (logic 2.801ns (26.306%)  route 7.847ns (73.694%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 23.172 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.291    -0.045 f  xyToMem_return/P[15]
                         net (fo=10, routed)          0.870     0.825    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/addrb[15]
    SLICE_X57Y89         LUT3 (Prop_lut3_I2_O)        0.152     0.977 r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__2/O
                         net (fo=16, routed)          6.286     7.263    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.358     7.621 r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__95/O
                         net (fo=1, routed)           0.691     8.312    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__95_n_0
    RAMB36_X1Y2          RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.710    23.172    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.502    22.670    
                         clock uncertainty           -0.173    22.497    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    21.850    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.850    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                 13.539    

Slack (MET) :             13.552ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.703ns  (logic 2.291ns (21.406%)  route 8.412ns (78.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 23.166 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      2.291    -0.045 r  xyToMem_return/P[10]
                         net (fo=118, routed)         8.412     8.367    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/addrb[10]
    RAMB36_X0Y35         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.704    23.166    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.509    22.657    
                         clock uncertainty           -0.173    22.484    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    21.918    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.918    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                 13.552    

Slack (MET) :             13.600ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.686ns  (logic 2.291ns (21.439%)  route 8.395ns (78.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 23.191 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      2.291    -0.045 r  xyToMem_return/P[11]
                         net (fo=119, routed)         8.395     8.350    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/addrb[11]
    RAMB36_X0Y0          RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.729    23.191    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.502    22.689    
                         clock uncertainty           -0.173    22.516    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    21.950    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.950    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                 13.600    

Slack (MET) :             13.690ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.563ns  (logic 2.291ns (21.688%)  route 8.272ns (78.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 23.165 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      2.291    -0.045 r  xyToMem_return/P[0]
                         net (fo=118, routed)         8.272     8.227    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addrb[0]
    RAMB36_X1Y38         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.703    23.165    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.509    22.656    
                         clock uncertainty           -0.173    22.483    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    21.917    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.917    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                 13.690    

Slack (MET) :             13.753ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.533ns  (logic 2.291ns (21.751%)  route 8.242ns (78.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 23.191 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      2.291    -0.045 r  xyToMem_return/P[9]
                         net (fo=118, routed)         8.242     8.197    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/addrb[9]
    RAMB36_X0Y0          RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.729    23.191    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.502    22.689    
                         clock uncertainty           -0.173    22.516    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    21.950    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.950    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                 13.753    

Slack (MET) :             13.757ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.498ns  (logic 2.291ns (21.823%)  route 8.207ns (78.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 23.166 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      2.291    -0.045 r  xyToMem_return/P[8]
                         net (fo=118, routed)         8.207     8.162    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/addrb[8]
    RAMB36_X0Y35         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.704    23.166    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.509    22.657    
                         clock uncertainty           -0.173    22.484    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    21.918    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.918    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                 13.757    

Slack (MET) :             13.763ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.523ns  (logic 2.291ns (21.771%)  route 8.232ns (78.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 23.191 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      2.291    -0.045 r  xyToMem_return/P[4]
                         net (fo=118, routed)         8.232     8.187    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/addrb[4]
    RAMB36_X0Y0          RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.729    23.191    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.502    22.689    
                         clock uncertainty           -0.173    22.516    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    21.950    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.950    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                 13.763    

Slack (MET) :             13.788ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.466ns  (logic 2.291ns (21.890%)  route 8.175ns (78.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 23.165 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      2.291    -0.045 r  xyToMem_return/P[1]
                         net (fo=118, routed)         8.175     8.130    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addrb[1]
    RAMB36_X1Y38         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.703    23.165    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.509    22.656    
                         clock uncertainty           -0.173    22.483    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    21.917    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.917    
                         arrival time                          -8.130    
  -------------------------------------------------------------------
                         slack                                 13.788    

Slack (MET) :             13.802ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.451ns  (logic 2.291ns (21.921%)  route 8.160ns (78.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 23.165 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      2.291    -0.045 r  xyToMem_return/P[9]
                         net (fo=118, routed)         8.160     8.115    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addrb[9]
    RAMB36_X1Y38         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.703    23.165    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.509    22.656    
                         clock uncertainty           -0.173    22.483    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    21.917    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.917    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                 13.802    

Slack (MET) :             13.802ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.451ns  (logic 2.291ns (21.921%)  route 8.160ns (78.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 23.165 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      2.291    -0.045 r  xyToMem_return/P[7]
                         net (fo=118, routed)         8.160     8.115    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addrb[7]
    RAMB36_X1Y38         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.703    23.165    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.509    22.656    
                         clock uncertainty           -0.173    22.483    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    21.917    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.917    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                 13.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.284%)  route 0.177ns (55.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.564    -0.548    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y94         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=2, routed)           0.177    -0.230    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X53Y94         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.834    -0.318    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X53Y94         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.217    -0.535    
                         clock uncertainty            0.173    -0.362    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.070    -0.292    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.308%)  route 0.192ns (57.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.564    -0.548    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y93         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=119, routed)         0.192    -0.215    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3]
    SLICE_X52Y94         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.834    -0.318    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y94         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.214    -0.532    
                         clock uncertainty            0.173    -0.359    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.070    -0.289    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.393%)  route 0.156ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.562    -0.550    displayEngine/Hcounter/clk_out1
    SLICE_X57Y87         FDRE                                         r  displayEngine/Hcounter/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  displayEngine/Hcounter/h_count_reg[9]/Q
                         net (fo=10, routed)          0.156    -0.253    displayEngine/Hcounter/h_count[9]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.045    -0.208 r  displayEngine/Hcounter/h_count[9]_i_1/O
                         net (fo=2, routed)           0.000    -0.208    displayEngine/Hcounter/D[9]
    SLICE_X57Y87         FDRE                                         r  displayEngine/Hcounter/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.831    -0.321    displayEngine/Hcounter/clk_out1
    SLICE_X57Y87         FDRE                                         r  displayEngine/Hcounter/h_count_reg[9]/C
                         clock pessimism             -0.229    -0.550    
                         clock uncertainty            0.173    -0.377    
    SLICE_X57Y87         FDRE (Hold_fdre_C_D)         0.092    -0.285    displayEngine/Hcounter/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.110%)  route 0.185ns (49.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.562    -0.550    displayEngine/Hcounter/clk_out1
    SLICE_X57Y87         FDRE                                         r  displayEngine/Hcounter/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.409 f  displayEngine/Hcounter/h_count_reg[10]/Q
                         net (fo=10, routed)          0.185    -0.224    displayEngine/Hcounter/Q[0]
    SLICE_X57Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.179 r  displayEngine/Hcounter/Hsync_i_3/O
                         net (fo=1, routed)           0.000    -0.179    displayEngine/Hsync06_out
    SLICE_X57Y86         FDRE                                         r  displayEngine/Hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.830    -0.322    displayEngine/clk_out1
    SLICE_X57Y86         FDRE                                         r  displayEngine/Hsync_reg/C
                         clock pessimism             -0.214    -0.536    
                         clock uncertainty            0.173    -0.363    
    SLICE_X57Y86         FDRE (Hold_fdre_C_D)         0.091    -0.272    displayEngine/Hsync_reg
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.561    -0.551    displayEngine/Hcounter/clk_out1
    SLICE_X56Y84         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.387 f  displayEngine/Hcounter/h_count_reg[0]/Q
                         net (fo=8, routed)           0.186    -0.201    displayEngine/Hcounter/h_count[0]
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.043    -0.158 r  displayEngine/Hcounter/h_count[0]_i_1/O
                         net (fo=2, routed)           0.000    -0.158    displayEngine/Hcounter/D[0]
    SLICE_X56Y84         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.829    -0.323    displayEngine/Hcounter/clk_out1
    SLICE_X56Y84         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/C
                         clock pessimism             -0.228    -0.551    
                         clock uncertainty            0.173    -0.378    
    SLICE_X56Y84         FDRE (Hold_fdre_C_D)         0.123    -0.255    displayEngine/Hcounter/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.961%)  route 0.219ns (54.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.562    -0.550    displayEngine/Hcounter/clk_out1
    SLICE_X57Y87         FDRE                                         r  displayEngine/Hcounter/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  displayEngine/Hcounter/h_count_reg[7]/Q
                         net (fo=11, routed)          0.219    -0.191    displayEngine/Hcounter/h_count[7]
    SLICE_X56Y87         LUT5 (Prop_lut5_I0_O)        0.045    -0.146 r  displayEngine/Hcounter/h_count[8]_i_1/O
                         net (fo=2, routed)           0.000    -0.146    displayEngine/Hcounter/D[8]
    SLICE_X56Y87         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.831    -0.321    displayEngine/Hcounter/clk_out1
    SLICE_X56Y87         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
                         clock pessimism             -0.216    -0.537    
                         clock uncertainty            0.173    -0.364    
    SLICE_X56Y87         FDRE (Hold_fdre_C_D)         0.121    -0.243    displayEngine/Hcounter/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.652%)  route 0.188ns (53.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.565    -0.547    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X8Y77          FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.188    -0.196    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X8Y77          FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.833    -0.319    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X8Y77          FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.228    -0.547    
                         clock uncertainty            0.173    -0.374    
    SLICE_X8Y77          FDRE (Hold_fdre_C_D)         0.059    -0.315    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.976%)  route 0.257ns (61.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.566    -0.546    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X60Y93         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[7]/Q
                         net (fo=1, routed)           0.257    -0.125    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[7]
    SLICE_X62Y95         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.839    -0.313    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X62Y95         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]/C
                         clock pessimism             -0.194    -0.507    
                         clock uncertainty            0.173    -0.334    
    SLICE_X62Y95         FDRE (Hold_fdre_C_D)         0.059    -0.275    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.640%)  route 0.291ns (67.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.563    -0.549    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X57Y89         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=92, routed)          0.291    -0.117    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]
    SLICE_X52Y93         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.834    -0.318    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y93         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep/C
                         clock pessimism             -0.194    -0.512    
                         clock uncertainty            0.173    -0.339    
    SLICE_X52Y93         FDRE (Hold_fdre_C_D)         0.070    -0.269    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.502%)  route 0.293ns (67.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.563    -0.549    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X57Y89         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=119, routed)         0.293    -0.115    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[4]
    SLICE_X52Y97         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.835    -0.317    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y97         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism             -0.194    -0.511    
                         clock uncertainty            0.173    -0.338    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.070    -0.268    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.539ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.648ns  (logic 2.801ns (26.306%)  route 7.847ns (73.694%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 23.172 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.291    -0.045 f  xyToMem_return/P[15]
                         net (fo=10, routed)          0.870     0.825    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/addrb[15]
    SLICE_X57Y89         LUT3 (Prop_lut3_I2_O)        0.152     0.977 r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__2/O
                         net (fo=16, routed)          6.286     7.263    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.358     7.621 r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__95/O
                         net (fo=1, routed)           0.691     8.312    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__95_n_0
    RAMB36_X1Y2          RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.710    23.172    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.502    22.670    
                         clock uncertainty           -0.173    22.497    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    21.850    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.850    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                 13.539    

Slack (MET) :             13.552ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.703ns  (logic 2.291ns (21.406%)  route 8.412ns (78.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 23.166 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      2.291    -0.045 r  xyToMem_return/P[10]
                         net (fo=118, routed)         8.412     8.367    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/addrb[10]
    RAMB36_X0Y35         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.704    23.166    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.509    22.657    
                         clock uncertainty           -0.173    22.484    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    21.918    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.918    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                 13.552    

Slack (MET) :             13.600ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.686ns  (logic 2.291ns (21.439%)  route 8.395ns (78.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 23.191 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      2.291    -0.045 r  xyToMem_return/P[11]
                         net (fo=119, routed)         8.395     8.350    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/addrb[11]
    RAMB36_X0Y0          RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.729    23.191    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.502    22.689    
                         clock uncertainty           -0.173    22.516    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    21.950    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.950    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                 13.600    

Slack (MET) :             13.690ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.563ns  (logic 2.291ns (21.688%)  route 8.272ns (78.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 23.165 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      2.291    -0.045 r  xyToMem_return/P[0]
                         net (fo=118, routed)         8.272     8.227    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addrb[0]
    RAMB36_X1Y38         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.703    23.165    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.509    22.656    
                         clock uncertainty           -0.173    22.483    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    21.917    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.917    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                 13.690    

Slack (MET) :             13.753ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.533ns  (logic 2.291ns (21.751%)  route 8.242ns (78.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 23.191 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      2.291    -0.045 r  xyToMem_return/P[9]
                         net (fo=118, routed)         8.242     8.197    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/addrb[9]
    RAMB36_X0Y0          RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.729    23.191    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.502    22.689    
                         clock uncertainty           -0.173    22.516    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    21.950    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.950    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                 13.753    

Slack (MET) :             13.757ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.498ns  (logic 2.291ns (21.823%)  route 8.207ns (78.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 23.166 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      2.291    -0.045 r  xyToMem_return/P[8]
                         net (fo=118, routed)         8.207     8.162    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/addrb[8]
    RAMB36_X0Y35         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.704    23.166    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.509    22.657    
                         clock uncertainty           -0.173    22.484    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    21.918    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.918    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                 13.757    

Slack (MET) :             13.763ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.523ns  (logic 2.291ns (21.771%)  route 8.232ns (78.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 23.191 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      2.291    -0.045 r  xyToMem_return/P[4]
                         net (fo=118, routed)         8.232     8.187    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/addrb[4]
    RAMB36_X0Y0          RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.729    23.191    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.502    22.689    
                         clock uncertainty           -0.173    22.516    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    21.950    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.950    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                 13.763    

Slack (MET) :             13.788ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.466ns  (logic 2.291ns (21.890%)  route 8.175ns (78.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 23.165 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      2.291    -0.045 r  xyToMem_return/P[1]
                         net (fo=118, routed)         8.175     8.130    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addrb[1]
    RAMB36_X1Y38         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.703    23.165    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.509    22.656    
                         clock uncertainty           -0.173    22.483    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    21.917    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.917    
                         arrival time                          -8.130    
  -------------------------------------------------------------------
                         slack                                 13.788    

Slack (MET) :             13.802ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.451ns  (logic 2.291ns (21.921%)  route 8.160ns (78.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 23.165 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      2.291    -0.045 r  xyToMem_return/P[9]
                         net (fo=118, routed)         8.160     8.115    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addrb[9]
    RAMB36_X1Y38         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.703    23.165    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.509    22.656    
                         clock uncertainty           -0.173    22.483    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    21.917    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.917    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                 13.802    

Slack (MET) :             13.802ns  (required time - arrival time)
  Source:                 xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.451ns  (logic 2.291ns (21.921%)  route 8.160ns (78.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 23.165 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.711    -2.336    clk
    DSP48_X1Y34          DSP48E1                                      r  xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      2.291    -0.045 r  xyToMem_return/P[7]
                         net (fo=118, routed)         8.160     8.115    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addrb[7]
    RAMB36_X1Y38         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         1.703    23.165    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.509    22.656    
                         clock uncertainty           -0.173    22.483    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    21.917    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.917    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                 13.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.284%)  route 0.177ns (55.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.564    -0.548    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y94         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=2, routed)           0.177    -0.230    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X53Y94         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.834    -0.318    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X53Y94         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.217    -0.535    
                         clock uncertainty            0.173    -0.362    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.070    -0.292    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.308%)  route 0.192ns (57.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.564    -0.548    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y93         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=119, routed)         0.192    -0.215    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3]
    SLICE_X52Y94         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.834    -0.318    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y94         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.214    -0.532    
                         clock uncertainty            0.173    -0.359    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.070    -0.289    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.393%)  route 0.156ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.562    -0.550    displayEngine/Hcounter/clk_out1
    SLICE_X57Y87         FDRE                                         r  displayEngine/Hcounter/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  displayEngine/Hcounter/h_count_reg[9]/Q
                         net (fo=10, routed)          0.156    -0.253    displayEngine/Hcounter/h_count[9]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.045    -0.208 r  displayEngine/Hcounter/h_count[9]_i_1/O
                         net (fo=2, routed)           0.000    -0.208    displayEngine/Hcounter/D[9]
    SLICE_X57Y87         FDRE                                         r  displayEngine/Hcounter/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.831    -0.321    displayEngine/Hcounter/clk_out1
    SLICE_X57Y87         FDRE                                         r  displayEngine/Hcounter/h_count_reg[9]/C
                         clock pessimism             -0.229    -0.550    
                         clock uncertainty            0.173    -0.377    
    SLICE_X57Y87         FDRE (Hold_fdre_C_D)         0.092    -0.285    displayEngine/Hcounter/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.110%)  route 0.185ns (49.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.562    -0.550    displayEngine/Hcounter/clk_out1
    SLICE_X57Y87         FDRE                                         r  displayEngine/Hcounter/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.409 f  displayEngine/Hcounter/h_count_reg[10]/Q
                         net (fo=10, routed)          0.185    -0.224    displayEngine/Hcounter/Q[0]
    SLICE_X57Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.179 r  displayEngine/Hcounter/Hsync_i_3/O
                         net (fo=1, routed)           0.000    -0.179    displayEngine/Hsync06_out
    SLICE_X57Y86         FDRE                                         r  displayEngine/Hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.830    -0.322    displayEngine/clk_out1
    SLICE_X57Y86         FDRE                                         r  displayEngine/Hsync_reg/C
                         clock pessimism             -0.214    -0.536    
                         clock uncertainty            0.173    -0.363    
    SLICE_X57Y86         FDRE (Hold_fdre_C_D)         0.091    -0.272    displayEngine/Hsync_reg
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.561    -0.551    displayEngine/Hcounter/clk_out1
    SLICE_X56Y84         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.387 f  displayEngine/Hcounter/h_count_reg[0]/Q
                         net (fo=8, routed)           0.186    -0.201    displayEngine/Hcounter/h_count[0]
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.043    -0.158 r  displayEngine/Hcounter/h_count[0]_i_1/O
                         net (fo=2, routed)           0.000    -0.158    displayEngine/Hcounter/D[0]
    SLICE_X56Y84         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.829    -0.323    displayEngine/Hcounter/clk_out1
    SLICE_X56Y84         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/C
                         clock pessimism             -0.228    -0.551    
                         clock uncertainty            0.173    -0.378    
    SLICE_X56Y84         FDRE (Hold_fdre_C_D)         0.123    -0.255    displayEngine/Hcounter/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.961%)  route 0.219ns (54.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.562    -0.550    displayEngine/Hcounter/clk_out1
    SLICE_X57Y87         FDRE                                         r  displayEngine/Hcounter/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  displayEngine/Hcounter/h_count_reg[7]/Q
                         net (fo=11, routed)          0.219    -0.191    displayEngine/Hcounter/h_count[7]
    SLICE_X56Y87         LUT5 (Prop_lut5_I0_O)        0.045    -0.146 r  displayEngine/Hcounter/h_count[8]_i_1/O
                         net (fo=2, routed)           0.000    -0.146    displayEngine/Hcounter/D[8]
    SLICE_X56Y87         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.831    -0.321    displayEngine/Hcounter/clk_out1
    SLICE_X56Y87         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
                         clock pessimism             -0.216    -0.537    
                         clock uncertainty            0.173    -0.364    
    SLICE_X56Y87         FDRE (Hold_fdre_C_D)         0.121    -0.243    displayEngine/Hcounter/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.652%)  route 0.188ns (53.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.565    -0.547    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X8Y77          FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.188    -0.196    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X8Y77          FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.833    -0.319    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X8Y77          FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.228    -0.547    
                         clock uncertainty            0.173    -0.374    
    SLICE_X8Y77          FDRE (Hold_fdre_C_D)         0.059    -0.315    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.976%)  route 0.257ns (61.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.566    -0.546    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X60Y93         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[7]/Q
                         net (fo=1, routed)           0.257    -0.125    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[7]
    SLICE_X62Y95         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.839    -0.313    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X62Y95         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]/C
                         clock pessimism             -0.194    -0.507    
                         clock uncertainty            0.173    -0.334    
    SLICE_X62Y95         FDRE (Hold_fdre_C_D)         0.059    -0.275    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.640%)  route 0.291ns (67.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.563    -0.549    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X57Y89         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=92, routed)          0.291    -0.117    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]
    SLICE_X52Y93         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.834    -0.318    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y93         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep/C
                         clock pessimism             -0.194    -0.512    
                         clock uncertainty            0.173    -0.339    
    SLICE_X52Y93         FDRE (Hold_fdre_C_D)         0.070    -0.269    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_rep
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.502%)  route 0.293ns (67.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.563    -0.549    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X57Y89         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=119, routed)         0.293    -0.115    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[4]
    SLICE_X52Y97         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=270, routed)         0.835    -0.317    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y97         FDRE                                         r  frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism             -0.194    -0.511    
                         clock uncertainty            0.173    -0.338    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.070    -0.268    frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.153    





