Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Dec  9 00:54:29 2024
| Host         : BozhiDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'cmac_usplus_100g'

1. Summary
----------

CAUTION (success, with warnings) in the update of cmac_usplus_100g (xilinx.com:ip:cmac_usplus:3.1 (Rev. 19)) to current project options.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Failures
-----------

Failed to generate IP 'cmac_usplus_100g'. Failed to generate 'Elaborate Sub-Cores' outputs: 
Could not configure the upgraded 'IP cmac_usplus_100g'.
If the problem persists, please contact Xilinx support.
Failed to generate IP 'cmac_usplus_100g'. IP instance is locked.

3. Warnings
-----------

WARNING: The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.


4. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Customization errors found on 'cmac_usplus_100g'. Restoring to previous valid configuration.

Failed to restore IP 'cmac_usplus_100g' customization to its previous valid configuration.

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Customization errors found on 'cmac_usplus_100g'. Restoring to previous valid configuration.

Failed to restore IP 'cmac_usplus_100g' customization to its previous valid configuration.


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:cmac_usplus:3.1 -user_name cmac_usplus_100g
set_property -dict "\
  CONFIG.ADD_GT_CNRL_STS_PORTS {0} \
  CONFIG.CLOCKING_MODE {Asynchronous} \
  CONFIG.CMAC_CAUI4_MODE {4} \
  CONFIG.CMAC_CORE_SELECT {CMACE4_X0Y0} \
  CONFIG.Component_Name {cmac_usplus_100g} \
  CONFIG.DIFFCLK_BOARD_INTERFACE {Custom} \
  CONFIG.ENABLE_AXIS {0} \
  CONFIG.ENABLE_AXI_INTERFACE {0} \
  CONFIG.ENABLE_PIPELINE_REG {0} \
  CONFIG.ENABLE_TIME_STAMPING {0} \
  CONFIG.ETHERNET_BOARD_INTERFACE {Custom} \
  CONFIG.EXDES_AXI4LITE_INTERFACE {0} \
  CONFIG.FAST_SIM_MODE {0} \
  CONFIG.GT_DRP_CLK {100.00} \
  CONFIG.GT_GROUP_SELECT {X0Y4~X0Y7} \
  CONFIG.GT_LOCATION {1} \
  CONFIG.GT_REF_CLK_FREQ {156.25} \
  CONFIG.GT_RX_BUFFER_BYPASS {0} \
  CONFIG.GT_TYPE {GTY} \
  CONFIG.INCLUDE_AN_LT_TX_TRAINER {0} \
  CONFIG.INCLUDE_AUTO_NEG_LT_LOGIC {0} \
  CONFIG.INCLUDE_RS_FEC {1} \
  CONFIG.INCLUDE_SHARED_LOGIC {2} \
  CONFIG.INCLUDE_STATISTICS_COUNTERS {0} \
  CONFIG.INS_LOSS_NYQ {14} \
  CONFIG.LANE10_GT_LOC {NA} \
  CONFIG.LANE1_GT_LOC {X0Y4} \
  CONFIG.LANE2_GT_LOC {X0Y5} \
  CONFIG.LANE3_GT_LOC {X0Y6} \
  CONFIG.LANE4_GT_LOC {X0Y7} \
  CONFIG.LANE5_GT_LOC {NA} \
  CONFIG.LANE6_GT_LOC {NA} \
  CONFIG.LANE7_GT_LOC {NA} \
  CONFIG.LANE8_GT_LOC {NA} \
  CONFIG.LANE9_GT_LOC {NA} \
  CONFIG.NUM_LANES {4x26} \
  CONFIG.OPERATING_MODE {Duplex} \
  CONFIG.PLL_TYPE {QPLL0} \
  CONFIG.PTP_TRANSPCLK_MODE {0} \
  CONFIG.RS_FEC_CORE_SEL {CMACE4_X0Y0} \
  CONFIG.RS_FEC_TRANSCODE_BYPASS {0} \
  CONFIG.RX_CHECK_ACK {1} \
  CONFIG.RX_CHECK_PREAMBLE {0} \
  CONFIG.RX_CHECK_SFD {0} \
  CONFIG.RX_EQ_MODE {AUTO} \
  CONFIG.RX_ETYPE_GCP {0x8808} \
  CONFIG.RX_ETYPE_GPP {0x8808} \
  CONFIG.RX_ETYPE_PCP {0x8808} \
  CONFIG.RX_ETYPE_PPP {0x8808} \
  CONFIG.RX_FLOW_CONTROL {0} \
  CONFIG.RX_FORWARD_CONTROL_FRAMES {0} \
  CONFIG.RX_FRAME_CRC_CHECKING {Enable FCS Stripping} \
  CONFIG.RX_GT_BUFFER {1} \
  CONFIG.RX_MAX_PACKET_LEN {9600} \
  CONFIG.RX_MIN_PACKET_LEN {64} \
  CONFIG.RX_OPCODE_GPP {0x0001} \
  CONFIG.RX_OPCODE_MAX_GCP {0xFFFF} \
  CONFIG.RX_OPCODE_MAX_PCP {0xFFFF} \
  CONFIG.RX_OPCODE_MIN_GCP {0x0000} \
  CONFIG.RX_OPCODE_MIN_PCP {0x0000} \
  CONFIG.RX_OPCODE_PPP {0x0101} \
  CONFIG.RX_PAUSE_DA_MCAST {0x0180C2000001} \
  CONFIG.RX_PAUSE_DA_UCAST {0x000000000000} \
  CONFIG.RX_PAUSE_SA {0x000000000000} \
  CONFIG.RX_PROCESS_LFI {0} \
  CONFIG.STATISTICS_REGS_TYPE {0} \
  CONFIG.TX_DA_GPP {0x0180C2000001} \
  CONFIG.TX_DA_PPP {0x0180C2000001} \
  CONFIG.TX_ETHERTYPE_GPP {0x8808} \
  CONFIG.TX_ETHERTYPE_PPP {0x8808} \
  CONFIG.TX_FLOW_CONTROL {0} \
  CONFIG.TX_FRAME_CRC_CHECKING {Enable FCS Insertion} \
  CONFIG.TX_IPG_VALUE {12} \
  CONFIG.TX_LANE0_VLM_BIP7_OVERRIDE {0} \
  CONFIG.TX_OPCODE_GPP {0x0001} \
  CONFIG.TX_OPCODE_PPP {0x0101} \
  CONFIG.TX_OTN_INTERFACE {0} \
  CONFIG.TX_PTP_1STEP_ENABLE {2} \
  CONFIG.TX_PTP_LATENCY_ADJUST {0} \
  CONFIG.TX_PTP_VLANE_ADJUST_MODE {0} \
  CONFIG.TX_SA_GPP {0x000000000000} \
  CONFIG.TX_SA_PPP {0x000000000000} \
  CONFIG.UPDATE_LT_COEFF {0} \
  CONFIG.USER_INTERFACE {AXIS} \
  CONFIG.USE_BOARD_FLOW {false} \
  CONFIG.axis_rx.CLK_DOMAIN {} \
  CONFIG.axis_rx.FREQ_HZ {100000000} \
  CONFIG.axis_rx.HAS_TKEEP {0} \
  CONFIG.axis_rx.HAS_TLAST {0} \
  CONFIG.axis_rx.HAS_TREADY {1} \
  CONFIG.axis_rx.HAS_TSTRB {0} \
  CONFIG.axis_rx.INSERT_VIP {0} \
  CONFIG.axis_rx.LAYERED_METADATA {undef} \
  CONFIG.axis_rx.PHASE {0.0} \
  CONFIG.axis_rx.TDATA_NUM_BYTES {1} \
  CONFIG.axis_rx.TDEST_WIDTH {0} \
  CONFIG.axis_rx.TID_WIDTH {0} \
  CONFIG.axis_rx.TUSER_WIDTH {0} \
  CONFIG.axis_tx.CLK_DOMAIN {} \
  CONFIG.axis_tx.FREQ_HZ {100000000} \
  CONFIG.axis_tx.HAS_TKEEP {0} \
  CONFIG.axis_tx.HAS_TLAST {0} \
  CONFIG.axis_tx.HAS_TREADY {1} \
  CONFIG.axis_tx.HAS_TSTRB {0} \
  CONFIG.axis_tx.INSERT_VIP {0} \
  CONFIG.axis_tx.LAYERED_METADATA {undef} \
  CONFIG.axis_tx.PHASE {0.0} \
  CONFIG.axis_tx.TDATA_NUM_BYTES {1} \
  CONFIG.axis_tx.TDEST_WIDTH {0} \
  CONFIG.axis_tx.TID_WIDTH {0} \
  CONFIG.axis_tx.TUSER_WIDTH {0} \
  CONFIG.core_drp_reset_port.INSERT_VIP {0} \
  CONFIG.core_drp_reset_port.POLARITY {ACTIVE_HIGH} \
  CONFIG.core_rx_reset_port.INSERT_VIP {0} \
  CONFIG.core_rx_reset_port.POLARITY {ACTIVE_HIGH} \
  CONFIG.core_tx_reset_port.INSERT_VIP {0} \
  CONFIG.core_tx_reset_port.POLARITY {ACTIVE_HIGH} \
  CONFIG.drp_clk_port.ASSOCIATED_BUSIF {core_drp} \
  CONFIG.drp_clk_port.ASSOCIATED_PORT {} \
  CONFIG.drp_clk_port.ASSOCIATED_RESET {core_drp_reset} \
  CONFIG.drp_clk_port.CLK_DOMAIN {} \
  CONFIG.drp_clk_port.FREQ_HZ {100000000} \
  CONFIG.drp_clk_port.FREQ_TOLERANCE_HZ {0} \
  CONFIG.drp_clk_port.INSERT_VIP {0} \
  CONFIG.drp_clk_port.PHASE {0.0} \
  CONFIG.gt_ref_clk.BOARD.ASSOCIATED_PARAM {DIFFCLK_BOARD_INTERFACE} \
  CONFIG.gt_ref_clk.CAN_DEBUG {false} \
  CONFIG.gt_ref_clk.FREQ_HZ {100000000} \
  CONFIG.gt_ref_clk_out_port.ASSOCIATED_BUSIF {} \
  CONFIG.gt_ref_clk_out_port.ASSOCIATED_PORT {} \
  CONFIG.gt_ref_clk_out_port.ASSOCIATED_RESET {} \
  CONFIG.gt_ref_clk_out_port.CLK_DOMAIN {} \
  CONFIG.gt_ref_clk_out_port.FREQ_HZ {322265625} \
  CONFIG.gt_ref_clk_out_port.FREQ_TOLERANCE_HZ {0} \
  CONFIG.gt_ref_clk_out_port.INSERT_VIP {0} \
  CONFIG.gt_ref_clk_out_port.PHASE {0.0} \
  CONFIG.gt_rxrecclkout_port.ASSOCIATED_BUSIF {} \
  CONFIG.gt_rxrecclkout_port.ASSOCIATED_PORT {} \
  CONFIG.gt_rxrecclkout_port.ASSOCIATED_RESET {} \
  CONFIG.gt_rxrecclkout_port.CLK_DOMAIN {} \
  CONFIG.gt_rxrecclkout_port.FREQ_HZ {322265625} \
  CONFIG.gt_rxrecclkout_port.FREQ_TOLERANCE_HZ {0} \
  CONFIG.gt_rxrecclkout_port.INSERT_VIP {0} \
  CONFIG.gt_rxrecclkout_port.PHASE {0.0} \
  CONFIG.gt_rxusrclk2_out_port.ASSOCIATED_BUSIF {ptp_1588_in:ptp_1588_out} \
  CONFIG.gt_rxusrclk2_out_port.ASSOCIATED_PORT {} \
  CONFIG.gt_rxusrclk2_out_port.ASSOCIATED_RESET {} \
  CONFIG.gt_rxusrclk2_out_port.CLK_DOMAIN {} \
  CONFIG.gt_rxusrclk2_out_port.FREQ_HZ {322265625} \
  CONFIG.gt_rxusrclk2_out_port.FREQ_TOLERANCE_HZ {0} \
  CONFIG.gt_rxusrclk2_out_port.INSERT_VIP {0} \
  CONFIG.gt_rxusrclk2_out_port.PHASE {0.0} \
  CONFIG.gt_serial_port.BOARD.ASSOCIATED_PARAM {ETHERNET_BOARD_INTERFACE} \
  CONFIG.gt_serial_port.CAN_DEBUG {false} \
  CONFIG.gt_txusrclk2_out_port.ASSOCIATED_BUSIF {lbus_tx:axis_tx:ctl_tx:flowctrl_tx:stat_tx:stat_rx:rs_fec_in:rs_fec_out} \
  CONFIG.gt_txusrclk2_out_port.ASSOCIATED_PORT {} \
  CONFIG.gt_txusrclk2_out_port.ASSOCIATED_RESET {} \
  CONFIG.gt_txusrclk2_out_port.CLK_DOMAIN {} \
  CONFIG.gt_txusrclk2_out_port.FREQ_HZ {322265625} \
  CONFIG.gt_txusrclk2_out_port.FREQ_TOLERANCE_HZ {0} \
  CONFIG.gt_txusrclk2_out_port.INSERT_VIP {0} \
  CONFIG.gt_txusrclk2_out_port.PHASE {0.0} \
  CONFIG.gtwiz_reset_rx_datapath_port.INSERT_VIP {0} \
  CONFIG.gtwiz_reset_rx_datapath_port.POLARITY {ACTIVE_HIGH} \
  CONFIG.gtwiz_reset_tx_datapath_port.INSERT_VIP {0} \
  CONFIG.gtwiz_reset_tx_datapath_port.POLARITY {ACTIVE_HIGH} \
  CONFIG.init_clk_port.ASSOCIATED_BUSIF {} \
  CONFIG.init_clk_port.ASSOCIATED_PORT {} \
  CONFIG.init_clk_port.ASSOCIATED_RESET {sys_reset} \
  CONFIG.init_clk_port.CLK_DOMAIN {} \
  CONFIG.init_clk_port.FREQ_HZ {100000000} \
  CONFIG.init_clk_port.FREQ_TOLERANCE_HZ {0} \
  CONFIG.init_clk_port.INSERT_VIP {0} \
  CONFIG.init_clk_port.PHASE {0.0} \
  CONFIG.rx_clk_port.ASSOCIATED_BUSIF {lbus_rx:axis_rx:ctl_rx:flowctrl_rx} \
  CONFIG.rx_clk_port.ASSOCIATED_PORT {} \
  CONFIG.rx_clk_port.ASSOCIATED_RESET {} \
  CONFIG.rx_clk_port.CLK_DOMAIN {} \
  CONFIG.rx_clk_port.FREQ_HZ {322265625} \
  CONFIG.rx_clk_port.FREQ_TOLERANCE_HZ {0} \
  CONFIG.rx_clk_port.INSERT_VIP {0} \
  CONFIG.rx_clk_port.PHASE {0.0} \
  CONFIG.sys_reset_port.INSERT_VIP {0} \
  CONFIG.sys_reset_port.POLARITY {ACTIVE_HIGH} \
  CONFIG.usr_rx_reset_port.INSERT_VIP {0} \
  CONFIG.usr_rx_reset_port.POLARITY {ACTIVE_HIGH} \
  CONFIG.usr_tx_reset_port.INSERT_VIP {0} \
  CONFIG.usr_tx_reset_port.POLARITY {ACTIVE_HIGH} " [get_ips cmac_usplus_100g]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Dec  9 00:46:13 2024
| Host         : BozhiDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'cmac_usplus_0'

1. Summary
----------

CAUTION (success, with warnings) in the update of cmac_usplus_0 (xilinx.com:ip:cmac_usplus:3.1 (Rev. 19)) to current project options.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Failures
-----------

Failed to generate IP 'cmac_usplus_0'. Failed to generate 'Elaborate Sub-Cores' outputs: 
Could not configure the upgraded 'IP cmac_usplus_0'.
If the problem persists, please contact Xilinx support.
Failed to generate IP 'cmac_usplus_0'. IP instance is locked.

3. Warnings
-----------

WARNING: The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.


4. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Customization errors found on 'cmac_usplus_0'. Restoring to previous valid configuration.

Failed to restore IP 'cmac_usplus_0' customization to its previous valid configuration.

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Customization errors found on 'cmac_usplus_0'. Restoring to previous valid configuration.

Failed to restore IP 'cmac_usplus_0' customization to its previous valid configuration.


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:cmac_usplus:3.1 -user_name cmac_usplus_0
set_property -dict "\
  CONFIG.ADD_GT_CNRL_STS_PORTS {0} \
  CONFIG.CLOCKING_MODE {Asynchronous} \
  CONFIG.CMAC_CAUI4_MODE {4} \
  CONFIG.CMAC_CORE_SELECT {CMACE4_X0Y0} \
  CONFIG.Component_Name {cmac_usplus_0} \
  CONFIG.DIFFCLK_BOARD_INTERFACE {Custom} \
  CONFIG.ENABLE_AXIS {0} \
  CONFIG.ENABLE_AXI_INTERFACE {0} \
  CONFIG.ENABLE_PIPELINE_REG {0} \
  CONFIG.ENABLE_TIME_STAMPING {0} \
  CONFIG.ETHERNET_BOARD_INTERFACE {Custom} \
  CONFIG.EXDES_AXI4LITE_INTERFACE {0} \
  CONFIG.FAST_SIM_MODE {0} \
  CONFIG.GT_DRP_CLK {100.00} \
  CONFIG.GT_GROUP_SELECT {X0Y4~X0Y7} \
  CONFIG.GT_LOCATION {1} \
  CONFIG.GT_REF_CLK_FREQ {156.25} \
  CONFIG.GT_RX_BUFFER_BYPASS {0} \
  CONFIG.GT_TYPE {GTY} \
  CONFIG.INCLUDE_AN_LT_TX_TRAINER {0} \
  CONFIG.INCLUDE_AUTO_NEG_LT_LOGIC {0} \
  CONFIG.INCLUDE_RS_FEC {1} \
  CONFIG.INCLUDE_SHARED_LOGIC {2} \
  CONFIG.INCLUDE_STATISTICS_COUNTERS {0} \
  CONFIG.INS_LOSS_NYQ {14} \
  CONFIG.LANE10_GT_LOC {NA} \
  CONFIG.LANE1_GT_LOC {X0Y4} \
  CONFIG.LANE2_GT_LOC {X0Y5} \
  CONFIG.LANE3_GT_LOC {X0Y6} \
  CONFIG.LANE4_GT_LOC {X0Y7} \
  CONFIG.LANE5_GT_LOC {NA} \
  CONFIG.LANE6_GT_LOC {NA} \
  CONFIG.LANE7_GT_LOC {NA} \
  CONFIG.LANE8_GT_LOC {NA} \
  CONFIG.LANE9_GT_LOC {NA} \
  CONFIG.NUM_LANES {4x26} \
  CONFIG.OPERATING_MODE {Duplex} \
  CONFIG.PLL_TYPE {QPLL0} \
  CONFIG.PTP_TRANSPCLK_MODE {0} \
  CONFIG.RS_FEC_CORE_SEL {CMACE4_X0Y0} \
  CONFIG.RS_FEC_TRANSCODE_BYPASS {0} \
  CONFIG.RX_CHECK_ACK {1} \
  CONFIG.RX_CHECK_PREAMBLE {0} \
  CONFIG.RX_CHECK_SFD {0} \
  CONFIG.RX_EQ_MODE {AUTO} \
  CONFIG.RX_ETYPE_GCP {0x8808} \
  CONFIG.RX_ETYPE_GPP {0x8808} \
  CONFIG.RX_ETYPE_PCP {0x8808} \
  CONFIG.RX_ETYPE_PPP {0x8808} \
  CONFIG.RX_FLOW_CONTROL {0} \
  CONFIG.RX_FORWARD_CONTROL_FRAMES {0} \
  CONFIG.RX_FRAME_CRC_CHECKING {Enable FCS Stripping} \
  CONFIG.RX_GT_BUFFER {1} \
  CONFIG.RX_MAX_PACKET_LEN {9600} \
  CONFIG.RX_MIN_PACKET_LEN {64} \
  CONFIG.RX_OPCODE_GPP {0x0001} \
  CONFIG.RX_OPCODE_MAX_GCP {0xFFFF} \
  CONFIG.RX_OPCODE_MAX_PCP {0xFFFF} \
  CONFIG.RX_OPCODE_MIN_GCP {0x0000} \
  CONFIG.RX_OPCODE_MIN_PCP {0x0000} \
  CONFIG.RX_OPCODE_PPP {0x0101} \
  CONFIG.RX_PAUSE_DA_MCAST {0x0180C2000001} \
  CONFIG.RX_PAUSE_DA_UCAST {0x000000000000} \
  CONFIG.RX_PAUSE_SA {0x000000000000} \
  CONFIG.RX_PROCESS_LFI {0} \
  CONFIG.STATISTICS_REGS_TYPE {0} \
  CONFIG.TX_DA_GPP {0x0180C2000001} \
  CONFIG.TX_DA_PPP {0x0180C2000001} \
  CONFIG.TX_ETHERTYPE_GPP {0x8808} \
  CONFIG.TX_ETHERTYPE_PPP {0x8808} \
  CONFIG.TX_FLOW_CONTROL {0} \
  CONFIG.TX_FRAME_CRC_CHECKING {Enable FCS Insertion} \
  CONFIG.TX_IPG_VALUE {12} \
  CONFIG.TX_LANE0_VLM_BIP7_OVERRIDE {0} \
  CONFIG.TX_OPCODE_GPP {0x0001} \
  CONFIG.TX_OPCODE_PPP {0x0101} \
  CONFIG.TX_OTN_INTERFACE {0} \
  CONFIG.TX_PTP_1STEP_ENABLE {2} \
  CONFIG.TX_PTP_LATENCY_ADJUST {0} \
  CONFIG.TX_PTP_VLANE_ADJUST_MODE {0} \
  CONFIG.TX_SA_GPP {0x000000000000} \
  CONFIG.TX_SA_PPP {0x000000000000} \
  CONFIG.UPDATE_LT_COEFF {0} \
  CONFIG.USER_INTERFACE {AXIS} \
  CONFIG.USE_BOARD_FLOW {false} \
  CONFIG.axis_rx.CLK_DOMAIN {} \
  CONFIG.axis_rx.FREQ_HZ {100000000} \
  CONFIG.axis_rx.HAS_TKEEP {0} \
  CONFIG.axis_rx.HAS_TLAST {0} \
  CONFIG.axis_rx.HAS_TREADY {1} \
  CONFIG.axis_rx.HAS_TSTRB {0} \
  CONFIG.axis_rx.INSERT_VIP {0} \
  CONFIG.axis_rx.LAYERED_METADATA {undef} \
  CONFIG.axis_rx.PHASE {0.0} \
  CONFIG.axis_rx.TDATA_NUM_BYTES {1} \
  CONFIG.axis_rx.TDEST_WIDTH {0} \
  CONFIG.axis_rx.TID_WIDTH {0} \
  CONFIG.axis_rx.TUSER_WIDTH {0} \
  CONFIG.axis_tx.CLK_DOMAIN {} \
  CONFIG.axis_tx.FREQ_HZ {100000000} \
  CONFIG.axis_tx.HAS_TKEEP {0} \
  CONFIG.axis_tx.HAS_TLAST {0} \
  CONFIG.axis_tx.HAS_TREADY {1} \
  CONFIG.axis_tx.HAS_TSTRB {0} \
  CONFIG.axis_tx.INSERT_VIP {0} \
  CONFIG.axis_tx.LAYERED_METADATA {undef} \
  CONFIG.axis_tx.PHASE {0.0} \
  CONFIG.axis_tx.TDATA_NUM_BYTES {1} \
  CONFIG.axis_tx.TDEST_WIDTH {0} \
  CONFIG.axis_tx.TID_WIDTH {0} \
  CONFIG.axis_tx.TUSER_WIDTH {0} \
  CONFIG.core_drp_reset_port.INSERT_VIP {0} \
  CONFIG.core_drp_reset_port.POLARITY {ACTIVE_HIGH} \
  CONFIG.core_rx_reset_port.INSERT_VIP {0} \
  CONFIG.core_rx_reset_port.POLARITY {ACTIVE_HIGH} \
  CONFIG.core_tx_reset_port.INSERT_VIP {0} \
  CONFIG.core_tx_reset_port.POLARITY {ACTIVE_HIGH} \
  CONFIG.drp_clk_port.ASSOCIATED_BUSIF {core_drp} \
  CONFIG.drp_clk_port.ASSOCIATED_PORT {} \
  CONFIG.drp_clk_port.ASSOCIATED_RESET {core_drp_reset} \
  CONFIG.drp_clk_port.CLK_DOMAIN {} \
  CONFIG.drp_clk_port.FREQ_HZ {100000000} \
  CONFIG.drp_clk_port.FREQ_TOLERANCE_HZ {0} \
  CONFIG.drp_clk_port.INSERT_VIP {0} \
  CONFIG.drp_clk_port.PHASE {0.0} \
  CONFIG.gt_ref_clk.BOARD.ASSOCIATED_PARAM {DIFFCLK_BOARD_INTERFACE} \
  CONFIG.gt_ref_clk.CAN_DEBUG {false} \
  CONFIG.gt_ref_clk.FREQ_HZ {100000000} \
  CONFIG.gt_ref_clk_out_port.ASSOCIATED_BUSIF {} \
  CONFIG.gt_ref_clk_out_port.ASSOCIATED_PORT {} \
  CONFIG.gt_ref_clk_out_port.ASSOCIATED_RESET {} \
  CONFIG.gt_ref_clk_out_port.CLK_DOMAIN {} \
  CONFIG.gt_ref_clk_out_port.FREQ_HZ {322265625} \
  CONFIG.gt_ref_clk_out_port.FREQ_TOLERANCE_HZ {0} \
  CONFIG.gt_ref_clk_out_port.INSERT_VIP {0} \
  CONFIG.gt_ref_clk_out_port.PHASE {0.0} \
  CONFIG.gt_rxrecclkout_port.ASSOCIATED_BUSIF {} \
  CONFIG.gt_rxrecclkout_port.ASSOCIATED_PORT {} \
  CONFIG.gt_rxrecclkout_port.ASSOCIATED_RESET {} \
  CONFIG.gt_rxrecclkout_port.CLK_DOMAIN {} \
  CONFIG.gt_rxrecclkout_port.FREQ_HZ {322265625} \
  CONFIG.gt_rxrecclkout_port.FREQ_TOLERANCE_HZ {0} \
  CONFIG.gt_rxrecclkout_port.INSERT_VIP {0} \
  CONFIG.gt_rxrecclkout_port.PHASE {0.0} \
  CONFIG.gt_rxusrclk2_out_port.ASSOCIATED_BUSIF {ptp_1588_in:ptp_1588_out} \
  CONFIG.gt_rxusrclk2_out_port.ASSOCIATED_PORT {} \
  CONFIG.gt_rxusrclk2_out_port.ASSOCIATED_RESET {} \
  CONFIG.gt_rxusrclk2_out_port.CLK_DOMAIN {} \
  CONFIG.gt_rxusrclk2_out_port.FREQ_HZ {322265625} \
  CONFIG.gt_rxusrclk2_out_port.FREQ_TOLERANCE_HZ {0} \
  CONFIG.gt_rxusrclk2_out_port.INSERT_VIP {0} \
  CONFIG.gt_rxusrclk2_out_port.PHASE {0.0} \
  CONFIG.gt_serial_port.BOARD.ASSOCIATED_PARAM {ETHERNET_BOARD_INTERFACE} \
  CONFIG.gt_serial_port.CAN_DEBUG {false} \
  CONFIG.gt_txusrclk2_out_port.ASSOCIATED_BUSIF {lbus_tx:axis_tx:ctl_tx:flowctrl_tx:stat_tx:stat_rx:rs_fec_in:rs_fec_out} \
  CONFIG.gt_txusrclk2_out_port.ASSOCIATED_PORT {} \
  CONFIG.gt_txusrclk2_out_port.ASSOCIATED_RESET {} \
  CONFIG.gt_txusrclk2_out_port.CLK_DOMAIN {} \
  CONFIG.gt_txusrclk2_out_port.FREQ_HZ {322265625} \
  CONFIG.gt_txusrclk2_out_port.FREQ_TOLERANCE_HZ {0} \
  CONFIG.gt_txusrclk2_out_port.INSERT_VIP {0} \
  CONFIG.gt_txusrclk2_out_port.PHASE {0.0} \
  CONFIG.gtwiz_reset_rx_datapath_port.INSERT_VIP {0} \
  CONFIG.gtwiz_reset_rx_datapath_port.POLARITY {ACTIVE_HIGH} \
  CONFIG.gtwiz_reset_tx_datapath_port.INSERT_VIP {0} \
  CONFIG.gtwiz_reset_tx_datapath_port.POLARITY {ACTIVE_HIGH} \
  CONFIG.init_clk_port.ASSOCIATED_BUSIF {} \
  CONFIG.init_clk_port.ASSOCIATED_PORT {} \
  CONFIG.init_clk_port.ASSOCIATED_RESET {sys_reset} \
  CONFIG.init_clk_port.CLK_DOMAIN {} \
  CONFIG.init_clk_port.FREQ_HZ {100000000} \
  CONFIG.init_clk_port.FREQ_TOLERANCE_HZ {0} \
  CONFIG.init_clk_port.INSERT_VIP {0} \
  CONFIG.init_clk_port.PHASE {0.0} \
  CONFIG.rx_clk_port.ASSOCIATED_BUSIF {lbus_rx:axis_rx:ctl_rx:flowctrl_rx} \
  CONFIG.rx_clk_port.ASSOCIATED_PORT {} \
  CONFIG.rx_clk_port.ASSOCIATED_RESET {} \
  CONFIG.rx_clk_port.CLK_DOMAIN {} \
  CONFIG.rx_clk_port.FREQ_HZ {322265625} \
  CONFIG.rx_clk_port.FREQ_TOLERANCE_HZ {0} \
  CONFIG.rx_clk_port.INSERT_VIP {0} \
  CONFIG.rx_clk_port.PHASE {0.0} \
  CONFIG.sys_reset_port.INSERT_VIP {0} \
  CONFIG.sys_reset_port.POLARITY {ACTIVE_HIGH} \
  CONFIG.usr_rx_reset_port.INSERT_VIP {0} \
  CONFIG.usr_rx_reset_port.POLARITY {ACTIVE_HIGH} \
  CONFIG.usr_tx_reset_port.INSERT_VIP {0} \
  CONFIG.usr_tx_reset_port.POLARITY {ACTIVE_HIGH} " [get_ips cmac_usplus_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Dec  9 00:41:58 2024
| Host         : BozhiDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'cmac_usplus_0'

1. Summary
----------

CAUTION (success, with warnings) in the update of cmac_usplus_0 (xilinx.com:ip:cmac_usplus:3.1 (Rev. 19)) to current project options.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Failures
-----------

Failed to generate IP 'cmac_usplus_0'. Failed to generate 'Elaborate Sub-Cores' outputs: 
Could not configure the upgraded 'IP cmac_usplus_0'.
If the problem persists, please contact Xilinx support.
Failed to generate IP 'cmac_usplus_0'. IP instance is locked.

3. Warnings
-----------

WARNING: The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.


4. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Customization errors found on 'cmac_usplus_0'. Restoring to previous valid configuration.

Failed to restore IP 'cmac_usplus_0' customization to its previous valid configuration.

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Customization errors found on 'cmac_usplus_0'. Restoring to previous valid configuration.

Failed to restore IP 'cmac_usplus_0' customization to its previous valid configuration.


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:cmac_usplus:3.1 -user_name cmac_usplus_0
set_property -dict "\
  CONFIG.ADD_GT_CNRL_STS_PORTS {0} \
  CONFIG.CLOCKING_MODE {Asynchronous} \
  CONFIG.CMAC_CAUI4_MODE {4} \
  CONFIG.CMAC_CORE_SELECT {CMACE4_X0Y0} \
  CONFIG.Component_Name {cmac_usplus_0} \
  CONFIG.DIFFCLK_BOARD_INTERFACE {Custom} \
  CONFIG.ENABLE_AXIS {0} \
  CONFIG.ENABLE_AXI_INTERFACE {0} \
  CONFIG.ENABLE_PIPELINE_REG {0} \
  CONFIG.ENABLE_TIME_STAMPING {0} \
  CONFIG.ETHERNET_BOARD_INTERFACE {Custom} \
  CONFIG.EXDES_AXI4LITE_INTERFACE {0} \
  CONFIG.FAST_SIM_MODE {0} \
  CONFIG.GT_DRP_CLK {100.00} \
  CONFIG.GT_GROUP_SELECT {X0Y4~X0Y7} \
  CONFIG.GT_LOCATION {1} \
  CONFIG.GT_REF_CLK_FREQ {156.25} \
  CONFIG.GT_RX_BUFFER_BYPASS {0} \
  CONFIG.GT_TYPE {GTY} \
  CONFIG.INCLUDE_AN_LT_TX_TRAINER {0} \
  CONFIG.INCLUDE_AUTO_NEG_LT_LOGIC {0} \
  CONFIG.INCLUDE_RS_FEC {1} \
  CONFIG.INCLUDE_SHARED_LOGIC {2} \
  CONFIG.INCLUDE_STATISTICS_COUNTERS {0} \
  CONFIG.INS_LOSS_NYQ {14} \
  CONFIG.LANE10_GT_LOC {NA} \
  CONFIG.LANE1_GT_LOC {X0Y4} \
  CONFIG.LANE2_GT_LOC {X0Y5} \
  CONFIG.LANE3_GT_LOC {X0Y6} \
  CONFIG.LANE4_GT_LOC {X0Y7} \
  CONFIG.LANE5_GT_LOC {NA} \
  CONFIG.LANE6_GT_LOC {NA} \
  CONFIG.LANE7_GT_LOC {NA} \
  CONFIG.LANE8_GT_LOC {NA} \
  CONFIG.LANE9_GT_LOC {NA} \
  CONFIG.NUM_LANES {4x26} \
  CONFIG.OPERATING_MODE {Duplex} \
  CONFIG.PLL_TYPE {QPLL0} \
  CONFIG.PTP_TRANSPCLK_MODE {0} \
  CONFIG.RS_FEC_CORE_SEL {CMACE4_X0Y0} \
  CONFIG.RS_FEC_TRANSCODE_BYPASS {0} \
  CONFIG.RX_CHECK_ACK {1} \
  CONFIG.RX_CHECK_PREAMBLE {0} \
  CONFIG.RX_CHECK_SFD {0} \
  CONFIG.RX_EQ_MODE {AUTO} \
  CONFIG.RX_ETYPE_GCP {0x8808} \
  CONFIG.RX_ETYPE_GPP {0x8808} \
  CONFIG.RX_ETYPE_PCP {0x8808} \
  CONFIG.RX_ETYPE_PPP {0x8808} \
  CONFIG.RX_FLOW_CONTROL {0} \
  CONFIG.RX_FORWARD_CONTROL_FRAMES {0} \
  CONFIG.RX_FRAME_CRC_CHECKING {Enable FCS Stripping} \
  CONFIG.RX_GT_BUFFER {1} \
  CONFIG.RX_MAX_PACKET_LEN {9600} \
  CONFIG.RX_MIN_PACKET_LEN {64} \
  CONFIG.RX_OPCODE_GPP {0x0001} \
  CONFIG.RX_OPCODE_MAX_GCP {0xFFFF} \
  CONFIG.RX_OPCODE_MAX_PCP {0xFFFF} \
  CONFIG.RX_OPCODE_MIN_GCP {0x0000} \
  CONFIG.RX_OPCODE_MIN_PCP {0x0000} \
  CONFIG.RX_OPCODE_PPP {0x0101} \
  CONFIG.RX_PAUSE_DA_MCAST {0x0180C2000001} \
  CONFIG.RX_PAUSE_DA_UCAST {0x000000000000} \
  CONFIG.RX_PAUSE_SA {0x000000000000} \
  CONFIG.RX_PROCESS_LFI {0} \
  CONFIG.STATISTICS_REGS_TYPE {0} \
  CONFIG.TX_DA_GPP {0x0180C2000001} \
  CONFIG.TX_DA_PPP {0x0180C2000001} \
  CONFIG.TX_ETHERTYPE_GPP {0x8808} \
  CONFIG.TX_ETHERTYPE_PPP {0x8808} \
  CONFIG.TX_FLOW_CONTROL {0} \
  CONFIG.TX_FRAME_CRC_CHECKING {Enable FCS Insertion} \
  CONFIG.TX_IPG_VALUE {12} \
  CONFIG.TX_LANE0_VLM_BIP7_OVERRIDE {0} \
  CONFIG.TX_OPCODE_GPP {0x0001} \
  CONFIG.TX_OPCODE_PPP {0x0101} \
  CONFIG.TX_OTN_INTERFACE {0} \
  CONFIG.TX_PTP_1STEP_ENABLE {2} \
  CONFIG.TX_PTP_LATENCY_ADJUST {0} \
  CONFIG.TX_PTP_VLANE_ADJUST_MODE {0} \
  CONFIG.TX_SA_GPP {0x000000000000} \
  CONFIG.TX_SA_PPP {0x000000000000} \
  CONFIG.UPDATE_LT_COEFF {0} \
  CONFIG.USER_INTERFACE {AXIS} \
  CONFIG.USE_BOARD_FLOW {false} \
  CONFIG.axis_rx.CLK_DOMAIN {} \
  CONFIG.axis_rx.FREQ_HZ {100000000} \
  CONFIG.axis_rx.HAS_TKEEP {0} \
  CONFIG.axis_rx.HAS_TLAST {0} \
  CONFIG.axis_rx.HAS_TREADY {1} \
  CONFIG.axis_rx.HAS_TSTRB {0} \
  CONFIG.axis_rx.INSERT_VIP {0} \
  CONFIG.axis_rx.LAYERED_METADATA {undef} \
  CONFIG.axis_rx.PHASE {0.0} \
  CONFIG.axis_rx.TDATA_NUM_BYTES {1} \
  CONFIG.axis_rx.TDEST_WIDTH {0} \
  CONFIG.axis_rx.TID_WIDTH {0} \
  CONFIG.axis_rx.TUSER_WIDTH {0} \
  CONFIG.axis_tx.CLK_DOMAIN {} \
  CONFIG.axis_tx.FREQ_HZ {100000000} \
  CONFIG.axis_tx.HAS_TKEEP {0} \
  CONFIG.axis_tx.HAS_TLAST {0} \
  CONFIG.axis_tx.HAS_TREADY {1} \
  CONFIG.axis_tx.HAS_TSTRB {0} \
  CONFIG.axis_tx.INSERT_VIP {0} \
  CONFIG.axis_tx.LAYERED_METADATA {undef} \
  CONFIG.axis_tx.PHASE {0.0} \
  CONFIG.axis_tx.TDATA_NUM_BYTES {1} \
  CONFIG.axis_tx.TDEST_WIDTH {0} \
  CONFIG.axis_tx.TID_WIDTH {0} \
  CONFIG.axis_tx.TUSER_WIDTH {0} \
  CONFIG.core_drp_reset_port.INSERT_VIP {0} \
  CONFIG.core_drp_reset_port.POLARITY {ACTIVE_HIGH} \
  CONFIG.core_rx_reset_port.INSERT_VIP {0} \
  CONFIG.core_rx_reset_port.POLARITY {ACTIVE_HIGH} \
  CONFIG.core_tx_reset_port.INSERT_VIP {0} \
  CONFIG.core_tx_reset_port.POLARITY {ACTIVE_HIGH} \
  CONFIG.drp_clk_port.ASSOCIATED_BUSIF {core_drp} \
  CONFIG.drp_clk_port.ASSOCIATED_PORT {} \
  CONFIG.drp_clk_port.ASSOCIATED_RESET {core_drp_reset} \
  CONFIG.drp_clk_port.CLK_DOMAIN {} \
  CONFIG.drp_clk_port.FREQ_HZ {100000000} \
  CONFIG.drp_clk_port.FREQ_TOLERANCE_HZ {0} \
  CONFIG.drp_clk_port.INSERT_VIP {0} \
  CONFIG.drp_clk_port.PHASE {0.0} \
  CONFIG.gt_ref_clk.BOARD.ASSOCIATED_PARAM {DIFFCLK_BOARD_INTERFACE} \
  CONFIG.gt_ref_clk.CAN_DEBUG {false} \
  CONFIG.gt_ref_clk.FREQ_HZ {100000000} \
  CONFIG.gt_ref_clk_out_port.ASSOCIATED_BUSIF {} \
  CONFIG.gt_ref_clk_out_port.ASSOCIATED_PORT {} \
  CONFIG.gt_ref_clk_out_port.ASSOCIATED_RESET {} \
  CONFIG.gt_ref_clk_out_port.CLK_DOMAIN {} \
  CONFIG.gt_ref_clk_out_port.FREQ_HZ {322265625} \
  CONFIG.gt_ref_clk_out_port.FREQ_TOLERANCE_HZ {0} \
  CONFIG.gt_ref_clk_out_port.INSERT_VIP {0} \
  CONFIG.gt_ref_clk_out_port.PHASE {0.0} \
  CONFIG.gt_rxrecclkout_port.ASSOCIATED_BUSIF {} \
  CONFIG.gt_rxrecclkout_port.ASSOCIATED_PORT {} \
  CONFIG.gt_rxrecclkout_port.ASSOCIATED_RESET {} \
  CONFIG.gt_rxrecclkout_port.CLK_DOMAIN {} \
  CONFIG.gt_rxrecclkout_port.FREQ_HZ {322265625} \
  CONFIG.gt_rxrecclkout_port.FREQ_TOLERANCE_HZ {0} \
  CONFIG.gt_rxrecclkout_port.INSERT_VIP {0} \
  CONFIG.gt_rxrecclkout_port.PHASE {0.0} \
  CONFIG.gt_rxusrclk2_out_port.ASSOCIATED_BUSIF {ptp_1588_in:ptp_1588_out} \
  CONFIG.gt_rxusrclk2_out_port.ASSOCIATED_PORT {} \
  CONFIG.gt_rxusrclk2_out_port.ASSOCIATED_RESET {} \
  CONFIG.gt_rxusrclk2_out_port.CLK_DOMAIN {} \
  CONFIG.gt_rxusrclk2_out_port.FREQ_HZ {322265625} \
  CONFIG.gt_rxusrclk2_out_port.FREQ_TOLERANCE_HZ {0} \
  CONFIG.gt_rxusrclk2_out_port.INSERT_VIP {0} \
  CONFIG.gt_rxusrclk2_out_port.PHASE {0.0} \
  CONFIG.gt_serial_port.BOARD.ASSOCIATED_PARAM {ETHERNET_BOARD_INTERFACE} \
  CONFIG.gt_serial_port.CAN_DEBUG {false} \
  CONFIG.gt_txusrclk2_out_port.ASSOCIATED_BUSIF {lbus_tx:axis_tx:ctl_tx:flowctrl_tx:stat_tx:stat_rx:rs_fec_in:rs_fec_out} \
  CONFIG.gt_txusrclk2_out_port.ASSOCIATED_PORT {} \
  CONFIG.gt_txusrclk2_out_port.ASSOCIATED_RESET {} \
  CONFIG.gt_txusrclk2_out_port.CLK_DOMAIN {} \
  CONFIG.gt_txusrclk2_out_port.FREQ_HZ {322265625} \
  CONFIG.gt_txusrclk2_out_port.FREQ_TOLERANCE_HZ {0} \
  CONFIG.gt_txusrclk2_out_port.INSERT_VIP {0} \
  CONFIG.gt_txusrclk2_out_port.PHASE {0.0} \
  CONFIG.gtwiz_reset_rx_datapath_port.INSERT_VIP {0} \
  CONFIG.gtwiz_reset_rx_datapath_port.POLARITY {ACTIVE_HIGH} \
  CONFIG.gtwiz_reset_tx_datapath_port.INSERT_VIP {0} \
  CONFIG.gtwiz_reset_tx_datapath_port.POLARITY {ACTIVE_HIGH} \
  CONFIG.init_clk_port.ASSOCIATED_BUSIF {} \
  CONFIG.init_clk_port.ASSOCIATED_PORT {} \
  CONFIG.init_clk_port.ASSOCIATED_RESET {sys_reset} \
  CONFIG.init_clk_port.CLK_DOMAIN {} \
  CONFIG.init_clk_port.FREQ_HZ {100000000} \
  CONFIG.init_clk_port.FREQ_TOLERANCE_HZ {0} \
  CONFIG.init_clk_port.INSERT_VIP {0} \
  CONFIG.init_clk_port.PHASE {0.0} \
  CONFIG.rx_clk_port.ASSOCIATED_BUSIF {lbus_rx:axis_rx:ctl_rx:flowctrl_rx} \
  CONFIG.rx_clk_port.ASSOCIATED_PORT {} \
  CONFIG.rx_clk_port.ASSOCIATED_RESET {} \
  CONFIG.rx_clk_port.CLK_DOMAIN {} \
  CONFIG.rx_clk_port.FREQ_HZ {322265625} \
  CONFIG.rx_clk_port.FREQ_TOLERANCE_HZ {0} \
  CONFIG.rx_clk_port.INSERT_VIP {0} \
  CONFIG.rx_clk_port.PHASE {0.0} \
  CONFIG.sys_reset_port.INSERT_VIP {0} \
  CONFIG.sys_reset_port.POLARITY {ACTIVE_HIGH} \
  CONFIG.usr_rx_reset_port.INSERT_VIP {0} \
  CONFIG.usr_rx_reset_port.POLARITY {ACTIVE_HIGH} \
  CONFIG.usr_tx_reset_port.INSERT_VIP {0} \
  CONFIG.usr_tx_reset_port.POLARITY {ACTIVE_HIGH} " [get_ips cmac_usplus_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Dec  4 08:56:43 2024
| Host         : BozhiDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'vio_rst'

1. Summary
----------

SUCCESS in the upgrade of vio_rst (xilinx.com:ip:vio:3.0) from (Rev. 20) to (Rev. 26)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Dec  4 08:56:42 2024
| Host         : BozhiDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'vio_addr'

1. Summary
----------

SUCCESS in the upgrade of vio_addr (xilinx.com:ip:vio:3.0) from (Rev. 20) to (Rev. 26)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Dec  4 08:56:41 2024
| Host         : BozhiDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'ila_muit_addr_data'

1. Summary
----------

SUCCESS in the upgrade of ila_muit_addr_data (xilinx.com:ip:ila:6.2) from (Rev. 11) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Dec  4 08:56:31 2024
| Host         : BozhiDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'ila_l1'

1. Summary
----------

SUCCESS in the upgrade of ila_l1 (xilinx.com:ip:ila:6.2) from (Rev. 11) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Dec  4 08:56:20 2024
| Host         : BozhiDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'ila_ktisum'

1. Summary
----------

SUCCESS in the upgrade of ila_ktisum (xilinx.com:ip:ila:6.2) from (Rev. 11) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Dec  4 08:56:19 2024
| Host         : BozhiDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'ila_kitsum_1'

1. Summary
----------

SUCCESS in the upgrade of ila_kitsum_1 (xilinx.com:ip:ila:6.2) from (Rev. 11) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Dec  4 08:56:03 2024
| Host         : BozhiDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'ila_feat'

1. Summary
----------

SUCCESS in the upgrade of ila_feat (xilinx.com:ip:ila:6.2) from (Rev. 11) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Dec  4 08:55:53 2024
| Host         : BozhiDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'ila_axis_64_10240'

1. Summary
----------

SUCCESS in the upgrade of ila_axis_64_10240 (xilinx.com:ip:ila:6.2) from (Rev. 11) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Dec  4 08:55:41 2024
| Host         : BozhiDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'ila_axis_64_1'

1. Summary
----------

SUCCESS in the upgrade of ila_axis_64_1 (xilinx.com:ip:ila:6.2) from (Rev. 11) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Dec  4 08:55:33 2024
| Host         : BozhiDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'ila_axis_64'

1. Summary
----------

SUCCESS in the upgrade of ila_axis_64 (xilinx.com:ip:ila:6.2) from (Rev. 11) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Dec  4 08:55:24 2024
| Host         : BozhiDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'ila_axis_1024'

1. Summary
----------

SUCCESS in the upgrade of ila_axis_1024 (xilinx.com:ip:ila:6.2) from (Rev. 11) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Dec  4 08:55:10 2024
| Host         : BozhiDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fifo_loopback'

1. Summary
----------

SUCCESS in the upgrade of fifo_loopback (xilinx.com:ip:fifo_generator:13.2) from (Rev. 5) to (Rev. 11)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Dec  4 08:55:08 2024
| Host         : BozhiDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fifo_gen_axis1024'

1. Summary
----------

SUCCESS in the upgrade of fifo_gen_axis1024 (xilinx.com:ip:fifo_generator:13.2) from (Rev. 5) to (Rev. 11)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Dec  4 08:55:07 2024
| Host         : BozhiDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fifo_axis_data_indepenclk_64'

1. Summary
----------

SUCCESS in the upgrade of fifo_axis_data_indepenclk_64 (xilinx.com:ip:axis_data_fifo:2.0) from (Rev. 6) to (Rev. 15)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Dec  4 08:55:07 2024
| Host         : BozhiDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fifo_axis_data_indepenclk_1024'

1. Summary
----------

SUCCESS in the upgrade of fifo_axis_data_indepenclk_1024 (xilinx.com:ip:axis_data_fifo:2.0) from (Rev. 6) to (Rev. 15)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Dec  4 08:55:06 2024
| Host         : BozhiDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fifo_axis_data_64'

1. Summary
----------

SUCCESS in the upgrade of fifo_axis_data_64 (xilinx.com:ip:axis_data_fifo:2.0) from (Rev. 6) to (Rev. 15)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Dec  4 08:55:06 2024
| Host         : BozhiDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fifo_axis_data_1024_1'

1. Summary
----------

SUCCESS in the upgrade of fifo_axis_data_1024_1 (xilinx.com:ip:axis_data_fifo:2.0) from (Rev. 6) to (Rev. 15)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Dec  4 08:55:06 2024
| Host         : BozhiDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fifo_axis_data_1024'

1. Summary
----------

SUCCESS in the upgrade of fifo_axis_data_1024 (xilinx.com:ip:axis_data_fifo:2.0) from (Rev. 6) to (Rev. 15)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Dec  4 08:55:05 2024
| Host         : BozhiDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'axis_data_fifo_0'

1. Summary
----------

SUCCESS in the upgrade of axis_data_fifo_0 (xilinx.com:ip:axis_data_fifo:2.0) from (Rev. 6) to (Rev. 15)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Dec  4 08:55:05 2024
| Host         : BozhiDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'DUT_OUT'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of DUT_OUT from xilinx.com:ip:xxv_ethernet:4.0 to xilinx.com:ip:xxv_ethernet:4.1 (Rev. 13)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'DUT_OUT'. These changes may impact your design.


-Upgrade has added port 'ctl_rx_wdt_disable_0'

-Upgrade has added port 'ctl_rx_wdt_disable_1'

-Upgrade has added port 'ctl_rx_wdt_disable_2'

-Upgrade has added port 'ctl_rx_wdt_disable_3'







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Sep  5 10:21:23 2023
| Host         : LAPTOP-78DTKC1I running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'vio_rst'

1. Summary
----------

SUCCESS in the conversion of vio_rst (xilinx.com:ip:vio:3.0 (Rev. 20)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Sep  5 10:21:22 2023
| Host         : LAPTOP-78DTKC1I running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'ila_axis_64'

1. Summary
----------

SUCCESS in the conversion of ila_axis_64 (xilinx.com:ip:ila:6.2 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Sep  5 10:21:20 2023
| Host         : LAPTOP-78DTKC1I running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'ila_axis_1024'

1. Summary
----------

SUCCESS in the conversion of ila_axis_1024 (xilinx.com:ip:ila:6.2 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Sep  5 10:21:17 2023
| Host         : LAPTOP-78DTKC1I running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'fifo_gen_axis1024'

1. Summary
----------

SUCCESS in the conversion of fifo_gen_axis1024 (xilinx.com:ip:fifo_generator:13.2 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Sep  5 10:21:16 2023
| Host         : LAPTOP-78DTKC1I running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'fifo_axis_data_1024'

1. Summary
----------

SUCCESS in the conversion of fifo_axis_data_1024 (xilinx.com:ip:axis_data_fifo:2.0 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Sep  5 10:21:15 2023
| Host         : LAPTOP-78DTKC1I running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu19eg-ffvc1760-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'DUT_OUT'

1. Summary
----------

SUCCESS in the conversion of DUT_OUT (xilinx.com:ip:xxv_ethernet:4.0) to Vivado generation flows.

