{
    "code": "module TopModule (\n    input logic clk,          // Clock input (1 bit)\n    input logic reset,        // Reset input (1 bit, active high, synchronous)\n    output logic [3:0] q     // 4-bit output representing the counter state (unsigned)\n);\n\nalways @(posedge clk) begin\n    if (reset) \n        q <= 4'b0000; \n    else \n        q <= (q == 4'b1111) ? 4'b0000 : q + 1;\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}