git clone --depth 1 --no-tags https://github.com/DiscreteVic/Simple-8bit-CPU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332547763
git clone --depth 1 --no-tags https://github.com/Pruth11/Dobby_RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331889965
git clone --depth 1 --no-tags https://github.com/Abdelrhman-CaT/Verilog-PCI-target-device.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331722772
git clone --depth 1 --no-tags https://github.com/harshreddyP/vsdstdcelldesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332694281
git clone --depth 1 --no-tags https://github.com/ashwin2802/CS220.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332806997
git clone --depth 1 --no-tags https://github.com/Brayton-Han/Digital-Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334957615
git clone --depth 1 --no-tags https://github.com/sky-orion/Level-6-Pipeline-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334811094
git clone --depth 1 --no-tags https://github.com/mfkiwl/multi_layer_perceptron_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333494765
git clone --depth 1 --no-tags https://github.com/jborza/tang_metronome.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334746522
git clone --depth 1 --no-tags https://github.com/soahnk/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340786655
git clone --depth 1 --no-tags https://github.com/HybridJoy/ToyProject-MipsCpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332212078
git clone --depth 1 --no-tags https://github.com/yashprakash28/Divide-by-3-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332209518
git clone --depth 1 --no-tags https://github.com/rolfesl/FPGA_UAV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331841603
git clone --depth 1 --no-tags https://github.com/SarthakRout/CS220_Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332154483
git clone --depth 1 --no-tags https://github.com/LordRafa/BusBlasterV3_Template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331657182
git clone --depth 1 --no-tags https://github.com/strong-Ting/ICDC_2009_grad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337622430
git clone --depth 1 --no-tags https://github.com/NickSica/ECEC472.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337447019
git clone --depth 1 --no-tags https://github.com/greggdaug/Hermes-Lite2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336515606
git clone --depth 1 --no-tags https://github.com/Sargastico/Neko-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337207827
git clone --depth 1 --no-tags https://github.com/TingchenFu/Pipeline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340219450
git clone --depth 1 --no-tags https://github.com/haha12138138/UART-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334327771
git clone --depth 1 --no-tags https://github.com/Wolf-Tungsten/Project-Zipline-Alveo-U280.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331795561
git clone --depth 1 --no-tags https://github.com/cynthi8/test-power.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340207209
git clone --depth 1 --no-tags https://github.com/kangjian888/DMT-for-VLC-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331911384
git clone --depth 1 --no-tags https://github.com/apdn/AutoSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331697513
git clone --depth 1 --no-tags https://github.com/rampa069/sp0256-trainer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332806481
git clone --depth 1 --no-tags https://github.com/abphilip-vit/CollegeP1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331355252
git clone --depth 1 --no-tags https://github.com/palnikola1996/MIPS-32-bit-pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338902733
git clone --depth 1 --no-tags https://github.com/Kuo-chia-yuan/Mask_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331589111
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-DonkeyKong3_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333968859
git clone --depth 1 --no-tags https://github.com/lemonflynn/sun-riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335798692
git clone --depth 1 --no-tags https://github.com/haha12138138/Connect4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338729725
git clone --depth 1 --no-tags https://github.com/MohamedAhmed412000/PCI-Target-Device.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332417991
git clone --depth 1 --no-tags https://github.com/ERICXUCHI/DigitalDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332003101
git clone --depth 1 --no-tags https://github.com/staydh/adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332057433
git clone --depth 1 --no-tags https://github.com/aysencakir/BLM-102-FBU-CPU-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341357942
git clone --depth 1 --no-tags https://github.com/shilinti/Asynchronous-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334603302
git clone --depth 1 --no-tags https://github.com/franknguen/my-Audio-DSP-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341103717
git clone --depth 1 --no-tags https://github.com/HebaAliNassif/Viterbi_Decoder_in_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334651123
git clone --depth 1 --no-tags https://github.com/IObundle/iob-yolo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334994825
git clone --depth 1 --no-tags https://github.com/Dennis-Johnson/dsd_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331711200
git clone --depth 1 --no-tags https://github.com/soheil647/ARM-implementation-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337969635
git clone --depth 1 --no-tags https://github.com/nehalyasser/PCI-Target.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332501879
git clone --depth 1 --no-tags https://github.com/ninja3011/verilog-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332463773
git clone --depth 1 --no-tags https://github.com/brichi15/3TB4-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335811549
git clone --depth 1 --no-tags https://github.com/cam-n/handwritten-digits-recognition-hls.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334613473
git clone --depth 1 --no-tags https://github.com/amirhossein-alizad/MIPS-MultiCycle-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337171772
git clone --depth 1 --no-tags https://github.com/donlon/hbird-e200-zynq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339919628
git clone --depth 1 --no-tags https://github.com/aneeketMangal/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341188699
git clone --depth 1 --no-tags https://github.com/splinedrive/my_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338113006
git clone --depth 1 --no-tags https://github.com/aaron-zhao-ut/ECE241-FPGA-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337500443
git clone --depth 1 --no-tags https://github.com/chongrufan123/VGA_tan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337035070
git clone --depth 1 --no-tags https://github.com/drazner/ECE-552-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338205866
git clone --depth 1 --no-tags https://github.com/sebajor/aliexpress_kintex325.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339227852
git clone --depth 1 --no-tags https://github.com/bind-TIAN/computer_organization_P5_Alpha-Version.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334357598
git clone --depth 1 --no-tags https://github.com/ThierryJones21/374_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333218800
git clone --depth 1 --no-tags https://github.com/KINGDOMWARE/K-SYNTH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335256568
git clone --depth 1 --no-tags https://github.com/lolusy/IC_Project1_VT1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337263211
git clone --depth 1 --no-tags https://github.com/donayam1/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333117174
git clone --depth 1 --no-tags https://github.com/Qingchuan-Ma/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333696165
git clone --depth 1 --no-tags https://github.com/J-Johnson-Git/Digital_Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336400090
git clone --depth 1 --no-tags https://github.com/liyown/verilog-electronic-clock-course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334562779
git clone --depth 1 --no-tags https://github.com/hamidrezarashidian/Polynomial-Multiplication-Used-in-NTRU-Prime.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331329737
git clone --depth 1 --no-tags https://github.com/HenryWInfinityX/MIPS-Pipeline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333040521
git clone --depth 1 --no-tags https://github.com/alakh125/DP-FPGA-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333854692
git clone --depth 1 --no-tags https://github.com/Adithya-S-Bhat/Barrel-Shifter-16-bit-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337311072
git clone --depth 1 --no-tags https://github.com/qiufengtiger/FPGA-chip-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338221539
git clone --depth 1 --no-tags https://github.com/tommythorn/0toasic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339336674
git clone --depth 1 --no-tags https://github.com/mattvenn/wrapped_frequency_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340432902
git clone --depth 1 --no-tags https://github.com/Heba-Atef99/PCI_Target_Device.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331761189
git clone --depth 1 --no-tags https://github.com/nulface/tiny-fpga-bx-74hc595-8x8-dot-matrix-display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341050694
git clone --depth 1 --no-tags https://github.com/Maginal336/verilog-AES-encryption-decryption-128bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335868176
git clone --depth 1 --no-tags https://github.com/hamzaashraf781/StopWatchVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337491627
git clone --depth 1 --no-tags https://github.com/theapi/beneater_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334721264
git clone --depth 1 --no-tags https://github.com/Featherweight-IP/fwspi-memio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334532687
git clone --depth 1 --no-tags https://github.com/Bowenzbw/Reaction-Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333660693
git clone --depth 1 --no-tags https://github.com/yusufaakgul/Mips32Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338297597
git clone --depth 1 --no-tags https://github.com/Ryan-Lukas/VerilogDesign-fsm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332378800
git clone --depth 1 --no-tags https://github.com/santhosh-kumar-creator/cdvdsvzv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332673874
git clone --depth 1 --no-tags https://github.com/chrispin2510/verilog-hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335915619
git clone --depth 1 --no-tags https://github.com/manoj9896/CS220.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333126487
git clone --depth 1 --no-tags https://github.com/ain1084/audio_level_meter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334236449
git clone --depth 1 --no-tags https://github.com/DenRen/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339844238
git clone --depth 1 --no-tags https://github.com/utkarshg99/CS220.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332330733
git clone --depth 1 --no-tags https://github.com/Linn39403/Verilog-Tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332370291
git clone --depth 1 --no-tags https://github.com/spencernao/HDLBits_Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339871734
git clone --depth 1 --no-tags https://github.com/VinothiniMuthu5/v1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340337311
git clone --depth 1 --no-tags https://github.com/WProduction/ProjectOsziFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337954746
git clone --depth 1 --no-tags https://github.com/llamcpp/ECE3300L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339506127
git clone --depth 1 --no-tags https://github.com/ufv-ciencia-da-computacao/tp01-oc2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339220696
git clone --depth 1 --no-tags https://github.com/yuhao-kuo/rgb_fpga_driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338842590
git clone --depth 1 --no-tags https://github.com/changxu-ml19cx/ELEC5566M-Resources.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338301080
git clone --depth 1 --no-tags https://github.com/Oscarluiis/SistemasLogicos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338440111
git clone --depth 1 --no-tags https://github.com/nicholas3d2/Digital-Systems-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336890603
git clone --depth 1 --no-tags https://github.com/nninarao09/ECEN350.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334773945
git clone --depth 1 --no-tags https://github.com/cloudn1ne/fpga_glitcher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334640881
