INFO: [VRFC 10-2263] Analyzing SystemVerilog file "J:/ECEN 220 Labs/Lab5_SevenSegmentDecoder/Lab5_SevenSegmentDecoder.srcs/sources_1/new/seven_segment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "J:/ECEN 220 Labs/Lab5_SevenSegmentDecoder/Lab5_SevenSegmentDecoder.srcs/sources_1/new/seven_segment_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment_top
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/ECEN 220 Labs/Lab5_SevenSegmentDecoder/Lab5_SevenSegmentDecoder.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
