// Seed: 3835679618
module module_0 (
    input supply0 id_0,
    input tri id_1
);
  assign id_3 = ~id_1;
  assign id_3 = 1;
  wire id_4;
  assign module_1.id_4 = 0;
  genvar id_5;
  wire id_6;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    output wor id_2,
    input wand id_3,
    input supply0 id_4,
    output logic id_5,
    output logic id_6,
    inout logic id_7,
    input tri id_8,
    input supply1 id_9,
    input tri id_10,
    input supply1 id_11,
    input uwire id_12
);
  initial id_6 <= id_7;
  initial id_6 = 1;
  module_0 modCall_1 (
      id_11,
      id_11
  );
  assign id_7 = {1{1'b0}};
  assign id_5 = id_7;
  wire id_14;
  wire id_15;
endmodule
