// Seed: 3471811716
module module_0;
  wire id_1;
  assign module_2.id_4 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd29
) (
    input  logic id_0,
    output logic id_1
);
  final id_1 <= id_0;
  assign id_1 = id_0;
  assign id_1 = id_0;
  defparam id_3 = 1;
  wire id_4, id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_4 = 1;
  assign id_2 = id_4;
  assign id_1 = -1;
  initial id_2 = 1;
  always id_1 = 1'h0;
  module_0 modCall_1 ();
  always begin : LABEL_0
    id_1 <= id_4;
    id_2 <= -1;
  end
endmodule
