# ECE-2220 Final Project - Team #20
## FPGA Implementation of a Video Surveillance Alarm System using Verilog HDL
#### Collaborators:
* [Arshdeep Singh Karwal](https://github.com/Arshdeep-Karwal)
* [Dev Patel](https://github.com/Dev-Patel4)
* [Gundeep Sidhu](https://github.com/gdsidhu)
* [Matthew Readman](https://github.com/ducktree-embed)
## References
* [1] Terasic Technologies, “DE10-Standard User Manual,” Taiwan: Terasic Technologies, 2017. [Online]. Available: [https://ftp.intel.com/Public/Pub/fpgaup/pub/Intel_Material/Boards/DE10-Standard/DE10_Standard_User_Manual.pdf](https://ftp.intel.com/Public/Pub/fpgaup/pub/Intel_Material/Boards/DE10-Standard/DE10_Standard_User_Manual.pdf) [Accessed Nov. 20, 2025].
