//
// File created by:  xrun
// Do not modify this file
//
/run/media/exotic/Cadence/gitrepo/DD_Lab_exercise/HDL/SIPO/serial_to_parallel/functional/verilog.v
