INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1508/prj_CMF1508.ip_user_files/bd/designCMFfixMult/ipshared/38bf/CMF-fixMult/solution1/syn/vhdl/CMFfixMult_mul_mubkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CMFfixMult_mul_mubkb_DSP48_0'
INFO: [VRFC 10-3107] analyzing entity 'CMFfixMult_mul_mubkb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1508/prj_CMF1508.ip_user_files/bd/designCMFfixMult/ipshared/38bf/CMF-fixMult/solution1/syn/vhdl/CMFfixMult.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CMFfixMult'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1508/prj_CMF1508.ip_user_files/bd/designCMFfixMult/ip/designCMFfixMult_CMFfixMult_0_0/sim/designCMFfixMult_CMFfixMult_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'designCMFfixMult_CMFfixMult_0_0'
