// Seed: 3397691269
module module_0 (
    input supply0 id_0
);
endmodule
module module_1 (
    input tri0 id_0
);
  assign id_2 = id_0;
  reg id_3;
  module_0(
      id_0
  );
  tri1 id_4;
  always @(negedge id_3, negedge 1 == 1'b0) begin
    if ({id_4, id_2++, 1 == 1}) begin
      id_3 <= 1;
    end
  end
  wire id_5;
  wire id_6;
  assign id_5 = id_5;
  wire id_7;
  wire id_8;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = id_7;
endmodule
module module_3 ();
  specify
    (id_1 => id_2) = (id_1  : 1  : id_1, id_1);
    if (id_1) (negedge id_3 => (id_4 +: 1)) = ((1) && 1, 1'b0 : id_3  : id_2);
  endspecify module_2(
      id_3, id_3, id_4, id_3, id_3, id_4, id_3
  );
endmodule
