

================================================================
== Vitis HLS Report for 'master_Pipeline_VITIS_LOOP_143_2'
================================================================
* Date:           Tue May 31 15:50:23 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        MagicWand
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.127 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       36|       36|  0.360 us|  0.360 us|   36|   36|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_143_2  |       34|       34|        32|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      21|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      20|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     325|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     325|     109|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+---+----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------------+-------------------------------+---------+----+---+----+-----+
    |ddiv_64ns_64ns_64_17_no_dsp_1_U37  |ddiv_64ns_64ns_64_17_no_dsp_1  |        0|   0|  0|   0|    0|
    |mux_42_32_1_1_U39                  |mux_42_32_1_1                  |        0|   0|  0|  20|    0|
    +-----------------------------------+-------------------------------+---------+----+---+----+-----+
    |Total                              |                               |        0|   0|  0|  20|    0|
    +-----------------------------------+-------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln143_fu_128_p2   |         +|   0|  0|  10|           3|           1|
    |icmp_ln143_fu_122_p2  |      icmp|   0|  0|   9|           3|           4|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  21|           7|           7|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    3|          6|
    |i_fu_52                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |conv4_i_reg_193                    |  64|   0|   64|          0|
    |div_i_reg_203                      |  64|   0|   64|          0|
    |i_1_reg_179                        |   3|   0|    3|          0|
    |i_fu_52                            |   3|   0|    3|          0|
    |tmp_2_reg_198                      |  64|   0|   64|          0|
    |i_1_reg_179                        |  64|  32|    3|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 325|  32|  264|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  master_Pipeline_VITIS_LOOP_143_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  master_Pipeline_VITIS_LOOP_143_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  master_Pipeline_VITIS_LOOP_143_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  master_Pipeline_VITIS_LOOP_143_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  master_Pipeline_VITIS_LOOP_143_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  master_Pipeline_VITIS_LOOP_143_2|  return value|
|grp_fu_1006_p_din0   |  out|   64|  ap_ctrl_hs|  master_Pipeline_VITIS_LOOP_143_2|  return value|
|grp_fu_1006_p_dout0  |   in|   32|  ap_ctrl_hs|  master_Pipeline_VITIS_LOOP_143_2|  return value|
|grp_fu_1006_p_ce     |  out|    1|  ap_ctrl_hs|  master_Pipeline_VITIS_LOOP_143_2|  return value|
|grp_fu_1009_p_din0   |  out|   32|  ap_ctrl_hs|  master_Pipeline_VITIS_LOOP_143_2|  return value|
|grp_fu_1009_p_dout0  |   in|   64|  ap_ctrl_hs|  master_Pipeline_VITIS_LOOP_143_2|  return value|
|grp_fu_1009_p_ce     |  out|    1|  ap_ctrl_hs|  master_Pipeline_VITIS_LOOP_143_2|  return value|
|grp_fu_398_p_din0    |  out|   64|  ap_ctrl_hs|  master_Pipeline_VITIS_LOOP_143_2|  return value|
|grp_fu_398_p_din1    |  out|   64|  ap_ctrl_hs|  master_Pipeline_VITIS_LOOP_143_2|  return value|
|grp_fu_398_p_dout0   |   in|   64|  ap_ctrl_hs|  master_Pipeline_VITIS_LOOP_143_2|  return value|
|grp_fu_398_p_ce      |  out|    1|  ap_ctrl_hs|  master_Pipeline_VITIS_LOOP_143_2|  return value|
|den2_0_0_01          |   in|   32|     ap_none|                       den2_0_0_01|        scalar|
|den2_0_1_02          |   in|   32|     ap_none|                       den2_0_1_02|        scalar|
|den2_0_2_03          |   in|   32|     ap_none|                       den2_0_2_03|        scalar|
|den2_0_3_04          |   in|   32|     ap_none|                       den2_0_3_04|        scalar|
|sum                  |   in|   64|     ap_none|                               sum|        scalar|
|out_r_address0       |  out|    2|   ap_memory|                             out_r|         array|
|out_r_ce0            |  out|    1|   ap_memory|                             out_r|         array|
|out_r_we0            |  out|    1|   ap_memory|                             out_r|         array|
|out_r_d0             |  out|   32|   ap_memory|                             out_r|         array|
+---------------------+-----+-----+------------+----------------------------------+--------------+

