<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/aarch64/aarch64.ad</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="../../../../make/conf/jib-profiles.js.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_LIRAssembler_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/aarch64/aarch64.ad</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
 1940   return MachNode::size(ra_);
 1941 }
 1942 
 1943 //=============================================================================
 1944 
 1945 #ifndef PRODUCT
 1946 void BoxLockNode::format(PhaseRegAlloc *ra_, outputStream *st) const {
 1947   int offset = ra_-&gt;reg2offset(in_RegMask(0).find_first_elem());
 1948   int reg = ra_-&gt;get_reg_first(this);
 1949   st-&gt;print(&quot;add %s, rsp, #%d]\t# box lock&quot;,
 1950             Matcher::regName[reg], offset);
 1951 }
 1952 #endif
 1953 
 1954 void BoxLockNode::emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const {
 1955   C2_MacroAssembler _masm(&amp;cbuf);
 1956 
 1957   int offset = ra_-&gt;reg2offset(in_RegMask(0).find_first_elem());
 1958   int reg    = ra_-&gt;get_encode(this);
 1959 
<span class="line-modified"> 1960   if (Assembler::operand_valid_for_add_sub_immediate(offset)) {</span>
<span class="line-modified"> 1961     __ add(as_Register(reg), sp, offset);</span>
<span class="line-modified"> 1962   } else {</span>
<span class="line-removed"> 1963     ShouldNotReachHere();</span>
<span class="line-removed"> 1964   }</span>
 1965 }
 1966 
 1967 uint BoxLockNode::size(PhaseRegAlloc *ra_) const {
 1968   // BoxLockNode is not a MachNode, so we can&#39;t just call MachNode::size(ra_).
<span class="line-modified"> 1969   return 4;</span>






 1970 }
 1971 
 1972 ///=============================================================================
 1973 #ifndef PRODUCT
 1974 void MachVEPNode::format(PhaseRegAlloc* ra_, outputStream* st) const
 1975 {
 1976   st-&gt;print_cr(&quot;# MachVEPNode&quot;);
 1977   if (!_verified) {
 1978     st-&gt;print_cr(&quot;\t load_class&quot;);
 1979   } else {
 1980     st-&gt;print_cr(&quot;\t unpack_inline_arg&quot;);
 1981   }
 1982 }
 1983 #endif
 1984 
 1985 void MachVEPNode::emit(CodeBuffer&amp; cbuf, PhaseRegAlloc* ra_) const
 1986 {
 1987   MacroAssembler _masm(&amp;cbuf);
 1988 
 1989   if (!_verified) {
</pre>
<hr />
<pre>
 3142     int index = $mem$$index;
 3143     int scale = $mem$$scale;
 3144     int disp = $mem$$disp;
 3145     if (index == -1) {
 3146       __ prfm(Address(base, disp), PSTL1KEEP);
 3147     } else {
 3148       Register index_reg = as_Register(index);
 3149       if (disp == 0) {
 3150         __ prfm(Address(base, index_reg, Address::lsl(scale)), PSTL1KEEP);
 3151       } else {
 3152         __ lea(rscratch1, Address(base, disp));
 3153 	__ prfm(Address(rscratch1, index_reg, Address::lsl(scale)), PSTL1KEEP);
 3154       }
 3155     }
 3156   %}
 3157 
 3158   /// mov envcodings
 3159 
 3160   enc_class aarch64_enc_movw_imm(iRegI dst, immI src) %{
 3161     C2_MacroAssembler _masm(&amp;cbuf);
<span class="line-modified"> 3162     u_int32_t con = (u_int32_t)$src$$constant;</span>
 3163     Register dst_reg = as_Register($dst$$reg);
 3164     if (con == 0) {
 3165       __ movw(dst_reg, zr);
 3166     } else {
 3167       __ movw(dst_reg, con);
 3168     }
 3169   %}
 3170 
 3171   enc_class aarch64_enc_mov_imm(iRegL dst, immL src) %{
 3172     C2_MacroAssembler _masm(&amp;cbuf);
 3173     Register dst_reg = as_Register($dst$$reg);
<span class="line-modified"> 3174     u_int64_t con = (u_int64_t)$src$$constant;</span>
 3175     if (con == 0) {
 3176       __ mov(dst_reg, zr);
 3177     } else {
 3178       __ mov(dst_reg, con);
 3179     }
 3180   %}
 3181 
 3182   enc_class aarch64_enc_mov_p(iRegP dst, immP src) %{
 3183     C2_MacroAssembler _masm(&amp;cbuf);
 3184     Register dst_reg = as_Register($dst$$reg);
 3185     address con = (address)$src$$constant;
 3186     if (con == NULL || con == (address)1) {
 3187       ShouldNotReachHere();
 3188     } else {
 3189       relocInfo::relocType rtype = $src-&gt;constant_reloc();
 3190       if (rtype == relocInfo::oop_type) {
 3191         __ movoop(dst_reg, (jobject)con, /*immediate*/true);
 3192       } else if (rtype == relocInfo::metadata_type) {
 3193         __ mov_metadata(dst_reg, (Metadata*)con);
 3194       } else {
</pre>
<hr />
<pre>
 3196         if (con &lt; (address)(uintptr_t)os::vm_page_size()) {
 3197           __ mov(dst_reg, con);
 3198         } else {
 3199           unsigned long offset;
 3200           __ adrp(dst_reg, con, offset);
 3201           __ add(dst_reg, dst_reg, offset);
 3202         }
 3203       }
 3204     }
 3205   %}
 3206 
 3207   enc_class aarch64_enc_mov_p0(iRegP dst, immP0 src) %{
 3208     C2_MacroAssembler _masm(&amp;cbuf);
 3209     Register dst_reg = as_Register($dst$$reg);
 3210     __ mov(dst_reg, zr);
 3211   %}
 3212 
 3213   enc_class aarch64_enc_mov_p1(iRegP dst, immP_1 src) %{
 3214     C2_MacroAssembler _masm(&amp;cbuf);
 3215     Register dst_reg = as_Register($dst$$reg);
<span class="line-modified"> 3216     __ mov(dst_reg, (u_int64_t)1);</span>
 3217   %}
 3218 
 3219   enc_class aarch64_enc_mov_byte_map_base(iRegP dst, immByteMapBase src) %{
 3220     C2_MacroAssembler _masm(&amp;cbuf);
 3221     __ load_byte_map_base($dst$$Register);
 3222   %}
 3223 
 3224   enc_class aarch64_enc_mov_n(iRegN dst, immN src) %{
 3225     C2_MacroAssembler _masm(&amp;cbuf);
 3226     Register dst_reg = as_Register($dst$$reg);
 3227     address con = (address)$src$$constant;
 3228     if (con == NULL) {
 3229       ShouldNotReachHere();
 3230     } else {
 3231       relocInfo::relocType rtype = $src-&gt;constant_reloc();
 3232       assert(rtype == relocInfo::oop_type, &quot;unexpected reloc type&quot;);
 3233       __ set_narrow_oop(dst_reg, (jobject)con);
 3234     }
 3235   %}
 3236 
</pre>
<hr />
<pre>
 3321     C2_MacroAssembler _masm(&amp;cbuf);
 3322     Register reg1 = as_Register($src1$$reg);
 3323     Register reg2 = as_Register($src2$$reg);
 3324     __ cmpw(reg1, reg2);
 3325   %}
 3326 
 3327   enc_class aarch64_enc_cmpw_imm_addsub(iRegI src1, immIAddSub src2) %{
 3328     C2_MacroAssembler _masm(&amp;cbuf);
 3329     Register reg = as_Register($src1$$reg);
 3330     int32_t val = $src2$$constant;
 3331     if (val &gt;= 0) {
 3332       __ subsw(zr, reg, val);
 3333     } else {
 3334       __ addsw(zr, reg, -val);
 3335     }
 3336   %}
 3337 
 3338   enc_class aarch64_enc_cmpw_imm(iRegI src1, immI src2) %{
 3339     C2_MacroAssembler _masm(&amp;cbuf);
 3340     Register reg1 = as_Register($src1$$reg);
<span class="line-modified"> 3341     u_int32_t val = (u_int32_t)$src2$$constant;</span>
 3342     __ movw(rscratch1, val);
 3343     __ cmpw(reg1, rscratch1);
 3344   %}
 3345 
 3346   enc_class aarch64_enc_cmp(iRegL src1, iRegL src2) %{
 3347     C2_MacroAssembler _masm(&amp;cbuf);
 3348     Register reg1 = as_Register($src1$$reg);
 3349     Register reg2 = as_Register($src2$$reg);
 3350     __ cmp(reg1, reg2);
 3351   %}
 3352 
 3353   enc_class aarch64_enc_cmp_imm_addsub(iRegL src1, immL12 src2) %{
 3354     C2_MacroAssembler _masm(&amp;cbuf);
 3355     Register reg = as_Register($src1$$reg);
 3356     int64_t val = $src2$$constant;
 3357     if (val &gt;= 0) {
 3358       __ subs(zr, reg, val);
 3359     } else if (val != -val) {
 3360       __ adds(zr, reg, -val);
 3361     } else {
 3362     // aargh, Long.MIN_VALUE is a special case
<span class="line-modified"> 3363       __ orr(rscratch1, zr, (u_int64_t)val);</span>
 3364       __ subs(zr, reg, rscratch1);
 3365     }
 3366   %}
 3367 
 3368   enc_class aarch64_enc_cmp_imm(iRegL src1, immL src2) %{
 3369     C2_MacroAssembler _masm(&amp;cbuf);
 3370     Register reg1 = as_Register($src1$$reg);
<span class="line-modified"> 3371     u_int64_t val = (u_int64_t)$src2$$constant;</span>
 3372     __ mov(rscratch1, val);
 3373     __ cmp(reg1, rscratch1);
 3374   %}
 3375 
 3376   enc_class aarch64_enc_cmpp(iRegP src1, iRegP src2) %{
 3377     C2_MacroAssembler _masm(&amp;cbuf);
 3378     Register reg1 = as_Register($src1$$reg);
 3379     Register reg2 = as_Register($src2$$reg);
 3380     __ cmp(reg1, reg2);
 3381   %}
 3382 
 3383   enc_class aarch64_enc_cmpn(iRegN src1, iRegN src2) %{
 3384     C2_MacroAssembler _masm(&amp;cbuf);
 3385     Register reg1 = as_Register($src1$$reg);
 3386     Register reg2 = as_Register($src2$$reg);
 3387     __ cmpw(reg1, reg2);
 3388   %}
 3389 
 3390   enc_class aarch64_enc_testp(iRegP src) %{
 3391     C2_MacroAssembler _masm(&amp;cbuf);
</pre>
<hr />
<pre>
13918 
13919   format %{ &quot;fmovd $dst, $src\t# MoveL2D_reg_reg&quot; %}
13920 
13921   ins_encode %{
13922     __ fmovd(as_FloatRegister($dst$$reg), $src$$Register);
13923   %}
13924 
13925   ins_pipe(fp_l2d);
13926 
13927 %}
13928 
13929 // ============================================================================
13930 // clearing of an array
13931 
13932 instruct clearArray_reg_reg(iRegL_R11 cnt, iRegP_R10 base, iRegL val, Universe dummy, rFlagsReg cr)
13933 %{
13934   match(Set dummy (ClearArray (Binary cnt base) val));
13935   effect(USE_KILL cnt, USE_KILL base, KILL cr);
13936 
13937   ins_cost(4 * INSN_COST);
<span class="line-modified">13938   format %{ &quot;ClearArray $cnt, $base, $val&quot; %}</span>

















13939 
13940   ins_encode %{
<span class="line-modified">13941     __ fill_words($base$$Register, $cnt$$Register, $val$$Register);</span>
13942   %}
13943 
13944   ins_pipe(pipe_class_memory);
13945 %}
13946 
13947 // ============================================================================
13948 // Overflow Math Instructions
13949 
13950 instruct overflowAddI_reg_reg(rFlagsReg cr, iRegIorL2I op1, iRegIorL2I op2)
13951 %{
13952   match(Set cr (OverflowAddI op1 op2));
13953 
13954   format %{ &quot;cmnw  $op1, $op2\t# overflow check int&quot; %}
13955   ins_cost(INSN_COST);
13956   ins_encode %{
13957     __ cmnw($op1$$Register, $op2$$Register);
13958   %}
13959 
13960   ins_pipe(icmp_reg_reg);
13961 %}
</pre>
</td>
<td>
<hr />
<pre>
 1940   return MachNode::size(ra_);
 1941 }
 1942 
 1943 //=============================================================================
 1944 
 1945 #ifndef PRODUCT
 1946 void BoxLockNode::format(PhaseRegAlloc *ra_, outputStream *st) const {
 1947   int offset = ra_-&gt;reg2offset(in_RegMask(0).find_first_elem());
 1948   int reg = ra_-&gt;get_reg_first(this);
 1949   st-&gt;print(&quot;add %s, rsp, #%d]\t# box lock&quot;,
 1950             Matcher::regName[reg], offset);
 1951 }
 1952 #endif
 1953 
 1954 void BoxLockNode::emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const {
 1955   C2_MacroAssembler _masm(&amp;cbuf);
 1956 
 1957   int offset = ra_-&gt;reg2offset(in_RegMask(0).find_first_elem());
 1958   int reg    = ra_-&gt;get_encode(this);
 1959 
<span class="line-modified"> 1960   // This add will handle any 24-bit signed offset. 24 bits allows an</span>
<span class="line-modified"> 1961   // 8 megabyte stack frame.</span>
<span class="line-modified"> 1962   __ add(as_Register(reg), sp, offset);</span>


 1963 }
 1964 
 1965 uint BoxLockNode::size(PhaseRegAlloc *ra_) const {
 1966   // BoxLockNode is not a MachNode, so we can&#39;t just call MachNode::size(ra_).
<span class="line-modified"> 1967   int offset = ra_-&gt;reg2offset(in_RegMask(0).find_first_elem());</span>
<span class="line-added"> 1968 </span>
<span class="line-added"> 1969   if (Assembler::operand_valid_for_add_sub_immediate(offset)) {</span>
<span class="line-added"> 1970     return NativeInstruction::instruction_size;</span>
<span class="line-added"> 1971   } else {</span>
<span class="line-added"> 1972     return 2 * NativeInstruction::instruction_size;</span>
<span class="line-added"> 1973   }</span>
 1974 }
 1975 
 1976 ///=============================================================================
 1977 #ifndef PRODUCT
 1978 void MachVEPNode::format(PhaseRegAlloc* ra_, outputStream* st) const
 1979 {
 1980   st-&gt;print_cr(&quot;# MachVEPNode&quot;);
 1981   if (!_verified) {
 1982     st-&gt;print_cr(&quot;\t load_class&quot;);
 1983   } else {
 1984     st-&gt;print_cr(&quot;\t unpack_inline_arg&quot;);
 1985   }
 1986 }
 1987 #endif
 1988 
 1989 void MachVEPNode::emit(CodeBuffer&amp; cbuf, PhaseRegAlloc* ra_) const
 1990 {
 1991   MacroAssembler _masm(&amp;cbuf);
 1992 
 1993   if (!_verified) {
</pre>
<hr />
<pre>
 3146     int index = $mem$$index;
 3147     int scale = $mem$$scale;
 3148     int disp = $mem$$disp;
 3149     if (index == -1) {
 3150       __ prfm(Address(base, disp), PSTL1KEEP);
 3151     } else {
 3152       Register index_reg = as_Register(index);
 3153       if (disp == 0) {
 3154         __ prfm(Address(base, index_reg, Address::lsl(scale)), PSTL1KEEP);
 3155       } else {
 3156         __ lea(rscratch1, Address(base, disp));
 3157 	__ prfm(Address(rscratch1, index_reg, Address::lsl(scale)), PSTL1KEEP);
 3158       }
 3159     }
 3160   %}
 3161 
 3162   /// mov envcodings
 3163 
 3164   enc_class aarch64_enc_movw_imm(iRegI dst, immI src) %{
 3165     C2_MacroAssembler _masm(&amp;cbuf);
<span class="line-modified"> 3166     uint32_t con = (uint32_t)$src$$constant;</span>
 3167     Register dst_reg = as_Register($dst$$reg);
 3168     if (con == 0) {
 3169       __ movw(dst_reg, zr);
 3170     } else {
 3171       __ movw(dst_reg, con);
 3172     }
 3173   %}
 3174 
 3175   enc_class aarch64_enc_mov_imm(iRegL dst, immL src) %{
 3176     C2_MacroAssembler _masm(&amp;cbuf);
 3177     Register dst_reg = as_Register($dst$$reg);
<span class="line-modified"> 3178     uint64_t con = (uint64_t)$src$$constant;</span>
 3179     if (con == 0) {
 3180       __ mov(dst_reg, zr);
 3181     } else {
 3182       __ mov(dst_reg, con);
 3183     }
 3184   %}
 3185 
 3186   enc_class aarch64_enc_mov_p(iRegP dst, immP src) %{
 3187     C2_MacroAssembler _masm(&amp;cbuf);
 3188     Register dst_reg = as_Register($dst$$reg);
 3189     address con = (address)$src$$constant;
 3190     if (con == NULL || con == (address)1) {
 3191       ShouldNotReachHere();
 3192     } else {
 3193       relocInfo::relocType rtype = $src-&gt;constant_reloc();
 3194       if (rtype == relocInfo::oop_type) {
 3195         __ movoop(dst_reg, (jobject)con, /*immediate*/true);
 3196       } else if (rtype == relocInfo::metadata_type) {
 3197         __ mov_metadata(dst_reg, (Metadata*)con);
 3198       } else {
</pre>
<hr />
<pre>
 3200         if (con &lt; (address)(uintptr_t)os::vm_page_size()) {
 3201           __ mov(dst_reg, con);
 3202         } else {
 3203           unsigned long offset;
 3204           __ adrp(dst_reg, con, offset);
 3205           __ add(dst_reg, dst_reg, offset);
 3206         }
 3207       }
 3208     }
 3209   %}
 3210 
 3211   enc_class aarch64_enc_mov_p0(iRegP dst, immP0 src) %{
 3212     C2_MacroAssembler _masm(&amp;cbuf);
 3213     Register dst_reg = as_Register($dst$$reg);
 3214     __ mov(dst_reg, zr);
 3215   %}
 3216 
 3217   enc_class aarch64_enc_mov_p1(iRegP dst, immP_1 src) %{
 3218     C2_MacroAssembler _masm(&amp;cbuf);
 3219     Register dst_reg = as_Register($dst$$reg);
<span class="line-modified"> 3220     __ mov(dst_reg, (uint64_t)1);</span>
 3221   %}
 3222 
 3223   enc_class aarch64_enc_mov_byte_map_base(iRegP dst, immByteMapBase src) %{
 3224     C2_MacroAssembler _masm(&amp;cbuf);
 3225     __ load_byte_map_base($dst$$Register);
 3226   %}
 3227 
 3228   enc_class aarch64_enc_mov_n(iRegN dst, immN src) %{
 3229     C2_MacroAssembler _masm(&amp;cbuf);
 3230     Register dst_reg = as_Register($dst$$reg);
 3231     address con = (address)$src$$constant;
 3232     if (con == NULL) {
 3233       ShouldNotReachHere();
 3234     } else {
 3235       relocInfo::relocType rtype = $src-&gt;constant_reloc();
 3236       assert(rtype == relocInfo::oop_type, &quot;unexpected reloc type&quot;);
 3237       __ set_narrow_oop(dst_reg, (jobject)con);
 3238     }
 3239   %}
 3240 
</pre>
<hr />
<pre>
 3325     C2_MacroAssembler _masm(&amp;cbuf);
 3326     Register reg1 = as_Register($src1$$reg);
 3327     Register reg2 = as_Register($src2$$reg);
 3328     __ cmpw(reg1, reg2);
 3329   %}
 3330 
 3331   enc_class aarch64_enc_cmpw_imm_addsub(iRegI src1, immIAddSub src2) %{
 3332     C2_MacroAssembler _masm(&amp;cbuf);
 3333     Register reg = as_Register($src1$$reg);
 3334     int32_t val = $src2$$constant;
 3335     if (val &gt;= 0) {
 3336       __ subsw(zr, reg, val);
 3337     } else {
 3338       __ addsw(zr, reg, -val);
 3339     }
 3340   %}
 3341 
 3342   enc_class aarch64_enc_cmpw_imm(iRegI src1, immI src2) %{
 3343     C2_MacroAssembler _masm(&amp;cbuf);
 3344     Register reg1 = as_Register($src1$$reg);
<span class="line-modified"> 3345     uint32_t val = (uint32_t)$src2$$constant;</span>
 3346     __ movw(rscratch1, val);
 3347     __ cmpw(reg1, rscratch1);
 3348   %}
 3349 
 3350   enc_class aarch64_enc_cmp(iRegL src1, iRegL src2) %{
 3351     C2_MacroAssembler _masm(&amp;cbuf);
 3352     Register reg1 = as_Register($src1$$reg);
 3353     Register reg2 = as_Register($src2$$reg);
 3354     __ cmp(reg1, reg2);
 3355   %}
 3356 
 3357   enc_class aarch64_enc_cmp_imm_addsub(iRegL src1, immL12 src2) %{
 3358     C2_MacroAssembler _masm(&amp;cbuf);
 3359     Register reg = as_Register($src1$$reg);
 3360     int64_t val = $src2$$constant;
 3361     if (val &gt;= 0) {
 3362       __ subs(zr, reg, val);
 3363     } else if (val != -val) {
 3364       __ adds(zr, reg, -val);
 3365     } else {
 3366     // aargh, Long.MIN_VALUE is a special case
<span class="line-modified"> 3367       __ orr(rscratch1, zr, (uint64_t)val);</span>
 3368       __ subs(zr, reg, rscratch1);
 3369     }
 3370   %}
 3371 
 3372   enc_class aarch64_enc_cmp_imm(iRegL src1, immL src2) %{
 3373     C2_MacroAssembler _masm(&amp;cbuf);
 3374     Register reg1 = as_Register($src1$$reg);
<span class="line-modified"> 3375     uint64_t val = (uint64_t)$src2$$constant;</span>
 3376     __ mov(rscratch1, val);
 3377     __ cmp(reg1, rscratch1);
 3378   %}
 3379 
 3380   enc_class aarch64_enc_cmpp(iRegP src1, iRegP src2) %{
 3381     C2_MacroAssembler _masm(&amp;cbuf);
 3382     Register reg1 = as_Register($src1$$reg);
 3383     Register reg2 = as_Register($src2$$reg);
 3384     __ cmp(reg1, reg2);
 3385   %}
 3386 
 3387   enc_class aarch64_enc_cmpn(iRegN src1, iRegN src2) %{
 3388     C2_MacroAssembler _masm(&amp;cbuf);
 3389     Register reg1 = as_Register($src1$$reg);
 3390     Register reg2 = as_Register($src2$$reg);
 3391     __ cmpw(reg1, reg2);
 3392   %}
 3393 
 3394   enc_class aarch64_enc_testp(iRegP src) %{
 3395     C2_MacroAssembler _masm(&amp;cbuf);
</pre>
<hr />
<pre>
13922 
13923   format %{ &quot;fmovd $dst, $src\t# MoveL2D_reg_reg&quot; %}
13924 
13925   ins_encode %{
13926     __ fmovd(as_FloatRegister($dst$$reg), $src$$Register);
13927   %}
13928 
13929   ins_pipe(fp_l2d);
13930 
13931 %}
13932 
13933 // ============================================================================
13934 // clearing of an array
13935 
13936 instruct clearArray_reg_reg(iRegL_R11 cnt, iRegP_R10 base, iRegL val, Universe dummy, rFlagsReg cr)
13937 %{
13938   match(Set dummy (ClearArray (Binary cnt base) val));
13939   effect(USE_KILL cnt, USE_KILL base, KILL cr);
13940 
13941   ins_cost(4 * INSN_COST);
<span class="line-modified">13942   format %{ &quot;ClearArray $cnt, $base&quot; %}</span>
<span class="line-added">13943 </span>
<span class="line-added">13944   ins_encode %{</span>
<span class="line-added">13945     __ zero_words($base$$Register, $cnt$$Register);</span>
<span class="line-added">13946   %}</span>
<span class="line-added">13947 </span>
<span class="line-added">13948   ins_pipe(pipe_class_memory);</span>
<span class="line-added">13949 %}</span>
<span class="line-added">13950 </span>
<span class="line-added">13951 instruct clearArray_imm_reg(immL cnt, iRegP_R10 base, Universe dummy, rFlagsReg cr)</span>
<span class="line-added">13952 %{</span>
<span class="line-added">13953   predicate((uint64_t)n-&gt;in(2)-&gt;get_long()</span>
<span class="line-added">13954             &lt; (uint64_t)(BlockZeroingLowLimit &gt;&gt; LogBytesPerWord));</span>
<span class="line-added">13955   match(Set dummy (ClearArray cnt base));</span>
<span class="line-added">13956   effect(USE_KILL base);</span>
<span class="line-added">13957 </span>
<span class="line-added">13958   ins_cost(4 * INSN_COST);</span>
<span class="line-added">13959   format %{ &quot;ClearArray $cnt, $base&quot; %}</span>
13960 
13961   ins_encode %{
<span class="line-modified">13962     __ zero_words($base$$Register, (uint64_t)$cnt$$constant);</span>
13963   %}
13964 
13965   ins_pipe(pipe_class_memory);
13966 %}
13967 
13968 // ============================================================================
13969 // Overflow Math Instructions
13970 
13971 instruct overflowAddI_reg_reg(rFlagsReg cr, iRegIorL2I op1, iRegIorL2I op2)
13972 %{
13973   match(Set cr (OverflowAddI op1 op2));
13974 
13975   format %{ &quot;cmnw  $op1, $op2\t# overflow check int&quot; %}
13976   ins_cost(INSN_COST);
13977   ins_encode %{
13978     __ cmnw($op1$$Register, $op2$$Register);
13979   %}
13980 
13981   ins_pipe(icmp_reg_reg);
13982 %}
</pre>
</td>
</tr>
</table>
<center><a href="../../../../make/conf/jib-profiles.js.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_LIRAssembler_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>