#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Nov 29 14:12:41 2021
# Process ID: 19512
# Current directory: D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18184 D:\Documents\Vivado\VLSI\PROJET_FINAL\projet_final\project_1.xpr
# Log file: D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final/vivado.log
# Journal file: D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final/project_1.xpr
INFO: [Project 1-313] Project file moved from 'U:/GIT/VLSI/PROJET_FINAL/projet_final' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final/project_1.ip_user_files', nor could it be found using path 'U:/GIT/VLSI/PROJET_FINAL/projet_final/project_1.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Documents/Vivado/VLSI/PROJET_FINAL/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'HDMI_bd.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
HDMI_bd_clk_wiz_0_0
HDMI_bd_xlconstant_0_0

INFO: [Project 1-230] Project 'project_1.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 875.766 ; gain = 233.844
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {HDMI_bd_xlconstant_0_0 HDMI_bd_clk_wiz_0_0 HDMI_bd_RTL_0_0}] -log ip_upgrade.log
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Documents/Vivado/VLSI/PROJET_FINAL/repo'.
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- digilentinc.com:ip:dvi2rgb:1.8 - dvi2rgb_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:module_ref:RTL:1.0 - RTL_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dvi2rgb_0/aRst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dvi2rgb_0/pRst(undef)
Successfully read diagram <HDMI_bd> from BD file <D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd>
Upgrading 'D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd'
INFO: [IP_Flow 19-1972] Upgraded HDMI_bd_RTL_0_0 from RTL_v1_0 1.0 to RTL_v1_0 1.0
WARNING: [IP_Flow 19-4704] Upgraded port 'HSync' in differs from original direction out
WARNING: [IP_Flow 19-4704] Upgraded port 'VDE' in differs from original direction out
WARNING: [IP_Flow 19-4704] Upgraded port 'VSync' in differs from original direction out
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'HDMI_bd_RTL_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3422] Upgraded HDMI_bd_clk_wiz_0_0 (Clocking Wizard 6.0) from revision 1 to revision 2
INFO: [IP_Flow 19-1972] Upgraded HDMI_bd_xlconstant_0_0 from Constant 1.1 to Constant 1.1
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'HDMI_bd_RTL_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:\Documents\Vivado\VLSI\PROJET_FINAL\projet_final\project_1.srcs\sources_1\bd\HDMI_bd\HDMI_bd.bd> 
INFO: [BD 41-2124] The block design file <D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> has changed from an XML format to a JSON format. All flows are expected to work as in prior versions of Vivado. Please contact your Xilinx Support representative, in case of any issues.
Wrote  : <D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1176.559 ; gain = 149.957
export_ip_user_files -of_objects [get_ips {HDMI_bd_xlconstant_0_0 HDMI_bd_clk_wiz_0_0 HDMI_bd_RTL_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd]
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_0_PixelClk 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pVDE has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pData has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pHSync has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pVSync has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/RTL_0/HSync
/RTL_0/VSync
/RTL_0/VDE

Wrote  : <D:\Documents\Vivado\VLSI\PROJET_FINAL\projet_final\project_1.srcs\sources_1\bd\HDMI_bd\HDMI_bd.bd> 
VHDL Output written to : D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd
VHDL Output written to : D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final/project_1.srcs/sources_1/bd/HDMI_bd/sim/HDMI_bd.vhd
VHDL Output written to : D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final/project_1.srcs/sources_1/bd/HDMI_bd/hdl/HDMI_bd_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RTL_0 .
Exporting to file D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd.hwh
Generated Block Design Tcl file D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd_bd.tcl
Generated Hardware Definition File D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.hwdef
catch { config_ip_cache -export [get_ips -all HDMI_bd_clk_wiz_0_0] }
export_ip_user_files -of_objects [get_files D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd]
launch_runs -jobs 12 {HDMI_bd_clk_wiz_0_0_synth_1 HDMI_bd_RTL_0_0_synth_1}
[Mon Nov 29 14:14:21 2021] Launched HDMI_bd_clk_wiz_0_0_synth_1, HDMI_bd_RTL_0_0_synth_1...
Run output will be captured here:
HDMI_bd_clk_wiz_0_0_synth_1: D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final/project_1.runs/HDMI_bd_clk_wiz_0_0_synth_1/runme.log
HDMI_bd_RTL_0_0_synth_1: D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final/project_1.runs/HDMI_bd_RTL_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd] -directory D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final/project_1.ip_user_files -ipstatic_source_dir D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final/project_1.cache/compile_simlib/modelsim} {questa=D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final/project_1.cache/compile_simlib/questa} {riviera=D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final/project_1.cache/compile_simlib/riviera} {activehdl=D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final/project_1.runs/synth_1

launch_runs synth_1 -jobs 12
[Mon Nov 29 14:14:55 2021] Launched HDMI_bd_clk_wiz_0_0_synth_1, HDMI_bd_RTL_0_0_synth_1...
Run output will be captured here:
HDMI_bd_clk_wiz_0_0_synth_1: D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final/project_1.runs/HDMI_bd_clk_wiz_0_0_synth_1/runme.log
HDMI_bd_RTL_0_0_synth_1: D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final/project_1.runs/HDMI_bd_RTL_0_0_synth_1/runme.log
[Mon Nov 29 14:14:55 2021] Launched synth_1...
Run output will be captured here: D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Mon Nov 29 14:15:35 2021] Launched impl_1...
Run output will be captured here: D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final/project_1.runs/impl_1/runme.log
