Classic Timing Analyzer report for mux4_3_1
Mon Oct 07 16:42:31 2019
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                      ;
+------------------------------+-------+---------------+-------------+--------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From   ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------+---------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 13.548 ns   ; sel[1] ; dout[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;        ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------+---------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-6 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------+
; tpd                                                            ;
+-------+-------------------+-----------------+--------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To      ;
+-------+-------------------+-----------------+--------+---------+
; N/A   ; None              ; 13.548 ns       ; sel[1] ; dout[3] ;
; N/A   ; None              ; 13.469 ns       ; sel[0] ; dout[2] ;
; N/A   ; None              ; 13.339 ns       ; sel[0] ; dout[3] ;
; N/A   ; None              ; 13.336 ns       ; d0[1]  ; dout[1] ;
; N/A   ; None              ; 13.333 ns       ; sel[0] ; dout[0] ;
; N/A   ; None              ; 13.216 ns       ; sel[1] ; dout[1] ;
; N/A   ; None              ; 13.182 ns       ; sel[0] ; dout[1] ;
; N/A   ; None              ; 13.119 ns       ; sel[1] ; dout[2] ;
; N/A   ; None              ; 13.009 ns       ; d0[2]  ; dout[2] ;
; N/A   ; None              ; 12.992 ns       ; d0[0]  ; dout[0] ;
; N/A   ; None              ; 12.991 ns       ; sel[1] ; dout[0] ;
; N/A   ; None              ; 12.949 ns       ; d0[3]  ; dout[3] ;
; N/A   ; None              ; 12.817 ns       ; d1[3]  ; dout[3] ;
; N/A   ; None              ; 12.612 ns       ; d1[1]  ; dout[1] ;
; N/A   ; None              ; 12.419 ns       ; d1[2]  ; dout[2] ;
; N/A   ; None              ; 11.924 ns       ; d1[0]  ; dout[0] ;
; N/A   ; None              ; 11.576 ns       ; d2[1]  ; dout[1] ;
; N/A   ; None              ; 11.395 ns       ; d2[2]  ; dout[2] ;
; N/A   ; None              ; 10.918 ns       ; d2[3]  ; dout[3] ;
; N/A   ; None              ; 10.906 ns       ; d2[0]  ; dout[0] ;
+-------+-------------------+-----------------+--------+---------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Oct 07 16:42:31 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mux4_3_1 -c mux4_3_1 --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 6 processors detected
Info: Longest tpd from source pin "sel[1]" to destination pin "dout[3]" is 13.548 ns
    Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_115; Fanout = 8; PIN Node = 'sel[1]'
    Info: 2: + IC(6.576 ns) + CELL(0.544 ns) = 8.064 ns; Loc. = LCCOMB_X27_Y9_N28; Fanout = 1; COMB Node = 'dout~14'
    Info: 3: + IC(0.360 ns) + CELL(0.624 ns) = 9.048 ns; Loc. = LCCOMB_X27_Y9_N6; Fanout = 1; COMB Node = 'dout~15'
    Info: 4: + IC(1.264 ns) + CELL(3.236 ns) = 13.548 ns; Loc. = PIN_112; Fanout = 0; PIN Node = 'dout[3]'
    Info: Total cell delay = 5.348 ns ( 39.47 % )
    Info: Total interconnect delay = 8.200 ns ( 60.53 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 197 megabytes
    Info: Processing ended: Mon Oct 07 16:42:31 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


