// Seed: 1507732644
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  tri1 module_0 = 1;
endmodule
module module_1 (
    output wor id_0,
    output tri0 id_1,
    input tri1 id_2,
    input supply1 id_3,
    output uwire id_4,
    output wor id_5,
    output wor id_6,
    input wand id_7,
    output uwire id_8,
    output tri id_9,
    input wor id_10,
    input wor id_11,
    output uwire id_12,
    input wire id_13,
    output tri id_14,
    input tri id_15,
    output wand id_16,
    input supply1 id_17
);
  wor id_19;
  assign id_19 = id_19;
  always @(posedge 1'h0) begin
    if (1'b0) begin
      id_14 = id_19;
    end
  end
  supply1 id_20 = id_2 == id_13;
  wire id_21;
  module_0(
      id_21, id_20, id_21, id_20
  );
endmodule
