Reading timing models for corner nom_ff_n40C_5v50…
Reading timing library for the 'nom_ff_n40C_5v50' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ff_n40C_5v50.lib'…
Reading timing models for corner nom_tt_025C_5v00…
Reading timing library for the 'nom_tt_025C_5v00' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading timing models for corner nom_ss_125C_4v50…
Reading timing library for the 'nom_ss_125C_4v50' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ss_125C_4v50.lib'…
Reading OpenROAD database at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_22-06-40/34-openroad-cts/tiny_tonegen.odb'…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO] Setting RC values…
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           10266.4 u
legalized HPWL          10585.6 u
delta HPWL                    3 %

[INFO DPL-0020] Mirrored 150 instances
[INFO DPL-0021] HPWL before           10585.6 u
[INFO DPL-0022] HPWL after            10266.4 u
[INFO DPL-0023] HPWL delta               -3.0 %
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Endcap cell                              66     289.77
  Tap cell                                159     698.07
  Tie cell                                  3      26.34
  Clock buffer                              3     329.28
  Timing Repair Buffer                     34     605.88
  Inverter                                 39     342.45
  Clock inverter                            1      13.17
  Sequential cell                          89    6078.51
  Multi-Input combinational cell          281    5389.22
  Total                                   675   13772.68
Writing OpenROAD database to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_22-06-40/36-openroad-resizertimingpostcts/tiny_tonegen.odb'…
Writing netlist to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_22-06-40/36-openroad-resizertimingpostcts/tiny_tonegen.nl.v'…
Writing powered netlist to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_22-06-40/36-openroad-resizertimingpostcts/tiny_tonegen.pnl.v'…
Writing layout to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_22-06-40/36-openroad-resizertimingpostcts/tiny_tonegen.def'…
Writing timing constraints to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_22-06-40/36-openroad-resizertimingpostcts/tiny_tonegen.sdc'…
