Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 02:22:39 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: weight_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  weight_reg[4]/CK (DFF_X1)                             0.0000     0.0000 r
  weight_reg[4]/QN (DFF_X1)                             0.3551     0.3551 f
  U677/ZN (INV_X4)                                      0.2276     0.5826 r
  U689/ZN (XNOR2_X1)                                    0.4237     1.0064 r
  U640/ZN (XNOR2_X2)                                    0.3589     1.3652 r
  U639/ZN (NAND2_X2)                                    0.0972     1.4625 f
  U638/ZN (NOR2_X2)                                     0.1617     1.6241 r
  U771/ZN (INV_X1)                                      0.0638     1.6879 f
  U1194/ZN (AOI22_X2)                                   0.2633     1.9512 r
  U1196/ZN (OAI22_X2)                                   0.1362     2.0874 f
  U1198/ZN (NAND2_X2)                                   0.1112     2.1986 r
  dut_sram_write_data_reg[2]/D (DFF_X2)                 0.0000     2.1986 r
  data arrival time                                                2.1986

  clock clk (rise edge)                                 2.4350     2.4350
  clock network delay (ideal)                           0.0000     2.4350
  clock uncertainty                                    -0.0500     2.3850
  dut_sram_write_data_reg[2]/CK (DFF_X2)                0.0000     2.3850 r
  library setup time                                   -0.1846     2.2004
  data required time                                               2.2004
  --------------------------------------------------------------------------
  data required time                                               2.2004
  data arrival time                                               -2.1986
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0017


1
