FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GND\g";
2"VBB_TRANS\G";
3"ECL_OUT\I";
4"UN$1$10E116$I14$A";
5"VEE\G";
6"NIM_IN\I";
%"RSMD0805"
"1","(-575,3050)","1","resistors","I1";
;
VALUE"1000"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"resistors"
TOL"1%"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POSTOL"5%"
PACKTYPE"0805"
$LOCATION"R241"
CDS_LOCATION"R241"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"4;
%"MMBTH10"
"1","(-575,3475)","0","transistors","I12";
;
CDS_LIB"transistors"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125"
$LOCATION"U133"
CDS_LOCATION"U133"
$SEC"1"
CDS_SEC"1";
"E"
$PN"2"4;
"B"
$PN"1"6;
"C"
$PN"3"1;
%"GND"
"1","(-325,3750)","0","misc","I13";
;
HDL_POWER"GND"
BODY_TYPE"PLUMBING"
CDS_LIB"misc";
"G\NAC"1;
%"10E116"
"1","(-25,3175)","0","ecl","I14";
SECTION"1";
PACK_TYPE"PLCC"
ABBREV"10E116"
TITLE"10E116"
CDS_LIB"ecl"
$LOCATION"U38"
CDS_LOCATION"U38"
$SEC"4"
CDS_SEC"4";
"A <SIZE-1..0>"
$PN"5"4;
"B <SIZE-1..0>* \B"
$PN"6"2;
"REF"
$PN"2"2;
"Y <SIZE-1..0>"
$PN"11"3;
"Y <SIZE-1..0>* \B"
$PN"12"0;
END.
