$date
	Mon Mar  8 15:16:03 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fport_tb $end
$var wire 4 ! DATA [3:0] $end
$scope module fp1 $end
$var wire 4 " data [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1001 "
b1001 !
$end
#20
