INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chipxprt/DSD/DSD_lab07/Task2/Task2.srcs/sources_1/new/Task2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Task2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chipxprt/DSD/DSD_lab07/Task2/Task2.srcs/sim_1/new/Task2_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Task2_sim
