

================================================================
== Vitis HLS Report for 'estimate_motion_Pipeline_VITIS_LOOP_50_1_L'
================================================================
* Date:           Sun Feb  5 16:51:45 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  2.014 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   116564|   116564|  6.994 ms|  6.994 ms|  116564|  116564|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_50_1_L  |   116562|   116562|         4|          1|          1|  116560|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     1|        -|       -|    -|
|Expression           |        -|     -|        0|     100|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      54|    -|
|Register             |        -|     -|       61|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     1|       61|     154|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_9ns_11ns_9ns_19_4_1_U1  |mac_muladd_9ns_11ns_9ns_19_4_1  |  i0 * i1 + i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln50_1_fu_88_p2        |         +|   0|  0|  24|          17|           1|
    |add_ln50_fu_100_p2         |         +|   0|  0|  16|           9|           1|
    |empty_1365_fu_132_p2       |         +|   0|  0|  16|           9|           1|
    |exitcond1321143_fu_106_p2  |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln50_fu_82_p2         |      icmp|   0|  0|  13|          17|          15|
    |select_ln50_1_fu_120_p3    |    select|   0|  0|   9|           1|           9|
    |select_ln50_fu_112_p3      |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 100|          64|          39|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |empty_fu_38              |   9|          2|    9|         18|
    |i_fu_42                  |   9|          2|    9|         18|
    |indvar_flatten_fu_46     |   9|          2|   17|         34|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   38|         76|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |empty_fu_38                        |   9|   0|    9|          0|
    |i_fu_42                            |   9|   0|    9|          0|
    |indvar_flatten_fu_46               |  17|   0|   17|          0|
    |select_ln50_reg_194                |   9|   0|    9|          0|
    |select_ln50_reg_194_pp0_iter2_reg  |   9|   0|    9|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  61|   0|   61|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_VITIS_LOOP_50_1_L|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_VITIS_LOOP_50_1_L|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_VITIS_LOOP_50_1_L|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_VITIS_LOOP_50_1_L|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_VITIS_LOOP_50_1_L|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_VITIS_LOOP_50_1_L|  return value|
|tmpArray_address0  |  out|   19|   ap_memory|                                    tmpArray|         array|
|tmpArray_ce0       |  out|    1|   ap_memory|                                    tmpArray|         array|
|tmpArray_we0       |  out|    1|   ap_memory|                                    tmpArray|         array|
|tmpArray_d0        |  out|    1|   ap_memory|                                    tmpArray|         array|
+-------------------+-----+-----+------------+--------------------------------------------+--------------+

