// Seed: 589746499
module module_0 (
    output uwire id_0,
    input wor id_1,
    input uwire id_2,
    input tri0 id_3,
    input supply0 id_4,
    input wor id_5,
    input tri1 id_6,
    output supply0 id_7,
    output supply0 id_8,
    input wire id_9,
    output uwire id_10,
    output tri id_11,
    output supply1 id_12,
    input tri id_13,
    input tri0 id_14,
    output tri id_15,
    output tri1 id_16,
    output wire id_17,
    input wor id_18
);
  wire id_20;
  wire id_21;
endmodule
module module_1 (
    input  tri1 id_0,
    input  wand id_1,
    output tri  id_2
);
  wire id_4;
  module_0(
      id_2,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_1,
      id_0,
      id_2,
      id_2,
      id_2,
      id_1
  );
endmodule
