# 6.1 ETESTï¼šå·¥ç¨‹ãƒ¢ãƒ‹ã‚¿ãƒªãƒ³ã‚°ã¨ãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯  
# 6.1 ETEST: Process Monitoring and Feedback

ETESTï¼ˆEngineering Testï¼‰ã¯ã€ã‚¦ã‚¨ãƒè£½é€ ãƒ—ãƒ­ã‚»ã‚¹ã®å¥å…¨æ€§ãƒ»ã°ã‚‰ã¤ããƒ»å“è³ªã‚’å®šé‡çš„ã«è©•ä¾¡ã™ã‚‹ãŸã‚ã®**ä¸å¯æ¬ ãªãƒ¢ãƒ‹ã‚¿ãƒªãƒ³ã‚°å·¥ç¨‹**ã§ã™ã€‚  
> ETEST (Engineering Test) is an **essential monitoring step** for quantifying the health and variability of wafer fabrication processes.

æœ¬å·¥ç¨‹ã§ã¯ã€**ã‚¹ã‚¯ãƒ©ã‚¤ãƒ–é ˜åŸŸã«é…ç½®ã•ã‚ŒãŸTEGï¼ˆTest Element Groupï¼‰**ã‚’ç”¨ã„ã¦å„ç¨®é›»æ°—ç‰¹æ€§ã‚’æ¸¬å®šã—ã€è¨­è¨ˆãƒ»è£½é€ ãƒ»å“è³ªä¿è¨¼ã¸ãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯ã—ã¾ã™ã€‚  
> Measurements are taken using **Test Element Groups (TEGs)** placed in scribe lines to extract electrical parameters and provide feedback to design and manufacturing.

---

## ğŸ¯ ETESTã®ç›®çš„ï½œPurpose of ETEST

| è¦³ç‚¹ / Perspective | å†…å®¹ï¼ˆæ—¥æœ¬èªï¼‰ | Description (English) |
|------------------|----------------|------------------------|
| å·¥ç¨‹ã°ã‚‰ã¤ãã®å¯è¦–åŒ– | å„ç´ å­ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ï¼ˆVth, Idsatç­‰ï¼‰ã®åˆ†å¸ƒè©•ä¾¡ | Visualization of device parameter variations |
| ç•°å¸¸æ¤œå‡º | å·¥ç¨‹é€¸è„±ã‚„è£…ç½®ç•°å¸¸ã®æ—©æœŸæ¤œçŸ¥ï¼ˆç©ºé–“ãƒãƒƒãƒ”ãƒ³ã‚°ç­‰ï¼‰ | Early detection of process or tool anomalies |
| è£½é€ å“è³ªè©•ä¾¡ | ãƒ­ãƒƒãƒˆ/ã‚¦ã‚¨ãƒå†…ã®å“è³ªä¸€è²«æ€§ã¨ä¿¡é ¼æ€§ç¢ºèª | Quality and reliability tracking within wafers/lots |
| è¨­è¨ˆãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯ | ãƒ¢ãƒ‡ãƒ«ãƒ»ãƒ«ãƒ¼ãƒ«ã®æ›´æ–°ã‚„è¨­è¨ˆãƒãƒ¼ã‚¸ãƒ³è¦‹ç›´ã— | Calibration of design rules and SPICE models |
| å·¥ç¨‹æœ€é©åŒ– | é•·æœŸçš„ãªãƒ—ãƒ­ã‚»ã‚¹ã‚¦ã‚£ãƒ³ãƒ‰ã‚¦ã®è¦‹ç›´ã— | Long-term process window tuning |
| æ•™è‚²çš„ä¾¡å€¤ | è¨­è¨ˆè€…ãŒå®Ÿãƒ—ãƒ­ã‚»ã‚¹ã°ã‚‰ã¤ãã‚’ç†è§£ã™ã‚‹è¨“ç·´ | Educating designers on real-world process variations |

---

## ğŸ§ª æ¸¬å®šå¯¾è±¡ã¨è§£æç›®çš„ï½œParameters and Analysis Objectives

| æ¸¬å®šé …ç›® / Parameter | å¯¾è±¡ç´ å­ / Device | æ¸¬å®šç›®çš„ / Purpose |
|----------------------|-------------------|---------------------|
| **Vthï¼ˆã—ãã„å€¤é›»åœ§ï¼‰** | MOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ | ãƒãƒ£ãƒ³ãƒãƒ«ãƒ‰ãƒ¼ãƒ”ãƒ³ã‚°ã€Toxã°ã‚‰ã¤ãè©•ä¾¡<br>Threshold voltage variation |
| **Idsatï¼ˆé£½å’Œé›»æµï¼‰** | MOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ | $\mu$ã€$W/L$ã€ãƒãƒ£ãƒãƒ«å¿œåŠ›è©•ä¾¡<br>Saturation current, mobility, L variation |
| **Ioffï¼ˆã‚ªãƒ•é›»æµï¼‰** | MOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ | ãƒªãƒ¼ã‚¯ãƒ»ãƒãƒ«ã‚¯é›»æµã®è©•ä¾¡<br>Leakage current and DIBL detection |
| **BVdsï¼ˆç ´å£Šé›»åœ§ï¼‰** | é«˜è€åœ§MOSãƒ»ãƒ€ã‚¤ã‚ªãƒ¼ãƒ‰ | çµ¶ç¸ç ´å£Šã€ãƒ‘ãƒ³ãƒã‚¹ãƒ«ãƒ¼è©•ä¾¡<br>Breakdown integrity of junction or oxide |
| **ã‚¢ã‚¯ãƒ†ã‚£ãƒ–æŠµæŠ—** | N+/P+æ‹¡æ•£ | ãƒ‰ãƒ¼ãƒ”ãƒ³ã‚°ãƒ»æ¥åˆæ·±ã•ã®å½±éŸ¿ç¢ºèª<br>Evaluate junction sheet resistance |
| **PolyæŠµæŠ—** | Polyé…ç·šãƒ»æŠµæŠ—ç´ å­ | è†œåšãƒ»TCRãƒ»çµæ™¶æ€§ã®ã°ã‚‰ã¤ã<br>Polysilicon sheet resistance and TCR |
| **ã‚³ãƒ³ã‚¿ã‚¯ãƒˆãƒã‚§ãƒ¼ãƒ³æŠµæŠ—** | Contact / Viaæ§‹é€  | æ¥è§¦æŠµæŠ—ãƒ»ã‚¯ãƒªãƒ¼ãƒ‹ãƒ³ã‚°å·¥ç¨‹æ¤œè¨¼<br>Contact/via resistance and process integrity |
| **é…ç·šæŠµæŠ—ï¼ˆMetalï¼‰** | Metal1ã€œMetalN | ãƒ¡ã‚¿ãƒ«å¹…ãƒ»è†œåšã®ä¸€è²«æ€§è©•ä¾¡<br>Interconnect resistance and CMP quality |

---

## ğŸ“ ä»£è¡¨çš„ãªæ•°å¼ã¨ç‰©ç†èƒŒæ™¯ï½œKey Formulas and Physical Insights

### â—‰ MOSé–¢é€£

- **Vth**
$$
V_{\text{th}} = V_{\text{fb}} + 2\phi_F + \frac{\sqrt{2\varepsilon_s q N_A 2\phi_F}}{C_{\text{ox}}}
$$

- **Idsat**
$$
I_{\text{dsat}} = \frac{1}{2} \mu C_{\text{ox}} \frac{W}{L}(V_{\text{gs}} - V_{\text{th}})^2
$$

- **Ioff**
$$
I_{\text{off}} \approx I_0 \exp\left(\frac{V_{\text{gs}} - V_{\text{th}}}{n V_T}\right)
$$

### â—‰ æŠµæŠ—é–¢é€£

- **ã‚·ãƒ¼ãƒˆæŠµæŠ—**
$$
R = R_s \cdot \frac{L}{W}
$$

- **ã‚³ãƒ³ã‚¿ã‚¯ãƒˆãƒã‚§ãƒ¼ãƒ³æŠµæŠ—ï¼ˆNç›´åˆ—ï¼‰**
$$
R_{\text{chain}} = N \cdot R_{\text{contact}} + R_{\text{poly}} + R_{\text{metal}}
$$

---

## ğŸ—ï¸ TEGãƒ‘ã‚¿ãƒ¼ãƒ³è¨­è¨ˆï½œTEG Pattern Design

- **ã‚¹ã‚¯ãƒ©ã‚¤ãƒ–é ˜åŸŸã«ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆ**ã—ã€è£½å“å›è·¯ã«å¹²æ¸‰ã—ãªã„  
> Laid out in **scribe lines** to avoid interfering with active circuits.

- å„ãƒ€ã‚¤ã«è¤‡æ•°ã®æ¸¬å®šæ§‹é€ ã‚’é…ç½®ï¼ˆMOS, Poly, Metal, Contactç­‰ï¼‰  
> Include multiple test structures per die: MOSFETs, resistors, vias, metals.

- P/Nãƒãƒ£ãƒ³ãƒãƒ«ã€è¤‡æ•°ã®L/Wã€ç•°ãªã‚‹é‡‘å±å±¤ã€æ‹¡æ•£æ¡ä»¶ãªã©**å¤šæ§˜ãªãƒ—ãƒ­ã‚»ã‚¹æ–­é¢ã‚’è©•ä¾¡**  
> Test multiple configurations: NMOS/PMOS, various L/W, metal layers, junction profiles.

---

## ğŸ“Š ãƒ‡ãƒ¼ã‚¿è§£æã¨æ´»ç”¨æ–¹æ³•ï½œData Analysis and Utilization

| æ´»ç”¨è¦³ç‚¹ / Use Case | å†…å®¹ï¼ˆæ—¥æœ¬èªï¼‰ | Description (English) |
|--------------------|----------------|------------------------|
| çµ±è¨ˆè©•ä¾¡ | ãƒ­ãƒƒãƒˆ/ã‚¦ã‚¨ãƒå†…ã®å¹³å‡ãƒ»$\sigma$ãƒ»åˆ†å¸ƒ | Mean, $\sigma$, distribution within lot/wafer |
| ç©ºé–“ãƒãƒƒãƒ”ãƒ³ã‚° | å±€æ‰€çš„ãªãƒ—ãƒ­ã‚»ã‚¹ä¸è‰¯æ¤œå‡º | Spatial maps for local anomalies |
| ãƒ¢ãƒ‡ãƒ«è£œæ­£ | SPICEãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ã®ã‚­ãƒ£ãƒªãƒ–ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ | SPICE model calibration (Vth, $\mu$, etc.) |
| å·¥ç¨‹æ”¹å–„ | ãƒ¬ã‚·ãƒ”ãƒ»è£…ç½®æ¡ä»¶ã®å†èª¿æ•´ | Process recipe tuning, chamber matching |
| é•·æœŸæœ€é©åŒ– | ãƒ—ãƒ­ã‚»ã‚¹ã‚¦ã‚£ãƒ³ãƒ‰ã‚¦ã®å†è¨­è¨ˆ | Long-term process window redesign |

---

## ğŸ” è¨­è¨ˆ/è£½é€ ã¸ã®ãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯ä¾‹ï½œTypical Feedback Examples

| ç™ºè¦‹äº‹é … / Finding | ãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯ä¾‹ / Feedback |
|-------------------|-----------------------------|
| Vthã°ã‚‰ã¤ãå¤§ | SPICEãƒ¢ãƒ‡ãƒ«ã®å†æ§‹ç¯‰ã€ã‚²ãƒ¼ãƒˆé•·è£œæ­£ |
| IdsatãŒä½ä¸‹ | $\mu$ä½ä¸‹ â†’ ãƒãƒ£ãƒãƒ«å¿œåŠ›å°å…¥ã€å·¥ç¨‹å†è¨­è¨ˆ |
| Ioffé«˜ã™ã | ãƒãƒ«ã‚¯ãƒªãƒ¼ã‚¯ â†’ ãƒ‰ãƒ¼ãƒ”ãƒ³ã‚°ãƒ—ãƒ­ãƒ•ã‚¡ã‚¤ãƒ«ä¿®æ­£ |
| BVdsä¸è‰¯ | LDDå·¥ç¨‹ä¿®æ­£ã€é…¸åŒ–è†œå¼·åŒ–è¨­è¨ˆ |
| PolyæŠµæŠ—ãŒé«˜ã„ | çµæ™¶æ€§ä¸è‰¯ â†’ æˆè†œæ¡ä»¶ã¾ãŸã¯é•·å°ºåŒ–å¯¾å¿œ |
| ã‚³ãƒ³ã‚¿ã‚¯ãƒˆæŠµæŠ—ä¸å®‰å®š | ãƒãƒªã‚¢æ or æ´—æµ„å·¥ç¨‹è¦‹ç›´ã— |
| ãƒ¡ã‚¿ãƒ«æŠµæŠ—ãŒå¢—åŠ  | CMPæ¡ä»¶ä¿®æ­£ã€Cuå¹…æ‹¡å¤§è¨­è¨ˆã®æ¤œè¨ |

---

## ğŸ§­ æ•™è‚²çš„æ„ç¾©ï½œEducational Value

ETESTã¯ã€**ã€Œè¨­è¨ˆã¨ãƒ—ãƒ­ã‚»ã‚¹ã®å¢ƒç•Œã‚’æ•°å€¤ã§æ©‹æ¸¡ã—ã™ã‚‹ã€**æ¥µã‚ã¦é‡è¦ãªæ‰‹æ®µã§ã™ã€‚  
> ETEST bridges the gap between design and process using measurable metrics.

- è¨­è¨ˆè€…ï¼šå›è·¯ã°ã‚‰ã¤ãã®**çµ±è¨ˆçš„èƒŒæ™¯**ã‚’ç†è§£ã™ã‚‹è¨“ç·´  
- ãƒ—ãƒ­ã‚»ã‚¹æŠ€è¡“è€…ï¼šè£…ç½®ã‚„å·¥ç¨‹ã®å½±éŸ¿ã‚’**å®šé‡çš„ã«æŠŠæ¡**ã™ã‚‹è¨“ç·´  
- æ•™è‚²å¿œç”¨ï¼šSPICEãƒ¢ãƒ‡ãƒ«ã¨å®Ÿæ¸¬ãƒ‡ãƒ¼ã‚¿ã®**æ¯”è¼ƒæ¼”ç¿’**ã«æœ€é©  

---

## ğŸ“ é–¢é€£è³‡æ–™ï½œRelated Materials

ğŸ‘‰ [ğŸ“‚ 0.18Î¼m 1.8V/3.3V/5V ETESTãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ä¸€è¦§è¡¨](../chapter3_process_evolution/docs/0.18um_etests_summary_unified.md)

---
