// Seed: 1391180288
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_10 = 1;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input uwire id_2,
    input tri id_3,
    input wor id_4,
    input tri0 id_5,
    output tri0 id_6,
    input tri0 id_7,
    output tri0 id_8,
    output wor id_9,
    output tri1 id_10,
    output tri0 id_11,
    input wire id_12
    , id_15,
    input tri0 id_13
);
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
endmodule
