$comment
	File created using the following command:
		vcd file ALUDemo.msim.vcd -direction
$end
$date
	Mon Feb 27 15:35:50 2017
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module Bin2BCD_vlg_vec_tst $end
$var reg 4 ! bin_In [3:0] $end
$var wire 1 " BCD [7] $end
$var wire 1 # BCD [6] $end
$var wire 1 $ BCD [5] $end
$var wire 1 % BCD [4] $end
$var wire 1 & BCD [3] $end
$var wire 1 ' BCD [2] $end
$var wire 1 ( BCD [1] $end
$var wire 1 ) BCD [0] $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 BCD[0]~output_o $end
$var wire 1 1 BCD[1]~output_o $end
$var wire 1 2 BCD[2]~output_o $end
$var wire 1 3 BCD[3]~output_o $end
$var wire 1 4 BCD[4]~output_o $end
$var wire 1 5 BCD[5]~output_o $end
$var wire 1 6 BCD[6]~output_o $end
$var wire 1 7 BCD[7]~output_o $end
$var wire 1 8 bin_In[0]~input_o $end
$var wire 1 9 bin_In[2]~input_o $end
$var wire 1 : bin_In[1]~input_o $end
$var wire 1 ; bin_In[3]~input_o $end
$var wire 1 < BCD~0_combout $end
$var wire 1 = BCD~1_combout $end
$var wire 1 > BCD~2_combout $end
$var wire 1 ? LessThan0~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 !
0)
0(
1'
0&
0%
0$
0#
0"
0*
1+
x,
1-
1.
1/
00
01
12
03
04
05
06
07
08
19
0:
0;
0<
1=
0>
0?
$end
#80000
b0 !
b1 !
09
18
10
1)
0=
02
0'
#160000
b1001 !
1;
1>
13
1&
#240000
b1011 !
b1111 !
b1110 !
1:
19
08
00
0)
1?
0>
1=
12
03
14
1%
0&
1'
#320000
b110 !
b10 !
b11 !
09
0;
18
10
1)
0?
0=
1<
11
02
04
0%
0'
1(
#400000
b1011 !
b1010 !
1;
08
00
0)
1?
0<
01
14
1%
0(
#480000
b1110 !
b1111 !
19
18
10
1)
1=
12
1'
#560000
b1101 !
b101 !
0:
0;
0?
04
0%
#640000
b1101 !
1;
1?
0=
1<
11
02
14
1%
0'
1(
#720000
b1001 !
b1000 !
09
08
00
0)
0?
1>
0<
01
13
04
0%
1&
0(
#800000
b1001 !
18
10
1)
#880000
b1011 !
b11 !
b10 !
1:
0;
08
00
0)
0>
1<
11
03
0&
1(
#960000
b1010 !
1;
1?
0<
01
14
1%
0(
#1000000
