Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May 22 23:21:46 2023
| Host         : DESKTOP-91CQCSQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Uart8_timing_summary_routed.rpt -pb Uart8_timing_summary_routed.pb -rpx Uart8_timing_summary_routed.rpx -warn_on_violation
| Design       : Uart8
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (47)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (102)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (47)
-------------------------
 There are 29 register/latch pins with no clock driven by root clock pin: generatorInst/rxClk_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: generatorInst/txClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (102)
--------------------------------------------------
 There are 102 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.947        0.000                      0                   37        0.175        0.000                      0                   37        1.100        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_in1_n                        {0.000 2.500}        5.000           200.000         
clk_in1_p                        {2.500 5.000}        5.000           200.000         
clk_p                            {0.000 2.500}        5.000           200.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                              1.100        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        7.947        0.000                      0                   37        0.175        0.000                      0                   37        4.600        0.000                       0                    26  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.947ns  (required time - arrival time)
  Source:                 generatorInst/txCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.309ns (18.933%)  route 1.323ns (81.067%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.876ns
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.700    -1.876    generatorInst/clk_out1
    SLICE_X3Y57          FDRE                                         r  generatorInst/txCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.223    -1.653 f  generatorInst/txCounter_reg[1]/Q
                         net (fo=2, routed)           0.505    -1.148    generatorInst/txCounter[1]
    SLICE_X3Y60          LUT6 (Prop_lut6_I2_O)        0.043    -1.105 r  generatorInst/txCounter[12]_i_2/O
                         net (fo=2, routed)           0.454    -0.651    generatorInst/txCounter[12]_i_2_n_0
    SLICE_X4Y58          LUT5 (Prop_lut5_I0_O)        0.043    -0.608 r  generatorInst/txCounter[12]_i_1/O
                         net (fo=13, routed)          0.364    -0.244    generatorInst/txClk
    SLICE_X5Y58          FDRE                                         r  generatorInst/txCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.559     8.677    generatorInst/clk_out1
    SLICE_X5Y58          FDRE                                         r  generatorInst/txCounter_reg[0]/C
                         clock pessimism             -0.605     8.073    
                         clock uncertainty           -0.066     8.006    
    SLICE_X5Y58          FDRE (Setup_fdre_C_R)       -0.304     7.702    generatorInst/txCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.702    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  7.947    

Slack (MET) :             8.006ns  (required time - arrival time)
  Source:                 generatorInst/txCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.309ns (19.337%)  route 1.289ns (80.663%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.876ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.700    -1.876    generatorInst/clk_out1
    SLICE_X3Y57          FDRE                                         r  generatorInst/txCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.223    -1.653 f  generatorInst/txCounter_reg[1]/Q
                         net (fo=2, routed)           0.505    -1.148    generatorInst/txCounter[1]
    SLICE_X3Y60          LUT6 (Prop_lut6_I2_O)        0.043    -1.105 r  generatorInst/txCounter[12]_i_2/O
                         net (fo=2, routed)           0.454    -0.651    generatorInst/txCounter[12]_i_2_n_0
    SLICE_X4Y58          LUT5 (Prop_lut5_I0_O)        0.043    -0.608 r  generatorInst/txCounter[12]_i_1/O
                         net (fo=13, routed)          0.330    -0.278    generatorInst/txClk
    SLICE_X3Y58          FDRE                                         r  generatorInst/txCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.560     8.678    generatorInst/clk_out1
    SLICE_X3Y58          FDRE                                         r  generatorInst/txCounter_reg[5]/C
                         clock pessimism             -0.581     8.098    
                         clock uncertainty           -0.066     8.031    
    SLICE_X3Y58          FDRE (Setup_fdre_C_R)       -0.304     7.727    generatorInst/txCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  8.006    

Slack (MET) :             8.006ns  (required time - arrival time)
  Source:                 generatorInst/txCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.309ns (19.337%)  route 1.289ns (80.663%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.876ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.700    -1.876    generatorInst/clk_out1
    SLICE_X3Y57          FDRE                                         r  generatorInst/txCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.223    -1.653 f  generatorInst/txCounter_reg[1]/Q
                         net (fo=2, routed)           0.505    -1.148    generatorInst/txCounter[1]
    SLICE_X3Y60          LUT6 (Prop_lut6_I2_O)        0.043    -1.105 r  generatorInst/txCounter[12]_i_2/O
                         net (fo=2, routed)           0.454    -0.651    generatorInst/txCounter[12]_i_2_n_0
    SLICE_X4Y58          LUT5 (Prop_lut5_I0_O)        0.043    -0.608 r  generatorInst/txCounter[12]_i_1/O
                         net (fo=13, routed)          0.330    -0.278    generatorInst/txClk
    SLICE_X3Y58          FDRE                                         r  generatorInst/txCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.560     8.678    generatorInst/clk_out1
    SLICE_X3Y58          FDRE                                         r  generatorInst/txCounter_reg[6]/C
                         clock pessimism             -0.581     8.098    
                         clock uncertainty           -0.066     8.031    
    SLICE_X3Y58          FDRE (Setup_fdre_C_R)       -0.304     7.727    generatorInst/txCounter_reg[6]
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  8.006    

Slack (MET) :             8.006ns  (required time - arrival time)
  Source:                 generatorInst/txCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.309ns (19.337%)  route 1.289ns (80.663%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.876ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.700    -1.876    generatorInst/clk_out1
    SLICE_X3Y57          FDRE                                         r  generatorInst/txCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.223    -1.653 f  generatorInst/txCounter_reg[1]/Q
                         net (fo=2, routed)           0.505    -1.148    generatorInst/txCounter[1]
    SLICE_X3Y60          LUT6 (Prop_lut6_I2_O)        0.043    -1.105 r  generatorInst/txCounter[12]_i_2/O
                         net (fo=2, routed)           0.454    -0.651    generatorInst/txCounter[12]_i_2_n_0
    SLICE_X4Y58          LUT5 (Prop_lut5_I0_O)        0.043    -0.608 r  generatorInst/txCounter[12]_i_1/O
                         net (fo=13, routed)          0.330    -0.278    generatorInst/txClk
    SLICE_X3Y58          FDRE                                         r  generatorInst/txCounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.560     8.678    generatorInst/clk_out1
    SLICE_X3Y58          FDRE                                         r  generatorInst/txCounter_reg[7]/C
                         clock pessimism             -0.581     8.098    
                         clock uncertainty           -0.066     8.031    
    SLICE_X3Y58          FDRE (Setup_fdre_C_R)       -0.304     7.727    generatorInst/txCounter_reg[7]
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  8.006    

Slack (MET) :             8.006ns  (required time - arrival time)
  Source:                 generatorInst/txCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.309ns (19.337%)  route 1.289ns (80.663%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.876ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.700    -1.876    generatorInst/clk_out1
    SLICE_X3Y57          FDRE                                         r  generatorInst/txCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.223    -1.653 f  generatorInst/txCounter_reg[1]/Q
                         net (fo=2, routed)           0.505    -1.148    generatorInst/txCounter[1]
    SLICE_X3Y60          LUT6 (Prop_lut6_I2_O)        0.043    -1.105 r  generatorInst/txCounter[12]_i_2/O
                         net (fo=2, routed)           0.454    -0.651    generatorInst/txCounter[12]_i_2_n_0
    SLICE_X4Y58          LUT5 (Prop_lut5_I0_O)        0.043    -0.608 r  generatorInst/txCounter[12]_i_1/O
                         net (fo=13, routed)          0.330    -0.278    generatorInst/txClk
    SLICE_X3Y58          FDRE                                         r  generatorInst/txCounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.560     8.678    generatorInst/clk_out1
    SLICE_X3Y58          FDRE                                         r  generatorInst/txCounter_reg[8]/C
                         clock pessimism             -0.581     8.098    
                         clock uncertainty           -0.066     8.031    
    SLICE_X3Y58          FDRE (Setup_fdre_C_R)       -0.304     7.727    generatorInst/txCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  8.006    

Slack (MET) :             8.019ns  (required time - arrival time)
  Source:                 generatorInst/txCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.309ns (19.494%)  route 1.276ns (80.506%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.876ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.700    -1.876    generatorInst/clk_out1
    SLICE_X3Y57          FDRE                                         r  generatorInst/txCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.223    -1.653 f  generatorInst/txCounter_reg[1]/Q
                         net (fo=2, routed)           0.505    -1.148    generatorInst/txCounter[1]
    SLICE_X3Y60          LUT6 (Prop_lut6_I2_O)        0.043    -1.105 r  generatorInst/txCounter[12]_i_2/O
                         net (fo=2, routed)           0.454    -0.651    generatorInst/txCounter[12]_i_2_n_0
    SLICE_X4Y58          LUT5 (Prop_lut5_I0_O)        0.043    -0.608 r  generatorInst/txCounter[12]_i_1/O
                         net (fo=13, routed)          0.317    -0.291    generatorInst/txClk
    SLICE_X3Y59          FDRE                                         r  generatorInst/txCounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.560     8.678    generatorInst/clk_out1
    SLICE_X3Y59          FDRE                                         r  generatorInst/txCounter_reg[10]/C
                         clock pessimism             -0.581     8.098    
                         clock uncertainty           -0.066     8.031    
    SLICE_X3Y59          FDRE (Setup_fdre_C_R)       -0.304     7.727    generatorInst/txCounter_reg[10]
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  8.019    

Slack (MET) :             8.019ns  (required time - arrival time)
  Source:                 generatorInst/txCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.309ns (19.494%)  route 1.276ns (80.506%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.876ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.700    -1.876    generatorInst/clk_out1
    SLICE_X3Y57          FDRE                                         r  generatorInst/txCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.223    -1.653 f  generatorInst/txCounter_reg[1]/Q
                         net (fo=2, routed)           0.505    -1.148    generatorInst/txCounter[1]
    SLICE_X3Y60          LUT6 (Prop_lut6_I2_O)        0.043    -1.105 r  generatorInst/txCounter[12]_i_2/O
                         net (fo=2, routed)           0.454    -0.651    generatorInst/txCounter[12]_i_2_n_0
    SLICE_X4Y58          LUT5 (Prop_lut5_I0_O)        0.043    -0.608 r  generatorInst/txCounter[12]_i_1/O
                         net (fo=13, routed)          0.317    -0.291    generatorInst/txClk
    SLICE_X3Y59          FDRE                                         r  generatorInst/txCounter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.560     8.678    generatorInst/clk_out1
    SLICE_X3Y59          FDRE                                         r  generatorInst/txCounter_reg[11]/C
                         clock pessimism             -0.581     8.098    
                         clock uncertainty           -0.066     8.031    
    SLICE_X3Y59          FDRE (Setup_fdre_C_R)       -0.304     7.727    generatorInst/txCounter_reg[11]
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  8.019    

Slack (MET) :             8.019ns  (required time - arrival time)
  Source:                 generatorInst/txCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.309ns (19.494%)  route 1.276ns (80.506%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.876ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.700    -1.876    generatorInst/clk_out1
    SLICE_X3Y57          FDRE                                         r  generatorInst/txCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.223    -1.653 f  generatorInst/txCounter_reg[1]/Q
                         net (fo=2, routed)           0.505    -1.148    generatorInst/txCounter[1]
    SLICE_X3Y60          LUT6 (Prop_lut6_I2_O)        0.043    -1.105 r  generatorInst/txCounter[12]_i_2/O
                         net (fo=2, routed)           0.454    -0.651    generatorInst/txCounter[12]_i_2_n_0
    SLICE_X4Y58          LUT5 (Prop_lut5_I0_O)        0.043    -0.608 r  generatorInst/txCounter[12]_i_1/O
                         net (fo=13, routed)          0.317    -0.291    generatorInst/txClk
    SLICE_X3Y59          FDRE                                         r  generatorInst/txCounter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.560     8.678    generatorInst/clk_out1
    SLICE_X3Y59          FDRE                                         r  generatorInst/txCounter_reg[12]/C
                         clock pessimism             -0.581     8.098    
                         clock uncertainty           -0.066     8.031    
    SLICE_X3Y59          FDRE (Setup_fdre_C_R)       -0.304     7.727    generatorInst/txCounter_reg[12]
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  8.019    

Slack (MET) :             8.019ns  (required time - arrival time)
  Source:                 generatorInst/txCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.309ns (19.494%)  route 1.276ns (80.506%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.876ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.700    -1.876    generatorInst/clk_out1
    SLICE_X3Y57          FDRE                                         r  generatorInst/txCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.223    -1.653 f  generatorInst/txCounter_reg[1]/Q
                         net (fo=2, routed)           0.505    -1.148    generatorInst/txCounter[1]
    SLICE_X3Y60          LUT6 (Prop_lut6_I2_O)        0.043    -1.105 r  generatorInst/txCounter[12]_i_2/O
                         net (fo=2, routed)           0.454    -0.651    generatorInst/txCounter[12]_i_2_n_0
    SLICE_X4Y58          LUT5 (Prop_lut5_I0_O)        0.043    -0.608 r  generatorInst/txCounter[12]_i_1/O
                         net (fo=13, routed)          0.317    -0.291    generatorInst/txClk
    SLICE_X3Y59          FDRE                                         r  generatorInst/txCounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.560     8.678    generatorInst/clk_out1
    SLICE_X3Y59          FDRE                                         r  generatorInst/txCounter_reg[9]/C
                         clock pessimism             -0.581     8.098    
                         clock uncertainty           -0.066     8.031    
    SLICE_X3Y59          FDRE (Setup_fdre_C_R)       -0.304     7.727    generatorInst/txCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  8.019    

Slack (MET) :             8.046ns  (required time - arrival time)
  Source:                 generatorInst/txCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.309ns (19.517%)  route 1.274ns (80.483%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 8.679 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.876ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.700    -1.876    generatorInst/clk_out1
    SLICE_X3Y57          FDRE                                         r  generatorInst/txCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.223    -1.653 f  generatorInst/txCounter_reg[1]/Q
                         net (fo=2, routed)           0.505    -1.148    generatorInst/txCounter[1]
    SLICE_X3Y60          LUT6 (Prop_lut6_I2_O)        0.043    -1.105 r  generatorInst/txCounter[12]_i_2/O
                         net (fo=2, routed)           0.454    -0.651    generatorInst/txCounter[12]_i_2_n_0
    SLICE_X4Y58          LUT5 (Prop_lut5_I0_O)        0.043    -0.608 r  generatorInst/txCounter[12]_i_1/O
                         net (fo=13, routed)          0.315    -0.293    generatorInst/txClk
    SLICE_X3Y57          FDRE                                         r  generatorInst/txCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.561     8.679    generatorInst/clk_out1
    SLICE_X3Y57          FDRE                                         r  generatorInst/txCounter_reg[1]/C
                         clock pessimism             -0.556     8.124    
                         clock uncertainty           -0.066     8.057    
    SLICE_X3Y57          FDRE (Setup_fdre_C_R)       -0.304     7.753    generatorInst/txCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.753    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  8.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 generatorInst/rxCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.174%)  route 0.138ns (51.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.471ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.724    -0.459    generatorInst/clk_out1
    SLICE_X3Y63          FDRE                                         r  generatorInst/rxCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.100    -0.359 r  generatorInst/rxCounter_reg[0]/Q
                         net (fo=8, routed)           0.138    -0.221    generatorInst/rxCounter[0]
    SLICE_X4Y63          LUT6 (Prop_lut6_I2_O)        0.028    -0.193 r  generatorInst/rxCounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    generatorInst/rxCounter_0[5]
    SLICE_X4Y63          FDRE                                         r  generatorInst/rxCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.962    -0.471    generatorInst/clk_out1
    SLICE_X4Y63          FDRE                                         r  generatorInst/rxCounter_reg[5]/C
                         clock pessimism              0.043    -0.429    
    SLICE_X4Y63          FDRE (Hold_fdre_C_D)         0.061    -0.368    generatorInst/rxCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 generatorInst/txCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txClk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.276%)  route 0.143ns (52.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.727    -0.456    generatorInst/clk_out1
    SLICE_X3Y58          FDRE                                         r  generatorInst/txCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.100    -0.356 r  generatorInst/txCounter_reg[6]/Q
                         net (fo=3, routed)           0.143    -0.213    generatorInst/txCounter[6]
    SLICE_X4Y58          LUT6 (Prop_lut6_I2_O)        0.028    -0.185 r  generatorInst/txClk_i_1/O
                         net (fo=1, routed)           0.000    -0.185    generatorInst/txClk_i_1_n_0
    SLICE_X4Y58          FDRE                                         r  generatorInst/txClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.966    -0.467    generatorInst/clk_out1
    SLICE_X4Y58          FDRE                                         r  generatorInst/txClk_reg/C
                         clock pessimism              0.043    -0.425    
    SLICE_X4Y58          FDRE (Hold_fdre_C_D)         0.060    -0.365    generatorInst/txClk_reg
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 generatorInst/rxCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.129ns (46.580%)  route 0.148ns (53.420%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.471ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.723    -0.460    generatorInst/clk_out1
    SLICE_X5Y63          FDRE                                         r  generatorInst/rxCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.100    -0.360 r  generatorInst/rxCounter_reg[6]/Q
                         net (fo=4, routed)           0.148    -0.212    generatorInst/rxCounter[6]
    SLICE_X5Y63          LUT5 (Prop_lut5_I3_O)        0.029    -0.183 r  generatorInst/rxCounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    generatorInst/rxCounter_0[8]
    SLICE_X5Y63          FDRE                                         r  generatorInst/rxCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.962    -0.471    generatorInst/clk_out1
    SLICE_X5Y63          FDRE                                         r  generatorInst/rxCounter_reg[8]/C
                         clock pessimism              0.012    -0.460    
    SLICE_X5Y63          FDRE (Hold_fdre_C_D)         0.075    -0.385    generatorInst/rxCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 generatorInst/rxCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.461%)  route 0.136ns (51.539%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.470ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.724    -0.459    generatorInst/clk_out1
    SLICE_X3Y63          FDRE                                         r  generatorInst/rxCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.100    -0.359 f  generatorInst/rxCounter_reg[0]/Q
                         net (fo=8, routed)           0.136    -0.222    generatorInst/rxCounter[0]
    SLICE_X3Y63          LUT1 (Prop_lut1_I0_O)        0.028    -0.194 r  generatorInst/rxCounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    generatorInst/rxCounter_0[0]
    SLICE_X3Y63          FDRE                                         r  generatorInst/rxCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.963    -0.470    generatorInst/clk_out1
    SLICE_X3Y63          FDRE                                         r  generatorInst/rxCounter_reg[0]/C
                         clock pessimism              0.012    -0.459    
    SLICE_X3Y63          FDRE (Hold_fdre_C_D)         0.060    -0.399    generatorInst/rxCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 generatorInst/txCounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.646%)  route 0.101ns (36.354%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.727    -0.456    generatorInst/clk_out1
    SLICE_X3Y59          FDRE                                         r  generatorInst/txCounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.100    -0.356 r  generatorInst/txCounter_reg[12]/Q
                         net (fo=3, routed)           0.101    -0.254    generatorInst/txCounter[12]
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.177 r  generatorInst/txCounter0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.177    generatorInst/txCounter0_carry__1_n_4
    SLICE_X3Y59          FDRE                                         r  generatorInst/txCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.967    -0.466    generatorInst/clk_out1
    SLICE_X3Y59          FDRE                                         r  generatorInst/txCounter_reg[12]/C
                         clock pessimism              0.011    -0.456    
    SLICE_X3Y59          FDRE (Hold_fdre_C_D)         0.071    -0.385    generatorInst/txCounter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 generatorInst/txCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.727    -0.456    generatorInst/clk_out1
    SLICE_X3Y58          FDRE                                         r  generatorInst/txCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.100    -0.356 r  generatorInst/txCounter_reg[8]/Q
                         net (fo=2, routed)           0.101    -0.254    generatorInst/txCounter[8]
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.177 r  generatorInst/txCounter0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.177    generatorInst/txCounter0_carry__0_n_4
    SLICE_X3Y58          FDRE                                         r  generatorInst/txCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.967    -0.466    generatorInst/clk_out1
    SLICE_X3Y58          FDRE                                         r  generatorInst/txCounter_reg[8]/C
                         clock pessimism              0.011    -0.456    
    SLICE_X3Y58          FDRE (Hold_fdre_C_D)         0.071    -0.385    generatorInst/txCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 generatorInst/txCounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.183ns (65.185%)  route 0.098ns (34.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.727    -0.456    generatorInst/clk_out1
    SLICE_X3Y59          FDRE                                         r  generatorInst/txCounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.100    -0.356 r  generatorInst/txCounter_reg[9]/Q
                         net (fo=2, routed)           0.098    -0.258    generatorInst/txCounter[9]
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083    -0.175 r  generatorInst/txCounter0_carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.175    generatorInst/txCounter0_carry__1_n_7
    SLICE_X3Y59          FDRE                                         r  generatorInst/txCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.967    -0.466    generatorInst/clk_out1
    SLICE_X3Y59          FDRE                                         r  generatorInst/txCounter_reg[9]/C
                         clock pessimism              0.011    -0.456    
    SLICE_X3Y59          FDRE (Hold_fdre_C_D)         0.071    -0.385    generatorInst/txCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 generatorInst/txCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.183ns (64.372%)  route 0.101ns (35.628%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.727    -0.456    generatorInst/clk_out1
    SLICE_X3Y58          FDRE                                         r  generatorInst/txCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.100    -0.356 r  generatorInst/txCounter_reg[5]/Q
                         net (fo=2, routed)           0.101    -0.254    generatorInst/txCounter[5]
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083    -0.171 r  generatorInst/txCounter0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.171    generatorInst/txCounter0_carry__0_n_7
    SLICE_X3Y58          FDRE                                         r  generatorInst/txCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.967    -0.466    generatorInst/clk_out1
    SLICE_X3Y58          FDRE                                         r  generatorInst/txCounter_reg[5]/C
                         clock pessimism              0.011    -0.456    
    SLICE_X3Y58          FDRE (Hold_fdre_C_D)         0.071    -0.385    generatorInst/txCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 generatorInst/rxCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.130ns (44.920%)  route 0.159ns (55.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.471ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.723    -0.460    generatorInst/clk_out1
    SLICE_X4Y63          FDRE                                         r  generatorInst/rxCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.100    -0.360 r  generatorInst/rxCounter_reg[1]/Q
                         net (fo=7, routed)           0.159    -0.200    generatorInst/rxCounter[1]
    SLICE_X4Y63          LUT5 (Prop_lut5_I3_O)        0.030    -0.170 r  generatorInst/rxCounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    generatorInst/rxCounter[4]_i_1_n_0
    SLICE_X4Y63          FDRE                                         r  generatorInst/rxCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.962    -0.471    generatorInst/clk_out1
    SLICE_X4Y63          FDRE                                         r  generatorInst/rxCounter_reg[4]/C
                         clock pessimism              0.012    -0.460    
    SLICE_X4Y63          FDRE (Hold_fdre_C_D)         0.075    -0.385    generatorInst/rxCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 generatorInst/txCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.177ns (61.953%)  route 0.109ns (38.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.727    -0.456    generatorInst/clk_out1
    SLICE_X3Y57          FDRE                                         r  generatorInst/txCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.100    -0.356 r  generatorInst/txCounter_reg[4]/Q
                         net (fo=3, routed)           0.109    -0.247    generatorInst/txCounter[4]
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.170 r  generatorInst/txCounter0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.170    generatorInst/txCounter0_carry_n_4
    SLICE_X3Y57          FDRE                                         r  generatorInst/txCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.967    -0.466    generatorInst/clk_out1
    SLICE_X3Y57          FDRE                                         r  generatorInst/txCounter_reg[4]/C
                         clock pessimism              0.011    -0.456    
    SLICE_X3Y57          FDRE (Hold_fdre_C_D)         0.071    -0.385    generatorInst/txCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0    clkgen_inst/design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y1  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X4Y63      generatorInst/rxCounter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X4Y63      generatorInst/rxCounter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X5Y63      generatorInst/rxCounter_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X4Y61      generatorInst/rxClk_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X3Y63      generatorInst/rxCounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X4Y63      generatorInst/rxCounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X4Y63      generatorInst/rxCounter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X4Y63      generatorInst/rxCounter_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X4Y63      generatorInst/rxCounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X4Y63      generatorInst/rxCounter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X5Y63      generatorInst/rxCounter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X4Y63      generatorInst/rxCounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X4Y63      generatorInst/rxCounter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X5Y63      generatorInst/rxCounter_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X3Y63      generatorInst/rxCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X3Y59      generatorInst/txCounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X3Y59      generatorInst/txCounter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X3Y59      generatorInst/txCounter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X3Y63      generatorInst/rxCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X4Y63      generatorInst/rxCounter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X4Y63      generatorInst/rxCounter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X4Y63      generatorInst/rxCounter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X4Y63      generatorInst/rxCounter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X4Y63      generatorInst/rxCounter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X5Y63      generatorInst/rxCounter_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X4Y63      generatorInst/rxCounter_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X5Y63      generatorInst/rxCounter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X4Y58      generatorInst/txClk_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y1    clkgen_inst/design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  clkgen_inst/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



