
*** Running vivado
    with args -log Div_FSM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Div_FSM.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Div_FSM.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 472.352 ; gain = 176.855
Command: synth_design -top Div_FSM -part xc7k70tfbg484-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14660
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 921.785 ; gain = 445.477
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Div_FSM' [D:/New folder/Div8bit_FSM/Div8bit_FSM.srcs/sources_1/new/Div_FSM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/New folder/Div8bit_FSM/Div8bit_FSM.srcs/sources_1/new/Div_FSM.v:44]
WARNING: [Synth 8-567] referenced signal 'SBC' should be on the sensitivity list [D:/New folder/Div8bit_FSM/Div8bit_FSM.srcs/sources_1/new/Div_FSM.v:43]
WARNING: [Synth 8-567] referenced signal 'SC' should be on the sensitivity list [D:/New folder/Div8bit_FSM/Div8bit_FSM.srcs/sources_1/new/Div_FSM.v:43]
INFO: [Synth 8-6155] done synthesizing module 'Div_FSM' (0#1) [D:/New folder/Div8bit_FSM/Div8bit_FSM.srcs/sources_1/new/Div_FSM.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1029.195 ; gain = 552.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1029.195 ; gain = 552.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1029.195 ; gain = 552.887
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbg484-3
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Div_FSM'
WARNING: [Synth 8-327] inferring latch for variable 'Q_reg' [D:/New folder/Div8bit_FSM/Div8bit_FSM.srcs/sources_1/new/Div_FSM.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_reg' [D:/New folder/Div8bit_FSM/Div8bit_FSM.srcs/sources_1/new/Div_FSM.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_reg' [D:/New folder/Div8bit_FSM/Div8bit_FSM.srcs/sources_1/new/Div_FSM.v:55]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                DIVISION |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Div_FSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_reg' [D:/New folder/Div8bit_FSM/Div8bit_FSM.srcs/sources_1/new/Div_FSM.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg' [D:/New folder/Div8bit_FSM/Div8bit_FSM.srcs/sources_1/new/Div_FSM.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'temp_SBC_reg' [D:/New folder/Div8bit_FSM/Div8bit_FSM.srcs/sources_1/new/Div_FSM.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'temp_SC_reg' [D:/New folder/Div8bit_FSM/Div8bit_FSM.srcs/sources_1/new/Div_FSM.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'counter_reg' [D:/New folder/Div8bit_FSM/Div8bit_FSM.srcs/sources_1/new/Div_FSM.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'pre_SBC_reg' [D:/New folder/Div8bit_FSM/Div8bit_FSM.srcs/sources_1/new/Div_FSM.v:49]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1029.195 ; gain = 552.887
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Muxes : 
	   3 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1215.668 ; gain = 739.359
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1215.668 ; gain = 739.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1215.668 ; gain = 739.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1215.668 ; gain = 739.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1215.668 ; gain = 739.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1215.668 ; gain = 739.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1215.668 ; gain = 739.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1215.668 ; gain = 739.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1215.668 ; gain = 739.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT2   |    33|
|4     |LUT3   |    10|
|5     |LUT4   |     8|
|6     |LUT5   |     2|
|7     |LUT6   |     9|
|8     |FDRE   |     3|
|9     |LD     |    55|
|10    |IBUF   |    17|
|11    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   159|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1215.668 ; gain = 739.359
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1215.668 ; gain = 739.359
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1215.668 ; gain = 739.359
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1224.535 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1319.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 55 instances were transformed.
  LD => LDCE: 55 instances

Access is denied.
Synth Design complete | Checksum: c140d20d
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1319.906 ; gain = 847.555
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1319.906 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/New folder/Div8bit_FSM/Div8bit_FSM.runs/synth_1/Div_FSM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Div_FSM_utilization_synth.rpt -pb Div_FSM_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 15 05:53:03 2024...
