=====
SETUP
4.446
9.878
14.324
clk_ibuf
0.000
2.088
spi_inst/rx_fifo_inst/memory_memory_0_0_s
4.359
6.619
n124_s2
7.506
8.076
n124_s1
8.078
8.449
n79_s2
9.308
9.878
address_2_s0
9.878
=====
SETUP
4.467
9.857
14.324
clk_ibuf
0.000
2.088
spi_inst/rx_fifo_inst/memory_memory_0_0_s
4.359
6.619
n124_s2
7.506
8.076
n124_s1
8.078
8.449
n78_s2
9.308
9.857
address_3_s0
9.857
=====
SETUP
4.481
9.843
14.324
clk_ibuf
0.000
2.088
spi_inst/rx_fifo_inst/memory_memory_0_0_s
4.359
6.619
n124_s2
7.506
8.076
n124_s1
8.078
8.449
n65_s4
9.294
9.843
read_mode_s3
9.843
=====
SETUP
4.568
9.756
14.325
clk_ibuf
0.000
2.088
spi_inst/rx_fifo_inst/memory_memory_0_0_s
4.359
6.619
n124_s2
7.506
8.076
n124_s1
8.078
8.449
n124_s0
9.294
9.756
memory_memory_0_0_s
9.756
=====
SETUP
4.645
9.679
14.324
clk_ibuf
0.000
2.088
spi_inst/rx_fifo_inst/memory_memory_0_0_s
4.359
6.619
n124_s2
7.506
8.076
n124_s1
8.078
8.449
n80_s2
9.308
9.679
address_1_s0
9.679
=====
SETUP
4.720
9.604
14.324
clk_ibuf
0.000
2.088
spi_inst/rx_fifo_inst/memory_memory_0_0_s
4.359
6.619
n124_s2
7.506
8.076
n124_s1
8.078
8.449
n77_s2
9.142
9.604
address_4_s0
9.604
=====
SETUP
4.732
9.593
14.324
clk_ibuf
0.000
2.088
spi_inst/rx_fifo_inst/memory_memory_0_0_s
4.359
6.619
n124_s2
7.506
8.076
n124_s1
8.078
8.449
n81_s2
9.044
9.593
address_0_s0
9.593
=====
SETUP
4.749
9.576
14.324
clk_ibuf
0.000
2.088
spi_inst/rx_fifo_inst/memory_memory_0_0_s
4.359
6.619
n124_s2
7.506
8.076
n124_s1
8.078
8.449
n76_s2
9.114
9.576
address_5_s0
9.576
=====
SETUP
4.860
9.464
14.324
clk_ibuf
0.000
2.088
spi_inst/rx_fifo_inst/memory_memory_0_0_s
4.359
6.619
n124_s2
7.506
8.076
n124_s1
8.078
8.449
n75_s2
8.894
9.464
address_6_s0
9.464
=====
SETUP
4.860
9.464
14.324
clk_ibuf
0.000
2.088
spi_inst/rx_fifo_inst/memory_memory_0_0_s
4.359
6.619
n124_s2
7.506
8.076
n124_s1
8.078
8.449
n74_s2
8.894
9.464
address_7_s0
9.464
=====
SETUP
5.269
9.055
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/memory_memory_0_0_s
4.359
6.619
spi_inst/spi_inst_0/n140_s1
7.468
8.023
spi_inst/spi_inst_0/tx_shift_7_s1
9.055
=====
SETUP
5.978
8.295
14.272
clk_ibuf
0.000
2.088
spi_inst/rx_fifo_inst/rd_ptr_0_s0
4.359
4.591
spi_inst/rx_fifo_inst/n43_s1
5.258
5.828
spi_inst/rx_fifo_inst/n44_s1
5.828
5.864
spi_inst/rx_fifo_inst/n45_s1
5.864
5.899
spi_inst/rx_fifo_inst/n46_s1
5.899
5.934
spi_inst/rx_fifo_inst/n47_s1
5.934
5.969
spi_inst/rx_fifo_inst/n48_s1
5.969
6.004
spi_inst/rx_fifo_inst/n49_s1
6.004
6.040
spi_inst/rx_fifo_inst/n50_s1
6.040
6.075
spi_inst/rx_fifo_inst/wr_enable_s2
6.947
7.409
spi_inst/rx_fifo_inst/memory_memory_0_0_s
8.295
=====
SETUP
6.209
8.115
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/memory_memory_0_0_s
4.359
6.619
spi_inst/spi_inst_0/n144_s1
7.545
8.115
spi_inst/spi_inst_0/tx_shift_3_s1
8.115
=====
SETUP
6.231
8.093
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/rd_valid_reg_s5
4.359
4.591
spi_inst/spi_inst_0/n140_s2
5.513
6.030
spi_inst/spi_inst_0/tx_shift_7_s3
6.475
6.937
spi_inst/spi_inst_0/tx_shift_7_s1
8.093
=====
SETUP
6.241
8.031
14.272
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/rd_ptr_0_s3
4.359
4.591
spi_inst/tx_fifo_inst/n43_s1
5.013
5.583
spi_inst/tx_fifo_inst/n44_s1
5.583
5.618
spi_inst/tx_fifo_inst/n45_s1
5.618
5.654
spi_inst/tx_fifo_inst/n46_s1
5.654
5.689
spi_inst/tx_fifo_inst/n47_s1
5.689
5.724
spi_inst/tx_fifo_inst/n48_s1
5.724
5.759
spi_inst/tx_fifo_inst/n49_s1
5.759
5.794
spi_inst/tx_fifo_inst/n50_s1
5.794
5.830
spi_inst/tx_fifo_inst/wr_enable_s2
6.552
7.122
spi_inst/tx_fifo_inst/memory_memory_0_0_s
8.031
=====
SETUP
6.286
8.038
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/memory_memory_0_0_s
4.359
6.619
spi_inst/spi_inst_0/n145_s1
7.468
8.038
spi_inst/spi_inst_0/tx_shift_2_s1
8.038
=====
SETUP
6.321
7.951
14.272
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/wr_ptr_1_s0
4.359
4.591
spi_inst/tx_fifo_inst/n44_s0
5.408
5.957
spi_inst/tx_fifo_inst/n45_s0
5.957
5.992
spi_inst/tx_fifo_inst/n46_s0
5.992
6.028
spi_inst/tx_fifo_inst/n47_s0
6.028
6.063
spi_inst/tx_fifo_inst/n48_s0
6.063
6.098
spi_inst/tx_fifo_inst/n49_s0
6.098
6.133
spi_inst/tx_fifo_inst/n50_s0
6.133
6.168
spi_inst/tx_fifo_inst/n51_s0
6.168
6.204
spi_inst/tx_fifo_inst/rd_fetch_s2
6.858
7.185
spi_inst/tx_fifo_inst/memory_memory_0_0_s
7.951
=====
SETUP
6.397
7.927
14.324
clk_ibuf
0.000
2.088
spi_inst/rx_fifo_inst/rd_ptr_0_s0
4.359
4.591
spi_inst/rx_fifo_inst/n43_s1
5.258
5.828
spi_inst/rx_fifo_inst/n44_s1
5.828
5.864
spi_inst/rx_fifo_inst/n45_s1
5.864
5.899
spi_inst/rx_fifo_inst/n46_s1
5.899
5.934
spi_inst/rx_fifo_inst/n47_s1
5.934
5.969
spi_inst/rx_fifo_inst/n48_s1
5.969
6.004
spi_inst/rx_fifo_inst/n49_s1
6.004
6.040
spi_inst/rx_fifo_inst/n50_s1
6.040
6.075
spi_inst/rx_fifo_inst/wr_enable_s2
6.947
7.409
spi_inst/rx_fifo_inst/wr_ptr_0_s0
7.927
=====
SETUP
6.408
7.916
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/memory_memory_0_0_s
4.359
6.619
spi_inst/spi_inst_0/n146_s1
7.545
7.916
spi_inst/spi_inst_0/tx_shift_1_s1
7.916
=====
SETUP
6.483
7.841
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/memory_memory_0_0_s
4.359
6.619
spi_inst/spi_inst_0/n142_s1
7.379
7.841
spi_inst/spi_inst_0/tx_shift_5_s1
7.841
=====
SETUP
6.485
7.839
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/memory_memory_0_0_s
4.359
6.619
spi_inst/spi_inst_0/n147_s3
7.468
7.839
spi_inst/spi_inst_0/tx_shift_0_s1
7.839
=====
SETUP
6.485
7.839
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/memory_memory_0_0_s
4.359
6.619
spi_inst/spi_inst_0/n141_s1
7.468
7.839
spi_inst/spi_inst_0/tx_shift_6_s1
7.839
=====
SETUP
6.532
7.792
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/memory_memory_0_0_s
4.359
6.619
spi_inst/spi_inst_0/n143_s1
7.330
7.792
spi_inst/spi_inst_0/tx_shift_4_s1
7.792
=====
SETUP
6.549
7.776
14.324
clk_ibuf
0.000
2.088
spi_inst/rx_fifo_inst/rd_ptr_0_s0
4.359
4.591
spi_inst/rx_fifo_inst/n43_s1
5.258
5.828
spi_inst/rx_fifo_inst/n44_s1
5.828
5.864
spi_inst/rx_fifo_inst/n45_s1
5.864
5.899
spi_inst/rx_fifo_inst/n46_s1
5.899
5.934
spi_inst/rx_fifo_inst/n47_s1
5.934
5.969
spi_inst/rx_fifo_inst/n48_s1
5.969
6.004
spi_inst/rx_fifo_inst/n49_s1
6.004
6.040
spi_inst/rx_fifo_inst/n50_s1
6.040
6.075
spi_inst/rx_fifo_inst/wr_enable_s2
6.947
7.409
spi_inst/rx_fifo_inst/wr_ptr_1_s0
7.776
=====
SETUP
6.549
7.776
14.324
clk_ibuf
0.000
2.088
spi_inst/rx_fifo_inst/rd_ptr_0_s0
4.359
4.591
spi_inst/rx_fifo_inst/n43_s1
5.258
5.828
spi_inst/rx_fifo_inst/n44_s1
5.828
5.864
spi_inst/rx_fifo_inst/n45_s1
5.864
5.899
spi_inst/rx_fifo_inst/n46_s1
5.899
5.934
spi_inst/rx_fifo_inst/n47_s1
5.934
5.969
spi_inst/rx_fifo_inst/n48_s1
5.969
6.004
spi_inst/rx_fifo_inst/n49_s1
6.004
6.040
spi_inst/rx_fifo_inst/n50_s1
6.040
6.075
spi_inst/rx_fifo_inst/wr_enable_s2
6.947
7.409
spi_inst/rx_fifo_inst/wr_ptr_2_s0
7.776
=====
HOLD
0.320
3.472
3.152
clk_ibuf
0.000
1.392
spi_inst/spi_inst_0/rx_data_6_s0
2.903
3.105
spi_inst/rx_fifo_inst/memory_memory_0_0_s
3.472
=====
HOLD
0.320
3.472
3.152
clk_ibuf
0.000
1.392
spi_inst/spi_inst_0/rx_data_4_s0
2.903
3.105
spi_inst/rx_fifo_inst/memory_memory_0_0_s
3.472
=====
HOLD
0.335
3.488
3.152
clk_ibuf
0.000
1.392
spi_inst/spi_inst_0/rx_data_5_s0
2.903
3.105
spi_inst/rx_fifo_inst/memory_memory_0_0_s
3.488
=====
HOLD
0.359
3.380
3.021
clk_ibuf
0.000
1.392
spi_inst/rx_fifo_inst/rd_ptr_6_s0
2.903
3.105
spi_inst/rx_fifo_inst/memory_memory_0_0_s
3.380
=====
HOLD
0.359
3.380
3.021
clk_ibuf
0.000
1.392
spi_inst/rx_fifo_inst/rd_ptr_5_s0
2.903
3.105
spi_inst/rx_fifo_inst/memory_memory_0_0_s
3.380
=====
HOLD
0.359
3.380
3.021
clk_ibuf
0.000
1.392
address_5_s0
2.903
3.105
memory_memory_0_0_s
3.380
=====
HOLD
0.363
3.515
3.152
clk_ibuf
0.000
1.392
spi_inst/spi_inst_0/rx_data_7_s0
2.903
3.105
spi_inst/rx_fifo_inst/memory_memory_0_0_s
3.515
=====
HOLD
0.363
3.515
3.152
clk_ibuf
0.000
1.392
spi_inst/spi_inst_0/rx_data_3_s0
2.903
3.105
spi_inst/rx_fifo_inst/memory_memory_0_0_s
3.515
=====
HOLD
0.363
3.515
3.152
clk_ibuf
0.000
1.392
spi_inst/spi_inst_0/rx_data_2_s0
2.903
3.105
spi_inst/rx_fifo_inst/memory_memory_0_0_s
3.515
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
spi_inst/tx_fifo_inst/rd_ptr_3_s0
2.903
3.105
spi_inst/tx_fifo_inst/rd_ptr_next_3_s
3.108
3.340
spi_inst/tx_fifo_inst/rd_ptr_3_s0
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
spi_inst/tx_fifo_inst/wr_ptr_3_s0
2.903
3.105
spi_inst/tx_fifo_inst/wr_ptr_next_3_s
3.108
3.340
spi_inst/tx_fifo_inst/wr_ptr_3_s0
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
spi_inst/rx_fifo_inst/wr_ptr_3_s0
2.903
3.105
spi_inst/rx_fifo_inst/wr_ptr_next_3_s
3.108
3.340
spi_inst/rx_fifo_inst/wr_ptr_3_s0
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
spi_inst/spi_inst_0/tx_bit_count_2_s0
2.903
3.105
spi_inst/spi_inst_0/n164_s2
3.108
3.340
spi_inst/spi_inst_0/tx_bit_count_2_s0
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
spi_inst/spi_inst_0/rx_bit_count_2_s0
2.903
3.105
spi_inst/spi_inst_0/n38_s2
3.108
3.340
spi_inst/spi_inst_0/rx_bit_count_2_s0
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
spi_inst/spi_inst_0/rx_bit_count_3_s0
2.903
3.105
spi_inst/spi_inst_0/n37_s2
3.108
3.340
spi_inst/spi_inst_0/rx_bit_count_3_s0
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
read_mode_s3
2.903
3.105
n65_s4
3.108
3.340
read_mode_s3
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
address_7_s0
2.903
3.105
n74_s2
3.108
3.340
address_7_s0
3.340
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
spi_inst/tx_fifo_inst/rd_valid_reg_s5
2.903
3.105
spi_inst/tx_fifo_inst/rd_fetch_s3
3.109
3.341
spi_inst/tx_fifo_inst/rd_valid_reg_s5
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
spi_inst/tx_fifo_inst/wr_ptr_7_s0
2.903
3.105
spi_inst/tx_fifo_inst/wr_ptr_next_7_s
3.109
3.341
spi_inst/tx_fifo_inst/wr_ptr_7_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
spi_inst/rx_fifo_inst/rd_ptr_0_s0
2.903
3.105
spi_inst/rx_fifo_inst/rd_ptr_next_0_s2
3.109
3.341
spi_inst/rx_fifo_inst/rd_ptr_0_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
spi_inst/rx_fifo_inst/rd_ptr_3_s0
2.903
3.105
spi_inst/rx_fifo_inst/rd_ptr_next_3_s
3.109
3.341
spi_inst/rx_fifo_inst/rd_ptr_3_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
spi_inst/rx_fifo_inst/rd_ptr_7_s0
2.903
3.105
spi_inst/rx_fifo_inst/rd_ptr_next_7_s
3.109
3.341
spi_inst/rx_fifo_inst/rd_ptr_7_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
spi_inst/rx_fifo_inst/wr_ptr_7_s0
2.903
3.105
spi_inst/rx_fifo_inst/wr_ptr_next_7_s
3.109
3.341
spi_inst/rx_fifo_inst/wr_ptr_7_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
spi_inst/spi_inst_0/rx_bit_count_0_s1
2.903
3.105
spi_inst/spi_inst_0/n40_s5
3.109
3.341
spi_inst/spi_inst_0/rx_bit_count_0_s1
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
spi_inst/spi_inst_0/tx_bit_count_1_s0
2.903
3.105
spi_inst/spi_inst_0/n165_s2
3.109
3.341
spi_inst/spi_inst_0/tx_bit_count_1_s0
3.341
