
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119425                       # Number of seconds simulated
sim_ticks                                119425250496                       # Number of ticks simulated
final_tick                               684723682323                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 171357                       # Simulator instruction rate (inst/s)
host_op_rate                                   215007                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2146731                       # Simulator tick rate (ticks/s)
host_mem_usage                               67344452                       # Number of bytes of host memory used
host_seconds                                 55631.22                       # Real time elapsed on the host
sim_insts                                  9532799207                       # Number of instructions simulated
sim_ops                                   11961114359                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2241024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3318016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1201280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1202688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      3595520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      3318144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      3310336                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      3600256                       # Number of bytes read from this memory
system.physmem.bytes_read::total             21828096                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           40832                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4846720                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4846720                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        17508                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        25922                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         9385                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9396                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        28090                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        25923                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        25862                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        28127                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                170532                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           37865                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                37865                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        37513                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18765077                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        40728                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27783203                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        47159                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10058844                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        45016                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10070634                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        43944                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     30106866                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        40728                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     27784275                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        40728                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     27718895                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        46087                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     30146522                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               182776221                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        37513                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        40728                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        47159                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        45016                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        43944                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        40728                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        40728                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        46087                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             341904                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          40583712                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               40583712                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          40583712                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        37513                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18765077                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        40728                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27783203                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        47159                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10058844                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        45016                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10070634                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        43944                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     30106866                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        40728                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     27784275                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        40728                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     27718895                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        46087                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     30146522                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              223359933                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus0.numCycles               286391489                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21803139                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19460684                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1739964                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14457640                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        14202770                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1310356                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52005                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    230297566                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123892166                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21803139                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15513126                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27610612                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5719074                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3280690                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13937379                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1707908                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    265158231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.523577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.766522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       237547619     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         4202242      1.58%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2133421      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4155459      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1334925      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3838766      1.45%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          607699      0.23%     95.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          989133      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10348967      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    265158231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.076131                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.432597                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       228001545                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5629673                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27555938                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        22118                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3948953                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2064477                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        20380                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     138612060                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        38412                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3948953                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       228263213                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3281308                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1538572                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27308115                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       818066                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138417622                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          166                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        106489                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       630885                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    181426624                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    627412393                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    627412393                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    147034310                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34392294                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18597                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9409                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1876743                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     24947456                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4066456                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26428                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       927375                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137709193                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18660                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        128908580                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        81902                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24937325                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51130143                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          125                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    265158231                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.486157                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.099041                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    208672308     78.70%     78.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17767163      6.70%     85.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     18889212      7.12%     92.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     10981752      4.14%     96.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5676284      2.14%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      1422476      0.54%     99.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1676283      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        39501      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        33252      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    265158231                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         215164     57.34%     57.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         87200     23.24%     80.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        72889     19.42%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101098897     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1012657      0.79%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9190      0.01%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22755612     17.65%     96.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4032224      3.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     128908580                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.450113                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             375253                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002911                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    523432546                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    162665515                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    125628357                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129283833                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       102531                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      5109393                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          145                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          347                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       100510                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3948953                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2308107                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       101452                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137727939                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        18265                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     24947456                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4066456                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9401                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         45820                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         2179                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          347                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1171410                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       672891                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1844301                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127278232                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22434929                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1630348                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   86                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26466957                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19336248                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4032028                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.444420                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             125656529                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            125628357                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76010910                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        165678738                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.438660                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.458785                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112615982                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25117081                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18535                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1729087                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    261209278                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.431133                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.301381                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    219250403     83.94%     83.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16498241      6.32%     90.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10571970      4.05%     94.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3353265      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5532826      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1079086      0.41%     98.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       686530      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       627564      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3609393      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    261209278                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112615982                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23804006                       # Number of memory references committed
system.switch_cpus0.commit.loads             19838060                       # Number of loads committed
system.switch_cpus0.commit.membars               9247                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17267930                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         98436176                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1412128                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3609393                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           395332571                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          279418225                       # The number of ROB writes
system.switch_cpus0.timesIdled                5127059                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               21233258                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112615982                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.863915                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.863915                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.349172                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.349172                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       591565563                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      163709279                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      147161235                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18518                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus1.numCycles               286391489                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23281088                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19037098                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2272903                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9875492                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9209355                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2398323                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       101646                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    226133241                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             132026004                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23281088                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11607678                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27686699                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6569945                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3906805                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13900353                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2291202                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    261974038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.615912                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.966794                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       234287339     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1503370      0.57%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2373318      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3768149      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1574730      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1768807      0.68%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1856884      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1217228      0.46%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13624213      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    261974038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081291                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.460998                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       224106734                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5949550                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27600499                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        70465                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4246788                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3819737                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          484                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     161256552                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3188                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4246788                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       224433876                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1919135                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3081518                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27348340                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       944379                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     161167905                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        21959                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        278298                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       354087                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents        35472                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    223752386                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    749736822                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    749736822                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    191350627                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        32401759                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40968                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22467                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2870024                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15370872                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8256750                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       249538                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1869462                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         160952455                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        41088                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        152461658                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       187649                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20216024                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     44797755                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         3777                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    261974038                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.581972                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.273572                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    197676203     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25809390      9.85%     85.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14121937      5.39%     90.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9612287      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8990916      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2598966      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2008721      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       684231      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       471387      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    261974038                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          35601     12.51%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        110341     38.78%     51.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       138574     48.71%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    127722713     83.77%     83.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2407080      1.58%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18498      0.01%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14095177      9.25%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8218190      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     152461658                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.532354                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             284516                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001866                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    567369519                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    181211226                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    150022863                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152746174                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       460187                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2742991                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          357                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1691                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       229651                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         9495                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4246788                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1305990                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       137323                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    160993694                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        57417                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15370872                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8256750                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22450                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        101430                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           38                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1691                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1330804                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1292588                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2623392                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    150303153                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13258856                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2158505                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  151                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21475166                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21154481                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8216310                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.524817                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             150024021                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            150022863                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87720807                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        229147605                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.523838                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382814                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    112394940                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    137765457                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23228520                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        37311                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2321053                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    257727250                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.534540                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.388176                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    201796425     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     27087931     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10546030      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5679138      2.20%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4258601      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2374561      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1463288      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1309093      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3212183      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    257727250                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    112394940                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     137765457                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20654980                       # Number of memory references committed
system.switch_cpus1.commit.loads             12627881                       # Number of loads committed
system.switch_cpus1.commit.membars              18614                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19775225                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        124136912                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2798350                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3212183                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           415508290                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          326234969                       # The number of ROB writes
system.switch_cpus1.timesIdled                3642029                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               24417451                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          112394940                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            137765457                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    112394940                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.548082                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.548082                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.392452                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.392452                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       677819629                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      207971592                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      150396063                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         37278                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  63                       # Number of system calls
system.switch_cpus2.numCycles               286391489                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25997619                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     21648510                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2365871                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9996201                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9523802                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2794917                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect       109751                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    226352328                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             142673668                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25997619                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12318719                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29736416                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6572344                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7282692                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         14054711                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2261371                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    267556381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.655169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.030534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       237819965     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1824846      0.68%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2306460      0.86%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3660776      1.37%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1528499      0.57%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1969872      0.74%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         2303147      0.86%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1050246      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15092570      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    267556381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090777                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.498177                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       225020194                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      8743298                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         29593449                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        15295                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4184140                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3954072                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          805                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     174348543                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3888                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4184140                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       225250964                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         731105                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      7369504                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         29378431                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       642227                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     173272983                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          173                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         92100                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       448088                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    241997778                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    805775885                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    805775885                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    202663550                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        39334228                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        42083                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22005                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2254972                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16208911                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8489578                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       100627                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1977682                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         169188398                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        42233                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        162391867                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       162293                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     20403190                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     41388550                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1737                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    267556381                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.606944                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.327464                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    198726351     74.27%     74.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     31373997     11.73%     86.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12889711      4.82%     90.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7186311      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9717913      3.63%     97.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3000572      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2950085      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1587035      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       124406      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    267556381                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1120188     79.23%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             1      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        149492     10.57%     89.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       144199     10.20%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    136791482     84.24%     84.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2225062      1.37%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        20077      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14893247      9.17%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8461999      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     162391867                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.567028                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1413880                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008707                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    593916288                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    189634699                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    158171744                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     163805747                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       121824                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3020967                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           74                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          882                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       115150                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           72                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4184140                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         555107                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        69833                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    169230637                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       131896                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16208911                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8489578                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22006                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         60652                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           71                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          882                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1404442                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1324662                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2729104                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    159567230                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14652655                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2824637                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23113782                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22558846                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8461127                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.557165                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             158172322                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            158171744                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94779170                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        254488545                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.552292                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372430                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    117931295                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    145315805                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     23915497                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        40496                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2385892                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    263372241                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.551751                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.372395                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    201884065     76.65%     76.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     31156201     11.83%     88.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11308327      4.29%     92.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5646239      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5149708      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2169046      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2143267      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1022535      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2892853      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    263372241                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    117931295                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     145315805                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21562372                       # Number of memory references committed
system.switch_cpus2.commit.loads             13187944                       # Number of loads committed
system.switch_cpus2.commit.membars              20202                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          21057243                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        130831978                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2998364                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2892853                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           429709871                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          342646785                       # The number of ROB writes
system.switch_cpus2.timesIdled                3431000                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               18835108                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          117931295                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            145315805                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    117931295                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.428460                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.428460                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.411784                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.411784                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       718059024                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      220988230                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      161315302                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         40462                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  63                       # Number of system calls
system.switch_cpus3.numCycles               286391489                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        26002808                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     21651135                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2365491                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9987489                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9527054                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2795435                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect       110042                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    226328464                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             142688292                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           26002808                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12322489                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             29741279                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6571173                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       7337645                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         14053885                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2260472                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    267591552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.655156                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.030457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       237850273     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1825738      0.68%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2304904      0.86%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3661875      1.37%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1530150      0.57%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1973434      0.74%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         2302244      0.86%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1051749      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        15091185      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    267591552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.090795                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.498228                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       224995712                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      8799215                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         29597883                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        15381                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4183356                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3956559                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          809                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     174365201                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         3875                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4183356                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       225226170                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         732135                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      7424897                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         29383151                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       641833                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     173287001                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          172                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         92134                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       448177                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    242009562                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    805831431                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    805831431                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    202676498                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        39333062                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42078                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        21999                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2255858                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     16209309                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8491374                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       100607                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1982547                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         169198017                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        42230                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        162405132                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       160919                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20394558                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     41363005                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1730                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    267591552                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.606914                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.327415                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    198753791     74.28%     74.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     31376423     11.73%     86.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12896035      4.82%     90.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7184834      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9718931      3.63%     97.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2998183      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2952133      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1587076      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       124146      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    267591552                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        1119551     79.24%     79.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        149127     10.56%     89.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       144128     10.20%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    136803600     84.24%     84.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2224494      1.37%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        20078      0.01%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14893417      9.17%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8463543      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     162405132                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.567074                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1412807                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008699                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    593975542                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    189635710                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    158184149                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     163817939                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       122151                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3020550                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          912                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       116436                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           34                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4183356                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         556212                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        70259                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    169240251                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       130985                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     16209309                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8491374                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22000                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         61121                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           81                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          912                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1402607                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1324652                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2727259                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    159578518                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14652713                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2826614                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            23115460                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        22562946                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8462747                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.557204                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             158184718                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            158184149                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         94785357                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        254498789                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.552335                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372439                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    117938795                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    145325001                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     23915956                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        40500                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2385522                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    263408196                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.551710                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.372297                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    201914314     76.65%     76.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     31159185     11.83%     88.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     11308405      4.29%     92.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5647609      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      5151193      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2169632      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      2143679      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1022259      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2891920      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    263408196                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    117938795                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     145325001                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              21563697                       # Number of memory references committed
system.switch_cpus3.commit.loads             13188759                       # Number of loads committed
system.switch_cpus3.commit.membars              20204                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          21058567                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        130840275                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2998557                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2891920                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           429756414                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          342665312                       # The number of ROB writes
system.switch_cpus3.timesIdled                3430215                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               18799937                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          117938795                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            145325001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    117938795                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.428306                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.428306                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.411810                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.411810                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       718107419                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      221003557                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      161332502                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         40466                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  30                       # Number of system calls
system.switch_cpus4.numCycles               286391487                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        22339336                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     20155682                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1169046                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8413421                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7995829                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1237014                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        51669                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    236846054                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             140596569                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           22339336                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      9232843                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             27805077                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        3663895                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       5378579                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         13593226                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1175359                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    272495330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.605323                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.933578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       244690253     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          994700      0.37%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         2034154      0.75%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          847227      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         4625446      1.70%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         4108576      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          797774      0.29%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1665796      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        12731404      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    272495330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078003                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.490924                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       235567888                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      6670796                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         27703860                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        87617                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       2465164                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1962973                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          456                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     164872557                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2456                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       2465164                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       235803245                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        4721222                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1206888                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         27569130                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       729676                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     164787110                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          129                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        310846                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       265868                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents         3237                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands    193445001                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    776225970                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    776225970                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    171796500                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        21648501                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        19138                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         9656                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1848274                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     38899177                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores     19684290                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       179039                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       954858                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         164470629                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        19198                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        158232874                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        80583                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     12534913                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     29965747                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           92                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    272495330                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.580681                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.378365                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    216326849     79.39%     79.39% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     16772181      6.16%     85.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     13816587      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      5969221      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7570076      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      7342059      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      4164426      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       328747      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       205184      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    272495330                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         400807     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead       3126063     86.42%     97.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        90468      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     99246249     62.72%     62.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1382336      0.87%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         9478      0.01%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     37952623     23.99%     87.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite     19642188     12.41%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     158232874                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.552506                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            3617338                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022861                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    592658999                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    177028758                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    156888663                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     161850212                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       285265                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      1475664                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          649                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         4028                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       116463                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads        14016                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       2465164                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        4311630                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       204516                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    164489924                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1596                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     38899177                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts     19684290                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         9660                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        139920                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           73                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         4028                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       681984                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       689481                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1371465                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    157127670                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     37824152                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1105204                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   97                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            57464756                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        20587625                       # Number of branches executed
system.switch_cpus4.iew.exec_stores          19640604                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.548646                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             156893527                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            156888663                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         84723101                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        166876960                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.547812                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.507698                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    127517526                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    149855478                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     14649752                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        19106                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1194894                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    270030166                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.554958                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.378832                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    215726262     79.89%     79.89% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     19788990      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9291291      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      9200375      3.41%     94.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      2499514      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5     10708593      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       798007      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       583354      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      1433780      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    270030166                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    127517526                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     149855478                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              56991340                       # Number of memory references committed
system.switch_cpus4.commit.loads             37423513                       # Number of loads committed
system.switch_cpus4.commit.membars               9538                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          19788739                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        133258161                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1451568                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      1433780                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           433101226                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          331475905                       # The number of ROB writes
system.switch_cpus4.timesIdled                5196950                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               13896157                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          127517526                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            149855478                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    127517526                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.245899                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.245899                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.445256                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.445256                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       776845616                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      182171520                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      196378993                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         19076                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus5.numCycles               286391489                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        23285728                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     19038770                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2271146                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      9825449                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         9210187                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2399002                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect       101590                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    226164652                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             132042953                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           23285728                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     11609189                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             27684710                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        6560569                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       3915097                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines         13901004                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2289607                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    262004049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.615918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.966778                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       234319339     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1497117      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2370481      0.90%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3767733      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1577924      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1771838      0.68%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1856555      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1222855      0.47%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        13620207      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    262004049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081307                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.461058                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       224139553                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      5956879                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         27598068                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        70467                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       4239080                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3822430                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          489                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     161273488                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         3198                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       4239080                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       224460936                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1922536                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      3088232                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         27351341                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       941922                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     161188353                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents        23620                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        278214                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       353326                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents        34901                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    223774609                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    749811274                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    749811274                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    191454607                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        32319967                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        40975                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        22466                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2865959                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     15368617                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      8262188                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       250199                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1875639                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         160986340                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        41095                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        152528070                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       186911                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     20161808                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     44619842                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         3765                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    262004049                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.582159                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.273675                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    197678317     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     25817291      9.85%     85.30% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     14129423      5.39%     90.70% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      9617709      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      8997991      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2599041      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      2008977      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       684625      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       470675      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    262004049                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          35466     12.47%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        110249     38.76%     51.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       138703     48.77%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    127779731     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2407808      1.58%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        18508      0.01%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     14098060      9.24%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      8223963      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     152528070                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.532586                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             284418                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001865                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    567531515                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    181190901                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    150094461                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     152812488                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       463645                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2733881                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          385                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         1686                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       230747                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         9508                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       4239080                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1307573                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       137439                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    161027585                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        19858                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     15368617                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      8262188                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        22447                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        101511                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           37                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         1686                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1330907                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1291178                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2622085                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    150373395                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     13265386                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      2154672                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  150                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            21487459                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        21167747                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           8222073                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.525062                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             150095580                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            150094461                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         87760238                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        229232687                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.524088                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382843                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    112455974                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    137840271                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     23187537                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        37330                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2319383                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    257764969                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.534752                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.388430                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    201804946     78.29%     78.29% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     27100897     10.51%     88.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2     10551144      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      5684907      2.21%     95.10% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4260409      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2374789      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1463625      0.57%     98.24% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1308982      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      3215270      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    257764969                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    112455974                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     137840271                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              20666171                       # Number of memory references committed
system.switch_cpus5.commit.loads             12634734                       # Number of loads committed
system.switch_cpus5.commit.membars              18624                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          19785979                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        124204309                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2799868                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      3215270                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           415576753                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          326294966                       # The number of ROB writes
system.switch_cpus5.timesIdled                3641267                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               24387440                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          112455974                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            137840271                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    112455974                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.546699                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.546699                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.392665                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.392665                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       678134362                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      208063365                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      150425093                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         37296                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus6.numCycles               286391489                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        23282105                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     19038015                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2273848                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      9834643                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         9207027                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2397569                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect       101408                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    226156073                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             132035280                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           23282105                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     11604596                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             27687561                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        6575568                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       3905801                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines         13902770                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      2292251                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    262001329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.615875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.966789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       234313768     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1503834      0.57%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         2375035      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3770082      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1571000      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1764355      0.67%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1858209      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1219442      0.47%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        13625604      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    262001329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081295                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.461031                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       224125895                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      5952693                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         27600803                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        70547                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       4251389                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3819903                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          483                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     161260191                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         3182                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       4251389                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       224455684                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1915602                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      3084722                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         27345814                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       948116                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     161171222                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents        22360                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        278083                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       356524                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents        34123                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    223768315                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    749742186                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    749742186                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    191340999                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        32427300                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        40928                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        22428                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2887169                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     15368665                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      8257059                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       249443                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1876316                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         160955544                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        41042                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        152464059                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       187187                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     20222997                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     44796529                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         3733                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    262001329                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.581921                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.273493                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    197700397     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     25809385      9.85%     85.31% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     14122494      5.39%     90.70% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      9619731      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      8990365      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2592093      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      2011087      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       684170      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       471607      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    262001329                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          35418     12.48%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        109831     38.69%     51.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       138609     48.83%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    127725910     83.77%     83.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2406867      1.58%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        18497      0.01%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     14094171      9.24%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      8218614      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     152464059                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.532362                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             283858                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001862                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    567400492                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    181221235                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    150021473                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     152747917                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       459515                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2741399                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          401                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1685                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       230354                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         9501                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       4251389                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1303708                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       137086                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    160996736                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        57053                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     15368665                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      8257059                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        22408                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        100896                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           34                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1685                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1331495                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1292980                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2624475                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    150301344                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     13257827                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2162715                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  150                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            21474526                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        21155003                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           8216699                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.524811                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             150022588                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            150021473                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         87720329                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        229134855                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.523834                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382833                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    112389376                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    137758584                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     23238382                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        37309                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2322085                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    257749940                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.534466                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.388050                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    201819099     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     27088143     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2     10547374      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5680076      2.20%     95.11% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4256723      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2374143      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1463771      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1309656      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      3210955      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    257749940                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    112389376                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     137758584                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              20653966                       # Number of memory references committed
system.switch_cpus6.commit.loads             12627261                       # Number of loads committed
system.switch_cpus6.commit.membars              18614                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          19774217                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        124130730                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2798206                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      3210955                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           415535197                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          326245539                       # The number of ROB writes
system.switch_cpus6.timesIdled                3642874                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               24390160                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          112389376                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            137758584                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    112389376                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.548208                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.548208                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.392433                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.392433                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       677805998                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      207971686                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      150405211                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         37274                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  30                       # Number of system calls
system.switch_cpus7.numCycles               286391489                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        22310986                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     20129941                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1175862                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8938605                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7999619                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1236537                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        52180                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    236834518                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             140407927                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           22310986                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9236156                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             27776629                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        3667990                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       5354326                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         13598027                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1182447                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    272428040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.604672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.932356                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       244651411     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          994143      0.36%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2030714      0.75%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          849693      0.31%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         4621826      1.70%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         4109442      1.51%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          806969      0.30%     94.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1662196      0.61%     95.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        12701646      4.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    272428040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.077904                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.490266                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       235556787                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      6646059                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         27675942                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        87140                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       2462107                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      1960082                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          460                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     164655007                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2428                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       2462107                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       235791603                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        4695330                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1207976                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         27540804                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       730215                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     164570118                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          118                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        309381                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       265140                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         6169                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    193204209                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    775213225                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    775213225                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    171588915                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        21615282                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        19124                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         9655                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1847858                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     38859674                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores     19664660                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       179050                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       949320                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         164253777                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        19184                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        158080966                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        79605                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     12461706                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     29615311                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          102                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    272428040                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.580267                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.377739                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    216277484     79.39%     79.39% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     16798906      6.17%     85.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     13810487      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      5961412      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7554534      2.77%     95.59% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      7330701      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      4161626      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       327667      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       205223      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    272428040                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         400486     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead       3122057     86.41%     97.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        90394      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     99160326     62.73%     62.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1378703      0.87%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         9466      0.01%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     37911687     23.98%     87.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite     19620784     12.41%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     158080966                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.551975                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt            3612937                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022855                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    592282514                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    176738725                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    156736834                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     161693903                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       285111                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      1479193                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          666                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         4068                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       119435                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads        13996                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       2462107                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        4285296                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       203187                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    164273059                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1689                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     38859674                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts     19664660                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         9658                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        139018                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents          111                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         4068                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       691178                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       687631                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      1378809                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    156972729                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     37783695                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1108237                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   98                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            57402576                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        20567110                       # Number of branches executed
system.switch_cpus7.iew.exec_stores          19618881                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.548105                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             156741715                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            156736834                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         84644727                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        166712993                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.547282                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.507727                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    127365579                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    149676561                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     14611830                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        19082                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1202009                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    269965933                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.554428                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.378137                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    215717735     79.91%     79.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     19771495      7.32%     87.23% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9287301      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      9184866      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      2498006      0.93%     95.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5     10696691      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       798026      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       582273      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      1429540      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    269965933                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    127365579                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     149676561                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              56925699                       # Number of memory references committed
system.switch_cpus7.commit.loads             37380474                       # Number of loads committed
system.switch_cpus7.commit.membars               9526                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          19765009                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        133098933                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      1449730                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      1429540                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           432824394                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          331039178                       # The number of ROB writes
system.switch_cpus7.timesIdled                5201958                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               13963449                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          127365579                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            149676561                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    127365579                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.248578                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.248578                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.444725                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.444725                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       776105725                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      182007109                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      196133153                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         19052                       # number of misc regfile writes
system.l2.replacements                         170542                       # number of replacements
system.l2.tagsinuse                      32764.617287                       # Cycle average of tags in use
system.l2.total_refs                          2326401                       # Total number of references to valid blocks.
system.l2.sampled_refs                         203304                       # Sample count of references to valid blocks.
system.l2.avg_refs                          11.442967                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           148.652125                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      6.760188                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2785.038227                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.492793                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3124.904825                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      7.066126                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1541.552307                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      6.566004                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1511.306672                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      7.201604                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   4615.330236                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      6.848213                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   3150.813798                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      7.464522                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   3137.544596                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      7.348735                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   4614.086230                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            976.962615                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1105.495036                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            698.070963                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            714.044076                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1202.224637                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1070.986400                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1102.306612                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1208.549746                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.004537                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000206                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.084993                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000229                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.095365                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000216                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.047044                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000200                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.046121                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000220                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.140849                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000209                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.096155                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000228                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.095750                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000224                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.140811                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.029815                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.033737                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.021303                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.021791                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.036689                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.032684                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.033640                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.036882                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999897                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        44833                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        56026                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        31986                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        32034                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        63524                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        56006                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        56027                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        63350                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  403797                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           116662                       # number of Writeback hits
system.l2.Writeback_hits::total                116662                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           84                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          152                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          244                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          247                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           90                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          152                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          152                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           90                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1211                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        44917                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        56178                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        32230                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        32281                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        63614                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        56158                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        56179                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        63440                       # number of demand (read+write) hits
system.l2.demand_hits::total                   405008                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        44917                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        56178                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        32230                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        32281                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        63614                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        56158                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        56179                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        63440                       # number of overall hits
system.l2.overall_hits::total                  405008                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        17508                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        25922                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         9367                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         9378                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        28090                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        25923                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        25862                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        28127                       # number of ReadReq misses
system.l2.ReadReq_misses::total                170496                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data           18                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data           18                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  36                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        17508                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        25922                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         9385                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         9396                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        28090                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        25923                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        25862                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        28127                       # number of demand (read+write) misses
system.l2.demand_misses::total                 170532                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        17508                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        25922                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         9385                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         9396                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        28090                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        25923                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        25862                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        28127                       # number of overall misses
system.l2.overall_misses::total                170532                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5923138                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2928510305                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      6243645                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   4372556264                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      7028065                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1579007941                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      6645823                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1589161585                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      6599913                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   4685426940                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5951151                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   4360052325                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      6527365                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   4348716891                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      7013925                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   4698497671                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     28613862947                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data      2832327                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data      3128433                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       5960760                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5923138                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2928510305                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      6243645                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   4372556264                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      7028065                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1581840268                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      6645823                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1592290018                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      6599913                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   4685426940                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5951151                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   4360052325                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      6527365                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   4348716891                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      7013925                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   4698497671                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      28619823707                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5923138                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2928510305                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      6243645                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   4372556264                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      7028065                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1581840268                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      6645823                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1592290018                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      6599913                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   4685426940                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5951151                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   4360052325                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      6527365                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   4348716891                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      7013925                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   4698497671                       # number of overall miss cycles
system.l2.overall_miss_latency::total     28619823707                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        62341                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        81948                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        41353                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        41412                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        91614                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        81929                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        81889                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        91477                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              574293                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       116662                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            116662                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           84                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          262                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          265                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           90                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           90                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1247                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        62425                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        82100                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        41615                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        41677                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        91704                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        82081                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        82041                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        91567                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               575540                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        62425                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        82100                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        41615                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        41677                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        91704                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        82081                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        82041                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        91567                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              575540                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.280842                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.316323                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.956522                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.226513                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.226456                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.306613                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.316408                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.315818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.977273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.307476                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.296880                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.068702                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.067925                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.028869                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.280465                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.315737                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.956522                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.225520                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.225448                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.306312                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.315822                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.315233                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.307174                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.296299                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.280465                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.315737                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.956522                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.225520                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.225448                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.306312                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.315822                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.315233                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.307174                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.296299                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 169232.514286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 167266.981094                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 164306.447368                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 168681.284777                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 159728.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 168571.361268                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 158233.880952                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 169456.343037                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 160973.487805                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 166800.531862                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 156609.236842                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 168192.428538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 171772.763158                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 168150.834854                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 163114.534884                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 167045.816155                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 167827.180385                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 157351.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 173801.833333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 165576.666667                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 169232.514286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 167266.981094                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 164306.447368                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 168681.284777                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 159728.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 168549.842088                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 158233.880952                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 169464.667731                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 160973.487805                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 166800.531862                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 156609.236842                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 168192.428538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 171772.763158                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 168150.834854                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 163114.534884                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 167045.816155                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 167826.705293                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 169232.514286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 167266.981094                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 164306.447368                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 168681.284777                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 159728.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 168549.842088                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 158233.880952                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 169464.667731                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 160973.487805                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 166800.531862                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 156609.236842                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 168192.428538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 171772.763158                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 168150.834854                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 163114.534884                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 167045.816155                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 167826.705293                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                37865                       # number of writebacks
system.l2.writebacks::total                     37865                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        17508                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        25922                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         9367                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         9378                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        28090                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        25923                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        25862                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        28127                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           170496                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data           18                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data           18                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             36                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        17508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        25922                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         9385                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         9396                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        28090                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        25923                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        25862                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        28127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            170532                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        17508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        25922                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         9385                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         9396                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        28090                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        25923                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        25862                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        28127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           170532                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3883530                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1908347669                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      4030416                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2862701403                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      4468047                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1033475128                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      4202346                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1043039499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      4209536                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   3049922690                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3737496                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   2850259654                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      4312974                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   2842493878                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      4506540                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   3060820759                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  18684411565                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data      1782882                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data      2081708                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3864590                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3883530                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1908347669                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      4030416                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2862701403                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      4468047                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1035258010                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      4202346                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1045121207                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      4209536                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   3049922690                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3737496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   2850259654                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      4312974                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   2842493878                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      4506540                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   3060820759                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18688276155                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3883530                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1908347669                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      4030416                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2862701403                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      4468047                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1035258010                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      4202346                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1045121207                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      4209536                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   3049922690                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3737496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   2850259654                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      4312974                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   2842493878                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      4506540                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   3060820759                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18688276155                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.280842                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.316323                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.956522                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.226513                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.226456                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.306613                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.316408                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.315818                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.307476                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.296880                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.068702                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.067925                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.028869                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.280465                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.315737                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.956522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.225520                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.225448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.306312                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.315822                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.315233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.307174                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.296299                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.280465                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.315737                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.956522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.225520                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.225448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.306312                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.315822                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.315233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.307174                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.296299                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       110958                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 108998.610292                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 106063.578947                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 110435.205733                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 101546.522727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 110331.496530                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 100055.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 111221.955534                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 102671.609756                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 108576.813457                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 98355.157895                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 109950.995409                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 113499.315789                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 109910.056376                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 104803.255814                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 108821.444128                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 109588.562576                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        99049                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 115650.444444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107349.722222                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst       110958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 108998.610292                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 106063.578947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 110435.205733                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 101546.522727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 110309.857219                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 100055.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 111230.439229                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 102671.609756                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 108576.813457                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 98355.157895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 109950.995409                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 113499.315789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 109910.056376                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 104803.255814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 108821.444128                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109588.089948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst       110958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 108998.610292                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 106063.578947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 110435.205733                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 101546.522727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 110309.857219                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 100055.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 111230.439229                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 102671.609756                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 108576.813457                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 98355.157895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 109950.995409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 113499.315789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 109910.056376                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 104803.255814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 108821.444128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109588.089948                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               560.196318                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013969605                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1801011.731794                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    35.090722                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   525.105596                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.056235                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.841515                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.897751                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13937336                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13937336                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13937336                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13937336                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13937336                       # number of overall hits
system.cpu0.icache.overall_hits::total       13937336                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.cpu0.icache.overall_misses::total           43                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7496163                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7496163                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7496163                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7496163                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7496163                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7496163                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13937379                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13937379                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13937379                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13937379                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13937379                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13937379                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 174329.372093                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 174329.372093                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 174329.372093                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 174329.372093                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 174329.372093                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 174329.372093                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            7                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            7                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6384826                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6384826                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6384826                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6384826                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6384826                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6384826                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 177356.277778                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 177356.277778                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 177356.277778                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 177356.277778                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 177356.277778                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 177356.277778                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 62425                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               243198362                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 62681                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3879.937493                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.512598                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.487402                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.783252                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.216748                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20488961                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20488961                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      3946812                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3946812                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9318                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9318                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9259                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9259                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24435773                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24435773                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24435773                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24435773                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       211721                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       211721                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          411                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          411                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       212132                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        212132                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       212132                       # number of overall misses
system.cpu0.dcache.overall_misses::total       212132                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23071002163                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23071002163                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     36065022                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     36065022                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23107067185                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23107067185                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23107067185                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23107067185                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20700682                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20700682                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9259                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9259                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24647905                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24647905                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24647905                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24647905                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010228                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010228                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000104                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000104                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008606                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008606                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008606                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008606                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 108968.889071                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 108968.889071                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 87749.445255                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 87749.445255                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 108927.776974                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 108927.776974                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 108927.776974                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 108927.776974                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8248                       # number of writebacks
system.cpu0.dcache.writebacks::total             8248                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       149380                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       149380                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          327                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          327                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       149707                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       149707                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       149707                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       149707                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        62341                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        62341                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           84                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           84                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        62425                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        62425                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        62425                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        62425                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6071169372                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6071169372                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5552345                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5552345                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6076721717                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6076721717                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6076721717                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6076721717                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002533                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002533                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002533                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002533                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 97386.461109                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97386.461109                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 66099.345238                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66099.345238                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 97344.360705                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97344.360705                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 97344.360705                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 97344.360705                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               527.696183                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1093086780                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2066326.616257                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.696183                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.060411                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.845667                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13900303                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13900303                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13900303                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13900303                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13900303                       # number of overall hits
system.cpu1.icache.overall_hits::total       13900303                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           50                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           50                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           50                       # number of overall misses
system.cpu1.icache.overall_misses::total           50                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8515199                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8515199                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8515199                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8515199                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8515199                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8515199                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13900353                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13900353                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13900353                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13900353                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13900353                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13900353                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 170303.980000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 170303.980000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 170303.980000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 170303.980000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 170303.980000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 170303.980000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6776516                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6776516                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6776516                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6776516                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6776516                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6776516                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 173756.820513                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 173756.820513                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 173756.820513                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 173756.820513                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 173756.820513                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 173756.820513                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 82100                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               194790122                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 82356                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2365.220773                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.378921                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.621079                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915543                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084457                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9641052                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9641052                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7988521                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7988521                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22244                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22244                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18639                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18639                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17629573                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17629573                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17629573                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17629573                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       208705                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       208705                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          918                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          918                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       209623                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        209623                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       209623                       # number of overall misses
system.cpu1.dcache.overall_misses::total       209623                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  24218955721                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  24218955721                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     78426217                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     78426217                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  24297381938                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  24297381938                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  24297381938                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  24297381938                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9849757                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9849757                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7989439                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7989439                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18639                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18639                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17839196                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17839196                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17839196                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17839196                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021189                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021189                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000115                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011751                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011751                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011751                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011751                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 116043.965027                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 116043.965027                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 85431.608932                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 85431.608932                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 115909.904629                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 115909.904629                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 115909.904629                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 115909.904629                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        13340                       # number of writebacks
system.cpu1.dcache.writebacks::total            13340                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       126757                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       126757                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          766                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          766                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       127523                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       127523                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       127523                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       127523                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        81948                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        81948                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          152                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          152                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        82100                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        82100                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        82100                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        82100                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8343635531                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8343635531                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     10079568                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     10079568                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8353715099                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8353715099                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8353715099                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8353715099                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008320                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008320                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004602                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004602                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004602                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004602                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 101816.219200                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 101816.219200                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 66312.947368                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66312.947368                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 101750.488417                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101750.488417                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 101750.488417                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101750.488417                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               496.956801                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1090178667                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   501                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2176005.323353                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    42.304503                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   454.652298                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.067796                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.728609                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.796405                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14054653                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14054653                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14054653                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14054653                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14054653                       # number of overall hits
system.cpu2.icache.overall_hits::total       14054653                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           58                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           58                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           58                       # number of overall misses
system.cpu2.icache.overall_misses::total           58                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     10015447                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     10015447                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     10015447                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     10015447                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     10015447                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     10015447                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14054711                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14054711                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14054711                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14054711                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14054711                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14054711                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 172680.120690                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 172680.120690                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 172680.120690                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 172680.120690                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 172680.120690                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 172680.120690                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           46                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           46                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      7802427                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      7802427                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      7802427                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      7802427                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      7802427                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      7802427                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 169617.978261                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 169617.978261                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 169617.978261                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 169617.978261                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 169617.978261                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 169617.978261                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 41615                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               177948073                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 41871                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4249.912183                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.464059                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.535941                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911969                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088031                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11224169                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11224169                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      8330673                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       8330673                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21683                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21683                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        20231                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        20231                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19554842                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19554842                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19554842                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19554842                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       106706                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       106706                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2610                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2610                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       109316                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        109316                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       109316                       # number of overall misses
system.cpu2.dcache.overall_misses::total       109316                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  10776898856                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10776898856                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    188440428                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    188440428                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  10965339284                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  10965339284                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  10965339284                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  10965339284                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11330875                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11330875                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      8333283                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      8333283                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21683                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21683                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        20231                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        20231                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19664158                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19664158                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19664158                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19664158                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009417                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009417                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000313                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000313                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005559                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005559                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005559                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005559                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 100996.184432                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 100996.184432                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 72199.397701                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 72199.397701                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 100308.639943                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 100308.639943                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 100308.639943                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 100308.639943                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       568605                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 56860.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9429                       # number of writebacks
system.cpu2.dcache.writebacks::total             9429                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        65353                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        65353                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2348                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2348                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        67701                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        67701                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        67701                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        67701                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        41353                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        41353                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          262                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          262                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        41615                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        41615                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        41615                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        41615                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3779512471                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3779512471                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     21242817                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     21242817                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3800755288                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3800755288                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3800755288                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3800755288                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003650                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003650                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002116                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002116                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002116                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002116                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91396.330883                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 91396.330883                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 81079.454198                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 81079.454198                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 91331.377820                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91331.377820                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 91331.377820                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91331.377820                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.108572                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1090177842                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   500                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2180355.684000                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    41.108572                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.065879                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.795046                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     14053828                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14053828                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     14053828                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14053828                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     14053828                       # number of overall hits
system.cpu3.icache.overall_hits::total       14053828                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           57                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           57                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           57                       # number of overall misses
system.cpu3.icache.overall_misses::total           57                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      9350650                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      9350650                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      9350650                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      9350650                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      9350650                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      9350650                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     14053885                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     14053885                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     14053885                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     14053885                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     14053885                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     14053885                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 164046.491228                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 164046.491228                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 164046.491228                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 164046.491228                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 164046.491228                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 164046.491228                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           12                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           45                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           45                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           45                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      7339304                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      7339304                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      7339304                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      7339304                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      7339304                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      7339304                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 163095.644444                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 163095.644444                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 163095.644444                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 163095.644444                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 163095.644444                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 163095.644444                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 41677                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               177948035                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 41933                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4243.627573                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.463055                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.536945                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911965                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088035                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     11223685                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11223685                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      8331124                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       8331124                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        21676                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        21676                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        20233                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        20233                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     19554809                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        19554809                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     19554809                       # number of overall hits
system.cpu3.dcache.overall_hits::total       19554809                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       106747                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       106747                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2666                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2666                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       109413                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        109413                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       109413                       # number of overall misses
system.cpu3.dcache.overall_misses::total       109413                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  10779124887                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  10779124887                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    192083353                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    192083353                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  10971208240                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  10971208240                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  10971208240                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  10971208240                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     11330432                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     11330432                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      8333790                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      8333790                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        21676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        21676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        20233                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        20233                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     19664222                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     19664222                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     19664222                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     19664222                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009421                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009421                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000320                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000320                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005564                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005564                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005564                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005564                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 100978.246574                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 100978.246574                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 72049.269692                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 72049.269692                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 100273.351795                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 100273.351795                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 100273.351795                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 100273.351795                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       326254                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 32625.400000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9446                       # number of writebacks
system.cpu3.dcache.writebacks::total             9446                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        65335                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        65335                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2401                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2401                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        67736                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        67736                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        67736                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        67736                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        41412                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        41412                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          265                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          265                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        41677                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        41677                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        41677                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        41677                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3794006872                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3794006872                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     21867350                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     21867350                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3815874222                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3815874222                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3815874222                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3815874222                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003655                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003655                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000032                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002119                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002119                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002119                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002119                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 91616.122670                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 91616.122670                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 82518.301887                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 82518.301887                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 91558.274876                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 91558.274876                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 91558.274876                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 91558.274876                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               581.551507                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1121120490                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1916445.282051                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    40.526270                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   541.025237                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.064946                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.867028                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.931974                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     13593172                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       13593172                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     13593172                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        13593172                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     13593172                       # number of overall hits
system.cpu4.icache.overall_hits::total       13593172                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           54                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           54                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           54                       # number of overall misses
system.cpu4.icache.overall_misses::total           54                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8885075                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8885075                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8885075                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8885075                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8885075                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8885075                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     13593226                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     13593226                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     13593226                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     13593226                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     13593226                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     13593226                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 164538.425926                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 164538.425926                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 164538.425926                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 164538.425926                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 164538.425926                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 164538.425926                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           12                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           12                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           42                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           42                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           42                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      7104146                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      7104146                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      7104146                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      7104146                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      7104146                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      7104146                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 169146.333333                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 169146.333333                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 169146.333333                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 169146.333333                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 169146.333333                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 169146.333333                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 91704                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               490471858                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 91960                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               5333.534776                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   111.916387                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   144.083613                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.437173                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.562827                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     35699194                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       35699194                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data     19548169                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      19548169                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         9551                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         9551                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         9538                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         9538                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     55247363                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        55247363                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     55247363                       # number of overall hits
system.cpu4.dcache.overall_hits::total       55247363                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       321255                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       321255                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          299                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          299                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       321554                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        321554                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       321554                       # number of overall misses
system.cpu4.dcache.overall_misses::total       321554                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  36153073102                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  36153073102                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     26292288                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     26292288                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  36179365390                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  36179365390                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  36179365390                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  36179365390                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     36020449                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     36020449                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data     19548468                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     19548468                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         9551                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         9551                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         9538                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         9538                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     55568917                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     55568917                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     55568917                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     55568917                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.008919                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.008919                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005787                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005787                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005787                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005787                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 112536.997407                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 112536.997407                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 87934.073579                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 87934.073579                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 112514.120148                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 112514.120148                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 112514.120148                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 112514.120148                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        24721                       # number of writebacks
system.cpu4.dcache.writebacks::total            24721                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       229641                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       229641                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          209                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          209                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       229850                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       229850                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       229850                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       229850                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        91614                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        91614                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           90                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           90                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        91704                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        91704                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        91704                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        91704                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   9362560497                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   9362560497                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      6389344                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      6389344                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   9368949841                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   9368949841                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   9368949841                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   9368949841                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001650                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001650                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001650                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001650                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 102195.739701                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 102195.739701                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 70992.711111                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 70992.711111                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 102165.116473                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 102165.116473                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 102165.116473                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 102165.116473                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               528.164232                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1093087431                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2066327.846881                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    38.164232                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.061161                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.846417                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     13900954                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       13900954                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     13900954                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        13900954                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     13900954                       # number of overall hits
system.cpu5.icache.overall_hits::total       13900954                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           50                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           50                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           50                       # number of overall misses
system.cpu5.icache.overall_misses::total           50                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8099320                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8099320                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8099320                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8099320                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8099320                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8099320                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     13901004                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     13901004                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     13901004                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     13901004                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     13901004                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     13901004                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 161986.400000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 161986.400000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 161986.400000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 161986.400000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 161986.400000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 161986.400000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           11                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           11                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6417171                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6417171                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6417171                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6417171                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6417171                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6417171                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 164542.846154                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 164542.846154                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 164542.846154                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 164542.846154                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 164542.846154                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 164542.846154                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 82081                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               194795703                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 82337                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               2365.834352                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   234.381255                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    21.618745                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.915552                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.084448                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      9642306                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        9642306                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7992835                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7992835                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        22248                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        22248                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        18648                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        18648                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     17635141                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        17635141                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     17635141                       # number of overall hits
system.cpu5.dcache.overall_hits::total       17635141                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       208928                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       208928                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          921                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          921                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       209849                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        209849                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       209849                       # number of overall misses
system.cpu5.dcache.overall_misses::total       209849                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  24199124587                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  24199124587                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     77850039                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     77850039                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  24276974626                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  24276974626                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  24276974626                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  24276974626                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      9851234                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      9851234                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7993756                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7993756                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        22248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        22248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        18648                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        18648                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     17844990                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     17844990                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     17844990                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     17844990                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021208                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021208                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000115                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011760                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011760                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011760                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011760                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 115825.186605                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 115825.186605                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 84527.729642                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 84527.729642                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 115687.826132                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 115687.826132                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 115687.826132                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 115687.826132                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        13233                       # number of writebacks
system.cpu5.dcache.writebacks::total            13233                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       126999                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       126999                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          769                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          769                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       127768                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       127768                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       127768                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       127768                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        81929                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        81929                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          152                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          152                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        82081                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        82081                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        82081                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        82081                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   8326787133                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   8326787133                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      9952881                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      9952881                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   8336740014                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   8336740014                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   8336740014                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   8336740014                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008317                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008317                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004600                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004600                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004600                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004600                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 101634.184880                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 101634.184880                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65479.480263                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65479.480263                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 101567.232539                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 101567.232539                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 101567.232539                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 101567.232539                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               527.766548                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1093089199                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2066331.189036                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    37.766548                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.060523                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.845780                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     13902722                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       13902722                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     13902722                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        13902722                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     13902722                       # number of overall hits
system.cpu6.icache.overall_hits::total       13902722                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           48                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           48                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           48                       # number of overall misses
system.cpu6.icache.overall_misses::total           48                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      8461453                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8461453                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      8461453                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8461453                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      8461453                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8461453                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     13902770                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     13902770                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     13902770                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     13902770                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     13902770                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     13902770                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000003                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000003                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 176280.270833                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 176280.270833                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 176280.270833                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 176280.270833                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 176280.270833                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 176280.270833                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            9                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            9                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      7034787                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      7034787                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      7034787                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      7034787                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      7034787                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      7034787                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 180379.153846                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 180379.153846                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 180379.153846                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 180379.153846                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 180379.153846                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 180379.153846                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 82041                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               194789572                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 82297                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               2366.909754                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   234.380340                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    21.619660                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.915548                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.084452                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      9640940                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        9640940                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7988132                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7988132                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        22197                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        22197                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        18637                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        18637                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     17629072                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        17629072                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     17629072                       # number of overall hits
system.cpu6.dcache.overall_hits::total       17629072                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       208642                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       208642                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          916                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          916                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       209558                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        209558                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       209558                       # number of overall misses
system.cpu6.dcache.overall_misses::total       209558                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  24168503813                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  24168503813                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     77913746                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     77913746                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  24246417559                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  24246417559                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  24246417559                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  24246417559                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      9849582                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      9849582                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7989048                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7989048                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        22197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        22197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        18637                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        18637                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     17838630                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     17838630                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     17838630                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     17838630                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021183                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021183                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000115                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011747                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011747                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011747                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011747                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 115837.193916                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 115837.193916                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 85058.674672                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 85058.674672                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 115702.657780                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 115702.657780                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 115702.657780                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 115702.657780                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        13351                       # number of writebacks
system.cpu6.dcache.writebacks::total            13351                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       126753                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       126753                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          764                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          764                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       127517                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       127517                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       127517                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       127517                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        81889                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        81889                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          152                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          152                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        82041                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        82041                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        82041                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        82041                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   8314931684                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   8314931684                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     10001948                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     10001948                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   8324933632                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   8324933632                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   8324933632                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   8324933632                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008314                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008314                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004599                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004599                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004599                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004599                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 101539.055111                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 101539.055111                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65802.289474                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65802.289474                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 101472.844456                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 101472.844456                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 101472.844456                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 101472.844456                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     2                       # number of replacements
system.cpu7.icache.tagsinuse               583.390082                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1121125288                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   587                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1909923.829642                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    42.364854                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   541.025228                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.067892                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.867028                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.934920                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     13597970                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       13597970                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     13597970                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        13597970                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     13597970                       # number of overall hits
system.cpu7.icache.overall_hits::total       13597970                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           57                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           57                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           57                       # number of overall misses
system.cpu7.icache.overall_misses::total           57                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      9440907                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      9440907                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      9440907                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      9440907                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      9440907                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      9440907                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     13598027                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     13598027                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     13598027                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     13598027                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     13598027                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     13598027                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 165629.947368                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 165629.947368                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 165629.947368                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 165629.947368                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 165629.947368                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 165629.947368                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           13                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           13                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           44                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           44                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           44                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      7622312                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      7622312                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      7622312                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      7622312                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      7622312                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      7622312                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 173234.363636                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 173234.363636                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 173234.363636                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 173234.363636                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 173234.363636                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 173234.363636                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 91567                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               490412353                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 91823                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               5340.844375                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   111.916223                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   144.083777                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.437173                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.562827                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     35662295                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       35662295                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data     19525590                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      19525590                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         9536                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         9536                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         9526                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         9526                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     55187885                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        55187885                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     55187885                       # number of overall hits
system.cpu7.dcache.overall_hits::total       55187885                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       319794                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       319794                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          300                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          300                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       320094                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        320094                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       320094                       # number of overall misses
system.cpu7.dcache.overall_misses::total       320094                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  36091934541                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  36091934541                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     27087602                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     27087602                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  36119022143                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  36119022143                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  36119022143                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  36119022143                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     35982089                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     35982089                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data     19525890                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     19525890                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         9536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         9536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         9526                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         9526                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     55507979                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     55507979                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     55507979                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     55507979                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.008888                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.008888                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000015                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005767                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005767                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005767                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005767                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 112859.949033                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 112859.949033                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 90292.006667                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 90292.006667                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 112838.797800                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 112838.797800                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 112838.797800                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 112838.797800                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        24894                       # number of writebacks
system.cpu7.dcache.writebacks::total            24894                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       228317                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       228317                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          210                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          210                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       228527                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       228527                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       228527                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       228527                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        91477                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        91477                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           90                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           90                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        91567                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        91567                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        91567                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        91567                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   9361067856                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   9361067856                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      6581855                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      6581855                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   9367649711                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   9367649711                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   9367649711                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   9367649711                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001650                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001650                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001650                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001650                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 102332.475442                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 102332.475442                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 73131.722222                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 73131.722222                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 102303.774406                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 102303.774406                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 102303.774406                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 102303.774406                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
