<profile>

<section name = "Vitis HLS Report for 'fp2_decode_1_Pipeline_VITIS_LOOP_53_2'" level="0">
<item name = "Date">Tue May 20 14:37:29 2025
</item>
<item name = "Version">2024.2.2 (Build 6049644 on Mar  5 2025)</item>
<item name = "Project">sikep503_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">137, 137, 1.370 us, 1.370 us, 128, 128, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_53_2">135, 135, 12, 2, 1, 63, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 521, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 133, -</column>
<column name="Register">-, -, 193, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln53_fu_175_p2">+, 0, 0, 14, 6, 1</column>
<column name="add_ln55_fu_141_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln56_3_fu_153_p2">+, 0, 0, 14, 7, 6</column>
<column name="add_ln56_fu_163_p2">+, 0, 0, 39, 32, 32</column>
<column name="ap_block_pp0_stage0_11001_grp2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001_grp4">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001_grp1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001_grp3">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io_grp1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_247">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_483">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln53_fu_127_p2">icmp, 0, 0, 14, 6, 2</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="shl_ln55_4_fu_211_p2">shl, 0, 0, 182, 64, 64</column>
<column name="shl_ln55_fu_195_p2">shl, 0, 0, 17, 1, 8</column>
<column name="shl_ln56_fu_235_p2">shl, 0, 0, 182, 64, 64</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="PKB_address0_local">14, 3, 6, 18</column>
<column name="PKB_d0_local">14, 3, 64, 192</column>
<column name="PKB_we0_local">14, 3, 8, 24</column>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 6, 12</column>
<column name="gmem2_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem2_blk_n_R">9, 2, 1, 2</column>
<column name="i_244_fu_66">9, 2, 6, 12</column>
<column name="m_axi_gmem2_0_ARADDR">14, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp2_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp4_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage1_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage1_subdone_grp1_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage1_subdone_grp3_done_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="gmem2_addr_2_read_reg_304">8, 0, 8, 0</column>
<column name="gmem2_addr_2_reg_278">32, 0, 32, 0</column>
<column name="gmem2_addr_read_reg_284">8, 0, 8, 0</column>
<column name="gmem2_addr_reg_272">32, 0, 32, 0</column>
<column name="i_244_fu_66">6, 0, 6, 0</column>
<column name="i_reg_260">6, 0, 6, 0</column>
<column name="icmp_ln53_reg_268">1, 0, 1, 0</column>
<column name="lshr_ln_reg_299">3, 0, 3, 0</column>
<column name="shl_ln55_reg_289">8, 0, 8, 0</column>
<column name="zext_ln55_4_reg_294">6, 0, 64, 58</column>
<column name="i_reg_260">64, 32, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fp2_decode.1_Pipeline_VITIS_LOOP_53_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fp2_decode.1_Pipeline_VITIS_LOOP_53_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fp2_decode.1_Pipeline_VITIS_LOOP_53_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fp2_decode.1_Pipeline_VITIS_LOOP_53_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fp2_decode.1_Pipeline_VITIS_LOOP_53_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fp2_decode.1_Pipeline_VITIS_LOOP_53_2, return value</column>
<column name="m_axi_gmem2_0_AWVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWADDR">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWLEN">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WDATA">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WSTRB">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WLAST">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARADDR">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARLEN">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RDATA">in, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RLAST">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RFIFONUM">in, 11, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_BVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_BREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_BRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_BID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_BUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="enc">in, 32, ap_none, enc, scalar</column>
<column name="PKB_address0">out, 6, ap_memory, PKB, array</column>
<column name="PKB_ce0">out, 1, ap_memory, PKB, array</column>
<column name="PKB_we0">out, 8, ap_memory, PKB, array</column>
<column name="PKB_d0">out, 64, ap_memory, PKB, array</column>
</table>
</item>
</section>
</profile>
