// Seed: 1986195356
module module_0 (
    input  uwire id_0,
    output uwire id_1,
    output wire  id_2
    , id_5,
    output tri   id_3
);
  assign id_2 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    input tri id_2,
    output supply1 id_3,
    input wire id_4,
    output tri id_5,
    inout tri id_6,
    input wand id_7,
    input uwire id_8,
    output supply1 id_9,
    input supply1 id_10,
    output wor id_11,
    output tri0 id_12,
    input wor id_13,
    output wor id_14
);
  wire id_16;
  ;
  logic id_17 = id_7;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_5
  );
  assign modCall_1.id_2 = 0;
  wire id_18;
  wire id_19;
  assign id_12 = id_0;
  assign id_3  = id_2;
endmodule
