<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>PCIE Header parsing/deparsing &mdash; Open FPGA Modules Docs  documentation</title>
      <link rel="stylesheet" href="../../../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../../../_static/css/theme_overrides.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../../../" id="documentation_options" src="../../../../_static/documentation_options.js"></script>
        <script src="../../../../_static/jquery.js"></script>
        <script src="../../../../_static/underscore.js"></script>
        <script src="../../../../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../../../../_static/doctools.js"></script>
        <script src="../../../../_static/sphinx_highlight.js"></script>
    <script src="../../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../search.html" />
    <link rel="next" title="PCIE CONVERSION UNITS" href="../../convertors/readme.html" />
    <link rel="prev" title="PCIe Byte Enable Decoder" href="../../logic/byte_en_decoder/readme.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../../../index.html" class="icon icon-home">
            Open FPGA Modules Docs
          </a>
              <div class="version">
                Git branch: main, <br> Git hash: c815a0a0
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Build system:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../build/readme.html">Build System</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Components:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../../../base.html">Basic Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ctrls.html">Controllers &amp; TSU</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../fl.html">FL Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../flu.html">FLU Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../mi.html">MI Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../mfb.html">MFB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../mvb.html">MVB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../nic.html">Network Tools</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../../../pcie.html">PCIe Tools</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../../mtc/readme.html">MTC (MI Transaction Controller)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../ptc/readme.html">PTC (PCIe Transaction Controller)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../ptc/comp/tag_manager/readme.html">PTC Tag Manager</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../common/readme.html">PCI_EXT_CAP</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../logic/byte_count/readme.html">PCIE Byte Count</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../logic/byte_en_decoder/readme.html">PCIe Byte Enable Decoder</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">PCIE Header parsing/deparsing</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../convertors/readme.html">PCIE CONVERSION UNITS</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../dma/dma_calypte/readme.html">DMA Calypte</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../../debug.html">Debug Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ver.html">UVM Verification</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Packages:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../base/pkg/readme.html">Packages</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../../index.html">Open FPGA Modules Docs</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../../../../pcie.html">PCIe Tools</a></li>
      <li class="breadcrumb-item active">PCIE Header parsing/deparsing</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../../_sources/comp/pcie/others/hdr_gen/readme.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="pcie-header-parsing-deparsing">
<span id="hdr-gen"></span><h1>PCIE Header parsing/deparsing<a class="headerlink" href="#pcie-header-parsing-deparsing" title="Permalink to this heading"></a></h1>
<dl class="vhdl autoentity">
<dt class="sig sig-object vhdl" id="vhdl-entity-pcie_rq_hdr_gen">
<span class="k"><span class="pre">ENTITY</span> </span><span class="sig-name descname"><span class="pre">PCIE_RQ_HDR_GEN</span></span><span class="k"> <span class="pre">IS</span></span><a class="headerlink" href="#vhdl-entity-pcie_rq_hdr_gen" title="Permalink to this definition"></a></dt>
<dd><p>The Purpose of this component is to fill PCIE RQ header.</p>
<span class="sig-name descname">Generics</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Generic</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-gengeneric-pcie_rq_hdr_gen-device"><td><p>DEVICE</p></td>
<td><p>string</p></td>
<td><p>“STRATIX10”</p></td>
<td><p>Target device: “AGILEX”, “STRATIX10”, “7SERIES”, “ULTRASCALE”</p></td>
</tr>
</tbody>
</table>
<span class="sig-name descname">Ports</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Port</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Mode</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>=====</p></td>
<td><p>RQ interface</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_rq_hdr_gen-in_address"><td><p>IN_ADDRESS</p></td>
<td><p>std_logic_vector(62-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Global address in bytes (address is aligned in DWORD)</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_rq_hdr_gen-in_vfid"><td><p>IN_VFID</p></td>
<td><p>std_logic_vector(8-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Virtual Function ID</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_rq_hdr_gen-in_tag"><td><p>IN_TAG</p></td>
<td><p>std_logic_vector(10-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Tag (in case of INTEL contains: TAG_8, TAG_9, TAG, others there is “00”, TAG)</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_rq_hdr_gen-in_dw_cnt"><td><p>IN_DW_CNT</p></td>
<td><p>std_logic_vector(11-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Length in DWORDS</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_rq_hdr_gen-in_attributes"><td><p>IN_ATTRIBUTES</p></td>
<td><p>std_logic_vector(3-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Contains snoop (bit 0), relaxed (bit 1) and ID based ordering bit (bit 2)</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_rq_hdr_gen-in_fbe"><td><p>IN_FBE</p></td>
<td><p>std_logic_vector(4-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>First Byte Enable (Intel only)</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_rq_hdr_gen-in_lbe"><td><p>IN_LBE</p></td>
<td><p>std_logic_vector(4-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Last Byte Enable (Intel only)</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_rq_hdr_gen-in_addr_len"><td><p>IN_ADDR_LEN</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>Address length type, supported are:
1 - 64-DW address
0 - 32-DW address</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_rq_hdr_gen-in_req_type"><td><p>IN_REQ_TYPE</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>Type of request, supported types are:
1 - write
0 - read</p></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>Requester HEADER Output interface</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_rq_hdr_gen-out_header"><td><p>OUT_HEADER</p></td>
<td><p>std_logic_vector(128-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>PCIE RQ header</p></td>
</tr>
</tbody>
</table>
</dd></dl>

<dl class="vhdl autoentity">
<dt class="sig sig-object vhdl" id="vhdl-entity-pcie_cc_hdr_gen">
<span class="k"><span class="pre">ENTITY</span> </span><span class="sig-name descname"><span class="pre">PCIE_CC_HDR_GEN</span></span><span class="k"> <span class="pre">IS</span></span><a class="headerlink" href="#vhdl-entity-pcie_cc_hdr_gen" title="Permalink to this definition"></a></dt>
<dd><p>The Purpose of this component is to fill PCIE CC header.</p>
<span class="sig-name descname">Generics</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Generic</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-gengeneric-pcie_cc_hdr_gen-device"><td><p>DEVICE</p></td>
<td><p>string</p></td>
<td><p>“STRATIX10”</p></td>
<td><p>Target device: “AGILEX”, “STRATIX10”, “7SERIES”, “ULTRASCALE”</p></td>
</tr>
</tbody>
</table>
<span class="sig-name descname">Ports</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Port</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Mode</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>=====</p></td>
<td><p>CC interface (same fo both)</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_cc_hdr_gen-in_lower_addr"><td><p>IN_LOWER_ADDR</p></td>
<td><p>std_logic_vector(7-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Lower address</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_cc_hdr_gen-in_byte_cnt"><td><p>IN_BYTE_CNT</p></td>
<td><p>std_logic_vector(13-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Length in bytes (For Intel, only 12 bits are valid)</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_cc_hdr_gen-in_dw_cnt"><td><p>IN_DW_CNT</p></td>
<td><p>std_logic_vector(11-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Length in DWORDS</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_cc_hdr_gen-in_comp_st"><td><p>IN_COMP_ST</p></td>
<td><p>std_logic_vector(3-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Completition Status</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_cc_hdr_gen-in_req_id"><td><p>IN_REQ_ID</p></td>
<td><p>std_logic_vector(16-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Request ID</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_cc_hdr_gen-in_tag"><td><p>IN_TAG</p></td>
<td><p>std_logic_vector(10-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Tag (in case of INTEL contains TAG_8, TAG_9, TAG, others there is “00”, TAG)</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_cc_hdr_gen-in_tc"><td><p>IN_TC</p></td>
<td><p>std_logic_vector(3-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Transaction Class</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_cc_hdr_gen-in_attributes"><td><p>IN_ATTRIBUTES</p></td>
<td><p>std_logic_vector(3-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Contains snoop, relaxed and ID based ordering bit</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_cc_hdr_gen-in_address_type"><td><p>IN_ADDRESS_TYPE</p></td>
<td><p>std_logic_vector(2-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Global address type</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_cc_hdr_gen-in_meta_func_id"><td><p>IN_META_FUNC_ID</p></td>
<td><p>std_logic_vector(8-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Meta function ID</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_cc_hdr_gen-in_bus_num"><td><p>IN_BUS_NUM</p></td>
<td><p>std_logic_vector(8-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Bus number</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_cc_hdr_gen-comp_with_data"><td><p>COMP_WITH_DATA</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>Type of completition:
1 - Completition with data
0 - completition without data</p></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>Completer HEADER Output interface</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_cc_hdr_gen-out_header"><td><p>OUT_HEADER</p></td>
<td><p>std_logic_vector(96-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>PCIE CC header</p></td>
</tr>
</tbody>
</table>
</dd></dl>

<dl class="vhdl autoentity">
<dt class="sig sig-object vhdl" id="vhdl-entity-pcie_rc_hdr_deparser">
<span class="k"><span class="pre">ENTITY</span> </span><span class="sig-name descname"><span class="pre">PCIE_RC_HDR_DEPARSER</span></span><span class="k"> <span class="pre">IS</span></span><a class="headerlink" href="#vhdl-entity-pcie_rc_hdr_deparser" title="Permalink to this definition"></a></dt>
<dd><p>The Purpose of this component is to deparse PCIE RC header.</p>
<span class="sig-name descname">Generics</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Generic</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-gengeneric-pcie_rc_hdr_deparser-device"><td><p>DEVICE</p></td>
<td><p>string</p></td>
<td><p>“STRATIX10”</p></td>
<td><p>Target device: “AGILEX”, “STRATIX10”, “7SERIES”, “ULTRASCALE”</p></td>
</tr>
</tbody>
</table>
<span class="sig-name descname">Ports</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Port</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Mode</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>=====</p></td>
<td><p>RC interface</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_rc_hdr_deparser-out_low_addr"><td><p>OUT_LOW_ADDR</p></td>
<td><p>std_logic_vector(12-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Lower address</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_rc_hdr_deparser-out_complete"><td><p>OUT_COMPLETE</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>Complete status</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_rc_hdr_deparser-out_dw_cnt"><td><p>OUT_DW_CNT</p></td>
<td><p>std_logic_vector(11-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Length in DWORDS</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_rc_hdr_deparser-out_tag"><td><p>OUT_TAG</p></td>
<td><p>std_logic_vector(10-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Tag (in case of INTEL contains TAG_8, TAG_9, TAG, others there is “00”, TAG)</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_rc_hdr_deparser-out_byte_cnt"><td><p>OUT_BYTE_CNT</p></td>
<td><p>std_logic_vector(13-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Length in bytes (For Intel, only 12 bits are valid)</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_rc_hdr_deparser-out_attributes"><td><p>OUT_ATTRIBUTES</p></td>
<td><p>std_logic_vector(3-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Contains snoop (bit 0), relaxed (bit 1) and ID based ordering bit (bit 2)</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_rc_hdr_deparser-out_comp_st"><td><p>OUT_COMP_ST</p></td>
<td><p>std_logic_vector(3-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Completition Status</p></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>Completer HEADER Input interface</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_rc_hdr_deparser-in_header"><td><p>IN_HEADER</p></td>
<td><p>std_logic_vector(96-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>PCIE RC header</p></td>
</tr>
</tbody>
</table>
</dd></dl>

<dl class="vhdl autoentity">
<dt class="sig sig-object vhdl" id="vhdl-entity-pcie_cq_hdr_deparser">
<span class="k"><span class="pre">ENTITY</span> </span><span class="sig-name descname"><span class="pre">PCIE_CQ_HDR_DEPARSER</span></span><span class="k"> <span class="pre">IS</span></span><a class="headerlink" href="#vhdl-entity-pcie_cq_hdr_deparser" title="Permalink to this definition"></a></dt>
<dd><p>The Purpose of this component is to deparse PCIE CQ header.</p>
<span class="sig-name descname">Generics</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Generic</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-gengeneric-pcie_cq_hdr_deparser-device"><td><p>DEVICE</p></td>
<td><p>string</p></td>
<td><p>“STRATIX10”</p></td>
<td><p>Target device: “AGILEX”, “STRATIX10”, “7SERIES”, “ULTRASCALE”</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-pcie_cq_hdr_deparser-cquser_width"><td><p>CQUSER_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>183</p></td>
<td><p>width of CQ user word in bits (Supported value are 88, 85 and 183)</p></td>
</tr>
</tbody>
</table>
<span class="sig-name descname">Ports</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Port</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Mode</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>=====</p></td>
<td><p>CQ interface (same for both)</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_cq_hdr_deparser-out_tag"><td><p>OUT_TAG</p></td>
<td><p>std_logic_vector(10-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Tag (in case of INTEL contains TAG_8, TAG_9, TAG, others there is “00”, TAG)</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_cq_hdr_deparser-out_address"><td><p>OUT_ADDRESS</p></td>
<td><p>std_logic_vector(64-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Global address in bytes (address is aligned to DWORD)</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_cq_hdr_deparser-out_req_id"><td><p>OUT_REQ_ID</p></td>
<td><p>std_logic_vector(16-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Request ID</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_cq_hdr_deparser-out_tc"><td><p>OUT_TC</p></td>
<td><p>std_logic_vector(3-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Transaction Class</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_cq_hdr_deparser-out_dw_cnt"><td><p>OUT_DW_CNT</p></td>
<td><p>std_logic_vector(11-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Length in DWORDS</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_cq_hdr_deparser-out_attributes"><td><p>OUT_ATTRIBUTES</p></td>
<td><p>std_logic_vector(3-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Contains snoop, relaxed and ID based ordering bit</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_cq_hdr_deparser-out_fbe"><td><p>OUT_FBE</p></td>
<td><p>std_logic_vector(4-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>First Byte Enable</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_cq_hdr_deparser-out_lbe"><td><p>OUT_LBE</p></td>
<td><p>std_logic_vector(4-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Last Byte Enable</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_cq_hdr_deparser-out_address_type"><td><p>OUT_ADDRESS_TYPE</p></td>
<td><p>std_logic_vector(2-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Global address type</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_cq_hdr_deparser-out_target_func"><td><p>OUT_TARGET_FUNC</p></td>
<td><p>std_logic_vector(8-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Target function (META_FUNC_ID)</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_cq_hdr_deparser-out_bar_id"><td><p>OUT_BAR_ID</p></td>
<td><p>std_logic_vector(3-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>BAR ID</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_cq_hdr_deparser-out_bar_aperture"><td><p>OUT_BAR_APERTURE</p></td>
<td><p>std_logic_vector(6-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>BAR APERTURE</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_cq_hdr_deparser-out_addr_len"><td><p>OUT_ADDR_LEN</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>Address length type, supported are:
1 - 64-DW address
0 - 32-DW address</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_cq_hdr_deparser-out_req_type"><td><p>OUT_REQ_TYPE</p></td>
<td><p>std_logic_vector(4-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Type of request, supported types are:
0000 - others
0001 - read
0010 - write
0100 - msg
1000 - msgd</p></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>Completer HEADER Input interface</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_cq_hdr_deparser-in_axi_tuser"><td><p>IN_AXI_TUSER</p></td>
<td><p>std_logic_vector(CQUSER_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>PCIE AXI TUSER signal</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_cq_hdr_deparser-in_header"><td><p>IN_HEADER</p></td>
<td><p>std_logic_vector(128-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>PCIE CQ header</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_cq_hdr_deparser-in_fbe"><td><p>IN_FBE</p></td>
<td><p>std_logic_vector(4-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>First Byte Enable</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-pcie_cq_hdr_deparser-in_lbe"><td><p>IN_LBE</p></td>
<td><p>std_logic_vector(4-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Last Byte Enable</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-pcie_cq_hdr_deparser-in_intel_meta"><td><p>IN_INTEL_META</p></td>
<td><p>std_logic_vector(17-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>PCIE CQ header META, contains: BAR_APERTURE, BAR_ID, TARGET_FUNC</p></td>
</tr>
</tbody>
</table>
</dd></dl>

</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../../logic/byte_en_decoder/readme.html" class="btn btn-neutral float-left" title="PCIe Byte Enable Decoder" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../../convertors/readme.html" class="btn btn-neutral float-right" title="PCIE CONVERSION UNITS" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, CESNET z.s.p.o..</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>