<!DOCTYPE html>
<html lang="en" data-bs-theme="light">
    <head>
        <meta charset="utf-8">
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <meta name="viewport" content="width=device-width, initial-scale=1.0">
        
        <meta name="author" content="RSP">
        <link rel="canonical" href="https://iot-kmutnb.github.io/blogs/teaching/digital_logic_lab_2025-1/intro_qt_vhdl_synth/">
        <link rel="shortcut icon" href="../../../img/favicon.ico">
        <title>Tutorial: VHDL Coding &amp; Logic Synthesis with Quartus Prime - IoT Engineering Education</title>
        <link href="../../../css/bootstrap.min.css" rel="stylesheet">
        <link href="../../../css/fontawesome.min.css" rel="stylesheet">
        <link href="../../../css/brands.min.css" rel="stylesheet">
        <link href="../../../css/solid.min.css" rel="stylesheet">
        <link href="../../../css/v4-font-face.min.css" rel="stylesheet">
        <link href="../../../css/base.css" rel="stylesheet">
        <link id="hljs-light" rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/styles/github.min.css" >
        <link id="hljs-dark" rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/styles/github-dark.min.css" disabled>
        <link href="../../../css/extra.css" rel="stylesheet">
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/highlight.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/yaml.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/c.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/cpp.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/arduino.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/python.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/javascript.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/typescript.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/json.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/rust.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/vhdl.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/verilog.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/bash.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/text.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/plaintext.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/matlab.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/julia.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/go.min.js"></script>
        <script>hljs.highlightAll();</script>
        <script async src="https://www.googletagmanager.com/gtag/js?id=G-966FQ6RN6W"></script>
        <script>
          window.dataLayer = window.dataLayer || [];
          function gtag(){dataLayer.push(arguments);}
          gtag('js', new Date());

          gtag('config', "G-966FQ6RN6W");
        </script> 
    </head>

    <body>
        <div class="navbar fixed-top navbar-expand-lg navbar-dark bg-primary">
            <div class="container">
                <a class="navbar-brand" href="../../..">IoT Engineering Education</a>
                <!-- Expander button -->
                <button type="button" class="navbar-toggler" data-bs-toggle="collapse" data-bs-target="#navbar-collapse" aria-controls="navbar-collapse" aria-expanded="false" aria-label="Toggle navigation">
                    <span class="navbar-toggler-icon"></span>
                </button>

                <!-- Expanded navigation -->
                <div id="navbar-collapse" class="navbar-collapse collapse">
                        <!-- Main navigation -->
                        <ul class="nav navbar-nav">
                            <li class="nav-item">
                                <a href="../../.." class="nav-link">Home</a>
                            </li>
                            <li class="nav-item">
                                <a href="../../../about/" class="nav-link">About</a>
                            </li>
                        </ul>

                    <ul class="nav navbar-nav ms-md-auto">
                        <li class="nav-item">
                            <a href="#" class="nav-link" data-bs-toggle="modal" data-bs-target="#mkdocs_search_modal">
                                <i class="fa fa-search"></i> Search
                            </a>
                        </li>
                    </ul>
                </div>
            </div>
        </div>

        <div class="container">
            <div class="row">
                    <div class="col-md-3"><div class="navbar-expand-md bs-sidebar hidden-print affix" role="complementary">
    <div class="navbar-header">
        <button type="button" class="navbar-toggler collapsed" data-bs-toggle="collapse" data-bs-target="#toc-collapse" title="Table of Contents">
            <span class="fa fa-angle-down"></span>
        </button>
    </div>

    
    <div id="toc-collapse" class="navbar-collapse collapse card bg-body-tertiary">
        <ul class="nav flex-column">
            
            <li class="nav-item" data-bs-level="1"><a href="#tutorial-vhdl-coding-logic-synthesis-with-quartus-prime" class="nav-link">Tutorial: VHDL Coding &amp; Logic Synthesis with Quartus Prime</a>
              <ul class="nav flex-column">
            <li class="nav-item" data-bs-level="2"><a href="#hdl-based-logic-synthesis" class="nav-link">HDL-based Logic Synthesis</a>
              <ul class="nav flex-column">
              </ul>
            </li>
            <li class="nav-item" data-bs-level="2"><a href="#quartus-prime-vhdl-templates" class="nav-link">Quartus Prime - VHDL Templates</a>
              <ul class="nav flex-column">
              </ul>
            </li>
            <li class="nav-item" data-bs-level="2"><a href="#vhdl-modeling-mux2_1-d-type-flip-flop" class="nav-link">VHDL Modeling: MUX2_1 + D-Type Flip-Flop</a>
              <ul class="nav flex-column">
              </ul>
            </li>
            <li class="nav-item" data-bs-level="2"><a href="#netlist-viewers" class="nav-link">Netlist Viewers</a>
              <ul class="nav flex-column">
              </ul>
            </li>
            <li class="nav-item" data-bs-level="2"><a href="#vhdl-modeling-d-type-latch" class="nav-link">VHDL Modeling: D-Type Latch</a>
              <ul class="nav flex-column">
              </ul>
            </li>
              </ul>
            </li>
        </ul>
    </div>
</div></div>
                    <div class="col-md-9" role="main">

<h1 id="tutorial-vhdl-coding-logic-synthesis-with-quartus-prime"><strong>Tutorial: VHDL Coding &amp; Logic Synthesis with Quartus Prime</strong><a class="headerlink" href="#tutorial-vhdl-coding-logic-synthesis-with-quartus-prime" title="Permanent link">#</a></h1>
<ul>
<li><a href="#hdl-based-logic-synthesis"><strong>HDL-based Logic Synthesis</strong></a></li>
<li><a href="#quartus-prime-vhdl-templates"><strong>Quartus Prime - VHDL Templates</strong></a></li>
<li><a href="#vhdl-modeling-mux2_1-d-type-flip-flop"><strong>VHDL Modeling: MUX2_1 + D-Type Flip-Flop</strong></a></li>
<li><a href="#netlist-viewers"><strong>Netlist Viewers</strong></a></li>
<li><a href="#vhdl-modeling-d-type-latch"><strong>VHDL Modeling: D-Type Latch</strong></a></li>
</ul>
<hr />
<h2 id="hdl-based-logic-synthesis"><strong>HDL-based Logic Synthesis</strong><a class="headerlink" href="#hdl-based-logic-synthesis" title="Permanent link">#</a></h2>
<p>In an <strong>HDL-based FPGA design flow</strong>, synthesizable VHDL source code of
the logic design must be compiled and optimized using
a logic synthesis tool to produce a lower-level netlist,
similar to a gate-level netlist.</p>
<p>This netlist is then mapped to FPGA internal resources,
which are subsequently fitted during the place and route steps
to produce a post-fitting netlist.
In the final step, a corresponding bitstream file is
generated for configuration of the FPGA.</p>
<p><img alt="" src="../fpga_design_flow.jpg" /></p>
<p><strong>Figure:</strong> Intel / Altera FPGA Design Flow using Quartus Prime tools</p>
<p>Quartus Prime provides synthesis optimization options that target area, 
performance, power, or a balanced configuration, depending on 
design requirements. These options impact both synthesis run time 
and key design metrics such as area and performance.</p>
<p><img alt="" src="qt_synth_options.jpg" /></p>
<p><strong>Figure:</strong> Synthesis Options</p>
<p>&nbsp;</p>
<hr />
<h2 id="quartus-prime-vhdl-templates"><strong>Quartus Prime - VHDL Templates</strong><a class="headerlink" href="#quartus-prime-vhdl-templates" title="Permanent link">#</a></h2>
<p>HDL coding styles have a significant effect on the quality of results for programmable logic designs. 
It is vitally important to understand the linkage between VHDL code
and the corresponding logic produced by the synthesis tool.</p>
<p>Quartus Prime offers a collection of helpful <strong>HDL Code Templates</strong>
(for VHDL, Verilog, and SystemVerilog), which can assist in accelerating development and ensuring best practices.</p>
<p><img alt="" src="qt_vhdl_template-1.jpg" /></p>
<p><img alt="" src="qt_vhdl_template-2.jpg" /></p>
<p><strong>Figure:</strong> Quartus Prime - VHDL Code Template</p>
<p>&nbsp;</p>
<hr />
<h2 id="vhdl-modeling-mux2_1-d-type-flip-flop"><strong>VHDL Modeling: MUX2_1 + D-Type Flip-Flop</strong><a class="headerlink" href="#vhdl-modeling-mux2_1-d-type-flip-flop" title="Permanent link">#</a></h2>
<p>&nbsp;</p>
<p>In this section, we will explore how VHDL models of
basic digital logic circuits are synthesized
using the <strong>Quartus Prime</strong> software.</p>
<p>The following is the entity declaration of an example design (MUX2_1 + DFF):</p>
<pre><code class="language-VHDL">LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;

ENTITY synth_test IS
    PORT (
        CLK   : IN STD_LOGIC; -- clock input
        RST_N : IN STD_LOGIC; -- asynchronous reset, active-low
        CE    : IN STD_LOGIC; -- clock enable
        D0    : IN STD_LOGIC; -- data input 0
        D1    : IN STD_LOGIC; -- data input 1
        SEL   : IN STD_LOGIC; -- data select
        Q     : OUT STD_LOGIC -- data output
    );
END ENTITY;
</code></pre>
<p>Two versions of architectural implementations of the design example 
are provided below. Both versions lead to the same synthesis results.</p>
<p><strong>Version 1</strong></p>
<pre><code class="language-VHDL">ARCHITECTURE rtl OF synth_test IS
    SIGNAL q_int : STD_LOGIC;
BEGIN
    mux_dff_proc: PROCESS (CLK, RST_N)
    BEGIN
        IF RST_N = '0' THEN -- asynchronous reset
            q_int &lt;= '0';
        ELSIF rising_edge(CLK) THEN
            IF CE = '1' THEN
                IF SEL = '0' THEN
                    q_int &lt;= D0;
                ELSE
                    q_int &lt;= D1;
                END IF;
            END IF;
        END IF;
    END PROCESS;

    Q &lt;= Q_int;

END ARCHITECTURE;
</code></pre>
<p>&nbsp;</p>
<p><strong>Version 2</strong></p>
<pre><code class="language-VHDL">ARCHITECTURE rtl OF synth_test IS
    SIGNAL data_next : STD_LOGIC;
    SIGNAL q_int : STD_LOGIC;
BEGIN
    -- MUX2_1: conditional concurrent assignment
    data_next &lt;= D1 WHEN SEL = '1' ELSE D0;

    -- D-type flip-flop with async. reset and sync. clock enable
    dff_proc : PROCESS (CLK, RST_N)
    BEGIN
        IF RST_N = '0' THEN -- asynchronous reset
            q_int &lt;= '0';
        ELSIF rising_edge(CLK) THEN
            IF CE = '1' THEN -- clock enable is active.
                q_int &lt;= data_next; -- update data
            END IF;
        END IF;
    END PROCESS;

    Q &lt;= q_int;

END ARCHITECTURE;
</code></pre>
<p>The key difference between the two versions is that the first one is 
modeled using a single process block, whereas the second one uses
a conditional concurrent signal assignment for a 2-to-1 multiplexer,
and a process block for a D-type flip-flop, where the data input comes
from the output of the multiplexer.</p>
<p><strong>Note:</strong> <strong>Inferring</strong> in the context of digital design and synthesis means that 
the synthesis tool automatically recognizes and generates hardware components
— such as multiplexers, flip-flops, adders, or ROM / RAM blocks — 
from the HDL code, without explicitly describing those components.</p>
<p>The synthesis tool can automatically <strong>infer</strong> a multiplexer and a D-type flip-flop
from the VHDL code. The synthesis report shows that the design utilizes 
two logic elements (LEs) and one register (flip-flop).</p>
<p><img alt="" src="mux_dff_synth.jpg" /></p>
<p><strong>Figure:</strong> Synthesis Report</p>
<p>&nbsp;</p>
<p><strong>Note:</strong> A <strong>Logic Element</strong> (LE) is the smallest unit of logic in the MAX 10 device family architecture. Each LE includes the following features:</p>
<ul>
<li><strong>Logic resources:</strong><ul>
<li>A 4-input Look-Up Table (LUT) for combinational logic</li>
<li>A programmable register (flip-flop) for sequential logic</li>
<li>A carry chain connection (for fast arithmetic operations)</li>
<li>A register chain connection (for shift register functionality)</li>
</ul>
</li>
<li><strong>Interconnects:</strong><ul>
<li>Local interconnects (for nearby LEs within the same Logic Array Block)</li>
<li>Global interconnects (for communication across the FPGA fabric)</li>
</ul>
</li>
</ul>
<hr />
<h2 id="netlist-viewers"><strong>Netlist Viewers</strong><a class="headerlink" href="#netlist-viewers" title="Permanent link">#</a></h2>
<p>The result of the design compilation can be visualized using 
the <strong>RTL Viewer</strong>, the <strong>Post-Mapping Viewer</strong> and the <strong>Post-Fitting Viewer</strong>.</p>
<ul>
<li>The <strong>RTL Viewer</strong> provides a high-level, graphical view of 
the synthesized VHDL/Verilog code, showing abstract logic 
(multiplexers, flip-flops) directly from the VHDL/Verilog code. </li>
<li>The <strong>Post-Mapping Viewer</strong> presents a detailed, 
technology-specific look at the design after mapping to actual 
device-specific FPGA resources (e.g. LUTs, LABs, IOBs).</li>
<li>The <strong>Post-Fitting Viewer</strong> shows the final physical implementation
of the design after placement and routing. It displays how the logic
elements, interconnects, and I/O blocks are physically placed within
the FPGA fabric.</li>
</ul>
<p>The <strong>RTL Viewer</strong> shows that the design, after synthesis, 
consists of two components at the <strong>register transfer level (RTL)</strong>: 
a 2-to-1 multiplexer (<code>MUX2_1</code>) and a D-type flip-flop (<code>DFF</code>)
(with some control inputs).</p>
<p><img alt="" src="mux_dff_rtl_view.jpg" /></p>
<p><strong>Figure:</strong> RTL Viewer</p>
<p>The <strong>Post-Mapping Viewer</strong> shows how the multiplexer and flip-flop 
are technology-mapped onto the resources of the MAX 10 device.
The schematic displays the circuit components, including I/O buffer blocks for input and
output signals, two combinational logic cells (<code>LOGIC_CELL_COMB</code>),
and a flip-flop. </p>
<p><img alt="" src="mux_dff_post_map_view-1.jpg" /></p>
<p>A combinational logic cell is typically a look-up table (LUT) 
with up to 4 inputs and one output. These logic cells can be used to implement logic gate networks or grouped logic functions. In this example, the LUTs are used to implement data selection logic, such as multiplexers.</p>
<p><img alt="" src="mux_dff_post_map_view-2.jpg" /></p>
<p><img alt="" src="mux_dff_post_map_view-3.jpg" /></p>
<p><strong>Figure:</strong> Post-Mapping / Technology-Map Viewer</p>
<p>&nbsp;</p>
<p>The <strong>Post-Fitting Viewer</strong> shows that additional logic resources and pins 
(e.g., JTAG pins, configuration status pins) are included alongside the user-defined logic.</p>
<p><img alt="" src="mux_dff_post_fitting.jpg" /></p>
<p><strong>Figure:</strong> Post-Fitting Viewer</p>
<p>&nbsp;</p>
<p>The final placement or locations of physical resources can be 
inspected in the <strong>Chip Planner</strong>.
The figure below shows the <strong>Chip Planner view</strong> in Quartus Prime, 
displaying a simplified view of the internal structure of the <strong>MAX 10 DA50 device</strong>:</p>
<ul>
<li>The large region located at the top-left corner corresponds to the <strong>on-chip Flash memory (CFM/UFM)</strong>, responsible for storing the FPGA configuration bitstream.</li>
<li>Along the boundary of the chip are the I/O blocks (IOBs). </li>
<li>The central grid consists of <strong>Logic Array Blocks (LABs)</strong>, 
each containing logic elements such as 4-input LUTs, flip-flops, 
and associated control logic. These LABs are arranged 
in vertical columns across the chip.</li>
<li>Embedded memory blocks and DSP blocks (not used in this design) are also organized in vertical columns within the FPGA fabric.</li>
</ul>
<p><img alt="" src="../intro_max10/max10_structure.jpg" /></p>
<p><strong>Figure:</strong> A simplified view of the MAX 10 FPGA floorplan</p>
<p><img alt="" src="chip_planner-1.jpg" /></p>
<p><strong>Figure:</strong> Chip Planner view of the MAX 10 50DA device</p>
<p>&nbsp;</p>
<hr />
<h2 id="vhdl-modeling-d-type-latch"><strong>VHDL Modeling: D-Type Latch</strong><a class="headerlink" href="#vhdl-modeling-d-type-latch" title="Permanent link">#</a></h2>
<p>The following is the entity of a design in VHDL
that can be inferred as a D-type latch (with enable and asynchronous active-low clear).</p>
<pre><code class="language-VHDL">LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;

ENTITY synth_test IS
    PORT (
        CLR_N : IN STD_LOGIC; -- asynchronous clear (active-low)
        EN    : IN STD_LOGIC; -- latch enable
        D     : IN STD_LOGIC; -- data input
        Q     : OUT STD_LOGIC -- data output
    );
END ENTITY;
</code></pre>
<p>There are two equivalent VHDL implementations of the D-type latch.</p>
<p><strong>Version 1</strong></p>
<pre><code class="language-VHDL">ARCHITECTURE rtl OF synth_test IS
    SIGNAL q_int : STD_LOGIC := '0'; -- with initial value
BEGIN

    latch_proc : PROCESS (CLR_N, EN, D)
    BEGIN
        IF CLR_N = '0' THEN
            q_int &lt;= '0';
        ELSIF EN = '1' THEN
            q_int &lt;= D;
        END IF;
    END PROCESS;

    Q &lt;= Q_int;

END ARCHITECTURE;
</code></pre>
<p>&nbsp;</p>
<p><strong>Version 2</strong></p>
<pre><code>ARCHITECTURE rtl OF synth_test IS
    SIGNAL q_int : STD_LOGIC := '0'; -- with initial value
BEGIN
    q_int &lt;= '0' when CLR_N = '0' 
         ELSE D WHEN EN = '1' ELSE q_int;
    Q &lt;= Q_int;

END ARCHITECTURE;
</code></pre>
<p>&nbsp;</p>
<p><img alt="" src="d_latch_mapped.jpg" /></p>
<p><strong>Figure:</strong> Post-Mapping Viewer of a D-type latch with enable and asynchronous active-low clear</p>
<p>Basically, a D-type latch can be implemented using a 2-to-1 multiplexer (<code>MUX2_1</code>) with a feedback path from its output to one of its data inputs.</p>
<p>In the <strong>Post-Mapping Viewer</strong>, it can be seen that
the logic cell (<code>LOGIC_CELL_COMB</code>), which is a 4-input LUT (<code>LUT4</code>),
implements a <code>MUX2_1</code> and an <code>AND2</code> gate.</p>
<p>The <code>LUT4</code> has 4 inputs with connected as follows:</p>
<ul>
<li><code>DATAA</code> = <code>D</code></li>
<li><code>DATAB</code> = <code>q_int</code></li>
<li><code>DATAC</code> = <code>EN</code></li>
<li><code>DATAD</code> = <code>CLR_N</code></li>
</ul>
<p>The output (<code>O</code>) is defined by the following Boolean equation:</p>
<p><code>O = ((!EN * q_int) + (EN * D)) * CLR_N</code>,</p>
<p>where <code>*</code> and <code>+</code> represent logical <code>AND</code> and <code>OR</code> operators, respectively.</p>
<p>The Truth table of the output function is shown below.</p>
<pre><code>D C B A | O
-----------
0 0 0 0 | 0
0 0 0 1 | 0
0 0 1 0 | 0
0 0 1 1 | 0
0 1 0 0 | 0
0 1 0 1 | 0
0 1 1 0 | 0
0 1 1 1 | 0
1 0 0 0 | 0
1 0 0 1 | 0
1 0 1 0 | 1
1 0 1 1 | 1
1 1 0 0 | 0
1 1 0 1 | 1
1 1 1 0 | 0
1 1 1 1 | 1
</code></pre>
<p>The output bits are be expressed as a <strong>binary or hex string</strong>:
<code>1010_1100_0000_0000</code> or <code>AC00</code> (referred to as the <strong>LUTMASK</strong>).</p>
<p>The following <strong>Python code</strong> can be used to compute the LUT4 table
for the given Boolean expression.</p>
<pre><code class="language-python">print(&quot;D C B A | O&quot;)
print(&quot;-----------&quot;)
for i in range(16):
    #print(f'{i:b}'.zfill(4))
    D      = (i &gt;&gt; 0) &amp; 1 # A
    q_int  = (i &gt;&gt; 1) &amp; 1 # B
    EN     = (i &gt;&gt; 2) &amp; 1 # C
    CLR_N  = (i &gt;&gt; 3) &amp; 1 # D
    O = ((not EN and q_int) or (EN and D)) and CLR_N
    print(f&quot;{CLR_N} {EN} {q_int} {D} | {int(O)}&quot;)
</code></pre>
<p>&nbsp;</p>
<hr />
<p><em>This work is licensed under a</em> <strong><em>Creative Commons Attribution-ShareAlike 4.0 International License</em></strong>.</p>
<p>Created: 2025-06-01 | Last Updated: 2025-06-02</p></div>
            </div>
        </div>

        <footer class="col-md-12">
            <hr>
                <p>Copyright &copy; 2021-2025 IoT Engineering Education, Bangkok/Thailand</a></p>
            <p>Documentation built with <a href="https://www.mkdocs.org/">MkDocs</a>.</p>
        </footer>
        <script src="../../../js/bootstrap.bundle.min.js"></script>
        <script>
            var base_url = "../../..",
                shortcuts = {"help": 191, "next": 78, "previous": 80, "search": 83};
        </script>
        <script src="../../../js/base.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.4/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>
        <script src="../../../search/main.js"></script>

        <div class="modal" id="mkdocs_search_modal" tabindex="-1" role="dialog" aria-labelledby="searchModalLabel" aria-hidden="true">
    <div class="modal-dialog modal-lg">
        <div class="modal-content">
            <div class="modal-header">
                <h4 class="modal-title" id="searchModalLabel">Search</h4>
                <button type="button" class="btn-close" data-bs-dismiss="modal" aria-label="Close"></button>
            </div>
            <div class="modal-body">
                <p>From here you can search these documents. Enter your search terms below.</p>
                <form>
                    <div class="form-group">
                        <input type="search" class="form-control" placeholder="Search..." id="mkdocs-search-query" title="Type search term here">
                    </div>
                </form>
                <div id="mkdocs-search-results" data-no-results-text="No results found"></div>
            </div>
            <div class="modal-footer">
            </div>
        </div>
    </div>
</div><div class="modal" id="mkdocs_keyboard_modal" tabindex="-1" role="dialog" aria-labelledby="keyboardModalLabel" aria-hidden="true">
    <div class="modal-dialog">
        <div class="modal-content">
            <div class="modal-header">
                <h4 class="modal-title" id="keyboardModalLabel">Keyboard Shortcuts</h4>
                <button type="button" class="btn-close" data-bs-dismiss="modal" aria-label="Close"></button>
            </div>
            <div class="modal-body">
              <table class="table">
                <thead>
                  <tr>
                    <th style="width: 20%;">Keys</th>
                    <th>Action</th>
                  </tr>
                </thead>
                <tbody>
                  <tr>
                    <td class="help shortcut"><kbd>?</kbd></td>
                    <td>Open this help</td>
                  </tr>
                  <tr>
                    <td class="next shortcut"><kbd>n</kbd></td>
                    <td>Next page</td>
                  </tr>
                  <tr>
                    <td class="prev shortcut"><kbd>p</kbd></td>
                    <td>Previous page</td>
                  </tr>
                  <tr>
                    <td class="search shortcut"><kbd>s</kbd></td>
                    <td>Search</td>
                  </tr>
                </tbody>
              </table>
            </div>
            <div class="modal-footer">
            </div>
        </div>
    </div>
</div>

    </body>
</html>
