// Seed: 3544208432
module module_0 (
    output wand id_0,
    output wand id_1,
    output tri id_2,
    input wand id_3,
    input wand id_4,
    input wand id_5,
    output wire id_6,
    input wire id_7,
    input supply0 id_8,
    input tri id_9,
    input supply0 id_10,
    input wor id_11,
    output tri id_12,
    output wor id_13,
    input uwire id_14,
    output uwire id_15,
    output wand id_16,
    input tri0 id_17,
    output supply1 id_18,
    output tri id_19,
    input tri id_20,
    output tri0 id_21,
    input tri1 id_22,
    output tri1 id_23,
    output tri0 id_24,
    input wand id_25
);
endmodule
module module_1 #(
    parameter id_15 = 32'd86,
    parameter id_3  = 32'd81
) (
    output uwire id_0,
    input uwire id_1,
    input wire id_2,
    output tri0 _id_3,
    input wor id_4,
    output supply0 id_5,
    input tri id_6,
    input tri1 id_7,
    input wand id_8,
    output wand id_9,
    input tri1 id_10,
    input uwire id_11,
    input wire id_12,
    output wand id_13,
    input wand id_14,
    input uwire _id_15,
    output supply1 id_16,
    input tri1 id_17,
    output supply1 id_18,
    output tri1 id_19
);
  id_21(
      1
  );
  wire [1 : id_15  ==  -1] id_22, id_23;
  wire id_24;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_2,
      id_14,
      id_2,
      id_0,
      id_11,
      id_7,
      id_11,
      id_4,
      id_8,
      id_9,
      id_5,
      id_8,
      id_16,
      id_13,
      id_10,
      id_16,
      id_19,
      id_4,
      id_0,
      id_10,
      id_19,
      id_9,
      id_1
  );
  assign modCall_1.id_4 = 0;
  assign id_5 = 1'h0;
  assign id_9 = 1'b0;
  parameter id_25 = 1;
  parameter id_26 = id_25;
  assign id_0 = id_2 && id_21;
  logic id_27[id_3 : 1];
endmodule
