set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/home/manan/.volare/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/home/manan/.volare/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/openlane/designs/alu4bit"
set ::env(DESIGN_NAME) "alu4bit"
set ::env(VERILOG_FILES) "/openlane/designs/alu4bit/src/alu4bit.v"
set ::env(CLOCK_PORT) "clk"
set ::env(CLOCK_PERIOD) "10.0"
set ::env(RUN_CTS) "1"
set ::env(FP_PDN_MULTILAYER) "1"
set ::env(SYNTH_STRATEGY) "AREA 3"
set ::env(RUN_TAP_DECAP_INSERTION) "1"
set ::env(PL_TARGET_DENSITY) "0.85"
set ::env(PL_RESIZER_DESIGN_OPTIMIZATION) "1"
set ::env(PL_RESIZER_BUFFER_OUTPUT_PORTS) "1"
set ::env(FP_SIZING) "absolute"
set ::env(DIE_AREA) "0 0 50 50"
set ::env(TOP_MARGIN_MULT) "2"
set ::env(BOTTOM_MARGIN_MULT) "2"
set ::env(FP_IO_HLENGTH) "2"
set ::env(FP_IO_VLENGTH) "2"
set ::env(RT_MAX_LAYER) "met4"
