m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/simulation
Eadc_read
Z1 w1741751329
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z4 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z5 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z6 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z7 dC:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/simulation
Z8 8C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/ADC_READ.vhd
Z9 FC:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/ADC_READ.vhd
l0
L14
Vb3JZ8?LZ@C?mKgVn0=0JU3
!s100 DMRe[YE=6mISF>83`TlgY1
Z10 OW;C;10.5c;63
33
Z11 !s110 1741792794
!i10b 1
Z12 !s108 1741792794.000000
Z13 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/ADC_READ.vhd|
Z14 !s107 C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/ADC_READ.vhd|
!i113 1
Z15 o-2008 -explicit -work presynth -O0
Z16 tCvgOpt 0
Abehavioral
R2
R3
R4
R5
R6
DEx4 work 8 adc_read 0 22 b3JZ8?LZ@C?mKgVn0=0JU3
l79
L58
VOF90c<0ID?RSJL;4f92GG3
!s100 kVA^>3CDn`edlhi9Oc^JK3
R10
33
R11
!i10b 1
R12
R13
R14
!i113 1
R15
R16
Eclk_gen
Z17 w1741308276
R3
R5
R6
R7
Z18 8C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.vhd
Z19 FC:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.vhd
l0
L5
VZlR8oL^BRl0Rm=:LN7zz^3
!s100 TV:NWKJRE3m4P0WUjKKgN1
R10
33
R11
!i10b 1
R12
Z20 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.vhd|
Z21 !s107 C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.vhd|
!i113 1
R15
R16
Abehave
R3
R5
R6
DEx4 work 7 clk_gen 0 22 ZlR8oL^BRl0Rm=:LN7zz^3
l14
L11
V6k=:;7j2A?;;dQ>lE=YIE3
!s100 T@OO_dfA07HeV5=cETY0d2
R10
33
R11
!i10b 1
R12
R20
R21
!i113 1
R15
R16
Eclockdivs
Z22 w1725547436
R3
R4
R5
R6
R7
Z23 8C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/ClockDivs.vhd
Z24 FC:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/ClockDivs.vhd
l0
L24
V0FbQXH<R9iQTGcR3[YOeI3
!s100 9A?[@jYf^ZiNWCgo=C8hl0
R10
33
Z25 !s110 1741308167
!i10b 1
Z26 !s108 1741308167.000000
Z27 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/ClockDivs.vhd|
Z28 !s107 C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/ClockDivs.vhd|
!i113 1
R15
R16
Aarchitecture_clockdivs
R3
R4
R5
R6
DEx4 work 9 clockdivs 0 22 0FbQXH<R9iQTGcR3[YOeI3
l48
L41
VOQkT_^I<iWR?jc2c>L>W@1
!s100 WFT0j@21Xb9]9K@XZS_R51
R10
33
R25
!i10b 1
R26
R27
R28
!i113 1
R15
R16
Ecommunications
R22
R5
R6
R7
Z29 8C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/component/work/Communications/Communications.vhd
Z30 FC:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/component/work/Communications/Communications.vhd
l0
L17
V1`9kLWmn<0G5fj7`B^Q8F2
!s100 bS@;HN<g23Y4QF0Vhd3ZI3
R10
33
Z31 !s110 1741308168
!i10b 1
Z32 !s108 1741308168.000000
Z33 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/component/work/Communications/Communications.vhd|
Z34 !s107 C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/component/work/Communications/Communications.vhd|
!i113 1
R15
R16
Artl
R5
R6
DEx4 work 14 communications 0 22 1`9kLWmn<0G5fj7`B^Q8F2
l132
L47
V;`MXoQ?KF5cZU<0SK3NJg1
!s100 YBfd1`^5DeFK1:ng?mmnB3
R10
33
R31
!i10b 1
R32
R33
R34
!i113 1
R15
R16
Edac_set
Z35 w1741375005
R2
R3
R4
R5
R6
R7
Z36 8C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/DAC_SET.vhd
Z37 FC:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/DAC_SET.vhd
l0
L10
VUReSV`Gf2ZhjC1PZ<_bGD3
!s100 z:gXBGNEBgzm[]YXV?^ic2
R10
33
R11
!i10b 1
R12
Z38 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/DAC_SET.vhd|
Z39 !s107 C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/DAC_SET.vhd|
!i113 1
R15
R16
Abehavioral
R2
R3
R4
R5
R6
DEx4 work 7 dac_set 0 22 UReSV`Gf2ZhjC1PZ<_bGD3
l43
L31
ViNC2[T76cK@9V^i[8hi=O1
!s100 oLjYeTRT=ig<eOkkRk3@93
R10
33
R11
!i10b 1
R12
R38
R39
!i113 1
R15
R16
Edata_hub_packets
Z40 w1725641292
R5
R6
R7
Z41 8C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/Data_Hub_Packets.vhd
Z42 FC:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/Data_Hub_Packets.vhd
l0
L23
V2hdLe@_eYCo:hd1Zz_i6g1
!s100 Pb;gOJT9`bH]O_>oZ9Tj41
R10
33
R31
!i10b 1
R32
Z43 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/Data_Hub_Packets.vhd|
Z44 !s107 C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/Data_Hub_Packets.vhd|
!i113 1
R15
R16
Aarchitecture_data_hub_packets
R5
R6
DEx4 work 16 data_hub_packets 0 22 2hdLe@_eYCo:hd1Zz_i6g1
l65
L64
VGRA^AeGW15<C0SXS;>?gJ2
!s100 9OLZ0R_>iZF4IP5?6mQYl3
R10
33
R31
!i10b 1
R32
R43
R44
!i113 1
R15
R16
Edata_saving
R22
R5
R6
R7
Z45 8C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/component/work/Data_Saving/Data_Saving.vhd
Z46 FC:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/component/work/Data_Saving/Data_Saving.vhd
l0
L17
VmUg9=lecDD``4=`bN[6_>3
!s100 jW^282Oj1kQYozDT^=G=30
R10
33
Z47 !s110 1741308169
!i10b 1
Z48 !s108 1741308169.000000
Z49 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/component/work/Data_Saving/Data_Saving.vhd|
Z50 !s107 C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/component/work/Data_Saving/Data_Saving.vhd|
!i113 1
R15
R16
Artl
R5
R6
DEx4 work 11 data_saving 0 22 mUg9=lecDD``4=`bN[6_>3
l144
L60
VEmPRPW?<bT:RHFoWaGZU=0
!s100 bH1@g2=@nG456jQi;o^4j2
R10
33
R47
!i10b 1
R48
R49
R50
!i113 1
R15
R16
Eeject_signal_debounce
R22
R5
R6
R7
Z51 8C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/Eject_Signal_Debounce.vhd
Z52 FC:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/Eject_Signal_Debounce.vhd
l0
L24
Vmk^iC5XbziLf@4L:_;RL63
!s100 >Y=dbFjmP2Q]zlTY02N2_1
R10
33
R47
!i10b 1
R48
Z53 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/Eject_Signal_Debounce.vhd|
Z54 !s107 C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/Eject_Signal_Debounce.vhd|
!i113 1
R15
R16
Aarchitecture_eject_signal_debounce
R5
R6
DEx4 work 21 eject_signal_debounce 0 22 mk^iC5XbziLf@4L:_;RL63
l45
L37
Vj88gjb]ej7DZLE<HP`hE60
!s100 5?o@UnkHWL0:52<U9F]Wb1
R10
33
R47
!i10b 1
R48
R53
R54
!i113 1
R15
R16
Effu_command_checker
R22
R5
R6
R7
Z55 8C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/FFU_Command_Checker.vhd
Z56 FC:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/FFU_Command_Checker.vhd
l0
L23
VT>EI6;PTaN@mkU6AOLR=X1
!s100 9iNS;CWOY;U3dRfhTg72^1
R10
33
R25
!i10b 1
R26
Z57 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/FFU_Command_Checker.vhd|
Z58 !s107 C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/FFU_Command_Checker.vhd|
!i113 1
R15
R16
Aarchitecture_ffu_command_checker
R5
R6
DEx4 work 19 ffu_command_checker 0 22 T>EI6;PTaN@mkU6AOLR=X1
l45
L41
V`mZGUW[>LdLL9LGKUX=5@3
!s100 <5h5Ac6GWhUQ[ieSFU5KQ0
R10
33
R25
!i10b 1
R26
R57
R58
!i113 1
R15
R16
Efpga_buffer
R22
R5
R6
R7
Z59 8C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/smartgen/FPGA_Buffer/FPGA_Buffer.vhd
Z60 FC:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/smartgen/FPGA_Buffer/FPGA_Buffer.vhd
l0
L8
VfXdT=Q5>c^:iYbZJ;caGO2
!s100 <U^zY<BW<IYUG=<ZW6^<E2
R10
33
R31
!i10b 1
R32
Z61 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/smartgen/FPGA_Buffer/FPGA_Buffer.vhd|
Z62 !s107 C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/smartgen/FPGA_Buffer/FPGA_Buffer.vhd|
!i113 1
R15
R16
Adef_arch
R5
R6
DEx4 work 11 fpga_buffer 0 22 fXdT=Q5>c^:iYbZJ;caGO2
l398
L24
Vme2Rd11JO@C3I^n:GkNL]3
!s100 @km?hHdg35nd=Y7zoFM<m0
R10
33
R31
!i10b 1
R32
R61
R62
!i113 1
R15
R16
Egeneral_controller
Z63 w1725300669
R2
R3
R4
R5
R6
R0
Z64 8C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/hdl/General_Controller.vhd
Z65 FC:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/hdl/General_Controller.vhd
l0
L25
VlXnk`PgcC`RH>1ZjD37<L3
!s100 n2MFT9TL_Q8Yl4@k??J;80
R10
33
Z66 !s110 1725300776
!i10b 1
Z67 !s108 1725300775.000000
Z68 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/hdl/General_Controller.vhd|
Z69 !s107 C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/hdl/General_Controller.vhd|
!i113 1
R15
R16
Aarchitecture_general_controller
R2
R3
R4
R5
R6
DEx4 work 18 general_controller 0 22 lXnk`PgcC`RH>1ZjD37<L3
l205
L96
VJYe4nT:3g0ZjZFW8QQQF?3
!s100 3O4N>D9Xjl@RLKc4RU07C1
R10
33
R66
!i10b 1
R67
R68
R69
!i113 1
R15
R16
Egeneral_controller_testbench
Z70 w1725037095
R5
R6
R0
Z71 8C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/stimulus/General_Controller_Testbench.vhd
Z72 FC:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/stimulus/General_Controller_Testbench.vhd
l0
L32
VIkUUQRC?33=nD1Z53ZfOX2
!s100 63L[A>_BbKgc`NfI^`]cZ1
R10
33
R66
!i10b 1
Z73 !s108 1725300776.000000
Z74 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/stimulus/General_Controller_Testbench.vhd|
Z75 !s107 C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/stimulus/General_Controller_Testbench.vhd|
!i113 1
R15
R16
Abehavioral
R5
R6
DEx4 work 28 general_controller_testbench 0 22 IkUUQRC?33=nD1Z53ZfOX2
l187
L35
V=jicGOG0@<`giT17^=6Ag2
!s100 7DLiQ5VT`aSW^@5nHOdNP0
R10
33
R66
!i10b 1
R73
R74
R75
!i113 1
R15
R16
Egs_readout
w1727425931
R2
R5
R6
R7
8C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/GS_Readout.vhd
FC:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/GS_Readout.vhd
l0
L26
Vchfga@VH@<0cYB;]Z:Dng2
!s100 0_AIg:QofdUUGXiW:Ra5W2
R10
33
R47
!i10b 1
R48
!s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/GS_Readout.vhd|
!s107 C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/GS_Readout.vhd|
!i113 1
R15
R16
Einterrupt_generator
R22
R3
R4
R5
R6
R7
Z76 8C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/Interrupt_Generator.vhd
Z77 FC:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/Interrupt_Generator.vhd
l0
L24
Vi[AZN_KLQ`9l0a5De9aW>2
!s100 WFAehMP0MW]iSG7O>lda62
R10
33
R31
!i10b 1
R32
Z78 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/Interrupt_Generator.vhd|
Z79 !s107 C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/Interrupt_Generator.vhd|
!i113 1
R15
R16
Aarchitecture_interrupt_generator
R3
R4
R5
R6
DEx4 work 19 interrupt_generator 0 22 i[AZN_KLQ`9l0a5De9aW>2
l40
L34
Vf2CXa^n;9GXWX@>OV2cTQ3
!s100 SbDb9lfB:fcBGzHWNE9VK1
R10
33
R31
!i10b 1
R32
R78
R79
!i113 1
R15
R16
Epacket_saver
R22
R5
R6
R7
Z80 8C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/Packet_Saver.vhd
Z81 FC:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/Packet_Saver.vhd
l0
L23
VS4OX<9W?An6k6UgAP8jcM3
!s100 ^<2hL?jJF@d6_k^<?g5[`2
R10
33
R47
!i10b 1
R32
Z82 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/Packet_Saver.vhd|
Z83 !s107 C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/Packet_Saver.vhd|
!i113 1
R15
R16
Aarchitecture_packet_saver
R5
R6
DEx4 work 12 packet_saver 0 22 S4OX<9W?An6k6UgAP8jcM3
l101
L65
VcSDVhZal8;i^?4e`f>?@d0
!s100 EOQW6fZkGm16<PE1kgDlb1
R10
33
R47
!i10b 1
R32
R82
R83
!i113 1
R15
R16
Ereset_gen
R17
R3
R5
R6
R7
Z84 8C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.vhd
Z85 FC:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.vhd
l0
L6
VW>AUoBjPWAfPIU2UaJBG90
!s100 0jRfW2VYR_aXV?WNA0W3E0
R10
33
R11
!i10b 1
R12
Z86 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.vhd|
Z87 !s107 C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.vhd|
!i113 1
R15
R16
Abehavior
R3
R5
R6
DEx4 work 9 reset_gen 0 22 W>AUoBjPWAfPIU2UaJBG90
l15
L13
Vdnl2E_]ZJzfV4fTlA`QM;3
!s100 @N`d4IjGGGkBd7`@DPi6j1
R10
33
R11
!i10b 1
R12
R86
R87
!i113 1
R15
R16
Eromeosweep_test
Z88 w1741792751
R5
R6
R7
Z89 8C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/component/work/RomeoSweep_Test/RomeoSweep_Test.vhd
Z90 FC:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/component/work/RomeoSweep_Test/RomeoSweep_Test.vhd
l0
L17
V0OEbo:GnS@a^QCm7gl7Ye2
!s100 TM6=Ig1Paen6C<meidLUM2
R10
33
Z91 !s110 1741792795
!i10b 1
R12
Z92 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/component/work/RomeoSweep_Test/RomeoSweep_Test.vhd|
Z93 !s107 C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/component/work/RomeoSweep_Test/RomeoSweep_Test.vhd|
!i113 1
R15
R16
Artl
R5
R6
Z94 DEx4 work 15 romeosweep_test 0 22 0OEbo:GnS@a^QCm7gl7Ye2
l212
L36
Z95 VKSU;SlUXz^HdVOV=fVZUd0
Z96 !s100 @;zQGg?U8`fmXXYCGXi9O2
R10
33
R91
!i10b 1
R12
R92
R93
!i113 1
R15
R16
Esweep_spider2
Z97 w1741750396
R2
R3
R4
R5
R6
R7
Z98 8C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/SWEEP_SPIDER2.vhd
Z99 FC:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/SWEEP_SPIDER2.vhd
l0
L25
VkiGddYebn5fhaB04@j9US1
!s100 Rze;J[TV>oPfVT7CzA3HS3
R10
33
R11
!i10b 1
R12
Z100 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/SWEEP_SPIDER2.vhd|
Z101 !s107 C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/SWEEP_SPIDER2.vhd|
!i113 1
R15
R16
Aarchitecture_sweep_spider2
R2
R3
R4
R5
R6
DEx4 work 13 sweep_spider2 0 22 kiGddYebn5fhaB04@j9US1
l66
L54
Vzn5?j=<^eLaZ4YGf][G>@1
!s100 oZQS;Th5QF=:kQWVAXD030
R10
33
R11
!i10b 1
R12
R100
R101
!i113 1
R15
R16
Esweeptable
Z102 w1741223392
R5
R6
R7
Z103 8C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/smartgen/SweepTable/SweepTable.vhd
Z104 FC:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/smartgen/SweepTable/SweepTable.vhd
l0
L8
V`UK0aGXI[9GGSdFE6<V5Q2
!s100 ERS?mY4?@hgeZck51Bm_42
R10
33
R11
!i10b 1
R12
Z105 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/smartgen/SweepTable/SweepTable.vhd|
Z106 !s107 C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/smartgen/SweepTable/SweepTable.vhd|
!i113 1
R15
R16
Adef_arch
R5
R6
DEx4 work 10 sweeptable 0 22 `UK0aGXI[9GGSdFE6<V5Q2
l112
L22
Vid56L6OY=;TK4]8Ef2icj1
!s100 be8^idI<C_LgDR1gXQYEJ3
R10
33
R11
!i10b 1
R12
R105
R106
!i113 1
R15
R16
Euart
R22
R5
R6
R7
Z107 8C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/UART.vhd
Z108 FC:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/UART.vhd
l0
L23
V95cZ;5H80ERkPGE4doYJA1
!s100 M]WPFH0jf82mQHlSjzn5`0
R10
33
R31
!i10b 1
R32
Z109 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/UART.vhd|
Z110 !s107 C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/UART.vhd|
!i113 1
R15
R16
Aarchitecture_uart
R5
R6
DEx4 work 4 uart 0 22 95cZ;5H80ERkPGE4doYJA1
l61
L44
VboDOhVejlGJ=o?PP6QKRK2
!s100 IM^7P]F<a1Nhme=WiA1lY1
R10
33
R31
!i10b 1
R32
R109
R110
!i113 1
R15
R16
Euart_ext2uc_switch
R22
R5
R6
R7
Z111 8C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/UART_Ext2uC_Switch.vhd
Z112 FC:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/UART_Ext2uC_Switch.vhd
l0
L23
VQTo8cE:7ZB;DOY7;l9<RJ0
!s100 Re??K_<z=^SjSg5?KP5:z1
R10
33
R31
!i10b 1
R32
Z113 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/UART_Ext2uC_Switch.vhd|
Z114 !s107 C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/UART_Ext2uC_Switch.vhd|
!i113 1
R15
R16
Aarchitecture_uart_ext2uc_switch
R5
R6
DEx4 work 18 uart_ext2uc_switch 0 22 QTo8cE:7ZB;DOY7;l9<RJ0
l41
L40
VWRj3zm35XiAg=oakcENnE2
!s100 1oUIdPR?h`21]7KC;aJ0[3
R10
33
R31
!i10b 1
R32
R113
R114
!i113 1
R15
R16
