

================================================================
== Vitis HLS Report for 'mod_product'
================================================================
<<<<<<< HEAD:rsa_optimized2/rsa_opt2_hls/solution1/.autopilot/db/mod_product.verbose.bind.rpt
* Date:           Thu Dec  5 17:01:35 2024
=======
* Date:           Thu Dec 12 16:52:59 2024
>>>>>>> origin/branch2:rsa_optimized2/baseline/solution1/.autopilot/db/mod_product.verbose.bind.rpt

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rsa_opt2_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.584 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      513|      513|  5.130 us|  5.130 us|  513|  513|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Mod_Product  |      512|      512|         2|          -|          -|   256|        no|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%rhs = alloca i32 1"   --->   Operation 4 'alloca' 'rhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%N_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %N"   --->   Operation 6 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%b_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %b"   --->   Operation 7 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln186_1 = zext i256 %b_read"   --->   Operation 8 'zext' 'zext_ln186_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%conv_i = zext i256 %N_read"   --->   Operation 9 'zext' 'conv_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i256 %N_read"   --->   Operation 10 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln45 = store i9 0, i9 %i" [rsa.cpp:45]   --->   Operation 11 'store' 'store_ln45' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln45 = store i257 %zext_ln186_1, i257 %rhs" [rsa.cpp:45]   --->   Operation 12 'store' 'store_ln45' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.body" [rsa.cpp:45]   --->   Operation 13 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.71>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_3 = load i9 %i" [rsa.cpp:45]   --->   Operation 14 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.66ns)   --->   "%icmp_ln45 = icmp_eq  i9 %i_3, i9 256" [rsa.cpp:45]   --->   Operation 15 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.82ns)   --->   "%i_4 = add i9 %i_3, i9 1" [rsa.cpp:45]   --->   Operation 17 'add' 'i_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %for.body.split, void %for.end" [rsa.cpp:45]   --->   Operation 18 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%rhs_load_1 = load i257 %rhs"   --->   Operation 19 'load' 'rhs_load_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%ret_V = bitconcatenate i258 @_ssdm_op_BitConcatenate.i258.i257.i1, i257 %rhs_load_1, i1 0"   --->   Operation 20 'bitconcatenate' 'ret_V' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (4.71ns)   --->   "%icmp_ln1035 = icmp_ugt  i258 %ret_V, i258 %conv_i"   --->   Operation 21 'icmp' 'icmp_ln1035' <Predicate = (!icmp_ln45)> <Delay = 4.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%t_V_2 = shl i257 %rhs_load_1, i257 1"   --->   Operation 22 'shl' 't_V_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.44ns)   --->   "%t_V = sub i257 %t_V_2, i257 %zext_ln186"   --->   Operation 23 'sub' 't_V' <Predicate = (!icmp_ln45)> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln45 = store i9 %i_4, i9 %i" [rsa.cpp:45]   --->   Operation 24 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%rhs_load = load i257 %rhs"   --->   Operation 25 'load' 'rhs_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i257 %rhs_load"   --->   Operation 26 'trunc' 'trunc_ln186' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln59 = ret i256 %trunc_ln186" [rsa.cpp:59]   --->   Operation 27 'ret' 'ret_ln59' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.58>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [rsa.cpp:43]   --->   Operation 28 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (3.44ns)   --->   "%t_V = sub i257 %t_V_2, i257 %zext_ln186"   --->   Operation 29 'sub' 't_V' <Predicate = true> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (1.55ns)   --->   "%t_V_3 = select i1 %icmp_ln1035, i257 %t_V, i257 %t_V_2" [rsa.cpp:48]   --->   Operation 30 'select' 't_V_3' <Predicate = true> <Delay = 1.55> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln45 = store i257 %t_V_3, i257 %rhs" [rsa.cpp:45]   --->   Operation 31 'store' 'store_ln45' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.body" [rsa.cpp:45]   --->   Operation 32 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rhs               (alloca           ) [ 0111]
i                 (alloca           ) [ 0111]
N_read            (read             ) [ 0000]
b_read            (read             ) [ 0000]
zext_ln186_1      (zext             ) [ 0000]
conv_i            (zext             ) [ 0011]
zext_ln186        (zext             ) [ 0011]
store_ln45        (store            ) [ 0000]
store_ln45        (store            ) [ 0000]
br_ln45           (br               ) [ 0000]
i_3               (load             ) [ 0000]
icmp_ln45         (icmp             ) [ 0011]
empty             (speclooptripcount) [ 0000]
i_4               (add              ) [ 0000]
br_ln45           (br               ) [ 0000]
rhs_load_1        (load             ) [ 0000]
ret_V             (bitconcatenate   ) [ 0000]
icmp_ln1035       (icmp             ) [ 0001]
t_V_2             (shl              ) [ 0001]
store_ln45        (store            ) [ 0000]
rhs_load          (load             ) [ 0000]
trunc_ln186       (trunc            ) [ 0000]
ret_ln59          (ret              ) [ 0000]
specloopname_ln43 (specloopname     ) [ 0000]
t_V               (sub              ) [ 0000]
t_V_3             (select           ) [ 0000]
store_ln45        (store            ) [ 0000]
br_ln45           (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="b">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="N">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i256"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i258.i257.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="rhs_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="1" index="1" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="i_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="N_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="256" slack="0"/>
<pin id="38" dir="0" index="1" bw="256" slack="0"/>
<pin id="39" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="b_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="256" slack="0"/>
<pin id="44" dir="0" index="1" bw="256" slack="0"/>
<pin id="45" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_load_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="257" slack="1"/>
<pin id="50" dir="1" index="1" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_load_1/2 rhs_load/2 "/>
</bind>
</comp>

<comp id="51" class="1004" name="zext_ln186_1_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="256" slack="0"/>
<pin id="53" dir="1" index="1" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_1/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="conv_i_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="256" slack="0"/>
<pin id="57" dir="1" index="1" bw="258" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="zext_ln186_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="256" slack="0"/>
<pin id="61" dir="1" index="1" bw="257" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="store_ln45_store_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="0"/>
<pin id="65" dir="0" index="1" bw="9" slack="0"/>
<pin id="66" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln45_store_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="256" slack="0"/>
<pin id="70" dir="0" index="1" bw="257" slack="0"/>
<pin id="71" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="i_3_load_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="9" slack="1"/>
<pin id="75" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="icmp_ln45_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="9" slack="0"/>
<pin id="78" dir="0" index="1" bw="9" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_4_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="9" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="ret_V_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="258" slack="0"/>
<pin id="90" dir="0" index="1" bw="257" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="1" index="3" bw="258" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="icmp_ln1035_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="258" slack="0"/>
<pin id="98" dir="0" index="1" bw="256" slack="1"/>
<pin id="99" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1035/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="t_V_2_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="257" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="1" index="2" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="t_V_2/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="257" slack="0"/>
<pin id="109" dir="0" index="1" bw="256" slack="1"/>
<pin id="110" dir="1" index="2" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln45_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="9" slack="0"/>
<pin id="114" dir="0" index="1" bw="9" slack="1"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="trunc_ln186_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="257" slack="0"/>
<pin id="119" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="t_V_3_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="0" index="1" bw="257" slack="0"/>
<pin id="124" dir="0" index="2" bw="257" slack="1"/>
<pin id="125" dir="1" index="3" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_3/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln45_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="257" slack="0"/>
<pin id="129" dir="0" index="1" bw="257" slack="2"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/3 "/>
</bind>
</comp>

<comp id="132" class="1005" name="rhs_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="257" slack="0"/>
<pin id="134" dir="1" index="1" bw="257" slack="0"/>
</pin_list>
<bind>
<opset="rhs "/>
</bind>
</comp>

<comp id="139" class="1005" name="i_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="9" slack="0"/>
<pin id="141" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="146" class="1005" name="conv_i_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="258" slack="1"/>
<pin id="148" dir="1" index="1" bw="258" slack="1"/>
</pin_list>
<bind>
<opset="conv_i "/>
</bind>
</comp>

<comp id="151" class="1005" name="zext_ln186_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="257" slack="1"/>
<pin id="153" dir="1" index="1" bw="257" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln186 "/>
</bind>
</comp>

<comp id="159" class="1005" name="icmp_ln1035_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1035 "/>
</bind>
</comp>

<comp id="164" class="1005" name="t_V_2_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="257" slack="1"/>
<pin id="166" dir="1" index="1" bw="257" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="4" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="35"><net_src comp="4" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="40"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="42" pin="2"/><net_sink comp="51" pin=0"/></net>

<net id="58"><net_src comp="36" pin="2"/><net_sink comp="55" pin=0"/></net>

<net id="62"><net_src comp="36" pin="2"/><net_sink comp="59" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="72"><net_src comp="51" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="80"><net_src comp="73" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="73" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="48" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="48" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="101" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="82" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="48" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="107" pin="2"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="121" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="28" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="48" pin=0"/></net>

<net id="138"><net_src comp="132" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="142"><net_src comp="32" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="144"><net_src comp="139" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="145"><net_src comp="139" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="149"><net_src comp="55" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="154"><net_src comp="59" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="162"><net_src comp="96" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="167"><net_src comp="101" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="169"><net_src comp="164" pin="1"/><net_sink comp="121" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mod_product : b | {1 }
	Port: mod_product : N | {1 }
  - Chain level:
	State 1
		store_ln45 : 1
		store_ln45 : 1
	State 2
		icmp_ln45 : 1
		i_4 : 1
		br_ln45 : 2
		ret_V : 1
		icmp_ln1035 : 2
		t_V_2 : 1
		t_V : 1
		store_ln45 : 2
		trunc_ln186 : 1
		ret_ln59 : 2
	State 3
		t_V_3 : 1
		store_ln45 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    sub   |     grp_fu_107     |   580   |   132   |
|----------|--------------------|---------|---------|
|  select  |    t_V_3_fu_121    |    0    |   257   |
|----------|--------------------|---------|---------|
|   icmp   |   icmp_ln45_fu_76  |    0    |    11   |
|          |  icmp_ln1035_fu_96 |    0    |    93   |
|----------|--------------------|---------|---------|
|    add   |      i_4_fu_82     |    0    |    14   |
|----------|--------------------|---------|---------|
|   read   |  N_read_read_fu_36 |    0    |    0    |
|          |  b_read_read_fu_42 |    0    |    0    |
|----------|--------------------|---------|---------|
|          | zext_ln186_1_fu_51 |    0    |    0    |
|   zext   |    conv_i_fu_55    |    0    |    0    |
|          |  zext_ln186_fu_59  |    0    |    0    |
|----------|--------------------|---------|---------|
|bitconcatenate|     ret_V_fu_88    |    0    |    0    |
|----------|--------------------|---------|---------|
|    shl   |    t_V_2_fu_101    |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  | trunc_ln186_fu_117 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |   580   |   507   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   conv_i_reg_146  |   258  |
|     i_reg_139     |    9   |
|icmp_ln1035_reg_159|    1   |
|    rhs_reg_132    |   257  |
|   t_V_2_reg_164   |   257  |
| zext_ln186_reg_151|   257  |
+-------------------+--------+
|       Total       |  1039  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_107 |  p0  |   2  |  257 |   514  ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   514  ||  1.588  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   580  |   507  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |  1039  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1619  |   516  |
+-----------+--------+--------+--------+
