應用混沌調變達成高解析度全數位頻率合成器的設計與研究(I)
“The design of high resolution all-digital frequency synthesizer based on chaotic modulation”
計畫編號：NSC97-2221-E-327-037
執行期間：98 年 8 月 1 日 至 99 年 7 月 31 日
主持人：國立高雄第一科技大學電通系助理教授
一、中文摘要
本 研 究 計 畫 應 用 混 沌 調 變 (Chaotic
modulation)達成高解析度全數位頻率合成器
的設計與研究。將著重於如何利用混沌電路所
能產生的最佳亂度，來調變全數位頻率合成器
中數位式控制振盪器的解析度，數位式控制振
盪器是全數位頻率合成器的核心。
本 計 畫 將 應 用 混 沌 調 變 (Chaotic
modulation)來取代傳統上習知的方式: 利用
差異積分調制器(DSM，Delta-Sigma Modulator)
技術的方式來增加數位式控制振盪器部份
(Digitally Controlled Oscillator)的解析度。然而
低 階 差 異 積 分 調 制 器 (DSM ，
Delta-SigmaModulator) 其 亂 度 性
(Randomization)不夠，必須要更高階(2 ~ 3
階)，如此又會增加硬體的複雜度，因此需要
更好的調變(modulation)電路。傳統的混沌電
路是類比電路，而且包含電感、電容以及負電
阻，如何將混沌電路數位化，將是本計畫另一
研究課題。數位渾沌調變電路也將可以使用在
其他的積體電路(integrated circuit)設計中，如
高解析度Digital to Analog Converter 中。
高解析度全數位頻率合成器將以T-18 製程為
下線目標，數位式控制振盪器的振盪頻率以
2.4GHz 為方向，頻率解析度能在5KHz 以下以
及功率消耗在30mA 以下。
英文摘要
This project is to design an all-digital
frequency synthesizer based on chaotic
modulation. We will utilize the randomization
generated by the chaotic circuit to enhance the
resolution of digitally controlled oscillator.
The chaotic modulation will replace the
conventional delta sigma modulation in the
enhancing resolution of digitally controlled
oscillator. The randomization is not enough for
the first order delta sigma modulation. In general,
it requires higher order delta sigma modulator.
However, this will increase the circuit
complexity. Therefore, a better modulator for
enhancing the resolution of all-digital frequency
synthesizer is required. Conventionally, chaotic
circuit includes resistors, capacitors, inductor
and negative resistance. How to transform the
chaotic circuit into digital chaotic circuit is also
an important topic of this research? The chaotic
modulation will not only be applied in the
all-digital frequency synthesizer but also be used
in digital to analog (D/A) converter. The chaotic
modulation based all-digital frequency
synthesizer will use T-18 (0.18um) process. The
center frequency will be 2.4GHz. The frequency
resolution is under 5 KHz. And, the power
consumption is under 30mW.
Fig. 2: I/V curve of NR.
過去的文獻所發表的電感大都利用 OTA
(gyator) ，因為早期 CMOS 中較難實現電感，
同時 Chua’s Circuit 較偏重在混沌理論，應
用方面在通訊的載波方面，如取代 Pseudo
random code 等應用，本計畫要利用 Chua’s
circuit 等觀念來提高全數位頻率合成器的頻
率解析度.
三、研究方法及成果
本計畫研究的主軸，傳統上的混沌電路使
用Chua’s circuit 是一個非線性類比電路，
而且包含電感、電容以及非線性負電阻，本年
度計畫將混沌電路積體電路實現及數位化，是
本計畫另一研究子題。同時數位渾沌調變電路
也將可以使用在其他的積體電路(integrated
circuit)設計中，如高解析度Digital to
Analog Conveter 中或是其他的應用。應用混
沌調變快速切換及高解析度全數位頻率合成
器將以Tsmc-0.18um 製程為到CIC 下線目標，
數位式控制振盪器的振盪頻率以2.4GHz 為方
向，頻率解析度能在5KHz 以下以及功率消耗
在 30mA 以下，鎖定時間小於 50-cycles。
第一年的重點及第二年的重點:
第一年:
(1)完成 Chaos 電路的 CMOS 設計以及
分析，並以 T-18 的製程下線。
(2)將 CMOS 化的 Chaos 電路做更深入
的應用及分析其優缺點。
(3)完成 Chaos 晶片的量測工作。
(4)完成整體數位控制振盪器 (DCO)的初
步設計工作。
第二年:
(1)完成全數位頻率合成器的設計、下線
等工作。
(2)提出以 Chaos 調變的高解析度數位
控制振盪器 (DCO).
(3)提出其他 Chaos 電路的應用以及其
數位化工作。
(4)完成整體高解析全數位頻率合成器
的量測及應用等工作
鎖相迴路的主要分成控制單元與 DCO(數位
控制振盪器)的部分，主要核心是在 DCO 的電
路設計上，DCO 設計的好壞會影響到鎖相迴路
輸出頻率的效能。設計一個 Multi-Phase
DCO(多相位數位控制振盪器)，其中可以將 DCO
分為兩個部份，DVC(數位至電壓轉換)[3]、
VCO(電壓控制振盪器)[2]，電路架構 Fig. 3。
Fig.3. 數位控制振盪器的電路方塊圖.
所設計的多相位數位控振盪器可分為兩
個部份，第一部份為 DVC 電路，DVC 電路主要
模 擬 輸 入 數 位 訊 號 在
000000(0)~111111(63)，在輸入為 0時電壓最
高，可達到 1.76V 的狀態；反之，輸入為 63
時電壓最低 0.49V，因此就可以知道 DVC 電壓
輸出最高與最低的範圍。在 Fig.6 為 DVC(最高
及最低電壓的電壓範圍)電壓統計分佈圖。將
DVC 調整到最高的電壓則 VCO 可以有最高頻
率，反之將 DVC 調整到最低的電壓即可以有
VCO 的最低頻率，結合 DVC 與 VCO 改變 DVC 的
數位訊號，在後模擬 VCO 在 0.7V 時有最低頻
率 19MHz，而 VCO 在 1.7V 時有最高頻率
187MHz，由此可得知後模擬時整個 VCO 電路輸
出頻率範圍約為 19MHz~187MHz。Fig.7 為 VCO
電壓對應之頻率統計分佈圖。
Fig.6. DVC 電壓統計分佈圖.
Fig.7. VCO 電壓對應之頻率統計分佈圖
改良型多相位數位鎖相迴路電路設計
一個改良多相位數位鎖相迴路使用到了
DVC[1~3]以及 SAR[18~19]的技術，整個電路架
構，原先包含了 Ref_Coarse (粗調 Control
Unit 控制訊號)、Ref_Fine(細調 Control Unit
控制訊號)、Control Unit (控制單元)、Coarse
SAR(粗調 SAR)、Fine SAR(細調 SAR)、Digital
Voltage Convertor( 數位至電壓轉換)、
Voltage Control Oscillator(電壓控制振盪
器)，經過改良後將 Ref_Coarse 去掉將
Ref_Fine 來取代。Fig.8 為電路方塊架構圖。
Fig.8. 改良型多相位數位鎖相迴路電路方塊
架構圖.
當鎖相迴路啟動時，Ref_Fine 會是先讓計
數器動作，先使用 Ref_clk 產生出 Fine_en 訊
號作為 Control Unit 可以工作的時間，當
Fine_en 為 high 時，Control Unit 會開始計
數 VCO 輸出頻率的次數，使用到了 Control
Unit 與 VCO 輸出頻率來偵測參考頻率與迴授
回來的頻率做個比較決定增加DVC提升或降低
電壓，使得加快或減慢 VCO 速度，在這邊可以
選擇 4、8、16、32、64、128 種次數作為除頻
選擇的倍數來，再經由 6位元比較器與輸入的
控制位元做比較，比較出的結果再給兩級的
SAR 來做 Digital Control Word (DCW)的改
變，再來是用 DVC(數位至電壓轉換)來把兩級
SAR 的輸出的 DCW 轉換成電壓，供給 VCO 來改
變 VCO 的頻率，再把 VCO 輸出的頻率與參考頻
率做比較，Ref_Fine 會再判斷出較準確的頻
率，之後重覆的做一次上述的動作，到最後整
個鎖相迴路的達到鎖定的狀態。Fig.9 為控制
的降低整體佈局的面積與成本，考慮到每個粗
調元件所改變的電壓量，因此在佈局時採用對
稱性的方式進行佈局，Fig.13 為 DVC 電路佈局
圖。
在 TSMC0.18um 製程下，DVC 面積由原先
132.31um * 117.75um 經由改良其架構把細調
部分捨去，則佈局面積降低為 49.515um *
23.11um，大幅的降低面積與成本。32 相位 VCO
佈局面積也僅僅只有 71.135um * 23.3um，而
整體的改良型多相位數位鎖相迴路佈局之整
體晶片面積為 143.89um * 171.105um，如
Fig.14。可知道是由 Control Unit、SAR、DVC、
VCO 所組成。
Fig.14. 改良型多相位數位鎖相迴路佈局圖.
多相位鎖相迴路輸出的頻率的高低，取決
於輸入的參考頻率與輸入的倍數有關，輸出頻
率大約會等於參考頻率與倍數之乘積。
當多相位鎖相迴路輸出的頻率鎖定時，我
們有下列公式:
2
N
ref_clkfout  (1)
其中，ref_clk 為參考頻率，N 為倍數；
由於輸出頻率迴授進入判斷時經過÷2 頻，所以
輸出頻率 outf 要再減半。模擬多相位鎖相迴路
時，當控制位元為 001001(9)時，DVC 電壓值
在 790mV，此時輸出頻率最低，理論值為 45MHz
實際模擬為 53.3MHz；鎖定時間在 3.2us，也
就是經過 32 個參考頻率時鎖定，如 Fig. 15。
當控制位元為 001001(9)時，DVC 電壓值在
1.75V，此時輸出頻率最高，理論值為 175MHz
實際模擬為 178.57MHz；鎖定時間在 3.2us，
也就是經過 32 個參考頻率時鎖定，如 Fig.16。
Fig.15. 在TT Case模擬全電路輸出最低頻率.
Fig.16.在 TT Case 模擬全電路輸出最高頻率.
四.結論與討論
本研究計畫擬藉由對探討應用混沌調變
(Chaotic modulation)達成高解析度全數位頻率
合成器的設計與研究。設計的晶片正在 CIC 部
份完成 tape out 正在量測中，部份申請下線
中，本研究群的相關研究結果，99 年發表於
ICGCS 國際會議論文 1 篇[3]及國內研討會會
議論文 3 篇[4,5,6]，並有一篇期刊論文已經被
IEICE 接受，將在今年 12 月刊登，一個中華民
國發明專利於去年 10 已經申請[7]。
五、參考文獻
1. K. S. Halle, C. W. Wu, M. Itoh and L. O. Chua,
“Spread Spectrum Communication Through
Modulation of Chaos,” International Journal of
Bifurcation and Chaos, Vol. 3, No. 2, 469-477,
1993.
2. John G. Maneatis, “Low-Jitter Process-Indepent
DLL and PLL Based on Self-Biased
Techniques,” IEEE Journal of Solid-State
Circuits, Vol. 31, No. 11, pp. 1723-1732, Nov.
1996.
3. Pao-Lung Chen, “A Low Power Multiphase
All-Digital Phase Locked Loop with Reusing
SAR,”Okinawa, Proc. ICGCS 2010, pp. 695-698,
June, 2010.
4. 陳寶龍、 王子祥、邱俊翰、蔡均鍵 “A Self–
Calibrated Multiphase Delay –Locked Loop
with Reuse SAR,” 國立高雄大學與國立高雄第
一科技大學 2010 年工程科技研究成果聯合發表
會, 高雄,April ,2010.
5. 陳寶龍、邱俊翰、王子祥、蔡均鍵、 “具監控
計數之連續逼近暫存器,” 國立高雄大學與
國立高雄第一科技大學 2010 年工程科技研究
成果聯合發表會, 高雄,April ,2010.
6. 陳寶龍、邱俊翰、王子祥、蔡均鍵、 “改良型
連續逼近暫存器控制之多相位數位鎖相迴路
設計具監控計數之連續逼近暫存器,” 2010
年電子通訊與應用研討會, 澎湖, 頁 12-15，
May ,2010.
7. 陳寶龍“內插式多工器”發明專利申請號。
在積體電路中降低功率消耗，如何降低sensor的數量，如何使用Battery-free的元件，如
何在通訊溝通中降低能量消耗等。
三、考察參觀活動(無是項活動者略) : 無
四、建議
大會有提供與會的老師及學者一張參觀上海世博展，上海這些年來進步快速，街道
也很乾淨有秩序，同時建築物也並不亞於台北，衣著方面也很現代化，更沒有檳榔文化
以及街道兩側招牌的亂象，值得我們思考改進。
五、攜回資料名稱及內容
大會議程及論文摘要集、完整論文 USB 隨身碟。
六、其他
感謝國科會提供經費補助，使我減輕參與此次國際會議的財務負擔。
ICGCS 2010 6/21 大會會場
ICGCS 2010–6/23 大會- posetr報告情形
DCOclock_period=DCW_coarse*Tcoarse_resolution   + 
DCW_fine*Tfine_resolution                  (1)  
 
The DCOclock_period is the clock period of digitally 
controlled oscillator and Tresolution is the timing resolution. 
The function of the DVC is the same as traditional digital 
to analog converter (DAC). However, the structure of the 
DVC is based on an inverter buffer cell with six coarse 
control bits and seven fine control bits. The basic structure 
of DVC is shown in Fig. 3. The digital decoder cells of the 
coarse and fine are not shown in Fig. 3. The function of 
the Init unit is to set the initial output voltage for voltage 
controlled oscillator when all of the coarse and fine 
controlled cells are turned off. The circuit implementation 
of the Init unit and coarse control cell are similar designs 
as in [6].  
 
Fig.3. Basic structure of DVC. 
 
Fig. 4 illustrates the structure of self-biased voltage 
controlled oscillator with multiphase output. The 
multiphase voltage controlled oscillator (VCO) is based on 
a self-biased structure with differential delay [7]. The self-
biased multiphase VCO has three basic units: one is the 
bias generator, second is differential delay cell and the 
third part is the differential to single phase converter. The 
self-biased differential delay provides good power supply 
noise rejection.  
 
Fig.4. Basic structure of multiphase VCO. 
 
The key component of the self-biased VCO is the 
differential delay cell which is indicated in Fig. 7. It is a 
symmetric load with two PMOS devices that form the load 
structure. As indicated in [7], the effective resistance of 
symmetric load RREF is proportional to the small signal 
resistance which one over transconductance gm when 
biased at Vbp.  
 
Fig.5. Differential delay for VCO. 
The differential buffer delay can be defined as  
 
T = REFF x CEFF  = 1/ gm  x  CEFF                          (2)  
 
where CEFF is the effective capacitance buffer output 
capacitance. The differential to single phase converter and 
bias generator can be found in [].  
The control unit, coarse SAR and fine SAR as shown 
in Fig. 1 are the mechanism for frequency search. Fig. 6 
illustrates that two 8x 8 multiplexers are used. The upper 
part is for coarse frequency selection. In order to select 
different range for frequency selcetion, the Ref_Coarse 
and Ref_Fine are also needed as shown in Fig. 7 and Fig. 8. 
Fig. 7 shows the Ref_Coarse  for three clock selction, and 
the Fig. 8 shows the Ref_Fine unit for five clock selction. 
 
         
Fig.6. Frequency control unit for coarse and fine 
selection. 
 
Fig.7. Functional block of Ref_Coarse unit. 
696
proposed multiphase ADPLL as compared with other 
conventional designs. The simulation results are compared 
with conventional approaches [3], [5], [7]. The proposed 
multiphase DCO with 10 phases output as compared those 
single phase output as indicated in Table I.   
 
 
Fig.14. Layout of the proposed low power multiphase 
ADPLL with reusing SAR. 
 
TABLE I 
Comparison with other conventional designs  
   
 [1]  [3] [4] Proposed 
Process 0.35um 90nm 0.18μm  0.18μm  
Output 
phases 
single single single  10  
Techni-
que 
Cell-
Based 
DCO 
DAC + 
CCO 
Cell-
Based 
DCO 
DVC + 
multiphase 
VCO 
Area 843μm 
x 
843μm 
424μm 
x 
424μm 
400μm x 
400μm 
332μm x 
187μm  
DCO 
Control 
bits 
10 DAC: 10 Coarse:7 
Fine:8 
Coarse: 6 
Fine: 7  
Power  100mW  
@500MHz 
1.7mW 
@520 
MHz 
15mW  
@ 378 MHz 
3.6mW  
@320 MHz 
Output 
frequency 
45 -510  
MHz 
0.18 -
600 
MHz  
2.4–  
378 MHz 
102 –   
735 MHz 
 
 
IV. Conclusions 
A low power multiphase all-digital phase locked loop 
has been successfully design using TSMC 0.18-μm 1P6M 
CMOS process. It uses mixed signal design with reusing 
SAR techniques.  The resolution of coarse controlled bit is 
353 mV. And, the resolution of fine controlled bit is 4 mV. 
The output frequency of the proposed multiphase ADPLL 
ranges from 102 MHz to 735MHz. The core die area is 
332 μm x 187 μm and the power consumption is 3.6 mW 
running at 320 MHz when input frequency is 10MHz.  
V. Acknowledgements 
The authors would like to thank the Chip 
Implementation Center (CIC) of the National Science 
Council in Taiwan for chip fabrication.  
References 
[1] Ching-Che Chung, Chen-Yi Lee, “An All-Digital 
Phase Locked Loop for High-Speed Clock 
Generation, “IEEE Journal of Solid-State Circuits, 
Vol. 38, No. 2, pp. 347-351, Feb. 2003. 
[2] R. B. Staszewski, D. Leipold, K. Muhammand, and 
P. T. Balsara, “Digitally Controlled Oscillator 
(DCO)-Based Architecture for RF Frequency 
Synthesis in a Deep-Submicrometer CMOS 
Process,” IEEE Transactions on CAS II, Analog and 
Digital Signal Processing, Vol. 50, No. 11, pp. 815-
822, Nov. 2003. 
[3] J. Lin, B. Haroun, T. Foo, J.-S. Wang, B. Helmick, 
S. Randall, T. Mayhugh, C. Barr and J. Kirkpartick, 
“A PVT Tolerant 0.18 MHz to 600 MHz Self-
Calibrated Digital PLL in 90nm CMOS Process,” in 
Dig. Tech. Papers ISSCC’04, Feb. 2004, pp. 488-
489. 
[4] Pao-Lung Chen, Ching-Che Chung, Jyh-Neng Yang, 
and Chen-Yi Lee, “Clock Generation with Cascaded 
Dynamic Frequency Counting Loops for Wide 
Multiplication Range Applications,”  IEEE Journal 
of Solid-State Circuits, Vol. 41, No. 6, pp. 1275-
1285, June 2006. 
[5]  Liming XIU, “A Flying-Adder  on-chip Frequency 
Generator for Complex SoC Environment,” IEEE 
Transactions on Circuits and Systems –II: Express 
Briefs, Vol. 54, pp. 1067-1071, No.12, Dec. 2007. 
[6] Pao-Lung Chen, Chun-Fu Liu and Tsung-Hsiang 
Lin, “A Multiphase Digital Controlled Oscillator 
with DVC Technique,” proceedings of SASIMI 2009, 
Japan, May 2009, pp.473–476. 
[7] J. Maneatis, “Low-Jitter Process-Independent DLL 
and PLL Base on self-Biased Techniques,” IEEE J. 
Solid-State Circuits, Vol.31, no.11, pp.1723-1732, 
Nov. 1996. 
[8] Guan-Kaai Dehng, June-Ming Hsu, Ching0Yuan 
Yang, and Shen-Iuan Liu, “A Clock-Deskew Buffer 
Using a SAR-controlled Delay-Locked Loop,” IEEE 
Journal of Solid-State Circuits, Vol. 35, pp. 1128-
1136, Aug. 2000. Transactions on Circuits and 
Systems –II: Express Briefs, Vol. 54, pp. 1067-1071, 
No.12, Dec. 2007. 
 
698
在積體電路中降低功率消耗，如何降低sensor的數量，如何使用Battery-free的元件，如
何在通訊溝通中降低能量消耗等。
三、考察參觀活動(無是項活動者略) : 無
四、建議
大會有提供與會的老師及學者一張參觀上海世博展，上海這些年來進步快速，街道
也很乾淨有秩序，同時建築物也並不亞於台北，衣著方面也很現代化，更沒有檳榔文化
以及街道兩側招牌的亂象，值得我們思考改進。
五、攜回資料名稱及內容
大會議程及論文摘要集、完整論文 USB 隨身碟。
六、其他
感謝國科會提供經費補助，使我減輕參與此次國際會議的財務負擔。
ICGCS 2010 6/21 大會會場
ICGCS 2010–6/23 大會- posetr報告情形
DCOclock_period=DCW_coarse*Tcoarse_resolution   + 
DCW_fine*Tfine_resolution                  (1)  
 
The DCOclock_period is the clock period of digitally 
controlled oscillator and Tresolution is the timing resolution. 
The function of the DVC is the same as traditional digital 
to analog converter (DAC). However, the structure of the 
DVC is based on an inverter buffer cell with six coarse 
control bits and seven fine control bits. The basic structure 
of DVC is shown in Fig. 3. The digital decoder cells of the 
coarse and fine are not shown in Fig. 3. The function of 
the Init unit is to set the initial output voltage for voltage 
controlled oscillator when all of the coarse and fine 
controlled cells are turned off. The circuit implementation 
of the Init unit and coarse control cell are similar designs 
as in [6].  
 
Fig.3. Basic structure of DVC. 
 
Fig. 4 illustrates the structure of self-biased voltage 
controlled oscillator with multiphase output. The 
multiphase voltage controlled oscillator (VCO) is based on 
a self-biased structure with differential delay [7]. The self-
biased multiphase VCO has three basic units: one is the 
bias generator, second is differential delay cell and the 
third part is the differential to single phase converter. The 
self-biased differential delay provides good power supply 
noise rejection.  
 
Fig.4. Basic structure of multiphase VCO. 
 
The key component of the self-biased VCO is the 
differential delay cell which is indicated in Fig. 7. It is a 
symmetric load with two PMOS devices that form the load 
structure. As indicated in [7], the effective resistance of 
symmetric load RREF is proportional to the small signal 
resistance which one over transconductance gm when 
biased at Vbp.  
 
Fig.5. Differential delay for VCO. 
The differential buffer delay can be defined as  
 
T = REFF x CEFF  = 1/ gm  x  CEFF                          (2)  
 
where CEFF is the effective capacitance buffer output 
capacitance. The differential to single phase converter and 
bias generator can be found in [].  
The control unit, coarse SAR and fine SAR as shown 
in Fig. 1 are the mechanism for frequency search. Fig. 6 
illustrates that two 8x 8 multiplexers are used. The upper 
part is for coarse frequency selection. In order to select 
different range for frequency selcetion, the Ref_Coarse 
and Ref_Fine are also needed as shown in Fig. 7 and Fig. 8. 
Fig. 7 shows the Ref_Coarse  for three clock selction, and 
the Fig. 8 shows the Ref_Fine unit for five clock selction. 
 
         
Fig.6. Frequency control unit for coarse and fine 
selection. 
 
Fig.7. Functional block of Ref_Coarse unit. 
696
proposed multiphase ADPLL as compared with other 
conventional designs. The simulation results are compared 
with conventional approaches [3], [5], [7]. The proposed 
multiphase DCO with 10 phases output as compared those 
single phase output as indicated in Table I.   
 
 
Fig.14. Layout of the proposed low power multiphase 
ADPLL with reusing SAR. 
 
TABLE I 
Comparison with other conventional designs  
   
 [1]  [3] [4] Proposed 
Process 0.35um 90nm 0.18μm  0.18μm  
Output 
phases 
single single single  10  
Techni-
que 
Cell-
Based 
DCO 
DAC + 
CCO 
Cell-
Based 
DCO 
DVC + 
multiphase 
VCO 
Area 843μm 
x 
843μm 
424μm 
x 
424μm 
400μm x 
400μm 
332μm x 
187μm  
DCO 
Control 
bits 
10 DAC: 10 Coarse:7 
Fine:8 
Coarse: 6 
Fine: 7  
Power  100mW  
@500MHz 
1.7mW 
@520 
MHz 
15mW  
@ 378 MHz 
3.6mW  
@320 MHz 
Output 
frequency 
45 -510  
MHz 
0.18 -
600 
MHz  
2.4–  
378 MHz 
102 –   
735 MHz 
 
 
IV. Conclusions 
A low power multiphase all-digital phase locked loop 
has been successfully design using TSMC 0.18-μm 1P6M 
CMOS process. It uses mixed signal design with reusing 
SAR techniques.  The resolution of coarse controlled bit is 
353 mV. And, the resolution of fine controlled bit is 4 mV. 
The output frequency of the proposed multiphase ADPLL 
ranges from 102 MHz to 735MHz. The core die area is 
332 μm x 187 μm and the power consumption is 3.6 mW 
running at 320 MHz when input frequency is 10MHz.  
V. Acknowledgements 
The authors would like to thank the Chip 
Implementation Center (CIC) of the National Science 
Council in Taiwan for chip fabrication.  
References 
[1] Ching-Che Chung, Chen-Yi Lee, “An All-Digital 
Phase Locked Loop for High-Speed Clock 
Generation, “IEEE Journal of Solid-State Circuits, 
Vol. 38, No. 2, pp. 347-351, Feb. 2003. 
[2] R. B. Staszewski, D. Leipold, K. Muhammand, and 
P. T. Balsara, “Digitally Controlled Oscillator 
(DCO)-Based Architecture for RF Frequency 
Synthesis in a Deep-Submicrometer CMOS 
Process,” IEEE Transactions on CAS II, Analog and 
Digital Signal Processing, Vol. 50, No. 11, pp. 815-
822, Nov. 2003. 
[3] J. Lin, B. Haroun, T. Foo, J.-S. Wang, B. Helmick, 
S. Randall, T. Mayhugh, C. Barr and J. Kirkpartick, 
“A PVT Tolerant 0.18 MHz to 600 MHz Self-
Calibrated Digital PLL in 90nm CMOS Process,” in 
Dig. Tech. Papers ISSCC’04, Feb. 2004, pp. 488-
489. 
[4] Pao-Lung Chen, Ching-Che Chung, Jyh-Neng Yang, 
and Chen-Yi Lee, “Clock Generation with Cascaded 
Dynamic Frequency Counting Loops for Wide 
Multiplication Range Applications,”  IEEE Journal 
of Solid-State Circuits, Vol. 41, No. 6, pp. 1275-
1285, June 2006. 
[5]  Liming XIU, “A Flying-Adder  on-chip Frequency 
Generator for Complex SoC Environment,” IEEE 
Transactions on Circuits and Systems –II: Express 
Briefs, Vol. 54, pp. 1067-1071, No.12, Dec. 2007. 
[6] Pao-Lung Chen, Chun-Fu Liu and Tsung-Hsiang 
Lin, “A Multiphase Digital Controlled Oscillator 
with DVC Technique,” proceedings of SASIMI 2009, 
Japan, May 2009, pp.473–476. 
[7] J. Maneatis, “Low-Jitter Process-Independent DLL 
and PLL Base on self-Biased Techniques,” IEEE J. 
Solid-State Circuits, Vol.31, no.11, pp.1723-1732, 
Nov. 1996. 
[8] Guan-Kaai Dehng, June-Ming Hsu, Ching0Yuan 
Yang, and Shen-Iuan Liu, “A Clock-Deskew Buffer 
Using a SAR-controlled Delay-Locked Loop,” IEEE 
Journal of Solid-State Circuits, Vol. 35, pp. 1128-
1136, Aug. 2000. Transactions on Circuits and 
Systems –II: Express Briefs, Vol. 54, pp. 1067-1071, 
No.12, Dec. 2007. 
 
698
98年度專題研究計畫研究成果彙整表 
計畫主持人：陳寶龍 計畫編號：98-2221-E-327-037- 
計畫名稱：應用混沌調變達成高解析度全數位頻率合成器的設計與研究(I) 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 0%  
研究報告/技術報告 0 0 0%  
研討會論文 3 1 300% 
篇 
 
論文著作 
專書 0 0 0%   
申請中件數 1 1 100%  專利 已獲得件數 0 0 0% 件  
件數 0 0 0% 件  
技術移轉 
權利金 0 0 0% 千元  
碩士生 3 3 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 1 1 100%  
研究報告/技術報告 0 0 0%  
研討會論文 0 0 0% 
篇 
 
論文著作 
專書 0 0 0% 章/本  
申請中件數 0 0 0%  專利 已獲得件數 0 0 0% 件  
件數 0 0 0% 件  
技術移轉 
權利金 0 0 0% 千元  
碩士生 0 0 0%  
博士生 0 0 0%  
博士後研究員 0 0 0%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 0% 
人次 
 
 
