#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jan 31 22:49:04 2021
# Process ID: 10312
# Current directory: C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.runs/synth_1
# Command line: vivado.exe -log procesador.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source procesador.tcl
# Log file: C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.runs/synth_1/procesador.vds
# Journal file: C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source procesador.tcl -notrace
Command: synth_design -top procesador -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13964 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 573.289 ; gain = 243.520
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'procesador' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/main.vhd:20]
	Parameter tamMem bound to: 9 - type: integer 
	Parameter tamInst bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'memoriaPrograma' declared at 'C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/memoriaPrograma.vhd:4' bound to instance 'unidad_programa' of component 'memoriaPrograma' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/main.vhd:39]
INFO: [Synth 8-638] synthesizing module 'memoriaPrograma' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/memoriaPrograma.vhd:13]
	Parameter tamMem bound to: 9 - type: integer 
	Parameter tamInst bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memoriaPrograma' (1#1) [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/memoriaPrograma.vhd:13]
INFO: [Synth 8-3491] module 'uc' declared at 'C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/uc.vhd:7' bound to instance 'unidad_uc' of component 'uc' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/main.vhd:43]
INFO: [Synth 8-638] synthesizing module 'uc' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/uc.vhd:16]
INFO: [Synth 8-3491] module 'memoria_funcion' declared at 'C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/memoria_funcion.vhd:9' bound to instance 'obj_memoriaFuncion' of component 'memoria_funcion' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/uc.vhd:43]
INFO: [Synth 8-638] synthesizing module 'memoria_funcion' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/memoria_funcion.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'memoria_funcion' (2#1) [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/memoria_funcion.vhd:16]
INFO: [Synth 8-3491] module 'memoria_operacion' declared at 'C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/memoria_operacion.vhd:5' bound to instance 'obj_memoriaOperacion' of component 'memoria_operacion' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/uc.vhd:48]
INFO: [Synth 8-638] synthesizing module 'memoria_operacion' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/memoria_operacion.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'memoria_operacion' (3#1) [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/memoria_operacion.vhd:12]
INFO: [Synth 8-3491] module 'decodificador_instruccion' declared at 'C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/decodificador_instruccion.vhd:4' bound to instance 'obj_decodificador' of component 'decodificador_instruccion' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/uc.vhd:53]
INFO: [Synth 8-638] synthesizing module 'decodificador_instruccion' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/decodificador_instruccion.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'decodificador_instruccion' (4#1) [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/decodificador_instruccion.vhd:12]
INFO: [Synth 8-3491] module 'bandera_alu' declared at 'C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/bandera_alu.vhd:4' bound to instance 'obj_flags_alu' of component 'bandera_alu' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/uc.vhd:59]
INFO: [Synth 8-638] synthesizing module 'bandera_alu' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/bandera_alu.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'bandera_alu' (5#1) [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/bandera_alu.vhd:13]
INFO: [Synth 8-3491] module 'bloque_condicion' declared at 'C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/bloque_condicion.vhd:4' bound to instance 'obj_bloque_condicion' of component 'bloque_condicion' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/uc.vhd:68]
INFO: [Synth 8-638] synthesizing module 'bloque_condicion' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/bloque_condicion.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'bloque_condicion' (6#1) [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/bloque_condicion.vhd:12]
INFO: [Synth 8-3491] module 'bloque_nivel' declared at 'C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/bloque_nivel.vhd:4' bound to instance 'obj_nivel' of component 'bloque_nivel' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/uc.vhd:73]
INFO: [Synth 8-638] synthesizing module 'bloque_nivel' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/bloque_nivel.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'bloque_nivel' (7#1) [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/bloque_nivel.vhd:11]
INFO: [Synth 8-3491] module 'carta_uc' declared at 'C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/carta_uc.vhd:5' bound to instance 'obj_carta' of component 'carta_uc' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/uc.vhd:79]
INFO: [Synth 8-638] synthesizing module 'carta_uc' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/carta_uc.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'carta_uc' (8#1) [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/carta_uc.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'uc' (9#1) [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/uc.vhd:16]
	Parameter n bound to: 3 - type: integer 
	Parameter m bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'pila' declared at 'C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/pila.vhd:6' bound to instance 'unidad_pila' of component 'pila' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/main.vhd:51]
INFO: [Synth 8-638] synthesizing module 'pila' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/pila.vhd:18]
	Parameter n bound to: 3 - type: integer 
	Parameter m bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pila' (10#1) [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/pila.vhd:18]
INFO: [Synth 8-3491] module 'archivoRegistros' declared at 'C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/archivoRegistros.vhd:5' bound to instance 'unidad_registros' of component 'archivoRegistros' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/main.vhd:62]
INFO: [Synth 8-638] synthesizing module 'archivoRegistros' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/archivoRegistros.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element shifting_reg was removed.  [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/archivoRegistros.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'archivoRegistros' (11#1) [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/archivoRegistros.vhd:19]
	Parameter d bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alu_bits' declared at 'C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bits.vhd:7' bound to instance 'unidad_alu' of component 'alu_bits' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/main.vhd:76]
INFO: [Synth 8-638] synthesizing module 'alu_bits' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bits.vhd:19]
	Parameter d bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alu_bit' declared at 'C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bit.vhd:4' bound to instance 'alu_1' of component 'alu_bit' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bits.vhd:37]
INFO: [Synth 8-638] synthesizing module 'alu_bit' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bit.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'alu_bit' (12#1) [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bit.vhd:17]
INFO: [Synth 8-3491] module 'alu_bit' declared at 'C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bit.vhd:4' bound to instance 'alu_1' of component 'alu_bit' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bits.vhd:37]
INFO: [Synth 8-3491] module 'alu_bit' declared at 'C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bit.vhd:4' bound to instance 'alu_1' of component 'alu_bit' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bits.vhd:37]
INFO: [Synth 8-3491] module 'alu_bit' declared at 'C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bit.vhd:4' bound to instance 'alu_1' of component 'alu_bit' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bits.vhd:37]
INFO: [Synth 8-3491] module 'alu_bit' declared at 'C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bit.vhd:4' bound to instance 'alu_1' of component 'alu_bit' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bits.vhd:37]
INFO: [Synth 8-3491] module 'alu_bit' declared at 'C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bit.vhd:4' bound to instance 'alu_1' of component 'alu_bit' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bits.vhd:37]
INFO: [Synth 8-3491] module 'alu_bit' declared at 'C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bit.vhd:4' bound to instance 'alu_1' of component 'alu_bit' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bits.vhd:37]
INFO: [Synth 8-3491] module 'alu_bit' declared at 'C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bit.vhd:4' bound to instance 'alu_1' of component 'alu_bit' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bits.vhd:37]
INFO: [Synth 8-3491] module 'alu_bit' declared at 'C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bit.vhd:4' bound to instance 'alu_1' of component 'alu_bit' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bits.vhd:37]
INFO: [Synth 8-3491] module 'alu_bit' declared at 'C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bit.vhd:4' bound to instance 'alu_1' of component 'alu_bit' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bits.vhd:37]
INFO: [Synth 8-3491] module 'alu_bit' declared at 'C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bit.vhd:4' bound to instance 'alu_1' of component 'alu_bit' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bits.vhd:37]
INFO: [Synth 8-3491] module 'alu_bit' declared at 'C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bit.vhd:4' bound to instance 'alu_1' of component 'alu_bit' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bits.vhd:37]
INFO: [Synth 8-3491] module 'alu_bit' declared at 'C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bit.vhd:4' bound to instance 'alu_1' of component 'alu_bit' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bits.vhd:37]
INFO: [Synth 8-3491] module 'alu_bit' declared at 'C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bit.vhd:4' bound to instance 'alu_1' of component 'alu_bit' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bits.vhd:37]
INFO: [Synth 8-3491] module 'alu_bit' declared at 'C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bit.vhd:4' bound to instance 'alu_1' of component 'alu_bit' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bits.vhd:37]
INFO: [Synth 8-3491] module 'alu_bit' declared at 'C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bit.vhd:4' bound to instance 'alu_1' of component 'alu_bit' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bits.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'alu_bits' (13#1) [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bits.vhd:19]
	Parameter tamMem bound to: 9 - type: integer 
	Parameter tamDato bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'memoriaDatos' declared at 'C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/memoriaDatos.vhd:6' bound to instance 'unidad_datos' of component 'memoriaDatos' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/main.vhd:83]
INFO: [Synth 8-638] synthesizing module 'memoriaDatos' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/memoriaDatos.vhd:19]
	Parameter tamMem bound to: 9 - type: integer 
	Parameter tamDato bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memoriaDatos' (14#1) [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/memoriaDatos.vhd:19]
INFO: [Synth 8-3491] module 'extensor_signo' declared at 'C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/extensor_signo.vhd:4' bound to instance 'unidad_extSigno' of component 'extensor_signo' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/main.vhd:90]
INFO: [Synth 8-638] synthesizing module 'extensor_signo' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/extensor_signo.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'extensor_signo' (15#1) [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/extensor_signo.vhd:11]
INFO: [Synth 8-3491] module 'extensor_direccion' declared at 'C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/extensor_direccion.vhd:3' bound to instance 'unidad_extDirec' of component 'extensor_direccion' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/main.vhd:94]
INFO: [Synth 8-638] synthesizing module 'extensor_direccion' [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/extensor_direccion.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'extensor_direccion' (16#1) [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/extensor_direccion.vhd:9]
WARNING: [Synth 8-6014] Unused sequential element rclr_reg was removed.  [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/main.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'procesador' (17#1) [C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/main.vhd:20]
WARNING: [Synth 8-3331] design carta_uc has unconnected port clk
WARNING: [Synth 8-3331] design carta_uc has unconnected port clr
WARNING: [Synth 8-3331] design bloque_condicion has unconnected port flags_alu[2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 646.887 ; gain = 317.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 646.887 ; gain = 317.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 646.887 ; gain = 317.117
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 646.887 ; gain = 317.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 66    
+---Registers : 
	               16 Bit    Registers := 24    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	 512 Input     25 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 12    
	   2 Input      9 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 97    
	   4 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module procesador 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module memoriaPrograma 
Detailed RTL Component Info : 
+---Muxes : 
	 512 Input     25 Bit        Muxes := 1     
Module decodificador_instruccion 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      7 Bit        Muxes := 1     
Module bandera_alu 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module bloque_nivel 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module uc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module pila 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 49    
Module archivoRegistros 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module alu_bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module alu_bits 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module extensor_signo 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design procesador has port instruccion[23] driven by constant 0
INFO: [Synth 8-3886] merging instance 'unidad_registros/registros_reg[9][0]' (FDCE) to 'unidad_registros/registros_reg[11][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unidad_registros/registros_reg[11][0] )
INFO: [Synth 8-3886] merging instance 'unidad_registros/registros_reg[9][1]' (FDCE) to 'unidad_registros/registros_reg[11][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unidad_registros/registros_reg[11][1] )
INFO: [Synth 8-3886] merging instance 'unidad_registros/registros_reg[9][2]' (FDCE) to 'unidad_registros/registros_reg[11][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unidad_registros/registros_reg[11][2] )
INFO: [Synth 8-3886] merging instance 'unidad_registros/registros_reg[9][3]' (FDCE) to 'unidad_registros/registros_reg[11][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unidad_registros/registros_reg[11][3] )
INFO: [Synth 8-3886] merging instance 'unidad_registros/registros_reg[9][4]' (FDCE) to 'unidad_registros/registros_reg[11][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unidad_registros/registros_reg[11][4] )
INFO: [Synth 8-3886] merging instance 'unidad_registros/registros_reg[9][5]' (FDCE) to 'unidad_registros/registros_reg[11][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unidad_registros/registros_reg[11][5] )
INFO: [Synth 8-3886] merging instance 'unidad_registros/registros_reg[9][6]' (FDCE) to 'unidad_registros/registros_reg[11][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unidad_registros/registros_reg[11][6] )
INFO: [Synth 8-3886] merging instance 'unidad_registros/registros_reg[9][7]' (FDCE) to 'unidad_registros/registros_reg[11][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unidad_registros/registros_reg[11][7] )
INFO: [Synth 8-3886] merging instance 'unidad_registros/registros_reg[9][8]' (FDCE) to 'unidad_registros/registros_reg[11][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unidad_registros/registros_reg[11][8] )
INFO: [Synth 8-3886] merging instance 'unidad_registros/registros_reg[9][9]' (FDCE) to 'unidad_registros/registros_reg[11][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unidad_registros/registros_reg[11][9] )
INFO: [Synth 8-3886] merging instance 'unidad_registros/registros_reg[9][10]' (FDCE) to 'unidad_registros/registros_reg[11][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unidad_registros/registros_reg[11][10] )
INFO: [Synth 8-3886] merging instance 'unidad_registros/registros_reg[9][11]' (FDCE) to 'unidad_registros/registros_reg[11][11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unidad_registros/registros_reg[11][11] )
INFO: [Synth 8-3886] merging instance 'unidad_registros/registros_reg[9][12]' (FDCE) to 'unidad_registros/registros_reg[11][12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unidad_registros/registros_reg[11][12] )
INFO: [Synth 8-3886] merging instance 'unidad_registros/registros_reg[9][13]' (FDCE) to 'unidad_registros/registros_reg[11][13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unidad_registros/registros_reg[11][13] )
INFO: [Synth 8-3886] merging instance 'unidad_registros/registros_reg[9][14]' (FDCE) to 'unidad_registros/registros_reg[11][14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unidad_registros/registros_reg[11][14] )
INFO: [Synth 8-3886] merging instance 'unidad_registros/registros_reg[9][15]' (FDCE) to 'unidad_registros/registros_reg[11][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unidad_registros/registros_reg[11][15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 931.773 ; gain = 602.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+---------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives      | 
+------------+---------------------------+-----------+----------------------+-----------------+
|procesador  | unidad_datos/memDatos_reg | Implied   | 512 x 16             | RAM256X1S x 32	 | 
+------------+---------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 931.773 ; gain = 602.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+---------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives      | 
+------------+---------------------------+-----------+----------------------+-----------------+
|procesador  | unidad_datos/memDatos_reg | Implied   | 512 x 16             | RAM256X1S x 32	 | 
+------------+---------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 931.773 ; gain = 602.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 931.773 ; gain = 602.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 931.773 ; gain = 602.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 931.773 ; gain = 602.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 931.773 ; gain = 602.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 931.773 ; gain = 602.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 931.773 ; gain = 602.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |     8|
|3     |LUT1      |    37|
|4     |LUT2      |    37|
|5     |LUT3      |    97|
|6     |LUT4      |    73|
|7     |LUT5      |    87|
|8     |LUT6      |   253|
|9     |MUXF7     |     5|
|10    |RAM256X1S |    32|
|11    |FDCE      |   295|
|12    |IBUF      |     2|
|13    |OBUF      |   171|
+------+----------+------+

Report Instance Areas: 
+------+-------------------+-----------------+------+
|      |Instance           |Module           |Cells |
+------+-------------------+-----------------+------+
|1     |top                |                 |  1098|
|2     |  unidad_datos     |memoriaDatos     |    32|
|3     |  unidad_pila      |pila             |   586|
|4     |  unidad_registros |archivoRegistros |   293|
|5     |  unidad_uc        |uc               |    13|
|6     |    obj_flags_alu  |bandera_alu      |     8|
|7     |    obj_nivel      |bloque_nivel     |     5|
+------+-------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 931.773 ; gain = 602.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 931.773 ; gain = 602.004
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 931.773 ; gain = 602.004
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 931.773 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 940.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
106 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:02 . Memory (MB): peak = 940.320 ; gain = 635.422
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 940.320 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/sel19/Documents/desktop/cosas que debo subir a git con orden/arqui/vivado/procesador_risc/escomips/escomips.runs/synth_1/procesador.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file procesador_utilization_synth.rpt -pb procesador_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 31 22:50:15 2021...
