timestamp 0
version 8.3
tech gf180mcuC
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 40
parameters nfet_03v3_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters nfet_03v3 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters pfet_03v3_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters pfet_03v3 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters ppolyf_u l=r_length w=r_width
parameters cap_mim_2f0_m4m5_noshield l=c_length w=c_width
port "D15" 58 99171 -4022 99171 -4022 m1
port "D14" 57 99146 -3471 99146 -3471 m1
port "P12" 101 80070 -17980 80070 -17980 m1
port "D16G" 103 69038 -3769 69038 -3769 m1
port "D16" 54 99167 -991 99167 -991 m1
port "D3" 66 4579 -1155 4579 -1155 m1
port "D2" 65 4646 -1595 4646 -1595 m1
port "P02" 87 28920 -18000 28920 -18000 m1
port "D5" 63 4723 -3078 4723 -3078 m1
port "D4" 60 4793 -4573 4793 -4573 m1
port "Q15" 98 65360 -15960 65360 -15960 m1
port "Q14" 99 79160 -15880 79160 -15880 m1
port "Q16" 96 64260 -11900 64260 -11900 m1
port "Q17" 100 65000 -10230 65000 -10230 m1
port "Q05" 83 14210 -15910 14210 -15910 m1
port "Q04" 86 28010 -15010 28010 -15010 m1
port "Q06" 84 13110 -12310 13110 -12310 m1
port "Q07" 81 13860 -10180 13860 -10180 m1
port "Q13" 97 80010 -12090 80010 -12090 m1
port "D12" 56 99090 -2966 99090 -2966 m1
port "D13" 55 99137 -2090 99137 -2090 m1
port "D17G" 102 58470 -2667 58470 -2667 m1
port "DIV_OUT" 117 48873 -14249 48873 -14249 m1
port "Q03" 85 28860 -12250 28860 -12250 m1
port "Q12" 94 64250 -7650 64250 -7650 m1
port "Q11" 95 79910 -7950 79910 -7950 m1
port "D0" 64 4752 -2715 4752 -2715 m1
port "LD1" 93 57550 -8180 57550 -8180 m1
port "D1" 62 4675 -3537 4675 -3537 m1
port "D6" 61 4742 -4063 4742 -4063 m1
port "Q02" 80 13110 -7700 13110 -7700 m1
port "Q01" 82 28770 -7800 28770 -7800 m1
port "LD0" 88 6410 -8020 6410 -8020 m1
port "OUT1" 53 99070 -7610 99070 -7610 m1
port "S7" 59 4423 -2365 4423 -2365 m1
port "OUT11" 91 95190 -18410 95190 -18410 m1
port "OUT" 52 56817 2078 56817 2078 m1
port "VCTRL2" 39 32279 5743 32279 5743 m1
port "VCTRL_OBV" 78 39830 6510 39830 6510 m1
port "VCTRL_IN" 42 42870 4240 42870 4240 m1
port "S4" 43 43370 4280 43370 4280 m1
port "DN_OUT" 74 5730 4634 5730 4634 m1
port "A1" 121 53770 15520 53770 15520 m1
port "OUTB" 51 56568 6749 56568 6749 m1
port "DN_INPUT" 26 21858 13590 21858 13590 m1
port "S3" 19 22036 6756 22036 6756 m1
port "OUT01" 89 43780 -18390 43780 -18390 m1
port "DIV_OUT2" 79 18550 7330 18550 7330 m1
port "DN1" 45 26214 8908 26214 8908 m1
port "S6" 24 17988 6714 17988 6714 m1
port "UP_INPUT" 25 21995 13993 21995 13993 m1
port "DN" 76 22016 14545 22016 14545 m2
port "S2" 20 21788 13207 21788 13207 m1
port "LF_OFFCHIP" 49 22703 16344 22703 16344 m1
port "UP1" 44 26249 11574 26249 11574 m1
port "UP_OUT" 73 4188 9245 4188 9245 m1
port "S5" 50 22694 16690 22694 16690 m1
port "S1" 23 19290 14218 19290 14218 m1
port "SD2_1" 126 1970 11950 1970 11950 m2
port "G2_1" 127 1720 10740 1720 10740 m1
port "ITAIL" 118 2488 10382 2488 10382 m1
port "UP" 75 21999 15127 21999 15127 m2
port "SD0_1" 125 1230 14410 1230 14410 m2
port "G1_1" 128 940 13900 940 13900 m2
port "G1_2" 124 2100 14450 2100 14450 m2
port "A3" 123 2530 15190 2530 15190 m2
port "ITAIL_SINK" 120 5143 15231 5143 15231 m1
port "SD01" 129 -170 15280 -170 15280 m2
port "G_sink_dn" 5 1919 15268 1919 15268 m1
port "G_sink_up" 4 1916 15531 1916 15531 m1
port "ITAIL_SRC" 119 5149 16633 5149 16633 m1
port "A0" 122 2480 16670 2480 16670 m2
port "G_source_dn" 2 1382 15902 1382 15902 m1
port "G_source_up" 1 1578 15993 1578 15993 m1
port "PRE_SCALAR" 72 -3814 24857 -3814 24857 m1
port "OUT21" 106 8667 22935 8667 22935 m1
port "D26G" 105 -4077 52130 -4077 52130 m1
port "LD2" 112 -1095 48432 -1095 48432 m1
port "D8" 68 -3395 52547 -3395 52547 m1
port "Q21" 114 137 39812 137 39812 m1
port "Q25" 110 8628 54398 8628 54398 m1
port "D9" 70 -3184 43467 -3184 43467 m1
port "Q22" 111 -561 55487 -561 55487 m1
port "D7" 69 -3154 44010 -3154 44010 m1
port "D10" 71 -3049 36634 -3049 36634 m1
port "Q24" 116 7673 40583 7673 40583 m1
port "D11" 67 -3298 62608 -3298 62608 m1
port "Q26" 108 4687 55482 4687 55482 m1
port "F_IN" 29 18022 14399 18022 14399 m1
port "D27G" 104 -4324 61270 -4324 61270 m1
port "Q27" 109 2862 54749 2862 54749 m1
port "Q23" 115 4469 39744 4469 39744 m1
port "VDD_TEST" 77 99365 4556 99365 4556 m1
port "VDD" 41 30024 14122 30024 14122 m1
port "VSS" 40 33470 8331 33470 8331 m1
node "m1_33892_1807#" 0 195.566 33892 1807 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34968 748 0 0 0 0 0 0 0 0
node "m1_30034_1474#" 0 199.164 30034 1474 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34968 748 0 0 0 0 0 0 0 0
node "m1_53133_19897#" 0 3748.15 53133 19897 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3070200 7540 0 0 0 0 0 0 0 0
node "a_69555_n25455#" 90 48.8983 69555 -25455 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_65904_n25455#" 90 43.231 65904 -25455 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_62417_n25455#" 90 60.8142 62417 -25455 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_58922_n25455#" 90 143.709 58922 -25455 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_73767_n25018#" 46 280.454 73767 -25018 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_72137_n25018#" 46 266.965 72137 -25018 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_73567_n25018#" 227 752.744 73567 -25018 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_71937_n25018#" 227 781.822 71937 -25018 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_69555_n24971#" 90 104.026 69555 -24971 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_65904_n24971#" 90 108.677 65904 -24971 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_62417_n24971#" 90 102.933 62417 -24971 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_69971_n24524#" 14 103.428 69971 -24524 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A" 299 1677.65 69755 -24524 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 71940 3204 298759 10686 0 0 0 0 0 0
equiv "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.OUT"
node "a_58922_n24971#" 90 190.613 58922 -24971 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_69555_n24524#" 54 2586.5 69555 -24524 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_66320_n24524#" 14 103.187 66320 -24524 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 230 3635.39 66104 -24524 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 176096 3924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 83742 3706 651254 23312 0 0 0 0 0 0
equiv "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.B"
node "a_65904_n24524#" 54 1718.31 65904 -24524 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_62833_n24524#" 14 102.27 62833 -24524 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" 314 4098.16 62617 -24524 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72908 3236 821082 29360 0 0 0 0 0 0
equiv "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_0.A"
node "a_62417_n24524#" 54 1668.23 62417 -24524 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_59338_n24524#" 14 109.097 59338 -24524 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" 242 4940.02 59122 -24524 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 176096 3924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 90058 3960 161670 5922 945862 32692 0 0 0 0
equiv "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_0.B"
node "a_58922_n24524#" 54 1715.9 58922 -24524 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 185 984.865 68609 -25424 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 218 1149.71 70075 -25516 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 185 908.124 64958 -25424 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 218 1129.76 66424 -25516 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 185 875.699 61471 -25424 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 218 1160.45 62937 -25516 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" 464 8208.75 59442 -25040 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 391849 8930 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 997401 43370 12092 622 75952 2556 0 0 0 0
equiv "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_0.p3_gen_magic_0.inverter_magic_0.VOUT"
equiv "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VIN"
node "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 185 1114.69 57976 -25424 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 218 1221.53 59442 -25516 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "7b_divider_magic_0.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 175 328.843 86651 -24018 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.divide_by_2_0.tg_magic_2.IN" 204 1350.78 86763 -23922 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215500 9412 80967 2674 0 0 0 0 0 0
equiv "7b_divider_magic_0.divide_by_2_0.tg_magic_2.IN" "7b_divider_magic_0.divide_by_2_0.inverter_magic_3.VOUT"
node "7b_divider_magic_0.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 175 387.102 83437 -24018 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN" 204 1513.64 83549 -23922 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 216105 9420 81394 2646 0 0 0 0 0 0
equiv "7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN" "7b_divider_magic_0.divide_by_2_0.inverter_magic_4.VOUT"
node "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 175 345.391 77113 -24017 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 204 1381.63 77225 -23921 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215500 9412 80967 2674 0 0 0 0 0 0
equiv "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VOUT"
node "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 175 336.677 73899 -24017 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 204 1468.07 74011 -23921 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 216105 9420 81394 2646 0 0 0 0 0 0
equiv "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VOUT"
node "a_71150_n23489#" 110 483.988 71150 -23489 ndif 0 0 0 0 86016 2560 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77565 3440 0 0 0 0 0 0 0 0
node "a_70934_n23489#" 77 114.021 70934 -23489 ndif 0 0 0 0 69888 1968 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64303 2888 0 0 0 0 0 0 0 0
node "a_69089_n23489#" 110 497.588 69089 -23489 ndif 0 0 0 0 86016 2560 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77565 3440 0 0 0 0 0 0 0 0
node "a_68873_n23489#" 77 141.245 68873 -23489 ndif 0 0 0 0 69888 1968 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64303 2888 0 0 0 0 0 0 0 0
node "a_66440_n23347#" 14 102.27 66440 -23347 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "a_66024_n23347#" 54 1692.65 66024 -23347 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "7b_divider_magic_0.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 175 329.782 86712 -22244 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN" 450 3074.39 85394 -24001 p 0 0 0 0 66304 1936 89600 2592 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 281370 12064 101817 2884 0 0 0 0 0 0
equiv "7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN" "7b_divider_magic_0.divide_by_2_0.inverter_magic_4.VIN"
equiv "7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN" "7b_divider_magic_0.divide_by_2_0.inverter_magic_6.VOUT"
node "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" 626 4262.57 84406 -22702 ndif 0 0 0 0 129024 3840 129024 3840 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 357461 15124 603468 20304 0 0 0 0 0 0
equiv "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" "7b_divider_magic_0.divide_by_2_0.inverter_magic_2.VIN"
equiv "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" "7b_divider_magic_0.divide_by_2_0.tg_magic_1.OUT"
equiv "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" "7b_divider_magic_0.divide_by_2_0.tg_magic_2.OUT"
node "a_80733_n23674#" 225 965.939 80733 -23674 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_62851_n23347#" 14 102.27 62851 -23347 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "a_62435_n23347#" 54 1615.81 62435 -23347 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_66024_n22900#" 90 87.0362 66024 -22900 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_59356_n23347#" 14 108.876 59356 -23347 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "a_58940_n23347#" 54 1721.54 58940 -23347 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_62435_n22900#" 90 86.6605 62435 -22900 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_58940_n22900#" 90 191.632 58940 -22900 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_80733_n22266#" 157 118.288 80733 -22266 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT" 485 2664.23 83349 -23922 pdif 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 217137 9320 223326 7782 0 0 0 0 0 0
equiv "7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT" "7b_divider_magic_0.divide_by_2_0.inverter_magic_6.VIN"
equiv "7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT" "7b_divider_magic_0.divide_by_2_0.tg_magic_0.OUT"
node "7b_divider_magic_0.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 175 407.656 83498 -22243 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" 834 6986.46 82414 -22243 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 809554 18368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 289030 12242 549589 18338 0 0 0 0 0 0
equiv "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_0.divide_by_2_0.inverter_magic_5.VOUT"
equiv "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_0.divide_by_2_0.tg_magic_2.inverter_magic_0.VIN"
equiv "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_0.divide_by_2_0.tg_magic_2.CLK"
equiv "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.inverter_magic_0.VIN"
node "7b_divider_magic_0.OR_magic_2.VOUT" 1105 8865.74 81581 -23674 ndif 0 0 0 0 19712 624 39424 1248 0 0 0 0 1072107 24472 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 575377 24706 286116 8886 0 0 0 0 0 0
equiv "7b_divider_magic_0.OR_magic_2.VOUT" "7b_divider_magic_0.divide_by_2_0.inverter_magic_5.VIN"
equiv "7b_divider_magic_0.OR_magic_2.VOUT" "7b_divider_magic_0.divide_by_2_0.tg_magic_0.inverter_magic_0.VIN"
equiv "7b_divider_magic_0.OR_magic_2.VOUT" "7b_divider_magic_0.divide_by_2_0.tg_magic_0.CLK"
equiv "7b_divider_magic_0.OR_magic_2.VOUT" "7b_divider_magic_0.divide_by_2_0.tg_magic_1.inverter_magic_0.VIN"
equiv "7b_divider_magic_0.OR_magic_2.VOUT" "7b_divider_magic_0.divide_by_2_0.tg_magic_1.CLK"
equiv "7b_divider_magic_0.OR_magic_2.VOUT" "7b_divider_magic_0.divide_by_2_0.CLK"
node "7b_divider_magic_0.p3_gen_magic_0.P3" 512 2785.61 79113 -24000 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 515713 11314 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 270181 11214 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.p3_gen_magic_0.P3" "7b_divider_magic_0.OR_magic_2.B"
equiv "7b_divider_magic_0.p3_gen_magic_0.P3" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VOUT"
equiv "7b_divider_magic_0.p3_gen_magic_0.P3" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VIN"
equiv "7b_divider_magic_0.p3_gen_magic_0.P3" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.Q"
node "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 484 3023.61 77025 -23921 pdif 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 239263 9980 228518 7308 0 0 0 0 0 0
equiv "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VIN"
equiv "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.OUT"
node "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 175 346.426 77174 -22243 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 450 3446.76 75856 -24000 p 0 0 0 0 66304 1936 89600 2592 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 281370 12064 101817 2884 0 0 0 0 0 0
equiv "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VIN"
equiv "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VOUT"
node "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 834 6613.27 72876 -22242 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 809554 18368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 276012 11538 582362 19382 0 0 0 0 0 0
equiv "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VOUT"
equiv "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VIN"
equiv "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.CLK"
equiv "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VIN"
node "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 485 2464.46 73811 -23921 pdif 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 217137 9320 223326 7782 0 0 0 0 0 0
equiv "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VIN"
equiv "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.OUT"
node "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 175 330.962 73960 -22242 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 307 1601.86 71582 -23129 ndif 0 0 0 0 62720 1904 121856 3776 0 0 0 0 40617 950 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 261441 11164 13748 662 164878 5332 0 0 0 0
equiv "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.IN"
equiv "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.D"
node "a_70734_n23489#" 289 1636.09 70734 -23489 ndif 0 0 0 0 59136 1872 86016 2560 0 0 0 0 138956 2706 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 213079 9292 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" 203 6098.72 71254 -23173 p 0 0 0 0 19712 624 23296 656 0 0 0 0 226319 4492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 540325 22714 146613 4610 0 0 0 0 0 0
equiv "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_0.OUT"
node "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" 196 3257.21 71036 -23572 p 0 0 0 0 19712 624 23296 656 0 0 0 0 227432 4550 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 219339 9558 190413 6018 0 0 0 0 0 0
equiv "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.OUT"
node "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" 396 2214.54 69521 -23129 ndif 0 0 0 0 19712 624 78848 2496 0 0 0 0 376017 7360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 211174 8590 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_1.VOUT"
node "a_66024_n22416#" 90 43.7275 66024 -22416 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 218 1166.16 66544 -22460 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 185 819.905 65078 -22447 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "a_62435_n22416#" 90 50.0322 62435 -22416 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 218 1121.17 62955 -22460 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 185 784 61489 -22447 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "a_58940_n22416#" 90 109.934 58940 -22416 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 218 1195.76 59460 -22460 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 185 1133.59 57994 -22447 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "a_68673_n23489#" 289 1847.49 68673 -23489 ndif 0 0 0 0 59136 1872 86016 2560 0 0 0 0 138956 2706 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 213079 9292 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" 240 3073.91 59140 -23347 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 226319 4492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 159230 6324 858384 29982 0 0 0 0 0 0
equiv "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_1.C"
node "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" 235 2468.99 62635 -23347 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 227432 4550 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 81818 3626 638117 22424 0 0 0 0 0 0
equiv "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_1.B"
node "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" 283 2883.2 66224 -23347 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 335400 6410 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 78213 3360 279596 10032 0 0 0 0 0 0
equiv "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_1.A"
node "a_69555_n20957#" 90 48.8983 69555 -20957 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_65904_n20957#" 90 43.231 65904 -20957 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_62417_n20957#" 90 59.1946 62417 -20957 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_58922_n20957#" 90 136.393 58922 -20957 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_73767_n20520#" 46 258.692 73767 -20520 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_72137_n20520#" 46 260.714 72137 -20520 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_73567_n20520#" 227 749.888 73567 -20520 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_71937_n20520#" 227 773.498 71937 -20520 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_69555_n20473#" 90 104.026 69555 -20473 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_65904_n20473#" 90 108.677 65904 -20473 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_62417_n20473#" 90 99.9999 62417 -20473 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_69971_n20026#" 14 103.428 69971 -20026 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" 299 1678.79 69755 -20026 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 71940 3204 298759 10686 0 0 0 0 0 0
equiv "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.OUT"
node "a_58922_n20473#" 90 194.237 58922 -20473 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_69555_n20026#" 54 2588.76 69555 -20026 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_66320_n20026#" 14 103.187 66320 -20026 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" 230 3617.55 66104 -20026 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 176096 3924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 83742 3706 651254 23312 0 0 0 0 0 0
equiv "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.B"
node "a_65904_n20026#" 54 1703.74 65904 -20026 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_62833_n20026#" 14 102.27 62833 -20026 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 314 2554.89 62617 -20026 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72908 3236 821082 29360 0 0 0 0 0 0
equiv "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_0.A"
node "a_62417_n20026#" 54 1637.21 62417 -20026 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_59338_n20026#" 14 109.097 59338 -20026 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" 244 4793.37 59122 -20026 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 176096 3924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 925729 34212 167322 6204 94454 3330 0 0 0 0
equiv "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_0.B"
node "a_58922_n20026#" 54 1911.58 58922 -20026 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 185 960.966 68609 -20926 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 218 1141.98 70075 -21018 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 185 875.384 64958 -20926 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 218 1068.56 66424 -21018 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 185 853.276 61471 -20926 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 218 1075.29 62937 -21018 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 185 1155.69 57976 -20926 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 218 1124.36 59442 -21018 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "a_90197_n19334#" 46 329.187 90197 -19334 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 175 330.74 85463 -19516 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN" 204 1335.4 85575 -19420 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215500 9412 80967 2674 0 0 0 0 0 0
equiv "7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_0.DFF_magic_0.inverter_magic_3.VOUT"
node "a_89997_n19334#" 227 958.046 89997 -19334 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.mux_magic_0.IN2" 482 4609.14 88651 -24001 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 438649 10028 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 312907 13512 64644 2322 0 0 0 0 0 0
equiv "7b_divider_magic_0.mux_magic_0.IN2" "7b_divider_magic_0.divide_by_2_0.inverter_magic_2.VOUT"
equiv "7b_divider_magic_0.mux_magic_0.IN2" "7b_divider_magic_0.divide_by_2_0.inverter_magic_3.VIN"
equiv "7b_divider_magic_0.mux_magic_0.IN2" "7b_divider_magic_0.divide_by_2_0.Q"
equiv "7b_divider_magic_0.mux_magic_0.IN2" "7b_divider_magic_0.mux_magic_0.AND2_magic_1.B"
node "7b_divider_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 175 358.928 82249 -19516 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN" 204 1499.37 82361 -19420 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 216105 9420 81394 2646 0 0 0 0 0 0
equiv "7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_0.DFF_magic_0.inverter_magic_4.VOUT"
node "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 175 342.859 77113 -19523 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 204 1385.44 77225 -19427 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215500 9412 80967 2674 0 0 0 0 0 0
equiv "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VOUT"
node "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 175 331.792 73899 -19523 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 204 1447.47 74011 -19427 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 216105 9420 81394 2646 0 0 0 0 0 0
equiv "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VOUT"
node "a_71150_n18991#" 110 483.988 71150 -18991 ndif 0 0 0 0 86016 2560 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77565 3440 0 0 0 0 0 0 0 0
node "a_70934_n18991#" 77 114.021 70934 -18991 ndif 0 0 0 0 69888 1968 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64303 2888 0 0 0 0 0 0 0 0
node "a_69089_n18991#" 110 497.588 69089 -18991 ndif 0 0 0 0 86016 2560 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77565 3440 0 0 0 0 0 0 0 0
node "a_68873_n18991#" 77 146.469 68873 -18991 ndif 0 0 0 0 69888 1968 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64303 2888 0 0 0 0 0 0 0 0
node "a_66440_n18849#" 14 102.27 66440 -18849 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "a_66024_n18849#" 54 1692.65 66024 -18849 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_90197_n18140#" 46 290.958 90197 -18140 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_91537_n19173#" 225 990.276 91537 -19173 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_91537_n17765#" 157 129.371 91537 -17765 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.mux_magic_0.OR_magic_0.B" 214 963.905 91061 -18894 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.mux_magic_0.OR_magic_0.B" "7b_divider_magic_0.mux_magic_0.AND2_magic_1.OUT"
node "7b_divider_magic_0.mux_magic_0.OR_magic_0.A" 192 714.001 91061 -17700 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.mux_magic_0.OR_magic_0.A" "7b_divider_magic_0.mux_magic_0.AND2_magic_0.OUT"
node "a_62851_n18849#" 14 102.27 62851 -18849 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "a_62435_n18849#" 54 1625.96 62435 -18849 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_66024_n18402#" 90 87.0362 66024 -18402 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_59356_n18849#" 14 108.876 59356 -18849 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "a_58940_n18849#" 54 1897.22 58940 -18849 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_62435_n18402#" 90 86.6418 62435 -18402 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_58940_n18402#" 90 192.114 58940 -18402 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_89997_n18140#" 227 773.876 89997 -18140 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.mux_magic_0.AND2_magic_0.A" 395 1477.44 89305 -18521 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT" 484 2619.88 85375 -19420 pdif 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 239263 9980 228518 7308 0 0 0 0 0 0
equiv "7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_0.DFF_magic_0.inverter_magic_2.VIN"
equiv "7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_0.DFF_magic_0.tg_magic_1.OUT"
node "7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 175 327.75 85524 -17742 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" 450 3098.91 84206 -19499 p 0 0 0 0 66304 1936 89600 2592 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 281370 12064 101817 2884 0 0 0 0 0 0
equiv "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_0.DFF_magic_0.inverter_magic_4.VIN"
equiv "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_0.DFF_magic_0.inverter_magic_6.VOUT"
node "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" 485 2612.55 82161 -19420 pdif 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 217137 9320 223326 7782 0 0 0 0 0 0
equiv "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_0.DFF_magic_0.inverter_magic_6.VIN"
equiv "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_0.DFF_magic_0.tg_magic_0.OUT"
node "7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 175 343.116 82310 -17741 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 834 6146.74 81226 -17741 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 809554 18368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 289030 12242 549589 18338 0 0 0 0 0 0
equiv "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_0.DFF_magic_0.inverter_magic_5.VOUT"
equiv "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VIN"
equiv "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_0.DFF_magic_0.tg_magic_2.CLK"
equiv "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VIN"
node "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 484 2756.5 77025 -19427 pdif 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 239263 9980 228518 7308 0 0 0 0 0 0
equiv "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VIN"
equiv "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.OUT"
node "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 175 343.627 77174 -17749 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 450 3194.2 75856 -19506 p 0 0 0 0 66304 1936 89600 2592 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 281370 12064 101817 2884 0 0 0 0 0 0
equiv "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VIN"
equiv "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VOUT"
node "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 485 2433.67 73811 -19427 pdif 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 217137 9320 223326 7782 0 0 0 0 0 0
equiv "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VIN"
equiv "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.OUT"
node "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 175 324.576 73960 -17748 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 834 6709.77 72876 -17748 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 809554 18368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 289030 12242 549589 18338 0 0 0 0 0 0
equiv "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VOUT"
equiv "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VIN"
equiv "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.CLK"
equiv "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VIN"
node "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 307 1532.5 71582 -18631 ndif 0 0 0 0 62720 1904 121856 3776 0 0 0 0 40617 950 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 261817 11172 14124 670 165254 5340 0 0 0 0
equiv "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.IN"
equiv "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.D"
node "a_70734_n18991#" 289 1635.84 70734 -18991 ndif 0 0 0 0 59136 1872 86016 2560 0 0 0 0 138956 2706 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 213079 9292 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" 203 5323.49 71254 -18675 p 0 0 0 0 19712 624 23296 656 0 0 0 0 226319 4492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 540325 22714 146613 4610 0 0 0 0 0 0
equiv "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_0.OUT"
node "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 196 3282.73 71036 -19074 p 0 0 0 0 19712 624 23296 656 0 0 0 0 227432 4550 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 219339 9558 190413 6018 0 0 0 0 0 0
equiv "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.OUT"
node "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" 396 2216.53 69521 -18631 ndif 0 0 0 0 19712 624 78848 2496 0 0 0 0 376017 7360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 211174 8590 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_1.VOUT"
node "a_66024_n17918#" 90 43.7275 66024 -17918 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 218 1180.34 66544 -17962 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 185 886.355 65078 -17949 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "a_62435_n17918#" 90 51.1192 62435 -17918 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 218 1124.01 62955 -17962 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 185 876.419 61489 -17949 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "a_58940_n17918#" 90 110.206 58940 -17918 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 218 1117.84 59460 -17962 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 185 1159.19 57994 -17949 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "a_68673_n18991#" 289 1849.72 68673 -18991 ndif 0 0 0 0 59136 1872 86016 2560 0 0 0 0 138956 2706 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 213079 9292 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" 240 3065 59140 -18849 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 226319 4492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 159230 6324 858384 29982 0 0 0 0 0 0
equiv "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_1.C"
node "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" 235 2586.91 62635 -18849 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 227432 4550 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 81818 3626 638117 22424 0 0 0 0 0 0
equiv "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_1.B"
node "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" 283 2845.15 66224 -18849 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 335400 6410 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 78213 3360 279596 10032 0 0 0 0 0 0
equiv "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_1.A"
node "7b_divider_magic_0.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 175 331.16 92566 -16025 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.divide_by_2_1.tg_magic_2.IN" 204 1430.71 92678 -15929 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215500 9412 80967 2674 0 0 0 0 0 0
equiv "7b_divider_magic_0.divide_by_2_1.tg_magic_2.IN" "7b_divider_magic_0.divide_by_2_1.inverter_magic_3.VOUT"
node "7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 175 368.047 89352 -16025 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "a_85159_n15817#" 46 227.849 85159 -15817 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN" 204 1520.44 89464 -15929 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 216105 9420 81394 2646 0 0 0 0 0 0
equiv "7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN" "7b_divider_magic_0.divide_by_2_1.inverter_magic_4.VOUT"
node "a_84615_n16324#" 227 727.021 84615 -16324 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_81183_n15817#" 46 221.546 81183 -15817 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 395 1479.18 85047 -15861 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_80639_n16324#" 227 714.786 80639 -16324 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_83419_n16192#" 157 176.746 83419 -16192 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 395 1461.3 81071 -15861 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_76533_n16137#" 119 132.079 76533 -16137 pdif 0 0 0 0 0 0 93184 2624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96600 4292 0 0 0 0 0 0 0 0
node "a_73446_n15817#" 46 221.807 73446 -15817 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_73246_n15817#" 227 711.322 73246 -15817 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_79443_n16192#" 157 114.918 79443 -16192 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_70312_n15817#" 46 223.011 70312 -15817 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_69768_n16324#" 227 724.413 69768 -16324 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_85159_n14623#" 46 252.469 85159 -14623 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_77552_n15207#" 47 240.179 77552 -15207 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23442 1158 31245 1162 0 0 0 0 0 0
node "a_76688_n15207#" 47 285.039 76688 -15207 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24369 1168 31574 1182 0 0 0 0 0 0
node "a_74786_n16192#" 157 118.265 74786 -16192 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 395 1452.76 72554 -16236 pdif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 395 1455.55 70200 -15861 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_66793_n16137#" 119 94.0382 66793 -16137 pdif 0 0 0 0 0 0 93184 2624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96600 4292 0 0 0 0 0 0 0 0
node "a_62766_n15817#" 46 222.524 62766 -15817 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_62566_n15817#" 227 713.33 62566 -15817 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 344 2081.95 73550 -15861 p 0 0 0 0 23296 656 23296 656 0 0 0 0 355040 7836 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 97259 3976 442323 14608 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.B"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.IN1"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.QB"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" "7b_divider_magic_0.7b_counter_0.MDFF_1.D1"
node "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 192 722.47 83939 -16263 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.OUT"
node "a_83507_n15752#" 225 1054.92 83507 -15752 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 214 974.437 83507 -16263 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.OUT"
node "7b_divider_magic_0.mux_magic_0.IN1" 491 4851.58 90301 -18240 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 438649 10028 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 529656 22894 111052 3476 0 0 0 0 0 0
equiv "7b_divider_magic_0.mux_magic_0.IN1" "7b_divider_magic_0.divide_by_2_1.inverter_magic_2.VOUT"
equiv "7b_divider_magic_0.mux_magic_0.IN1" "7b_divider_magic_0.divide_by_2_1.inverter_magic_3.VIN"
equiv "7b_divider_magic_0.mux_magic_0.IN1" "7b_divider_magic_0.divide_by_2_1.Q"
equiv "7b_divider_magic_0.mux_magic_0.IN1" "7b_divider_magic_0.mux_magic_0.AND2_magic_0.B"
node "a_84615_n15130#" 227 890.18 84615 -15130 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_81183_n14623#" 46 247.205 81183 -14623 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_76533_n15653#" 261 1471.31 76533 -15653 pdif 0 0 0 0 23296 656 23296 656 0 0 0 0 230012 5538 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34628 1614 57935 2056 63090 1664 0 0 0 0
node "a_76272_n15207#" 186 1057.3 76272 -15207 ndif 0 0 0 0 19712 624 62720 1904 0 0 0 0 88296 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 179840 7664 44354 1416 0 0 0 0 0 0
node "a_68572_n16192#" 157 153.186 68572 -16192 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_58790_n15817#" 46 311.824 58790 -15817 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_58590_n15817#" 227 768.109 58590 -15817 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D" 328 1013.28 75634 -15708 pdif 0 0 0 0 19712 624 39424 1248 0 0 0 0 268593 6290 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86392 3634 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.VOUT"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.VOUT"
node "a_67070_n15207#" 47 233.014 67070 -15207 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24369 1168 31574 1182 0 0 0 0 0 0
node "a_66206_n15207#" 47 235.701 66206 -15207 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23442 1158 31245 1162 0 0 0 0 0 0
node "a_64106_n16192#" 157 111.351 64106 -16192 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 395 1459.87 61874 -16236 pdif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_66593_n16137#" 186 972.796 66593 -16137 pdif 0 0 0 0 19712 624 62720 1904 0 0 0 0 88296 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 179840 7664 44354 1416 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 192 678.746 79963 -16263 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.OUT"
node "a_79531_n15752#" 225 921.276 79531 -15752 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_74786_n14784#" 225 904.854 74786 -14784 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 192 675.358 74310 -16257 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.OUT"
node "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 214 919.519 79531 -16263 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.OUT"
node "7b_divider_magic_0.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 175 330.457 92627 -14251 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" 450 3088.11 91309 -16008 p 0 0 0 0 66304 1936 89600 2592 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 281370 12064 101817 2884 0 0 0 0 0 0
equiv "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" "7b_divider_magic_0.divide_by_2_1.inverter_magic_4.VIN"
equiv "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" "7b_divider_magic_0.divide_by_2_1.inverter_magic_6.VOUT"
node "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" 626 4682.7 90321 -14709 ndif 0 0 0 0 129024 3840 129024 3840 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 357461 15124 603468 20304 0 0 0 0 0 0
equiv "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" "7b_divider_magic_0.divide_by_2_1.inverter_magic_2.VIN"
equiv "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" "7b_divider_magic_0.divide_by_2_1.tg_magic_1.OUT"
equiv "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" "7b_divider_magic_0.divide_by_2_1.tg_magic_2.OUT"
node "a_80639_n15130#" 227 865.556 80639 -15130 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 214 912.851 74310 -15063 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.OUT"
node "a_73446_n14623#" 46 243.891 73446 -14623 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_70312_n14623#" 46 247.029 70312 -14623 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 343 1789.58 65878 -15408 p 0 0 0 0 23296 656 23296 656 0 0 0 0 355040 7836 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 99796 4034 469742 14562 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.B"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.IN1"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.QB"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" "7b_divider_magic_0.7b_counter_0.MDFF_4.D1"
node "a_66094_n15251#" 261 1268.01 66094 -15251 p 0 0 0 0 23296 656 23296 656 0 0 0 0 230012 5538 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34628 1614 57935 2056 63090 1664 0 0 0 0
node "a_60130_n16192#" 157 122.644 60130 -16192 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 395 1499.98 57898 -16236 pdif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D" 328 970.559 67329 -16225 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 268593 6290 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86392 3634 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.VOUT"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.VOUT"
node "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 192 697.237 69092 -16263 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.OUT"
node "a_68660_n15752#" 225 1018.46 68660 -15752 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_64106_n14784#" 225 885.066 64106 -14784 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 192 664.636 63630 -16257 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.OUT"
node "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 214 957.506 68660 -16263 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.OUT"
node "a_73246_n14623#" 227 876.75 73246 -14623 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_69768_n15130#" 227 886.332 69768 -15130 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 214 886.994 63630 -15063 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.OUT"
node "a_62766_n14623#" 46 248.151 62766 -14623 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_60130_n14784#" 225 929.137 60130 -14784 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 192 696.264 59654 -16257 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.OUT"
node "a_62566_n14623#" 227 865.459 62566 -14623 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 214 924.651 59654 -15063 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.OUT"
node "a_58790_n14623#" 46 331.308 58790 -14623 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_58590_n14623#" 227 930.073 58590 -14623 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT" 485 2710.2 89264 -15929 pdif 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 217137 9320 223326 7782 0 0 0 0 0 0
equiv "7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT" "7b_divider_magic_0.divide_by_2_1.inverter_magic_6.VIN"
equiv "7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT" "7b_divider_magic_0.divide_by_2_1.tg_magic_0.OUT"
node "7b_divider_magic_0.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 175 362.264 89413 -14250 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" 834 6989.05 88329 -14250 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 809554 18368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 289030 12242 549589 18338 0 0 0 0 0 0
equiv "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_0.divide_by_2_1.inverter_magic_5.VOUT"
equiv "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_0.divide_by_2_1.tg_magic_2.inverter_magic_0.VIN"
equiv "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_0.divide_by_2_1.tg_magic_2.CLK"
equiv "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.inverter_magic_0.VIN"
node "a_85159_n13513#" 46 249.883 85159 -13513 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_77422_n13513#" 46 254.145 77422 -13513 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "D15" 1057 19740.9 99171 -4022 m1 0 0 0 0 0 0 0 0 0 0 0 0 1135890 25708 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 382474 12810 1657726 48280 8062308 97282 0 0 0 0
equiv "D15" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.B"
equiv "D15" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.IN2"
equiv "D15" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.B"
equiv "D15" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.IN2"
equiv "D15" "7b_divider_magic_0.7b_counter_0.MDFF_7.DATA"
equiv "D15" "7b_divider_magic_0.7b_counter_0.D2_4"
equiv "D15" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VIN"
equiv "D15" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.B"
equiv "D15" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VIN"
equiv "D15" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.B"
equiv "D15" "7b_divider_magic_0.D2_4"
node "a_84615_n13557#" 227 890.176 84615 -13557 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_81917_n12929#" 47 232.119 81917 -12929 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24369 1168 31574 1182 0 0 0 0 0 0
node "a_81053_n12929#" 47 242.203 81053 -12929 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23442 1158 31245 1162 0 0 0 0 0 0
node "a_73446_n13513#" 46 249.198 73446 -13513 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_70312_n13513#" 46 241.53 70312 -13513 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_0.OR_magic_1.VOUT" 1106 8756.41 88217 -14294 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 1072107 24472 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 595863 25578 286116 8886 0 0 0 0 0 0
equiv "7b_divider_magic_0.OR_magic_1.VOUT" "7b_divider_magic_0.divide_by_2_1.inverter_magic_5.VIN"
equiv "7b_divider_magic_0.OR_magic_1.VOUT" "7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VIN"
equiv "7b_divider_magic_0.OR_magic_1.VOUT" "7b_divider_magic_0.divide_by_2_1.tg_magic_0.CLK"
equiv "7b_divider_magic_0.OR_magic_1.VOUT" "7b_divider_magic_0.divide_by_2_1.tg_magic_1.inverter_magic_0.VIN"
equiv "7b_divider_magic_0.OR_magic_1.VOUT" "7b_divider_magic_0.divide_by_2_1.tg_magic_1.CLK"
equiv "7b_divider_magic_0.OR_magic_1.VOUT" "7b_divider_magic_0.divide_by_2_1.CLK"
node "a_66336_n13513#" 46 247.319 66336 -13513 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_77222_n13513#" 227 882.964 77222 -13513 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "D14" 1057 16910.8 99146 -3471 m1 0 0 0 0 0 0 0 0 0 0 0 0 1135890 25708 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 382146 12722 1868791 51204 9330384 94020 0 0 0 0
equiv "D14" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.B"
equiv "D14" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.IN2"
equiv "D14" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.B"
equiv "D14" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.IN2"
equiv "D14" "7b_divider_magic_0.7b_counter_0.MDFF_1.DATA"
equiv "D14" "7b_divider_magic_0.7b_counter_0.D2_3"
equiv "D14" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VIN"
equiv "D14" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.B"
equiv "D14" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VIN"
equiv "D14" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.B"
equiv "D14" "7b_divider_magic_0.D2_3"
node "a_85159_n12319#" 46 228.837 85159 -12319 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_73246_n13513#" 227 877.276 73246 -13513 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_69768_n13557#" 227 873.212 69768 -13557 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_87746_n13362#" 225 892.271 87746 -13362 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_87746_n11954#" 157 136.738 87746 -11954 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "P12" 532 6167.77 80070 -17980 m1 0 0 0 0 23296 656 46592 1312 0 0 0 0 515713 11314 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 234873 8944 1342742 37412 0 0 0 0 0 0
equiv "P12" "7b_divider_magic_0.OR_magic_1.B"
equiv "P12" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VOUT"
equiv "P12" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VIN"
equiv "P12" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.Q"
equiv "P12" "7b_divider_magic_0.p2_gen_magic_0.P2"
equiv "P12" "7b_divider_magic_0.P2"
node "7b_divider_magic_0.OR_magic_2.A" 695 8569.91 80815 -22487 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 739197 15620 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1037663 45022 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.OR_magic_2.A" "7b_divider_magic_0.DFF_magic_0.inverter_magic_2.VOUT"
equiv "7b_divider_magic_0.OR_magic_2.A" "7b_divider_magic_0.DFF_magic_0.inverter_magic_3.VIN"
equiv "7b_divider_magic_0.OR_magic_2.A" "7b_divider_magic_0.DFF_magic_0.Q"
equiv "7b_divider_magic_0.OR_magic_2.A" "7b_divider_magic_0.OR_magic_1.A"
node "a_80941_n13148#" 261 1311.81 80941 -13148 p 0 0 0 0 23296 656 23296 656 0 0 0 0 230012 5538 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34628 1614 57935 2056 63090 1664 0 0 0 0
node "a_58790_n13513#" 46 314.34 58790 -13513 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "D16G" 1073 16055.8 69038 -3769 m1 0 0 0 0 0 0 0 0 0 0 0 0 1135890 25708 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 591812 15750 816111 24832 4636800 91430 0 0 0 0
equiv "D16G" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.B"
equiv "D16G" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.IN2"
equiv "D16G" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.B"
equiv "D16G" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.IN2"
equiv "D16G" "7b_divider_magic_0.7b_counter_0.MDFF_4.DATA"
equiv "D16G" "7b_divider_magic_0.7b_counter_0.D2_6"
equiv "D16G" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VIN"
equiv "D16G" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.B"
equiv "D16G" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VIN"
equiv "D16G" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.B"
equiv "D16G" "7b_divider_magic_0.D2_6"
node "a_65792_n13557#" 227 848.057 65792 -13557 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_83507_n13396#" 225 1031.81 83507 -13396 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_81640_n11999#" 119 91.37 81640 -11999 pdif 0 0 0 0 0 0 93184 2624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96600 4292 0 0 0 0 0 0 0 0
node "a_81440_n11999#" 186 971.347 81440 -11999 pdif 0 0 0 0 19712 624 62720 1904 0 0 0 0 88296 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 179840 7664 44354 1416 0 0 0 0 0 0
node "a_77422_n12319#" 46 251.482 77422 -12319 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 227 2308.06 80637 -12929 ndif 0 0 0 0 19712 624 39424 1248 0 0 0 0 176096 3924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 253202 10790 100639 3406 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.B"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.IN1"
node "a_83419_n11944#" 157 176.733 83419 -11944 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 395 1451.3 85047 -12503 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 192 724.801 83939 -11988 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.OUT"
node "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 214 982.577 83507 -11988 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.OUT"
node "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D" 328 987.819 82176 -12613 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 268593 6290 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86392 3634 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.VOUT"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.VOUT"
node "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" 345 2209.05 80725 -12973 p 0 0 0 0 23296 656 23296 656 0 0 0 0 355040 7836 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 491587 17352 70926 2498 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.B"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.IN1"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.QB"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" "7b_divider_magic_0.7b_counter_0.MDFF_7.D1"
node "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 604 3627.54 81157 -13006 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 519684 12364 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316834 10282 204689 6606 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.VOUT"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.VOUT"
node "a_78762_n13352#" 225 932.163 78762 -13352 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 604 3714.31 75634 -13352 ndif 0 0 0 0 19712 624 39424 1248 0 0 0 0 519684 12364 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316834 10282 204689 6606 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.VOUT"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.VOUT"
node "a_73446_n12319#" 46 222.831 73446 -12319 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_62896_n12929#" 47 237.341 62896 -12929 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23442 1158 31245 1162 0 0 0 0 0 0
node "a_62032_n12929#" 47 232.446 62032 -12929 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24369 1168 31574 1182 0 0 0 0 0 0
node "a_78762_n11944#" 157 114.861 78762 -11944 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 214 912.847 78286 -13073 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.OUT"
node "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 192 672.141 78286 -11879 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.OUT"
node "a_74786_n13352#" 225 925.771 74786 -13352 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_70312_n12319#" 46 224.464 70312 -12319 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_58590_n13513#" 227 932.916 58590 -13513 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "D16" 1066 38080.5 99167 -991 m1 0 0 0 0 0 0 0 0 0 0 0 0 1135890 25708 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 464713 14062 556192 15326 23826761 177058 0 0 0 0
equiv "D16" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.B"
equiv "D16" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.IN2"
equiv "D16" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.B"
equiv "D16" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.IN2"
equiv "D16" "7b_divider_magic_0.7b_counter_0.MDFF_0.DATA"
equiv "D16" "7b_divider_magic_0.7b_counter_0.D2_5"
equiv "D16" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VIN"
equiv "D16" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.B"
equiv "D16" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VIN"
equiv "D16" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.B"
equiv "D16" "7b_divider_magic_0.D2_5"
node "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 604 3435.49 66310 -15251 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 519684 12364 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316834 10282 204689 6606 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.VOUT"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.VOUT"
node "a_74786_n11944#" 157 118.425 74786 -11944 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_84615_n12363#" 227 718.717 84615 -12363 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_77222_n12319#" 227 719.347 77222 -12319 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 227 2518.23 77526 -12419 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 176096 3924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 253202 10790 100639 3406 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.B"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.IN1"
node "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 214 905.946 74310 -13073 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.OUT"
node "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 192 668.884 74310 -11879 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.OUT"
node "a_66336_n12319#" 46 224.316 66336 -12319 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_61877_n12483#" 261 1242.95 61877 -12483 pdif 0 0 0 0 23296 656 23296 656 0 0 0 0 230012 5538 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34628 1614 57935 2056 63090 1664 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 395 1514.12 76530 -12700 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_73246_n12319#" 227 703.08 73246 -12319 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_68660_n13396#" 225 1038.32 68660 -13396 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_68572_n11944#" 157 152.953 68572 -11944 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 395 1445.14 72554 -12700 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 395 1447.2 70200 -12503 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 192 687.735 69092 -11988 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.OUT"
node "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 214 940.778 68660 -11988 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.OUT"
node "a_64684_n13396#" 225 933.736 64684 -13396 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 227 2740.59 62870 -15861 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 176096 3924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 253202 10790 100639 3406 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.B"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.IN1"
node "a_61616_n12929#" 186 967.697 61616 -12929 ndif 0 0 0 0 19712 624 62720 1904 0 0 0 0 88296 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 179840 7664 44354 1416 0 0 0 0 0 0
node "a_61877_n11999#" 119 89.7415 61877 -11999 pdif 0 0 0 0 0 0 93184 2624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96600 4292 0 0 0 0 0 0 0 0
node "a_58790_n12319#" 46 299.196 58790 -12319 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_64596_n11944#" 157 114.861 64596 -11944 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_69768_n12363#" 227 714.006 69768 -12363 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 395 1452.73 66224 -12503 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 227 2484.17 65790 -15207 ndif 0 0 0 0 19712 624 39424 1248 0 0 0 0 176096 3924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 253202 10790 100639 3406 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.B"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.IN1"
node "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 192 671.149 65116 -11988 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.OUT"
node "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 214 908.997 64684 -11988 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.OUT"
node "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 604 3550.82 60978 -15708 pdif 0 0 0 0 19712 624 39424 1248 0 0 0 0 519684 12364 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316834 10282 204689 6606 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.VOUT"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.VOUT"
node "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D" 328 955.625 60978 -13352 ndif 0 0 0 0 19712 624 39424 1248 0 0 0 0 268593 6290 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86392 3634 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.VOUT"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.VOUT"
node "a_60130_n13352#" 225 905.305 60130 -13352 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_60130_n11944#" 157 122.484 60130 -11944 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 214 912.121 59654 -13073 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.OUT"
node "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 192 687.678 59654 -11879 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.OUT"
node "a_65792_n12363#" 227 704.42 65792 -12363 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_58590_n12319#" 227 759.859 58590 -12319 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" 342 2170.88 58894 -12419 p 0 0 0 0 23296 656 23296 656 0 0 0 0 355040 7836 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 97007 3966 561343 15508 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.B"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.IN1"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.QB"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "7b_divider_magic_0.7b_counter_0.MDFF_0.D1"
node "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 395 1484.44 57898 -12700 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_18405_n25475#" 90 48.8983 18405 -25475 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_14754_n25475#" 90 43.231 14754 -25475 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_11267_n25475#" 90 60.8142 11267 -25475 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_7772_n25475#" 90 143.709 7772 -25475 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_22617_n25038#" 46 280.581 22617 -25038 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_20987_n25038#" 46 266.965 20987 -25038 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_22417_n25038#" 227 752.728 22417 -25038 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_20787_n25038#" 227 781.806 20787 -25038 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_18405_n24991#" 90 104.026 18405 -24991 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_14754_n24991#" 90 108.677 14754 -24991 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_11267_n24991#" 90 102.933 11267 -24991 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_18821_n24544#" 14 103.428 18821 -24544 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A" 299 1677.63 18605 -24544 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 71940 3204 298759 10686 0 0 0 0 0 0
equiv "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.OUT"
node "a_7772_n24991#" 90 190.613 7772 -24991 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_18405_n24544#" 54 2586.5 18405 -24544 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_15170_n24544#" 14 103.187 15170 -24544 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" 230 3635.37 14954 -24544 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 176096 3924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 83742 3706 651254 23312 0 0 0 0 0 0
equiv "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.B"
node "a_14754_n24544#" 54 1718.31 14754 -24544 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_11683_n24544#" 14 102.27 11683 -24544 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" 314 4126.47 11467 -24544 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72908 3236 821082 29360 0 0 0 0 0 0
equiv "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_0.A"
node "a_11267_n24544#" 54 1668.23 11267 -24544 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_8188_n24544#" 14 109.097 8188 -24544 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" 242 4945.6 7972 -24544 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 176096 3924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 90058 3960 161670 5922 945862 32692 0 0 0 0
equiv "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_0.B"
node "a_7772_n24544#" 54 1715.9 7772 -24544 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 185 984.848 17459 -25444 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 218 1149.69 18925 -25536 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 185 908.107 13808 -25444 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 218 1129.74 15274 -25536 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 185 875.708 10321 -25444 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 218 1160.43 11787 -25536 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" 464 8360.41 8292 -25060 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 391849 8930 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 997401 43370 12092 622 75952 2556 0 0 0 0
equiv "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_2.p3_gen_magic_0.inverter_magic_0.VOUT"
equiv "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VIN"
node "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 185 1114.63 6826 -25444 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 218 1221.51 8292 -25536 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "7b_divider_magic_2.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 175 328.843 35501 -24038 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.divide_by_2_0.tg_magic_2.IN" 204 1350.78 35613 -23942 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215500 9412 80967 2674 0 0 0 0 0 0
equiv "7b_divider_magic_2.divide_by_2_0.tg_magic_2.IN" "7b_divider_magic_2.divide_by_2_0.inverter_magic_3.VOUT"
node "7b_divider_magic_2.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 175 387.102 32287 -24038 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN" 204 1513.64 32399 -23942 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 216105 9420 81394 2646 0 0 0 0 0 0
equiv "7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN" "7b_divider_magic_2.divide_by_2_0.inverter_magic_4.VOUT"
node "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 175 345.391 25963 -24037 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 204 1381.63 26075 -23941 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215500 9412 80967 2674 0 0 0 0 0 0
equiv "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VOUT"
node "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 175 336.677 22749 -24037 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 204 1468.07 22861 -23941 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 216105 9420 81394 2646 0 0 0 0 0 0
equiv "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VOUT"
node "a_20000_n23509#" 110 483.988 20000 -23509 ndif 0 0 0 0 86016 2560 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77565 3440 0 0 0 0 0 0 0 0
node "a_19784_n23509#" 77 114.021 19784 -23509 ndif 0 0 0 0 69888 1968 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64303 2888 0 0 0 0 0 0 0 0
node "a_17939_n23509#" 110 497.588 17939 -23509 ndif 0 0 0 0 86016 2560 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77565 3440 0 0 0 0 0 0 0 0
node "a_17723_n23509#" 77 141.245 17723 -23509 ndif 0 0 0 0 69888 1968 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64303 2888 0 0 0 0 0 0 0 0
node "a_15290_n23367#" 14 102.27 15290 -23367 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "a_14874_n23367#" 54 1692.65 14874 -23367 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "7b_divider_magic_2.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 175 329.782 35562 -22264 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN" 450 3074.39 34244 -24021 p 0 0 0 0 66304 1936 89600 2592 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 281370 12064 101817 2884 0 0 0 0 0 0
equiv "7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN" "7b_divider_magic_2.divide_by_2_0.inverter_magic_4.VIN"
equiv "7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN" "7b_divider_magic_2.divide_by_2_0.inverter_magic_6.VOUT"
node "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" 626 4262.57 33256 -22722 ndif 0 0 0 0 129024 3840 129024 3840 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 357461 15124 603468 20304 0 0 0 0 0 0
equiv "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" "7b_divider_magic_2.divide_by_2_0.inverter_magic_2.VIN"
equiv "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" "7b_divider_magic_2.divide_by_2_0.tg_magic_1.OUT"
equiv "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" "7b_divider_magic_2.divide_by_2_0.tg_magic_2.OUT"
node "a_29583_n23694#" 225 965.939 29583 -23694 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_11701_n23367#" 14 102.27 11701 -23367 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "a_11285_n23367#" 54 1615.81 11285 -23367 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_14874_n22920#" 90 87.0362 14874 -22920 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_8206_n23367#" 14 108.876 8206 -23367 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "a_7790_n23367#" 54 1721.54 7790 -23367 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_11285_n22920#" 90 86.6605 11285 -22920 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_7790_n22920#" 90 191.632 7790 -22920 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_29583_n22286#" 157 118.288 29583 -22286 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT" 485 2664.23 32199 -23942 pdif 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 217137 9320 223326 7782 0 0 0 0 0 0
equiv "7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT" "7b_divider_magic_2.divide_by_2_0.inverter_magic_6.VIN"
equiv "7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT" "7b_divider_magic_2.divide_by_2_0.tg_magic_0.OUT"
node "7b_divider_magic_2.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 175 407.656 32348 -22263 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" 834 6986.46 31264 -22263 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 809554 18368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 289030 12242 549589 18338 0 0 0 0 0 0
equiv "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_2.divide_by_2_0.inverter_magic_5.VOUT"
equiv "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_2.divide_by_2_0.tg_magic_2.inverter_magic_0.VIN"
equiv "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_2.divide_by_2_0.tg_magic_2.CLK"
equiv "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.inverter_magic_0.VIN"
node "7b_divider_magic_2.OR_magic_2.VOUT" 1105 8865.74 30431 -23694 ndif 0 0 0 0 19712 624 39424 1248 0 0 0 0 1072107 24472 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 575377 24706 286116 8886 0 0 0 0 0 0
equiv "7b_divider_magic_2.OR_magic_2.VOUT" "7b_divider_magic_2.divide_by_2_0.inverter_magic_5.VIN"
equiv "7b_divider_magic_2.OR_magic_2.VOUT" "7b_divider_magic_2.divide_by_2_0.tg_magic_0.inverter_magic_0.VIN"
equiv "7b_divider_magic_2.OR_magic_2.VOUT" "7b_divider_magic_2.divide_by_2_0.tg_magic_0.CLK"
equiv "7b_divider_magic_2.OR_magic_2.VOUT" "7b_divider_magic_2.divide_by_2_0.tg_magic_1.inverter_magic_0.VIN"
equiv "7b_divider_magic_2.OR_magic_2.VOUT" "7b_divider_magic_2.divide_by_2_0.tg_magic_1.CLK"
equiv "7b_divider_magic_2.OR_magic_2.VOUT" "7b_divider_magic_2.divide_by_2_0.CLK"
node "7b_divider_magic_2.p3_gen_magic_0.P3" 512 2785.61 27963 -24020 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 515713 11314 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 270181 11214 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.p3_gen_magic_0.P3" "7b_divider_magic_2.OR_magic_2.B"
equiv "7b_divider_magic_2.p3_gen_magic_0.P3" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VOUT"
equiv "7b_divider_magic_2.p3_gen_magic_0.P3" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VIN"
equiv "7b_divider_magic_2.p3_gen_magic_0.P3" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.Q"
node "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 484 3023.61 25875 -23941 pdif 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 239263 9980 228518 7308 0 0 0 0 0 0
equiv "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VIN"
equiv "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.OUT"
node "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 175 346.426 26024 -22263 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 450 3446.76 24706 -24020 p 0 0 0 0 66304 1936 89600 2592 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 281370 12064 101817 2884 0 0 0 0 0 0
equiv "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VIN"
equiv "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VOUT"
node "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 834 6613.27 21726 -22262 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 809554 18368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 276012 11538 582362 19382 0 0 0 0 0 0
equiv "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VOUT"
equiv "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VIN"
equiv "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.CLK"
equiv "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VIN"
node "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 485 2464.46 22661 -23941 pdif 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 217137 9320 223326 7782 0 0 0 0 0 0
equiv "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VIN"
equiv "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.OUT"
node "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 175 330.962 22810 -22262 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 307 1601.86 20432 -23149 ndif 0 0 0 0 62720 1904 121856 3776 0 0 0 0 40617 950 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 261441 11164 13748 662 164878 5332 0 0 0 0
equiv "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.IN"
equiv "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.D"
node "a_19584_n23509#" 289 1636.09 19584 -23509 ndif 0 0 0 0 59136 1872 86016 2560 0 0 0 0 138956 2706 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 213079 9292 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" 203 6098.72 20104 -23193 p 0 0 0 0 19712 624 23296 656 0 0 0 0 226319 4492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 540325 22714 146613 4610 0 0 0 0 0 0
equiv "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_0.OUT"
node "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" 196 3257.21 19886 -23592 p 0 0 0 0 19712 624 23296 656 0 0 0 0 227432 4550 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 219339 9558 190413 6018 0 0 0 0 0 0
equiv "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.OUT"
node "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" 396 2214.54 18371 -23149 ndif 0 0 0 0 19712 624 78848 2496 0 0 0 0 376017 7360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 211174 8590 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_1.VOUT"
node "a_14874_n22436#" 90 43.7275 14874 -22436 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 218 1166.16 15394 -22480 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 185 819.905 13928 -22467 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "a_11285_n22436#" 90 50.0322 11285 -22436 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 218 1121.17 11805 -22480 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 185 784 10339 -22467 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "a_7790_n22436#" 90 109.934 7790 -22436 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 218 1195.76 8310 -22480 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 185 1133.59 6844 -22467 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "a_17523_n23509#" 289 1847.49 17523 -23509 ndif 0 0 0 0 59136 1872 86016 2560 0 0 0 0 138956 2706 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 213079 9292 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" 240 3073.91 7990 -23367 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 226319 4492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 159230 6324 858384 29982 0 0 0 0 0 0
equiv "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_1.C"
node "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" 235 2468.99 11485 -23367 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 227432 4550 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 81818 3626 638117 22424 0 0 0 0 0 0
equiv "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_1.B"
node "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" 283 2883.2 15074 -23367 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 335400 6410 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 78213 3360 279596 10032 0 0 0 0 0 0
equiv "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_1.A"
node "a_18405_n20977#" 90 48.8983 18405 -20977 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_14754_n20977#" 90 43.231 14754 -20977 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_11267_n20977#" 90 59.1946 11267 -20977 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_7772_n20977#" 90 136.393 7772 -20977 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_22617_n20540#" 46 258.692 22617 -20540 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_20987_n20540#" 46 260.714 20987 -20540 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_22417_n20540#" 227 749.888 22417 -20540 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_20787_n20540#" 227 773.498 20787 -20540 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_18405_n20493#" 90 104.026 18405 -20493 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_14754_n20493#" 90 108.677 14754 -20493 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_11267_n20493#" 90 99.9999 11267 -20493 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_18821_n20046#" 14 103.428 18821 -20046 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" 299 1678.79 18605 -20046 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 71940 3204 298759 10686 0 0 0 0 0 0
equiv "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.OUT"
node "a_7772_n20493#" 90 194.237 7772 -20493 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_18405_n20046#" 54 2588.76 18405 -20046 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_15170_n20046#" 14 103.187 15170 -20046 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" 230 3617.55 14954 -20046 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 176096 3924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 83742 3706 651254 23312 0 0 0 0 0 0
equiv "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.B"
node "a_14754_n20046#" 54 1703.74 14754 -20046 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_11683_n20046#" 14 102.27 11683 -20046 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 314 2554.89 11467 -20046 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72908 3236 821082 29360 0 0 0 0 0 0
equiv "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_0.A"
node "a_11267_n20046#" 54 1637.21 11267 -20046 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_8188_n20046#" 14 109.097 8188 -20046 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 244 4793.37 7972 -20046 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 176096 3924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 925729 34212 167322 6204 94454 3330 0 0 0 0
equiv "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_0.B"
node "a_7772_n20046#" 54 1911.58 7772 -20046 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 185 960.966 17459 -20946 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 218 1141.98 18925 -21038 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 185 875.384 13808 -20946 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 218 1068.56 15274 -21038 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 185 853.276 10321 -20946 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 218 1075.29 11787 -21038 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 185 1155.69 6826 -20946 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 218 1124.36 8292 -21038 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "a_39047_n19354#" 46 329.187 39047 -19354 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_2.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 175 330.74 34313 -19536 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN" 204 1335.4 34425 -19440 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215500 9412 80967 2674 0 0 0 0 0 0
equiv "7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_2.DFF_magic_0.inverter_magic_3.VOUT"
node "a_38847_n19354#" 227 958.046 38847 -19354 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.mux_magic_0.IN2" 482 4609.14 37501 -24021 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 438649 10028 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 312907 13512 64644 2322 0 0 0 0 0 0
equiv "7b_divider_magic_2.mux_magic_0.IN2" "7b_divider_magic_2.divide_by_2_0.inverter_magic_2.VOUT"
equiv "7b_divider_magic_2.mux_magic_0.IN2" "7b_divider_magic_2.divide_by_2_0.inverter_magic_3.VIN"
equiv "7b_divider_magic_2.mux_magic_0.IN2" "7b_divider_magic_2.divide_by_2_0.Q"
equiv "7b_divider_magic_2.mux_magic_0.IN2" "7b_divider_magic_2.mux_magic_0.AND2_magic_1.B"
node "7b_divider_magic_2.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 175 358.928 31099 -19536 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN" 204 1499.37 31211 -19440 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 216105 9420 81394 2646 0 0 0 0 0 0
equiv "7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_2.DFF_magic_0.inverter_magic_4.VOUT"
node "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 175 342.859 25963 -19543 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 204 1385.44 26075 -19447 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215500 9412 80967 2674 0 0 0 0 0 0
equiv "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VOUT"
node "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 175 331.792 22749 -19543 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 204 1447.47 22861 -19447 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 216105 9420 81394 2646 0 0 0 0 0 0
equiv "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VOUT"
node "a_20000_n19011#" 110 483.988 20000 -19011 ndif 0 0 0 0 86016 2560 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77565 3440 0 0 0 0 0 0 0 0
node "a_19784_n19011#" 77 114.021 19784 -19011 ndif 0 0 0 0 69888 1968 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64303 2888 0 0 0 0 0 0 0 0
node "a_17939_n19011#" 110 497.588 17939 -19011 ndif 0 0 0 0 86016 2560 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77565 3440 0 0 0 0 0 0 0 0
node "a_17723_n19011#" 77 146.469 17723 -19011 ndif 0 0 0 0 69888 1968 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64303 2888 0 0 0 0 0 0 0 0
node "a_15290_n18869#" 14 102.27 15290 -18869 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "a_14874_n18869#" 54 1692.65 14874 -18869 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_39047_n18160#" 46 290.958 39047 -18160 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_40387_n19193#" 225 990.276 40387 -19193 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_40387_n17785#" 157 129.371 40387 -17785 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.mux_magic_0.OR_magic_0.B" 214 963.905 39911 -18914 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.mux_magic_0.AND2_magic_1.OUT"
node "7b_divider_magic_2.mux_magic_0.OR_magic_0.A" 192 714.001 39911 -17720 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.mux_magic_0.AND2_magic_0.OUT"
node "a_11701_n18869#" 14 102.27 11701 -18869 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "a_11285_n18869#" 54 1625.96 11285 -18869 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_14874_n18422#" 90 87.0362 14874 -18422 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_8206_n18869#" 14 108.876 8206 -18869 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "a_7790_n18869#" 54 1897.22 7790 -18869 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_11285_n18422#" 90 86.6418 11285 -18422 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_7790_n18422#" 90 192.114 7790 -18422 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_38847_n18160#" 227 773.876 38847 -18160 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.mux_magic_0.AND2_magic_0.A" 395 1477.44 38155 -18541 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT" 484 2619.88 34225 -19440 pdif 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 239263 9980 228518 7308 0 0 0 0 0 0
equiv "7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.DFF_magic_0.inverter_magic_2.VIN"
equiv "7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.DFF_magic_0.tg_magic_1.OUT"
node "7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 175 327.75 34374 -17762 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" 450 3098.91 33056 -19519 p 0 0 0 0 66304 1936 89600 2592 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 281370 12064 101817 2884 0 0 0 0 0 0
equiv "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.DFF_magic_0.inverter_magic_4.VIN"
equiv "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.DFF_magic_0.inverter_magic_6.VOUT"
node "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" 485 2612.55 31011 -19440 pdif 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 217137 9320 223326 7782 0 0 0 0 0 0
equiv "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.DFF_magic_0.inverter_magic_6.VIN"
equiv "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.DFF_magic_0.tg_magic_0.OUT"
node "7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 175 343.116 31160 -17761 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" 834 6146.74 30076 -17761 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 809554 18368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 289030 12242 549589 18338 0 0 0 0 0 0
equiv "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.DFF_magic_0.inverter_magic_5.VOUT"
equiv "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.DFF_magic_0.tg_magic_2.inverter_magic_0.VIN"
equiv "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.DFF_magic_0.tg_magic_2.CLK"
equiv "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VIN"
node "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 484 2756.5 25875 -19447 pdif 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 239263 9980 228518 7308 0 0 0 0 0 0
equiv "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VIN"
equiv "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.OUT"
node "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 175 343.627 26024 -17769 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 450 3194.2 24706 -19526 p 0 0 0 0 66304 1936 89600 2592 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 281370 12064 101817 2884 0 0 0 0 0 0
equiv "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VIN"
equiv "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VOUT"
node "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 485 2433.67 22661 -19447 pdif 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 217137 9320 223326 7782 0 0 0 0 0 0
equiv "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VIN"
equiv "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.OUT"
node "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 175 324.576 22810 -17768 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 834 6709.77 21726 -17768 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 809554 18368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 289030 12242 549589 18338 0 0 0 0 0 0
equiv "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VOUT"
equiv "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VIN"
equiv "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.CLK"
equiv "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VIN"
node "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 307 1532.5 20432 -18651 ndif 0 0 0 0 62720 1904 121856 3776 0 0 0 0 40617 950 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 261817 11172 14124 670 165254 5340 0 0 0 0
equiv "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.IN"
equiv "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.D"
node "a_19584_n19011#" 289 1635.84 19584 -19011 ndif 0 0 0 0 59136 1872 86016 2560 0 0 0 0 138956 2706 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 213079 9292 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" 203 5323.49 20104 -18695 p 0 0 0 0 19712 624 23296 656 0 0 0 0 226319 4492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 540325 22714 146613 4610 0 0 0 0 0 0
equiv "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_0.OUT"
node "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" 196 3282.73 19886 -19094 p 0 0 0 0 19712 624 23296 656 0 0 0 0 227432 4550 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 219339 9558 190413 6018 0 0 0 0 0 0
equiv "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.OUT"
node "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" 396 2216.53 18371 -18651 ndif 0 0 0 0 19712 624 78848 2496 0 0 0 0 376017 7360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 211174 8590 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_1.VOUT"
node "a_14874_n17938#" 90 43.7275 14874 -17938 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 218 1180.34 15394 -17982 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 185 886.355 13928 -17969 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "a_11285_n17938#" 90 51.1192 11285 -17938 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 218 1124.01 11805 -17982 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 185 876.419 10339 -17969 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "a_7790_n17938#" 90 110.206 7790 -17938 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 218 1117.84 8310 -17982 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 185 1159.19 6844 -17969 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "a_17523_n19011#" 289 1849.72 17523 -19011 ndif 0 0 0 0 59136 1872 86016 2560 0 0 0 0 138956 2706 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 213079 9292 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" 240 3065 7990 -18869 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 226319 4492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 159230 6324 858384 29982 0 0 0 0 0 0
equiv "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_1.C"
node "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" 235 2586.91 11485 -18869 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 227432 4550 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 81818 3626 638117 22424 0 0 0 0 0 0
equiv "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_1.B"
node "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" 283 2845.15 15074 -18869 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 335400 6410 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 78213 3360 279596 10032 0 0 0 0 0 0
equiv "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_1.A"
node "7b_divider_magic_2.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 175 331.16 41416 -16045 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.divide_by_2_1.tg_magic_2.IN" 204 1430.71 41528 -15949 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215500 9412 80967 2674 0 0 0 0 0 0
equiv "7b_divider_magic_2.divide_by_2_1.tg_magic_2.IN" "7b_divider_magic_2.divide_by_2_1.inverter_magic_3.VOUT"
node "7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 175 368.047 38202 -16045 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "a_34009_n15837#" 46 227.849 34009 -15837 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN" 204 1520.44 38314 -15949 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 216105 9420 81394 2646 0 0 0 0 0 0
equiv "7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN" "7b_divider_magic_2.divide_by_2_1.inverter_magic_4.VOUT"
node "a_33465_n16344#" 227 727.021 33465 -16344 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_30033_n15837#" 46 221.546 30033 -15837 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 395 1479.18 33897 -15881 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_29489_n16344#" 227 714.786 29489 -16344 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_32269_n16212#" 157 176.856 32269 -16212 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 395 1461.3 29921 -15881 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_25383_n16157#" 119 132.079 25383 -16157 pdif 0 0 0 0 0 0 93184 2624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96600 4292 0 0 0 0 0 0 0 0
node "a_22296_n15837#" 46 221.807 22296 -15837 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_22096_n15837#" 227 711.322 22096 -15837 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_28293_n16212#" 157 114.918 28293 -16212 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_19162_n15837#" 46 223.011 19162 -15837 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_18618_n16344#" 227 724.413 18618 -16344 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_34009_n14643#" 46 253.733 34009 -14643 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_26402_n15227#" 47 240.179 26402 -15227 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23442 1158 31245 1162 0 0 0 0 0 0
node "a_25538_n15227#" 47 285.039 25538 -15227 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24369 1168 31574 1182 0 0 0 0 0 0
node "a_23636_n16212#" 157 118.265 23636 -16212 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 395 1452.76 21404 -16256 pdif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 395 1455.55 19050 -15881 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_15643_n16157#" 119 94.0382 15643 -16157 pdif 0 0 0 0 0 0 93184 2624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96600 4292 0 0 0 0 0 0 0 0
node "a_11616_n15837#" 46 222.524 11616 -15837 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_11416_n15837#" 227 713.33 11416 -15837 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" 344 2081.95 22400 -15881 p 0 0 0 0 23296 656 23296 656 0 0 0 0 355040 7836 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 97259 3976 442323 14608 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.B"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.IN1"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.QB"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" "7b_divider_magic_2.7b_counter_0.MDFF_1.D1"
node "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 192 723.974 32789 -16283 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.OUT"
node "a_32357_n15772#" 225 1067.5 32357 -15772 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 214 979.034 32357 -16283 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.OUT"
node "7b_divider_magic_2.mux_magic_0.IN1" 491 4851.58 39151 -18260 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 438649 10028 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 529656 22894 111052 3476 0 0 0 0 0 0
equiv "7b_divider_magic_2.mux_magic_0.IN1" "7b_divider_magic_2.divide_by_2_1.inverter_magic_2.VOUT"
equiv "7b_divider_magic_2.mux_magic_0.IN1" "7b_divider_magic_2.divide_by_2_1.inverter_magic_3.VIN"
equiv "7b_divider_magic_2.mux_magic_0.IN1" "7b_divider_magic_2.divide_by_2_1.Q"
equiv "7b_divider_magic_2.mux_magic_0.IN1" "7b_divider_magic_2.mux_magic_0.AND2_magic_0.B"
node "a_33465_n15150#" 227 892.55 33465 -15150 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_30033_n14643#" 46 247.205 30033 -14643 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_25383_n15673#" 261 1471.31 25383 -15673 pdif 0 0 0 0 23296 656 23296 656 0 0 0 0 230012 5538 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34628 1614 57935 2056 63090 1664 0 0 0 0
node "a_25122_n15227#" 186 1057.3 25122 -15227 ndif 0 0 0 0 19712 624 62720 1904 0 0 0 0 88296 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 179840 7664 44354 1416 0 0 0 0 0 0
node "a_17422_n16212#" 157 153.186 17422 -16212 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_7640_n15837#" 46 311.824 7640 -15837 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_7440_n15837#" 227 768.109 7440 -15837 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D" 328 1013.28 24484 -15728 pdif 0 0 0 0 19712 624 39424 1248 0 0 0 0 268593 6290 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86392 3634 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.VOUT"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.VOUT"
node "a_15920_n15227#" 47 233.014 15920 -15227 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24369 1168 31574 1182 0 0 0 0 0 0
node "a_15056_n15227#" 47 235.701 15056 -15227 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23442 1158 31245 1162 0 0 0 0 0 0
node "a_12956_n16212#" 157 111.351 12956 -16212 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 395 1459.87 10724 -16256 pdif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_15443_n16157#" 186 972.796 15443 -16157 pdif 0 0 0 0 19712 624 62720 1904 0 0 0 0 88296 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 179840 7664 44354 1416 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 192 678.746 28813 -16283 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.OUT"
node "a_28381_n15772#" 225 921.276 28381 -15772 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_23636_n14804#" 225 904.854 23636 -14804 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 192 675.358 23160 -16277 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.OUT"
node "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 214 919.519 28381 -16283 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.OUT"
node "7b_divider_magic_2.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 175 330.457 41477 -14271 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" 450 3088.11 40159 -16028 p 0 0 0 0 66304 1936 89600 2592 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 281370 12064 101817 2884 0 0 0 0 0 0
equiv "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" "7b_divider_magic_2.divide_by_2_1.inverter_magic_4.VIN"
equiv "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" "7b_divider_magic_2.divide_by_2_1.inverter_magic_6.VOUT"
node "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" 626 4682.7 39171 -14729 ndif 0 0 0 0 129024 3840 129024 3840 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 357461 15124 603468 20304 0 0 0 0 0 0
equiv "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" "7b_divider_magic_2.divide_by_2_1.inverter_magic_2.VIN"
equiv "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" "7b_divider_magic_2.divide_by_2_1.tg_magic_1.OUT"
equiv "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" "7b_divider_magic_2.divide_by_2_1.tg_magic_2.OUT"
node "a_29489_n15150#" 227 865.556 29489 -15150 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 214 912.851 23160 -15083 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.OUT"
node "a_22296_n14643#" 46 243.891 22296 -14643 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_19162_n14643#" 46 247.029 19162 -14643 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" 343 1789.58 14728 -15428 p 0 0 0 0 23296 656 23296 656 0 0 0 0 355040 7836 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 99796 4034 469742 14562 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.B"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.IN1"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.QB"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" "7b_divider_magic_2.7b_counter_0.MDFF_4.D1"
node "a_14944_n15271#" 261 1268.01 14944 -15271 p 0 0 0 0 23296 656 23296 656 0 0 0 0 230012 5538 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34628 1614 57935 2056 63090 1664 0 0 0 0
node "a_8980_n16212#" 157 122.644 8980 -16212 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 395 1499.98 6748 -16256 pdif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D" 328 970.559 16179 -16245 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 268593 6290 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86392 3634 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.VOUT"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.VOUT"
node "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 192 697.237 17942 -16283 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.OUT"
node "a_17510_n15772#" 225 1018.46 17510 -15772 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_12956_n14804#" 225 885.066 12956 -14804 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 192 664.636 12480 -16277 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.OUT"
node "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 214 957.506 17510 -16283 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.OUT"
node "a_22096_n14643#" 227 876.75 22096 -14643 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_18618_n15150#" 227 886.332 18618 -15150 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 214 886.994 12480 -15083 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.OUT"
node "a_11616_n14643#" 46 248.151 11616 -14643 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_8980_n14804#" 225 929.137 8980 -14804 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 192 696.264 8504 -16277 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.OUT"
node "a_11416_n14643#" 227 865.459 11416 -14643 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 214 924.651 8504 -15083 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.OUT"
node "a_7640_n14643#" 46 331.308 7640 -14643 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_7440_n14643#" 227 930.073 7440 -14643 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT" 485 2710.2 38114 -15949 pdif 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 217137 9320 223326 7782 0 0 0 0 0 0
equiv "7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT" "7b_divider_magic_2.divide_by_2_1.inverter_magic_6.VIN"
equiv "7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT" "7b_divider_magic_2.divide_by_2_1.tg_magic_0.OUT"
node "7b_divider_magic_2.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 175 362.264 38263 -14270 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 834 6989.05 37179 -14270 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 809554 18368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 289030 12242 549589 18338 0 0 0 0 0 0
equiv "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_2.divide_by_2_1.inverter_magic_5.VOUT"
equiv "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_2.divide_by_2_1.tg_magic_2.inverter_magic_0.VIN"
equiv "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_2.divide_by_2_1.tg_magic_2.CLK"
equiv "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.inverter_magic_0.VIN"
node "a_34009_n13533#" 46 249.883 34009 -13533 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_26272_n13533#" 46 254.145 26272 -13533 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "D3" 1056 23435.4 4579 -1155 m1 0 0 0 0 0 0 0 0 0 0 0 0 1135890 25708 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 459956 13212 1711198 48574 13337484 126156 0 0 0 0
equiv "D3" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.B"
equiv "D3" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.IN2"
equiv "D3" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.B"
equiv "D3" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.IN2"
equiv "D3" "7b_divider_magic_2.7b_counter_0.MDFF_7.DATA"
equiv "D3" "7b_divider_magic_2.7b_counter_0.D2_4"
equiv "D3" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VIN"
equiv "D3" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.B"
equiv "D3" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VIN"
equiv "D3" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.B"
equiv "D3" "7b_divider_magic_2.D2_4"
node "a_33465_n13577#" 227 890.176 33465 -13577 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_30767_n12949#" 47 232.119 30767 -12949 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24369 1168 31574 1182 0 0 0 0 0 0
node "a_29903_n12949#" 47 242.203 29903 -12949 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23442 1158 31245 1162 0 0 0 0 0 0
node "a_22296_n13533#" 46 249.198 22296 -13533 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_19162_n13533#" 46 241.53 19162 -13533 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_2.OR_magic_1.VOUT" 1106 8756.41 37067 -14314 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 1072107 24472 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 595863 25578 286116 8886 0 0 0 0 0 0
equiv "7b_divider_magic_2.OR_magic_1.VOUT" "7b_divider_magic_2.divide_by_2_1.inverter_magic_5.VIN"
equiv "7b_divider_magic_2.OR_magic_1.VOUT" "7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VIN"
equiv "7b_divider_magic_2.OR_magic_1.VOUT" "7b_divider_magic_2.divide_by_2_1.tg_magic_0.CLK"
equiv "7b_divider_magic_2.OR_magic_1.VOUT" "7b_divider_magic_2.divide_by_2_1.tg_magic_1.inverter_magic_0.VIN"
equiv "7b_divider_magic_2.OR_magic_1.VOUT" "7b_divider_magic_2.divide_by_2_1.tg_magic_1.CLK"
equiv "7b_divider_magic_2.OR_magic_1.VOUT" "7b_divider_magic_2.divide_by_2_1.CLK"
node "a_15186_n13533#" 46 247.319 15186 -13533 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_26072_n13533#" 227 882.964 26072 -13533 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "D2" 1056 16642 4646 -1595 m1 0 0 0 0 0 0 0 0 0 0 0 0 1135890 25708 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 412268 12868 1874903 51242 7735588 92658 0 0 0 0
equiv "D2" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.B"
equiv "D2" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.IN2"
equiv "D2" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.B"
equiv "D2" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.IN2"
equiv "D2" "7b_divider_magic_2.7b_counter_0.MDFF_1.DATA"
equiv "D2" "7b_divider_magic_2.7b_counter_0.D2_3"
equiv "D2" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VIN"
equiv "D2" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.B"
equiv "D2" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VIN"
equiv "D2" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.B"
equiv "D2" "7b_divider_magic_2.D2_3"
node "a_34009_n12339#" 46 228.837 34009 -12339 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_22096_n13533#" 227 877.276 22096 -13533 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_18618_n13577#" 227 873.212 18618 -13577 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_36596_n13382#" 225 892.271 36596 -13382 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_36596_n11974#" 157 136.738 36596 -11974 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "P02" 532 6167.77 28920 -18000 m1 0 0 0 0 23296 656 46592 1312 0 0 0 0 515713 11314 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 234873 8944 1342742 37412 0 0 0 0 0 0
equiv "P02" "7b_divider_magic_2.OR_magic_1.B"
equiv "P02" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VOUT"
equiv "P02" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VIN"
equiv "P02" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.Q"
equiv "P02" "7b_divider_magic_2.p2_gen_magic_0.P2"
equiv "P02" "7b_divider_magic_2.P2"
node "7b_divider_magic_2.OR_magic_2.A" 695 8569.91 29665 -22507 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 739197 15620 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1037663 45022 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.OR_magic_2.A" "7b_divider_magic_2.DFF_magic_0.inverter_magic_2.VOUT"
equiv "7b_divider_magic_2.OR_magic_2.A" "7b_divider_magic_2.DFF_magic_0.inverter_magic_3.VIN"
equiv "7b_divider_magic_2.OR_magic_2.A" "7b_divider_magic_2.DFF_magic_0.Q"
equiv "7b_divider_magic_2.OR_magic_2.A" "7b_divider_magic_2.OR_magic_1.A"
node "a_29791_n13168#" 261 1311.81 29791 -13168 p 0 0 0 0 23296 656 23296 656 0 0 0 0 230012 5538 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34628 1614 57935 2056 63090 1664 0 0 0 0
node "a_7640_n13533#" 46 314.34 7640 -13533 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "D5" 1073 17416.5 4723 -3078 m1 0 0 0 0 0 0 0 0 0 0 0 0 1135890 25708 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 588929 15322 822223 24870 7592394 114034 0 0 0 0
equiv "D5" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.B"
equiv "D5" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.IN2"
equiv "D5" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.B"
equiv "D5" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.IN2"
equiv "D5" "7b_divider_magic_2.7b_counter_0.MDFF_4.DATA"
equiv "D5" "7b_divider_magic_2.7b_counter_0.D2_6"
equiv "D5" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VIN"
equiv "D5" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.B"
equiv "D5" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VIN"
equiv "D5" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.B"
equiv "D5" "7b_divider_magic_2.D2_6"
node "a_14642_n13577#" 227 848.057 14642 -13577 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_32357_n13416#" 225 1031.81 32357 -13416 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_30490_n12019#" 119 91.37 30490 -12019 pdif 0 0 0 0 0 0 93184 2624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96600 4292 0 0 0 0 0 0 0 0
node "a_30290_n12019#" 186 971.347 30290 -12019 pdif 0 0 0 0 19712 624 62720 1904 0 0 0 0 88296 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 179840 7664 44354 1416 0 0 0 0 0 0
node "a_26272_n12339#" 46 251.482 26272 -12339 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 227 2308.06 29487 -12949 ndif 0 0 0 0 19712 624 39424 1248 0 0 0 0 176096 3924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 253202 10790 100639 3406 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.B"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.IN1"
node "a_32269_n11964#" 157 176.733 32269 -11964 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 395 1451.3 33897 -12523 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 192 724.846 32789 -12008 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.OUT"
node "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 214 982.711 32357 -12008 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.OUT"
node "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D" 328 987.819 31026 -12633 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 268593 6290 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86392 3634 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.VOUT"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.VOUT"
node "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 345 2209.05 29575 -12993 p 0 0 0 0 23296 656 23296 656 0 0 0 0 355040 7836 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 491587 17352 70926 2498 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.B"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.IN1"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.QB"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" "7b_divider_magic_2.7b_counter_0.MDFF_7.D1"
node "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 604 3629.13 30007 -13026 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 519684 12364 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316834 10282 204689 6606 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.VOUT"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.VOUT"
node "a_27612_n13372#" 225 932.163 27612 -13372 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 604 3714.31 24484 -13372 ndif 0 0 0 0 19712 624 39424 1248 0 0 0 0 519684 12364 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316834 10282 204689 6606 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.VOUT"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.VOUT"
node "a_22296_n12339#" 46 222.831 22296 -12339 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_11746_n12949#" 47 237.341 11746 -12949 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23442 1158 31245 1162 0 0 0 0 0 0
node "a_10882_n12949#" 47 232.446 10882 -12949 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24369 1168 31574 1182 0 0 0 0 0 0
node "a_27612_n11964#" 157 114.861 27612 -11964 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 214 912.847 27136 -13093 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.OUT"
node "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 192 672.141 27136 -11899 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.OUT"
node "a_23636_n13372#" 225 925.771 23636 -13372 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_19162_n12339#" 46 224.464 19162 -12339 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_7440_n13533#" 227 932.916 7440 -13533 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "D4" 1067 17903.3 4793 -4573 m1 0 0 0 0 0 0 0 0 0 0 0 0 1135890 25708 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 430784 13822 522084 15120 4932544 88354 0 0 0 0
equiv "D4" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.B"
equiv "D4" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.IN2"
equiv "D4" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.B"
equiv "D4" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.IN2"
equiv "D4" "7b_divider_magic_2.7b_counter_0.MDFF_0.DATA"
equiv "D4" "7b_divider_magic_2.7b_counter_0.D2_5"
equiv "D4" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VIN"
equiv "D4" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.B"
equiv "D4" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VIN"
equiv "D4" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.B"
equiv "D4" "7b_divider_magic_2.D2_5"
node "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 604 3435.49 15160 -15271 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 519684 12364 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316834 10282 204689 6606 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.VOUT"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.VOUT"
node "a_23636_n11964#" 157 118.425 23636 -11964 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_33465_n12383#" 227 718.717 33465 -12383 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_26072_n12339#" 227 719.347 26072 -12339 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 227 2518.23 26376 -12439 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 176096 3924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 253202 10790 100639 3406 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.B"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.IN1"
node "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 214 905.946 23160 -13093 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.OUT"
node "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 192 668.884 23160 -11899 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.OUT"
node "a_15186_n12339#" 46 224.316 15186 -12339 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_10727_n12503#" 261 1242.95 10727 -12503 pdif 0 0 0 0 23296 656 23296 656 0 0 0 0 230012 5538 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34628 1614 57935 2056 63090 1664 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 395 1514.12 25380 -12720 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_22096_n12339#" 227 703.08 22096 -12339 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_17510_n13416#" 225 1038.32 17510 -13416 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_17422_n11964#" 157 152.953 17422 -11964 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 395 1445.14 21404 -12720 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 395 1447.2 19050 -12523 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 192 687.735 17942 -12008 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.OUT"
node "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 214 940.778 17510 -12008 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.OUT"
node "a_13534_n13416#" 225 933.736 13534 -13416 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 227 2740.59 11720 -15881 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 176096 3924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 253202 10790 100639 3406 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.B"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.IN1"
node "a_10466_n12949#" 186 967.697 10466 -12949 ndif 0 0 0 0 19712 624 62720 1904 0 0 0 0 88296 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 179840 7664 44354 1416 0 0 0 0 0 0
node "a_10727_n12019#" 119 89.7415 10727 -12019 pdif 0 0 0 0 0 0 93184 2624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96600 4292 0 0 0 0 0 0 0 0
node "a_7640_n12339#" 46 299.196 7640 -12339 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_13446_n11964#" 157 114.861 13446 -11964 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_18618_n12383#" 227 714.006 18618 -12383 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 395 1452.73 15074 -12523 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 227 2484.17 14640 -15227 ndif 0 0 0 0 19712 624 39424 1248 0 0 0 0 176096 3924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 253202 10790 100639 3406 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.B"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.IN1"
node "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 192 671.149 13966 -12008 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.OUT"
node "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 214 908.997 13534 -12008 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.OUT"
node "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 604 3550.82 9828 -15728 pdif 0 0 0 0 19712 624 39424 1248 0 0 0 0 519684 12364 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316834 10282 204689 6606 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.VOUT"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.VOUT"
node "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D" 328 955.625 9828 -13372 ndif 0 0 0 0 19712 624 39424 1248 0 0 0 0 268593 6290 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86392 3634 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.VOUT"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.VOUT"
node "a_8980_n13372#" 225 905.305 8980 -13372 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_8980_n11964#" 157 122.484 8980 -11964 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 214 912.121 8504 -13093 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.OUT"
node "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 192 687.678 8504 -11899 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.OUT"
node "a_14642_n12383#" 227 704.42 14642 -12383 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_7440_n12339#" 227 759.859 7440 -12339 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 342 2170.88 7744 -12439 p 0 0 0 0 23296 656 23296 656 0 0 0 0 355040 7836 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 97007 3966 561343 15508 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.B"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.IN1"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.QB"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" "7b_divider_magic_2.7b_counter_0.MDFF_0.D1"
node "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 395 1484.44 6748 -12720 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 175 312.777 87599 -11094 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 204 1345.08 87711 -10998 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215500 9412 80967 2674 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_3.VOUT"
node "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 175 334.534 84385 -11094 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 204 1447.96 84497 -10998 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 216105 9420 81394 2646 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_4.VOUT"
node "a_81174_n10972#" 196 291.05 81174 -10972 pdif 0 0 0 0 0 0 125440 3808 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 182146 8000 0 0 0 0 0 0 0 0
node "a_78885_n10972#" 196 222.98 78885 -10972 pdif 0 0 0 0 0 0 125440 3808 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 182146 8000 0 0 0 0 0 0 0 0
node "a_76533_n10920#" 119 128.192 76533 -10920 pdif 0 0 0 0 0 0 93184 2624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96600 4292 0 0 0 0 0 0 0 0
node "a_73446_n10600#" 46 224.521 73446 -10600 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_73246_n10600#" 227 703.08 73246 -10600 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "Q15" 1160 26898.1 65360 -15960 m1 0 0 0 0 19712 624 39424 1248 0 0 0 0 1197564 26548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3385827 116372 540090 20156 636258 19596 0 0 0 0
equiv "Q15" "7b_divider_magic_0.7b_counter_0.NOR_gate_1.B"
equiv "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.B"
equiv "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.IN1"
equiv "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_4.CLK"
equiv "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.VOUT"
equiv "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.VOUT"
equiv "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_0.Q"
equiv "Q15" "7b_divider_magic_0.7b_counter_0.Q5"
equiv "Q15" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VIN"
equiv "Q15" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.A"
equiv "Q15" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VIN"
equiv "Q15" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.A"
equiv "Q15" "7b_divider_magic_0.Q5"
node "Q14" 1194 20479.2 79160 -15880 m1 0 0 0 0 19712 624 39424 1248 0 0 0 0 1217758 27024 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2299323 86048 382352 13276 1297477 44020 0 0 0 0
equiv "Q14" "7b_divider_magic_0.7b_counter_0.NOR_gate_1.A"
equiv "Q14" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.VOUT"
equiv "Q14" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.VOUT"
equiv "Q14" "7b_divider_magic_0.7b_counter_0.MDFF_7.Q"
equiv "Q14" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.B"
equiv "Q14" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.IN1"
equiv "Q14" "7b_divider_magic_0.7b_counter_0.MDFF_0.CLK"
equiv "Q14" "7b_divider_magic_0.7b_counter_0.Q4"
equiv "Q14" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VIN"
equiv "Q14" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.A"
equiv "Q14" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VIN"
equiv "Q14" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.A"
equiv "Q14" "7b_divider_magic_0.Q4"
node "a_70312_n10600#" 46 222.928 70312 -10600 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_69768_n11107#" 227 710.899 69768 -11107 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_77552_n9990#" 47 247.054 77552 -9990 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23442 1158 31245 1162 0 0 0 0 0 0
node "a_76688_n9990#" 47 281.299 76688 -9990 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24369 1168 31574 1182 0 0 0 0 0 0
node "a_74786_n10975#" 157 118.265 74786 -10975 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 395 1442.71 72554 -11019 pdif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 395 1443.72 70200 -10644 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_66793_n10920#" 119 93.1555 66793 -10920 pdif 0 0 0 0 0 0 93184 2624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96600 4292 0 0 0 0 0 0 0 0
node "a_62766_n10601#" 46 224.092 62766 -10601 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_62566_n10601#" 227 703.878 62566 -10601 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 343 2042.71 73550 -10644 p 0 0 0 0 23296 656 23296 656 0 0 0 0 355040 7836 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337560 10058 288745 9876 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.B"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.IN1"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.QB"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" "7b_divider_magic_0.7b_counter_0.MDFF_6.D1"
node "a_76533_n10436#" 261 1530.15 76533 -10436 pdif 0 0 0 0 23296 656 23296 656 0 0 0 0 230012 5538 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34628 1614 57935 2056 63090 1664 0 0 0 0
node "a_76272_n9990#" 186 1069.68 76272 -9990 ndif 0 0 0 0 19712 624 62720 1904 0 0 0 0 88296 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 179840 7664 44354 1416 0 0 0 0 0 0
node "a_68572_n10975#" 157 152.27 68572 -10975 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_58790_n10601#" 46 299.029 58790 -10601 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_58590_n10601#" 227 759.859 58590 -10601 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 484 2627.63 87511 -10998 pdif 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 239263 9980 228518 7308 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_2.VIN"
equiv "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.OUT"
node "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 175 319.302 87660 -9320 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 450 3076.07 86342 -11077 p 0 0 0 0 66304 1936 89600 2592 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 281370 12064 101817 2884 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_4.VIN"
equiv "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_6.VOUT"
node "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 485 2454.02 84297 -10998 pdif 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 217137 9320 223326 7782 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_6.VIN"
equiv "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.OUT"
node "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 175 339.791 84446 -9319 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 834 6374.28 83362 -9319 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 809554 18368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 289030 12242 549589 18338 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_5.VOUT"
equiv "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VIN"
equiv "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.CLK"
equiv "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VIN"
node "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D" 328 987.916 75634 -10491 pdif 0 0 0 0 19712 624 39424 1248 0 0 0 0 268593 6290 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86392 3634 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.VOUT"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.VOUT"
node "a_67070_n9990#" 47 218.331 67070 -9990 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24369 1168 31574 1182 0 0 0 0 0 0
node "a_66206_n9990#" 47 235.317 66206 -9990 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23442 1158 31245 1162 0 0 0 0 0 0
node "a_64106_n10976#" 157 114.861 64106 -10976 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 395 1447.21 61874 -11020 pdif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "Q16" 1201 16769.2 64260 -11900 m1 0 0 0 0 19712 624 39424 1248 0 0 0 0 1217758 27024 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 718346 25662 2124916 68804 1189442 40216 0 0 0 0
equiv "Q16" "7b_divider_magic_0.7b_counter_0.NOR_gate_0.A"
equiv "Q16" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.B"
equiv "Q16" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.IN1"
equiv "Q16" "7b_divider_magic_0.7b_counter_0.MDFF_3.CLK"
equiv "Q16" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.VOUT"
equiv "Q16" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.VOUT"
equiv "Q16" "7b_divider_magic_0.7b_counter_0.MDFF_4.Q"
equiv "Q16" "7b_divider_magic_0.7b_counter_0.Q6"
equiv "Q16" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VIN"
equiv "Q16" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.A"
equiv "Q16" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VIN"
equiv "Q16" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.A"
equiv "Q16" "7b_divider_magic_0.Q6"
node "a_66593_n10920#" 186 940.563 66593 -10920 pdif 0 0 0 0 19712 624 62720 1904 0 0 0 0 88296 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 179840 7664 44354 1416 0 0 0 0 0 0
node "a_74786_n9567#" 225 905.127 74786 -9567 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 192 667.861 74310 -11040 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.OUT"
node "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 214 903.271 74310 -9846 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.OUT"
node "a_73446_n9406#" 46 250.518 73446 -9406 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_70312_n9406#" 46 244.601 70312 -9406 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 344 1960.94 65878 -10191 p 0 0 0 0 23296 656 23296 656 0 0 0 0 355040 7836 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100562 4060 430348 14914 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.B"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.IN1"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.QB"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" "7b_divider_magic_0.7b_counter_0.MDFF_5.D1"
node "a_66094_n10034#" 261 1262.15 66094 -10034 p 0 0 0 0 23296 656 23296 656 0 0 0 0 230012 5538 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34628 1614 57935 2056 63090 1664 0 0 0 0
node "a_60130_n10976#" 157 122.644 60130 -10976 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 395 1485.84 57898 -11020 pdif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 175 312.777 36449 -11114 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 204 1345.08 36561 -11018 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215500 9412 80967 2674 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_3.VOUT"
node "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 175 334.534 33235 -11114 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 204 1447.96 33347 -11018 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 216105 9420 81394 2646 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_4.VOUT"
node "a_30024_n10992#" 196 291.05 30024 -10992 pdif 0 0 0 0 0 0 125440 3808 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 182146 8000 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D" 328 977.544 67329 -11008 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 268593 6290 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86392 3634 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.VOUT"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.VOUT"
node "Q17" 986 17201.8 65000 -10230 m1 0 0 0 0 19712 624 39424 1248 0 0 0 0 1021468 22624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 607814 20906 1576136 52710 1943234 60720 0 0 0 0
equiv "Q17" "7b_divider_magic_0.7b_counter_0.NOR_gate_0.B"
equiv "Q17" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.VOUT"
equiv "Q17" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.VOUT"
equiv "Q17" "7b_divider_magic_0.7b_counter_0.MDFF_3.Q"
equiv "Q17" "7b_divider_magic_0.7b_counter_0.Q7"
equiv "Q17" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VIN"
equiv "Q17" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.A"
equiv "Q17" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VIN"
equiv "Q17" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.A"
equiv "Q17" "7b_divider_magic_0.Q7"
node "a_27735_n10992#" 196 222.98 27735 -10992 pdif 0 0 0 0 0 0 125440 3808 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 182146 8000 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 192 682.669 69092 -11046 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.OUT"
node "a_68660_n10535#" 225 1002.89 68660 -10535 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_64106_n9568#" 225 851.123 64106 -9568 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 192 679.169 63630 -11041 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.OUT"
node "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 214 937.769 68660 -11046 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.OUT"
node "a_73246_n9406#" 227 876.75 73246 -9406 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_69768_n9913#" 227 881.39 69768 -9913 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 214 898.284 63630 -9847 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.OUT"
node "a_62766_n9407#" 46 248.151 62766 -9407 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_60130_n9568#" 225 929.137 60130 -9568 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 192 688.701 59654 -11041 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.OUT"
node "a_62566_n9407#" 227 865.457 62566 -9407 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 214 914.799 59654 -9847 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.OUT"
node "a_58790_n9407#" 46 336.06 58790 -9407 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_58590_n9407#" 227 933.232 58590 -9407 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_25383_n10940#" 119 128.192 25383 -10940 pdif 0 0 0 0 0 0 93184 2624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96600 4292 0 0 0 0 0 0 0 0
node "a_22296_n10620#" 46 224.521 22296 -10620 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_22096_n10620#" 227 703.08 22096 -10620 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "Q05" 1160 25999 14210 -15910 m1 0 0 0 0 19712 624 39424 1248 0 0 0 0 1197564 26548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3385827 116372 540090 20156 636258 19596 0 0 0 0
equiv "Q05" "7b_divider_magic_2.7b_counter_0.NOR_gate_1.B"
equiv "Q05" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.B"
equiv "Q05" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.IN1"
equiv "Q05" "7b_divider_magic_2.7b_counter_0.MDFF_4.CLK"
equiv "Q05" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.VOUT"
equiv "Q05" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.VOUT"
equiv "Q05" "7b_divider_magic_2.7b_counter_0.MDFF_0.Q"
equiv "Q05" "7b_divider_magic_2.7b_counter_0.Q5"
equiv "Q05" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VIN"
equiv "Q05" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.A"
equiv "Q05" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VIN"
equiv "Q05" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.A"
equiv "Q05" "7b_divider_magic_2.Q5"
node "Q04" 1194 20479.4 28010 -15010 m1 0 0 0 0 19712 624 39424 1248 0 0 0 0 1217758 27024 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2299323 86048 382352 13276 1297477 44020 0 0 0 0
equiv "Q04" "7b_divider_magic_2.7b_counter_0.NOR_gate_1.A"
equiv "Q04" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.VOUT"
equiv "Q04" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.VOUT"
equiv "Q04" "7b_divider_magic_2.7b_counter_0.MDFF_7.Q"
equiv "Q04" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.B"
equiv "Q04" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.IN1"
equiv "Q04" "7b_divider_magic_2.7b_counter_0.MDFF_0.CLK"
equiv "Q04" "7b_divider_magic_2.7b_counter_0.Q4"
equiv "Q04" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VIN"
equiv "Q04" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.A"
equiv "Q04" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VIN"
equiv "Q04" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.A"
equiv "Q04" "7b_divider_magic_2.Q4"
node "a_19162_n10620#" 46 222.928 19162 -10620 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_18618_n11127#" 227 710.899 18618 -11127 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_26402_n10010#" 47 247.054 26402 -10010 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23442 1158 31245 1162 0 0 0 0 0 0
node "a_25538_n10010#" 47 281.299 25538 -10010 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24369 1168 31574 1182 0 0 0 0 0 0
node "a_23636_n10995#" 157 118.265 23636 -10995 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 395 1442.71 21404 -11039 pdif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 395 1443.72 19050 -10664 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_15643_n10940#" 119 93.1555 15643 -10940 pdif 0 0 0 0 0 0 93184 2624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96600 4292 0 0 0 0 0 0 0 0
node "a_11616_n10621#" 46 224.092 11616 -10621 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_11416_n10621#" 227 703.878 11416 -10621 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 343 2042.71 22400 -10664 p 0 0 0 0 23296 656 23296 656 0 0 0 0 355040 7836 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337560 10058 288745 9876 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.B"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.IN1"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.QB"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" "7b_divider_magic_2.7b_counter_0.MDFF_6.D1"
node "a_25383_n10456#" 261 1530.15 25383 -10456 pdif 0 0 0 0 23296 656 23296 656 0 0 0 0 230012 5538 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34628 1614 57935 2056 63090 1664 0 0 0 0
node "a_25122_n10010#" 186 1069.68 25122 -10010 ndif 0 0 0 0 19712 624 62720 1904 0 0 0 0 88296 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 179840 7664 44354 1416 0 0 0 0 0 0
node "a_17422_n10995#" 157 152.27 17422 -10995 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_7640_n10621#" 46 299.029 7640 -10621 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_7440_n10621#" 227 759.859 7440 -10621 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 484 2627.63 36361 -11018 pdif 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 239263 9980 228518 7308 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_2.VIN"
equiv "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.OUT"
node "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 175 319.302 36510 -9340 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 450 3076.07 35192 -11097 p 0 0 0 0 66304 1936 89600 2592 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 281370 12064 101817 2884 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_4.VIN"
equiv "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_6.VOUT"
node "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 485 2454.02 33147 -11018 pdif 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 217137 9320 223326 7782 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_6.VIN"
equiv "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.OUT"
node "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 175 339.791 33296 -9339 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 834 6374.28 32212 -9339 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 809554 18368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 289030 12242 549589 18338 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_5.VOUT"
equiv "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VIN"
equiv "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.CLK"
equiv "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VIN"
node "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D" 328 987.916 24484 -10511 pdif 0 0 0 0 19712 624 39424 1248 0 0 0 0 268593 6290 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86392 3634 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.VOUT"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.VOUT"
node "a_15920_n10010#" 47 218.331 15920 -10010 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24369 1168 31574 1182 0 0 0 0 0 0
node "a_15056_n10010#" 47 235.317 15056 -10010 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23442 1158 31245 1162 0 0 0 0 0 0
node "a_12956_n10996#" 157 114.861 12956 -10996 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 395 1447.21 10724 -11040 pdif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "Q06" 1201 16813.3 13110 -12310 m1 0 0 0 0 19712 624 39424 1248 0 0 0 0 1217758 27024 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 718346 25662 2124916 68804 1189442 40216 0 0 0 0
equiv "Q06" "7b_divider_magic_2.7b_counter_0.NOR_gate_0.A"
equiv "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.B"
equiv "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.IN1"
equiv "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_3.CLK"
equiv "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.VOUT"
equiv "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.VOUT"
equiv "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_4.Q"
equiv "Q06" "7b_divider_magic_2.7b_counter_0.Q6"
equiv "Q06" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VIN"
equiv "Q06" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.A"
equiv "Q06" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VIN"
equiv "Q06" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.A"
equiv "Q06" "7b_divider_magic_2.Q6"
node "a_15443_n10940#" 186 940.563 15443 -10940 pdif 0 0 0 0 19712 624 62720 1904 0 0 0 0 88296 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 179840 7664 44354 1416 0 0 0 0 0 0
node "a_23636_n9587#" 225 905.127 23636 -9587 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 192 667.861 23160 -11060 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.OUT"
node "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 214 903.271 23160 -9866 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.OUT"
node "a_22296_n9426#" 46 250.518 22296 -9426 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_19162_n9426#" 46 244.601 19162 -9426 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" 344 1960.94 14728 -10211 p 0 0 0 0 23296 656 23296 656 0 0 0 0 355040 7836 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100562 4060 430348 14914 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.B"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.IN1"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.QB"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" "7b_divider_magic_2.7b_counter_0.MDFF_5.D1"
node "a_14944_n10054#" 261 1262.15 14944 -10054 p 0 0 0 0 23296 656 23296 656 0 0 0 0 230012 5538 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34628 1614 57935 2056 63090 1664 0 0 0 0
node "a_8980_n10996#" 157 122.644 8980 -10996 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 395 1485.84 6748 -11040 pdif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D" 328 977.544 16179 -11028 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 268593 6290 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86392 3634 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.VOUT"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.VOUT"
node "Q07" 986 17207.3 13860 -10180 m1 0 0 0 0 19712 624 39424 1248 0 0 0 0 1021468 22624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 606700 20912 1576136 52710 1943234 60720 0 0 0 0
equiv "Q07" "7b_divider_magic_2.7b_counter_0.NOR_gate_0.B"
equiv "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.VOUT"
equiv "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.VOUT"
equiv "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_3.Q"
equiv "Q07" "7b_divider_magic_2.7b_counter_0.Q7"
equiv "Q07" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VIN"
equiv "Q07" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.A"
equiv "Q07" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VIN"
equiv "Q07" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.A"
equiv "Q07" "7b_divider_magic_2.Q7"
node "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 192 682.669 17942 -11066 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.OUT"
node "a_17510_n10555#" 225 1002.89 17510 -10555 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_12956_n9588#" 225 851.123 12956 -9588 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 192 679.169 12480 -11061 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.OUT"
node "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 214 937.769 17510 -11066 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.OUT"
node "a_22096_n9426#" 227 876.75 22096 -9426 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_18618_n9933#" 227 881.39 18618 -9933 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 214 898.284 12480 -9867 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.OUT"
node "a_11616_n9427#" 46 248.151 11616 -9427 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_8980_n9588#" 225 929.137 8980 -9588 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 192 688.701 8504 -11061 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.OUT"
node "a_11416_n9427#" 227 865.457 11416 -9427 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 214 914.799 8504 -9867 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.OUT"
node "a_7640_n9427#" 46 336.06 7640 -9427 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_7440_n9427#" 227 933.232 7440 -9427 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_81782_n8999#" 110 487.453 81782 -8999 ndif 0 0 0 0 86016 2560 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77565 3440 0 0 0 0 0 0 0 0
node "a_81566_n8999#" 77 116.534 81566 -8999 ndif 0 0 0 0 69888 1968 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64303 2888 0 0 0 0 0 0 0 0
node "a_80588_n11061#" 185 177.079 80588 -11061 pdif 0 0 0 0 0 0 139776 3936 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 143252 6118 0 0 0 0 0 0 0 0
node "a_80372_n11061#" 185 172.109 80372 -11061 pdif 0 0 0 0 0 0 139776 3936 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 140164 6090 0 0 0 0 0 0 0 0
node "Q13" 1206 13835.1 80010 -12090 m1 0 0 0 0 19712 624 39424 1248 0 0 0 0 1319100 28432 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 754986 28410 2074425 73132 405589 11668 0 0 0 0
equiv "Q13" "7b_divider_magic_0.7b_counter_0.3_inp_NOR_0.C"
equiv "Q13" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.B"
equiv "Q13" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.IN1"
equiv "Q13" "7b_divider_magic_0.7b_counter_0.MDFF_7.CLK"
equiv "Q13" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.VOUT"
equiv "Q13" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.VOUT"
equiv "Q13" "7b_divider_magic_0.7b_counter_0.MDFF_1.Q"
equiv "Q13" "7b_divider_magic_0.7b_counter_0.Q3"
equiv "Q13" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VIN"
equiv "Q13" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.A"
equiv "Q13" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VIN"
equiv "Q13" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.A"
equiv "Q13" "7b_divider_magic_0.Q3"
node "a_77422_n8296#" 46 252.489 77422 -8296 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 188 36116.9 66224 -13697 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 5470119 121320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3402893 138342 242021 9040 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.A"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.SEL"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.A"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.SEL"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.A"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.SEL"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.MDFF_7.LD"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.A"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.SEL"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.A"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.SEL"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.A"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.SEL"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.MDFF_1.LD"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.A"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.SEL"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.A"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.SEL"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.A"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.SEL"
node "a_73446_n8296#" 46 240.137 73446 -8296 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_70312_n8296#" 46 256.466 70312 -8296 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_81366_n8999#" 289 1677.45 81366 -8999 ndif 0 0 0 0 59136 1872 86016 2560 0 0 0 0 138956 2706 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 213079 9292 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" 403 2651.69 80372 -8199 ndif 0 0 0 0 43008 1280 118272 3744 0 0 0 0 226319 4492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 397868 14942 146613 4610 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" "7b_divider_magic_0.7b_counter_0.3_inp_NOR_0.VOUT"
node "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" 224 1820.93 79301 -10033 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 227432 4550 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 97926 4288 235085 7816 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" "7b_divider_magic_0.7b_counter_0.NOR_gate_0.VOUT"
node "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" 280 4612.17 81193 -9193 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 335400 6410 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 203883 8492 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" "7b_divider_magic_0.7b_counter_0.NOR_gate_1.VOUT"
node "a_66336_n8296#" 46 247.083 66336 -8296 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_77222_n8296#" 227 885.017 77222 -8296 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "D12" 1490 35462.7 99090 -2966 m1 0 0 0 0 0 0 0 0 0 0 0 0 1614385 36362 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 454002 14466 5789578 170106 5478224 59330 0 0 0 0
equiv "D12" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.B"
equiv "D12" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.IN2"
equiv "D12" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.B"
equiv "D12" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.IN2"
equiv "D12" "7b_divider_magic_0.7b_counter_0.MDFF_6.DATA"
equiv "D12" "7b_divider_magic_0.7b_counter_0.D2_1"
equiv "D12" "7b_divider_magic_0.mux_magic_0.AND2_magic_1.A"
equiv "D12" "7b_divider_magic_0.mux_magic_0.SEL"
equiv "D12" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VIN"
equiv "D12" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.B"
equiv "D12" "7b_divider_magic_0.p3_gen_magic_0.inverter_magic_0.VIN"
equiv "D12" "7b_divider_magic_0.D2_1"
node "a_88821_n8380#" 484 1769.46 88821 -8380 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 460308 9070 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 129686 5566 65562 2426 0 0 0 0 0 0
node "a_86893_n8380#" 484 1652.76 86893 -8380 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 460308 9070 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 129686 5566 65562 2426 0 0 0 0 0 0
node "a_84948_n8380#" 484 1682.11 84948 -8380 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 460308 9070 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 129686 5566 65562 2426 0 0 0 0 0 0
node "a_73246_n8296#" 227 876.814 73246 -8296 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_69768_n8340#" 227 886.882 69768 -8340 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.DFF_magic_0.D" 1168 8967.82 83218 -18200 ndif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 1387296 27282 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 269540 11530 1788512 52198 0 0 0 0 0 0
equiv "7b_divider_magic_0.DFF_magic_0.D" "7b_divider_magic_0.7b_counter_0.inverter_magic_0.VOUT"
equiv "7b_divider_magic_0.DFF_magic_0.D" "7b_divider_magic_0.7b_counter_0.LD"
equiv "7b_divider_magic_0.DFF_magic_0.D" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.IN"
node "a_58790_n8297#" 46 317.748 58790 -8297 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_30632_n9019#" 110 487.453 30632 -9019 ndif 0 0 0 0 86016 2560 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77565 3440 0 0 0 0 0 0 0 0
node "a_30416_n9019#" 77 116.534 30416 -9019 ndif 0 0 0 0 69888 1968 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64303 2888 0 0 0 0 0 0 0 0
node "a_29438_n11081#" 185 177.079 29438 -11081 pdif 0 0 0 0 0 0 139776 3936 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 143252 6118 0 0 0 0 0 0 0 0
node "a_29222_n11081#" 185 172.109 29222 -11081 pdif 0 0 0 0 0 0 139776 3936 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 140164 6090 0 0 0 0 0 0 0 0
node "D13" 1068 20825.6 99137 -2090 m1 0 0 0 0 0 0 0 0 0 0 0 0 1135890 25708 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 488990 15534 445461 13936 11610083 111256 0 0 0 0
equiv "D13" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.B"
equiv "D13" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.IN2"
equiv "D13" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.B"
equiv "D13" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.IN2"
equiv "D13" "7b_divider_magic_0.7b_counter_0.MDFF_5.DATA"
equiv "D13" "7b_divider_magic_0.7b_counter_0.D2_2"
equiv "D13" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VIN"
equiv "D13" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.B"
equiv "D13" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VIN"
equiv "D13" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.B"
equiv "D13" "7b_divider_magic_0.D2_2"
node "a_65792_n8340#" 227 829.477 65792 -8340 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_77422_n7102#" 46 229.888 77422 -7102 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_81384_n6825#" 81 372.407 81384 -6825 ndif 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65077 2854 39939 1222 0 0 0 0 0 0
node "a_78762_n8135#" 225 889.485 78762 -8135 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 604 3731.76 75634 -8135 ndif 0 0 0 0 19712 624 39424 1248 0 0 0 0 519684 12364 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316834 10282 204689 6606 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.VOUT"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.VOUT"
node "a_73446_n7102#" 46 222.723 73446 -7102 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_62896_n7713#" 47 243.323 62896 -7713 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23442 1158 31245 1162 0 0 0 0 0 0
node "a_62032_n7713#" 47 232.446 62032 -7713 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24369 1168 31574 1182 0 0 0 0 0 0
node "a_49118_n8724#" 1644 3270.65 49118 -8724 ndif 0 0 0 0 58240 1328 116480 2656 0 0 0 0 1999192 40862 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 263521 10386 0 0 0 0 0 0 0 0
node "a_78762_n6727#" 157 111.351 78762 -6727 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 214 904.627 78286 -7856 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.OUT"
node "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 192 670.602 78286 -6662 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.OUT"
node "a_74786_n8135#" 225 925.229 74786 -8135 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_70312_n7102#" 46 226.581 70312 -7102 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_58590_n8297#" 227 891.01 58590 -8297 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "D17G" 1074 17677.5 58470 -2667 m1 0 0 0 0 0 0 0 0 0 0 0 0 1135890 25708 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 540908 16890 1861422 60066 2157013 38728 0 0 0 0
equiv "D17G" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.B"
equiv "D17G" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.IN2"
equiv "D17G" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.B"
equiv "D17G" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.IN2"
equiv "D17G" "7b_divider_magic_0.7b_counter_0.MDFF_3.DATA"
equiv "D17G" "7b_divider_magic_0.7b_counter_0.D2_7"
equiv "D17G" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VIN"
equiv "D17G" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.B"
equiv "D17G" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VIN"
equiv "D17G" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.B"
equiv "D17G" "7b_divider_magic_0.D2_7"
node "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 604 3495.12 66310 -10034 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 519684 12364 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316834 10282 204689 6606 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.VOUT"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.VOUT"
node "a_74786_n6727#" 157 118.425 74786 -6727 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_77222_n7102#" 227 732.746 77222 -7102 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 227 2621.73 77526 -7202 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 176096 3924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 253202 10790 100639 3406 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.B"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.IN1"
node "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 214 920.093 74310 -7856 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.OUT"
node "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 192 681.198 74310 -6662 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.OUT"
node "a_66336_n7102#" 46 225.789 66336 -7102 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "DIV_OUT" 2438 18717.5 48873 -14249 m1 0 0 0 0 931840 21248 1863680 42496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4586818 102806 855735 14838 0 0 0 0 0 0
equiv "DIV_OUT" "Tappered_Buffer_5.OUT"
node "Q03" 1206 13834.9 28860 -12250 m1 0 0 0 0 19712 624 39424 1248 0 0 0 0 1319100 28432 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 754986 28410 2074425 73132 405589 11668 0 0 0 0
equiv "Q03" "7b_divider_magic_2.7b_counter_0.3_inp_NOR_0.C"
equiv "Q03" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.B"
equiv "Q03" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.IN1"
equiv "Q03" "7b_divider_magic_2.7b_counter_0.MDFF_7.CLK"
equiv "Q03" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.VOUT"
equiv "Q03" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.VOUT"
equiv "Q03" "7b_divider_magic_2.7b_counter_0.MDFF_1.Q"
equiv "Q03" "7b_divider_magic_2.7b_counter_0.Q3"
equiv "Q03" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VIN"
equiv "Q03" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.A"
equiv "Q03" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VIN"
equiv "Q03" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.A"
equiv "Q03" "7b_divider_magic_2.Q3"
node "a_26272_n8316#" 46 252.489 26272 -8316 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_49016_n7441#" 619 14136.5 49016 -7441 p 0 0 0 0 232960 5312 465920 10624 0 0 0 0 7191749 150650 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 600434 21806 262395 5072 0 0 0 0 0 0
node "Q12" 1192 19975.5 64250 -7650 m1 0 0 0 0 19712 624 39424 1248 0 0 0 0 1318858 28434 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1989908 75110 1879939 61786 714013 23352 0 0 0 0
equiv "Q12" "7b_divider_magic_0.7b_counter_0.3_inp_NOR_0.B"
equiv "Q12" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.VOUT"
equiv "Q12" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.VOUT"
equiv "Q12" "7b_divider_magic_0.7b_counter_0.MDFF_5.Q"
equiv "Q12" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.B"
equiv "Q12" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.IN1"
equiv "Q12" "7b_divider_magic_0.7b_counter_0.MDFF_1.CLK"
equiv "Q12" "7b_divider_magic_0.7b_counter_0.Q2"
equiv "Q12" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VIN"
equiv "Q12" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.A"
equiv "Q12" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VIN"
equiv "Q12" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.A"
equiv "Q12" "7b_divider_magic_0.Q2"
node "a_61877_n7267#" 261 1282.16 61877 -7267 pdif 0 0 0 0 23296 656 23296 656 0 0 0 0 230012 5538 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34628 1614 57935 2056 63090 1664 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 395 1548.29 76530 -7483 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_73246_n7102#" 227 717.312 73246 -7102 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_68660_n8179#" 225 1050.05 68660 -8179 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_68572_n6727#" 157 155.786 68572 -6727 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 395 1461.44 72554 -7483 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 395 1465.18 70200 -7286 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "Q11" 1201 20137.7 79910 -7950 m1 0 0 0 0 19712 624 39424 1248 0 0 0 0 1316306 28380 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 789072 24176 460895 16104 3044800 72418 0 0 0 0
equiv "Q11" "7b_divider_magic_0.7b_counter_0.3_inp_NOR_0.A"
equiv "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.VOUT"
equiv "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.VOUT"
equiv "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_6.Q"
equiv "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.B"
equiv "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.IN1"
equiv "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_5.CLK"
equiv "Q11" "7b_divider_magic_0.7b_counter_0.Q1"
equiv "Q11" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VIN"
equiv "Q11" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.A"
equiv "Q11" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VIN"
equiv "Q11" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.A"
equiv "Q11" "7b_divider_magic_0.Q1"
node "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 192 704.957 69092 -6771 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.OUT"
node "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 214 967.491 68660 -6771 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.OUT"
node "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 199 23509.4 66224 -8480 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 3646746 80880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1520299 62786 1174753 36744 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.A"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.SEL"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.A"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.SEL"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.A"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.SEL"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_6.LD"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.A"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.SEL"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.A"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.SEL"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.A"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.SEL"
node "a_64684_n8179#" 225 888.03 64684 -8179 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 227 2568.14 62870 -10645 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 176096 3924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 253202 10790 100639 3406 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.B"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.IN1"
node "a_61616_n7713#" 186 967.764 61616 -7713 ndif 0 0 0 0 19712 624 62720 1904 0 0 0 0 88296 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 179840 7664 44354 1416 0 0 0 0 0 0
node "a_61877_n6783#" 119 89.7415 61877 -6783 pdif 0 0 0 0 0 0 93184 2624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96600 4292 0 0 0 0 0 0 0 0
node "a_58790_n7103#" 46 342.129 58790 -7103 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 188 36118.4 15074 -13717 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 5470119 121320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3402893 138342 242021 9040 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.A"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.SEL"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.A"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.SEL"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.A"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.SEL"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_7.LD"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.A"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.SEL"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.A"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.SEL"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.A"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.SEL"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_1.LD"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.A"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.SEL"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.A"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.SEL"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.A"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.SEL"
node "a_22296_n8316#" 46 240.137 22296 -8316 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_19162_n8316#" 46 256.466 19162 -8316 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_30216_n9019#" 289 1677.45 30216 -9019 ndif 0 0 0 0 59136 1872 86016 2560 0 0 0 0 138956 2706 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 213079 9292 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" 403 2651.69 29222 -8219 ndif 0 0 0 0 43008 1280 118272 3744 0 0 0 0 226319 4492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 397868 14942 146613 4610 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" "7b_divider_magic_2.7b_counter_0.3_inp_NOR_0.VOUT"
node "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" 224 1820.93 28151 -10053 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 227432 4550 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 97926 4288 235085 7816 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" "7b_divider_magic_2.7b_counter_0.NOR_gate_0.VOUT"
node "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" 280 4612.17 30043 -9213 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 335400 6410 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 203883 8492 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" "7b_divider_magic_2.7b_counter_0.NOR_gate_1.VOUT"
node "a_15186_n8316#" 46 247.083 15186 -8316 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_26072_n8316#" 227 885.017 26072 -8316 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "D0" 1490 35779.7 4752 -2715 m1 0 0 0 0 0 0 0 0 0 0 0 0 1614385 36362 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 484124 14612 5795690 170144 3751536 53646 0 0 0 0
equiv "D0" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.B"
equiv "D0" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.IN2"
equiv "D0" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.B"
equiv "D0" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.IN2"
equiv "D0" "7b_divider_magic_2.7b_counter_0.MDFF_6.DATA"
equiv "D0" "7b_divider_magic_2.7b_counter_0.D2_1"
equiv "D0" "7b_divider_magic_2.mux_magic_0.AND2_magic_1.A"
equiv "D0" "7b_divider_magic_2.mux_magic_0.SEL"
equiv "D0" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VIN"
equiv "D0" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.B"
equiv "D0" "7b_divider_magic_2.p3_gen_magic_0.inverter_magic_0.VIN"
equiv "D0" "7b_divider_magic_2.D2_1"
node "a_64596_n6727#" 157 114.861 64596 -6727 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_69768_n7146#" 227 728.237 69768 -7146 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 395 1465.96 66224 -7286 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 227 2459.56 65790 -9990 ndif 0 0 0 0 19712 624 39424 1248 0 0 0 0 176096 3924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 253202 10790 100639 3406 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.B"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.IN1"
node "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 192 680.596 65116 -6771 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.OUT"
node "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 214 911.849 64684 -6771 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.OUT"
node "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 604 3607.96 60978 -10492 pdif 0 0 0 0 19712 624 39424 1248 0 0 0 0 519684 12364 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316834 10282 204689 6606 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.VOUT"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.VOUT"
node "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D" 328 974.284 60978 -8136 ndif 0 0 0 0 19712 624 39424 1248 0 0 0 0 268593 6290 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86392 3634 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.VOUT"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.VOUT"
node "a_60130_n8136#" 225 905.663 60130 -8136 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_60130_n6728#" 157 122.751 60130 -6728 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 214 927.015 59654 -7857 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.OUT"
node "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 192 702.158 59654 -6663 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.OUT"
node "a_65792_n7146#" 227 717.477 65792 -7146 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_58590_n7103#" 227 795.288 58590 -7103 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" 342 2169.16 58894 -7203 p 0 0 0 0 23296 656 23296 656 0 0 0 0 355040 7836 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 612291 17022 71311 2404 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.B"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.IN1"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.QB"
equiv "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" "7b_divider_magic_0.7b_counter_0.MDFF_3.D1"
node "LD1" 184 33030.3 57550 -8180 m1 0 0 0 0 43008 1280 86016 2560 0 0 0 0 3646746 80880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3014810 110796 524877 16504 0 0 0 0 0 0
equiv "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.A"
equiv "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.SEL"
equiv "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.A"
equiv "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.SEL"
equiv "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.A"
equiv "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.SEL"
equiv "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_3.LD"
equiv "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.A"
equiv "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.SEL"
equiv "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.A"
equiv "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.SEL"
equiv "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.A"
equiv "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.SEL"
equiv "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_0.LD"
equiv "LD1" "7b_divider_magic_0.LD"
node "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 395 1540.25 57898 -7484 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_divider_magic_0.7b_counter_0.DFF_magic_0.D" 211 2543.13 81584 -6825 ndif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 434853 17162 138246 4766 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.DFF_magic_0.D" "7b_divider_magic_0.7b_counter_0.NAND_magic_0.VOUT"
equiv "7b_divider_magic_0.7b_counter_0.DFF_magic_0.D" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.IN"
node "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT" 347 2822.32 81872 -6981 p 0 0 0 0 19712 624 78848 2496 0 0 0 0 236857 5246 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 296724 11760 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_0.7b_counter_0.NAND_magic_0.B"
node "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 768 10436.4 81444 -6509 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 708970 16282 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 870724 37776 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" "7b_divider_magic_0.7b_counter_0.NAND_magic_0.A"
equiv "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" "7b_divider_magic_0.7b_counter_0.inverter_magic_0.VIN"
equiv "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_2.VOUT"
equiv "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_3.VIN"
node "a_37671_n8400#" 484 1769.56 37671 -8400 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 460308 9070 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 129686 5566 65562 2426 0 0 0 0 0 0
node "a_35743_n8400#" 484 1652.86 35743 -8400 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 460308 9070 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 129686 5566 65562 2426 0 0 0 0 0 0
node "a_33798_n8400#" 484 1682.2 33798 -8400 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 460308 9070 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 129686 5566 65562 2426 0 0 0 0 0 0
node "a_22096_n8316#" 227 876.814 22096 -8316 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_18618_n8360#" 227 886.882 18618 -8360 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.DFF_magic_0.D" 1168 8968.11 32068 -18220 ndif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 1387296 27282 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 269540 11530 1788512 52198 0 0 0 0 0 0
equiv "7b_divider_magic_2.DFF_magic_0.D" "7b_divider_magic_2.7b_counter_0.inverter_magic_0.VOUT"
equiv "7b_divider_magic_2.DFF_magic_0.D" "7b_divider_magic_2.7b_counter_0.LD"
equiv "7b_divider_magic_2.DFF_magic_0.D" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.IN"
node "a_7640_n8317#" 46 316.819 7640 -8317 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "D1" 1067 15168.3 4675 -3537 m1 0 0 0 0 0 0 0 0 0 0 0 0 1135890 25708 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 519112 15680 451573 13974 3907348 67464 0 0 0 0
equiv "D1" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.B"
equiv "D1" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.IN2"
equiv "D1" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.B"
equiv "D1" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.IN2"
equiv "D1" "7b_divider_magic_2.7b_counter_0.MDFF_5.DATA"
equiv "D1" "7b_divider_magic_2.7b_counter_0.D2_2"
equiv "D1" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VIN"
equiv "D1" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.B"
equiv "D1" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VIN"
equiv "D1" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.B"
equiv "D1" "7b_divider_magic_2.D2_2"
node "a_14642_n8360#" 227 829.477 14642 -8360 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_26272_n7122#" 46 229.888 26272 -7122 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_30234_n6845#" 81 372.465 30234 -6845 ndif 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65077 2854 39939 1222 0 0 0 0 0 0
node "a_27612_n8155#" 225 889.485 27612 -8155 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 604 3731.76 24484 -8155 ndif 0 0 0 0 19712 624 39424 1248 0 0 0 0 519684 12364 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316834 10282 204689 6606 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.VOUT"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.VOUT"
node "a_22296_n7122#" 46 222.723 22296 -7122 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_11746_n7733#" 47 243.323 11746 -7733 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23442 1158 31245 1162 0 0 0 0 0 0
node "a_10882_n7733#" 47 232.446 10882 -7733 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24369 1168 31574 1182 0 0 0 0 0 0
node "a_27612_n6747#" 157 111.351 27612 -6747 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 214 904.637 27136 -7876 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.OUT"
node "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 192 670.614 27136 -6682 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.OUT"
node "a_23636_n8155#" 225 925.229 23636 -8155 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_19162_n7122#" 46 226.581 19162 -7122 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_7440_n8317#" 227 888.155 7440 -8317 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "D6" 1074 18126.8 4742 -4063 m1 0 0 0 0 0 0 0 0 0 0 0 0 1135890 25708 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 565050 16932 1867534 60104 2437254 41268 0 0 0 0
equiv "D6" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.B"
equiv "D6" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.IN2"
equiv "D6" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.B"
equiv "D6" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.IN2"
equiv "D6" "7b_divider_magic_2.7b_counter_0.MDFF_3.DATA"
equiv "D6" "7b_divider_magic_2.7b_counter_0.D2_7"
equiv "D6" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VIN"
equiv "D6" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.B"
equiv "D6" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VIN"
equiv "D6" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.B"
equiv "D6" "7b_divider_magic_2.D2_7"
node "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 604 3495.12 15160 -10054 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 519684 12364 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316834 10282 204689 6606 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.VOUT"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.VOUT"
node "a_23636_n6747#" 157 118.425 23636 -6747 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_26072_n7122#" 227 732.766 26072 -7122 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 227 2621.77 26376 -7222 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 176096 3924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 253202 10790 100639 3406 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.B"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.IN1"
node "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 214 920.103 23160 -7876 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.OUT"
node "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 192 681.21 23160 -6682 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.OUT"
node "a_15186_n7122#" 46 225.789 15186 -7122 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "Q02" 1192 19886.8 13110 -7700 m1 0 0 0 0 19712 624 39424 1248 0 0 0 0 1318858 28434 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1989908 75110 1879939 61786 714013 23352 0 0 0 0
equiv "Q02" "7b_divider_magic_2.7b_counter_0.3_inp_NOR_0.B"
equiv "Q02" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.VOUT"
equiv "Q02" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.VOUT"
equiv "Q02" "7b_divider_magic_2.7b_counter_0.MDFF_5.Q"
equiv "Q02" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.B"
equiv "Q02" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.IN1"
equiv "Q02" "7b_divider_magic_2.7b_counter_0.MDFF_1.CLK"
equiv "Q02" "7b_divider_magic_2.7b_counter_0.Q2"
equiv "Q02" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VIN"
equiv "Q02" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.A"
equiv "Q02" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VIN"
equiv "Q02" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.A"
equiv "Q02" "7b_divider_magic_2.Q2"
node "a_10727_n7287#" 261 1282.19 10727 -7287 pdif 0 0 0 0 23296 656 23296 656 0 0 0 0 230012 5538 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34628 1614 57935 2056 63090 1664 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 395 1548.31 25380 -7503 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_22096_n7122#" 227 717.332 22096 -7122 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_17510_n8199#" 225 1050.05 17510 -8199 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_17422_n6747#" 157 155.748 17422 -6747 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 395 1460.63 21404 -7503 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 395 1464.26 19050 -7306 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "Q01" 1201 20143.3 28770 -7800 m1 0 0 0 0 19712 624 39424 1248 0 0 0 0 1316306 28380 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 789072 24176 460895 16104 3044800 72418 0 0 0 0
equiv "Q01" "7b_divider_magic_2.7b_counter_0.3_inp_NOR_0.A"
equiv "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.VOUT"
equiv "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.VOUT"
equiv "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_6.Q"
equiv "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.B"
equiv "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.IN1"
equiv "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_5.CLK"
equiv "Q01" "7b_divider_magic_2.7b_counter_0.Q1"
equiv "Q01" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VIN"
equiv "Q01" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.A"
equiv "Q01" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VIN"
equiv "Q01" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.A"
equiv "Q01" "7b_divider_magic_2.Q1"
node "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 192 705.036 17942 -6791 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.OUT"
node "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 214 967.663 17510 -6791 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.OUT"
node "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 199 23510.1 15074 -8500 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 3646746 80880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1520299 62786 1174753 36744 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.A"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.SEL"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.A"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.SEL"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.A"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.SEL"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "7b_divider_magic_2.7b_counter_0.MDFF_6.LD"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.A"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.SEL"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.A"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.SEL"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.A"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.SEL"
node "a_13534_n8199#" 225 888.03 13534 -8199 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 227 2568.14 11720 -10665 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 176096 3924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 253202 10790 100639 3406 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.B"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.IN1"
node "a_10466_n7733#" 186 967.764 10466 -7733 ndif 0 0 0 0 19712 624 62720 1904 0 0 0 0 88296 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 179840 7664 44354 1416 0 0 0 0 0 0
node "a_10727_n6803#" 119 89.7415 10727 -6803 pdif 0 0 0 0 0 0 93184 2624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96600 4292 0 0 0 0 0 0 0 0
node "a_7640_n7123#" 46 330.558 7640 -7123 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_13446_n6747#" 157 114.861 13446 -6747 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_18618_n7166#" 227 728.257 18618 -7166 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 395 1465.59 15074 -7306 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 227 2458.63 14640 -10010 ndif 0 0 0 0 19712 624 39424 1248 0 0 0 0 176096 3924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 253202 10790 100639 3406 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.B"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.IN1"
node "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 192 680.396 13966 -6791 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.OUT"
node "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 214 910.906 13534 -6791 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.OUT"
node "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 604 3607.87 9828 -10512 pdif 0 0 0 0 19712 624 39424 1248 0 0 0 0 519684 12364 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316834 10282 204689 6606 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.VOUT"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.VOUT"
node "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D" 328 974.894 9828 -8156 ndif 0 0 0 0 19712 624 39424 1248 0 0 0 0 268593 6290 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86392 3634 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.VOUT"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.VOUT"
node "a_8980_n8156#" 225 905.663 8980 -8156 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_8980_n6748#" 157 122.751 8980 -6748 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 214 928.067 8504 -7877 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.OUT"
node "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 192 700.983 8504 -6683 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.OUT"
node "a_14642_n7166#" 227 717.497 14642 -7166 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_7440_n7123#" 227 782.64 7440 -7123 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" 342 2140.16 7744 -7223 p 0 0 0 0 23296 656 23296 656 0 0 0 0 355040 7836 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 612291 17022 71311 2404 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.B"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.IN1"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.QB"
equiv "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" "7b_divider_magic_2.7b_counter_0.MDFF_3.D1"
node "LD0" 184 33846.2 6410 -8020 m1 0 0 0 0 43008 1280 86016 2560 0 0 0 0 3646746 80880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3014810 110796 524877 16504 0 0 0 0 0 0
equiv "LD0" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.A"
equiv "LD0" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.SEL"
equiv "LD0" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.A"
equiv "LD0" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.SEL"
equiv "LD0" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.A"
equiv "LD0" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.SEL"
equiv "LD0" "7b_divider_magic_2.7b_counter_0.MDFF_3.LD"
equiv "LD0" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.A"
equiv "LD0" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.SEL"
equiv "LD0" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.A"
equiv "LD0" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.SEL"
equiv "LD0" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.A"
equiv "LD0" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.SEL"
equiv "LD0" "7b_divider_magic_2.7b_counter_0.MDFF_0.LD"
equiv "LD0" "7b_divider_magic_2.LD"
node "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 395 1513.79 6748 -7504 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_divider_magic_2.7b_counter_0.DFF_magic_0.D" 211 2543.13 30434 -6845 ndif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 434853 17162 138246 4766 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.DFF_magic_0.D" "7b_divider_magic_2.7b_counter_0.NAND_magic_0.VOUT"
equiv "7b_divider_magic_2.7b_counter_0.DFF_magic_0.D" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.IN"
node "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT" 347 2822.48 30722 -7001 p 0 0 0 0 19712 624 78848 2496 0 0 0 0 236857 5246 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 296724 11760 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_2.7b_counter_0.NAND_magic_0.B"
node "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 768 10512.4 30294 -6529 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 708970 16282 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 870724 37776 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" "7b_divider_magic_2.7b_counter_0.NAND_magic_0.A"
equiv "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" "7b_divider_magic_2.7b_counter_0.inverter_magic_0.VIN"
equiv "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_2.VOUT"
equiv "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_3.VIN"
node "7b_divider_magic_2.CLK" 322 69715.2 7744 -14687 p 0 0 0 0 118272 4096 69888 2176 0 0 0 0 5697196 129280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3198603 132912 2997231 83106 12734093 150208 0 0 0 0
equiv "7b_divider_magic_2.CLK" "A_MUX_5.Tr_Gate_0.OUT"
equiv "7b_divider_magic_2.CLK" "A_MUX_5.Tr_Gate_1.OUT"
equiv "7b_divider_magic_2.CLK" "A_MUX_5.OUT"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_5.VIN"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VIN"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.CLK"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VIN"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.CLK"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.CLK"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.B"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.B"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.IN2"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.IN1"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_6.CLK"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_6.G-CLK"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.B"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.IN2"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_5.G-CLK"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.B"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.IN2"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_3.G-CLK"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.B"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.IN2"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_7.G-CLK"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.B"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.IN2"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_1.G-CLK"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.B"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.IN2"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_4.G-CLK"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.B"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.IN2"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_0.G-CLK"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.G-CLK"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.DFF_magic_0.inverter_magic_5.VIN"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.DFF_magic_0.tg_magic_0.inverter_magic_0.VIN"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.DFF_magic_0.tg_magic_0.CLK"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VIN"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.DFF_magic_0.tg_magic_1.CLK"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.DFF_magic_0.CLK"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VIN"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VIN"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.CLK"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VIN"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.CLK"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.CLK"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VIN"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VIN"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.CLK"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VIN"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.CLK"
equiv "7b_divider_magic_2.CLK" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.CLK"
node "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 318 1677.72 44697 -131 pdif 0 0 0 0 67840 2384 88640 3200 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 269333 11720 0 0 0 0 0 0 0 0
equiv "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_4.OUT"
node "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 322 3774.52 41791 -152 pdif 0 0 0 0 67840 2384 88640 3200 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 368971 16056 0 0 0 0 0 0 0 0
equiv "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_3.IN"
node "a_44716_n517#" 244 637.679 44716 -517 ndif 0 0 0 0 29568 1024 34944 1088 0 0 0 0 142936 3634 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 84358 3426 159957 3280 0 0 0 0 0 0
node "a_41879_n196#" 244 664.382 41879 -196 p 0 0 0 0 29568 1024 34944 1088 0 0 0 0 142936 3634 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 84358 3426 159957 3280 0 0 0 0 0 0
node "a_44716_1837#" 244 605.368 44716 1837 ndif 0 0 0 0 29568 1024 34944 1088 0 0 0 0 142936 3634 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 84358 3426 159957 3280 0 0 0 0 0 0
node "a_41879_1284#" 244 581.716 41879 1284 p 0 0 0 0 29568 1024 34944 1088 0 0 0 0 142936 3634 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 84358 3426 159957 3280 0 0 0 0 0 0
node "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 620 3615.05 43305 -705 p 0 0 0 0 67840 2384 88640 3200 0 0 0 0 375852 8034 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 359087 14814 34940 1208 0 0 0 0 0 0
equiv "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_1.IN"
equiv "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.IN"
node "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 625 3037.47 44716 -821 ndif 0 0 0 0 118272 4096 69888 2176 0 0 0 0 375852 8034 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 432574 12870 283244 6452 0 0 0 0 0 0
equiv "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_1.OUT"
equiv "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_3.IN"
node "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 628 3642.72 41979 -152 pdif 0 0 0 0 118272 4096 69888 2176 0 0 0 0 375852 8034 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 431234 12924 386458 10084 0 0 0 0 0 0
equiv "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_2.OUT"
equiv "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_3.OUT"
node "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 961 5685.9 41879 894 p 0 0 0 0 20800 816 41600 1632 0 0 0 0 723416 18084 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 376038 14966 151228 4738 0 0 0 0 0 0
equiv "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_2.CLK"
equiv "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_0.OUT"
node "OUT1" 2440 16927.9 99070 -7610 m1 0 0 0 0 931840 21248 1863680 42496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1908219 75980 4211111 38018 0 0 0 0 0 0
equiv "OUT1" "Tappered_Buffer_4.OUT"
node "a_19375_n2567#" 244 589.541 19375 -2567 ndif 0 0 0 0 29568 1024 34944 1088 0 0 0 0 142936 3634 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 84358 3426 159957 3280 0 0 0 0 0 0
node "a_16980_n2227#" 244 603.322 16980 -2227 p 0 0 0 0 29568 1024 34944 1088 0 0 0 0 142936 3634 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 84358 3426 159957 3280 0 0 0 0 0 0
node "A_MUX_5.Tr_Gate_1.CLK" 540 2748.97 18318 -2913 ndif 0 0 0 0 20800 816 41600 1632 0 0 0 0 361708 9042 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215986 8720 0 0 0 0 0 0 0 0
equiv "A_MUX_5.Tr_Gate_1.CLK" "A_MUX_5.INV_2_0.OUT"
node "S7" 719 10707.6 4423 -2365 m1 0 0 0 0 0 0 0 0 0 0 0 0 737560 17076 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 339691 8008 3273418 33962 0 0 0 0 0 0
equiv "S7" "A_MUX_5.INV_2_0.IN"
equiv "S7" "A_MUX_5.Tr_Gate_0.CLK"
equiv "S7" "A_MUX_5.SEL"
node "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 437 1831.39 31389 -924 p 0 0 0 0 20800 816 41600 1632 0 0 0 0 375852 8034 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114290 4852 0 0 0 0 0 0 0 0
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" "VCO_DFF_C_0.VCO_C_0.INV_2_1.IN"
node "VCO_DFF_C_0.VCO_C_0.OUTB" 1584 20073.6 28855 -1039 p 0 0 0 0 20800 816 41600 1632 0 0 0 0 1643390 35962 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 695222 25654 796561 15614 3927783 50404 0 0 0 0
equiv "VCO_DFF_C_0.VCO_C_0.OUTB" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_1.CLK"
equiv "VCO_DFF_C_0.VCO_C_0.OUTB" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_0.IN"
equiv "VCO_DFF_C_0.VCO_C_0.OUTB" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_3.CLK"
equiv "VCO_DFF_C_0.VCO_C_0.OUTB" "VCO_DFF_C_0.DFF_3_mag_0.CLK"
equiv "VCO_DFF_C_0.VCO_C_0.OUTB" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.NMOS_Pairs_0.GM9"
equiv "VCO_DFF_C_0.VCO_C_0.OUTB" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.INB"
equiv "VCO_DFF_C_0.VCO_C_0.OUTB" "VCO_DFF_C_0.VCO_C_0.INV_2_1.OUT"
node "a_25706_n567#" 778 6348.25 25706 -567 ndif 0 0 0 0 312000 12240 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 735684 28420 489739 14668 0 0 0 0 0 0
node "VCO_DFF_C_0.VCO_C_0.OUT" 414 4995.09 28855 -659 p 0 0 0 0 20800 816 41600 1632 0 0 0 0 511788 8782 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 224759 9052 93826 3674 406415 12404 0 0 0 0
equiv "VCO_DFF_C_0.VCO_C_0.OUT" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.NMOS_Pairs_0.GM8"
equiv "VCO_DFF_C_0.VCO_C_0.OUT" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.IN"
equiv "VCO_DFF_C_0.VCO_C_0.OUT" "VCO_DFF_C_0.VCO_C_0.INV_2_4.OUT"
node "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 437 1817.97 31350 440 p 0 0 0 0 20800 816 41600 1632 0 0 0 0 375852 8034 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114888 4878 0 0 0 0 0 0 0 0
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" "VCO_DFF_C_0.VCO_C_0.INV_2_2.OUT"
node "OUT11" 496 19179.1 95190 -18410 m1 0 0 0 0 19712 624 39424 1248 0 0 0 0 554082 11448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6687627 41728 4564834 23982 0 0 0 0 0 0
equiv "OUT11" "Tappered_Buffer_4.IN"
equiv "OUT11" "7b_divider_magic_0.mux_magic_0.OR_magic_0.VOUT"
equiv "OUT11" "7b_divider_magic_0.mux_magic_0.VOUT"
equiv "OUT11" "7b_divider_magic_0.OUT1"
node "a_90846_3167#" 1644 3285.29 90846 3167 p 0 0 0 0 58240 1328 116480 2656 0 0 0 0 1999192 40862 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 263521 10386 0 0 0 0 0 0 0 0
node "a_89214_1773#" 619 14180.8 89214 1773 p 0 0 0 0 232960 5312 465920 10624 0 0 0 0 7191749 150650 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 600434 21806 262395 5072 0 0 0 0 0 0
node "OUT" 2438 10730.4 56817 2078 m1 0 0 0 0 931840 21248 1863680 42496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1765721 74620 644047 12960 0 0 0 0 0 0
equiv "OUT" "Tappered_Buffer_0.OUT"
node "a_50708_569#" 619 14091.5 50708 569 p 0 0 0 0 232960 5312 465920 10624 0 0 0 0 7191749 150650 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 600434 21806 262395 5072 0 0 0 0 0 0
node "a_50810_1389#" 1644 3253.3 50810 1389 ndif 0 0 0 0 58240 1328 116480 2656 0 0 0 0 1999192 40862 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 263521 10386 0 0 0 0 0 0 0 0
node "VCO_DFF_C_0.OUT" 1191 9015.37 46197 2043 p 0 0 0 0 20800 816 41600 1632 0 0 0 0 1305786 27516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1119813 21186 274016 7234 0 0 0 0 0 0
equiv "VCO_DFF_C_0.OUT" "Tappered_Buffer_0.IN"
equiv "VCO_DFF_C_0.OUT" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_2.IN"
equiv "VCO_DFF_C_0.OUT" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_4.IN"
equiv "VCO_DFF_C_0.OUT" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_3.OUT"
equiv "VCO_DFF_C_0.OUT" "VCO_DFF_C_0.DFF_3_mag_0.Q"
node "VCTRL2" 31 44334 32279 5743 m1 0 0 0 0 0 0 0 0 0 0 0 0 4096512 54144 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 751024 28066 3626032 86514 0 0 0 0 0 0
equiv "VCTRL2" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.NMOS_Pairs_0.VCTRL2"
equiv "VCTRL2" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.VCTRL2"
equiv "VCTRL2" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.NMOS_Pairs_0.VCTRL2"
equiv "VCTRL2" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.VCTRL2"
equiv "VCTRL2" "VCO_DFF_C_0.VCO_C_0.VCTRL2"
equiv "VCTRL2" "VCO_DFF_C_0.VCTRL2"
node "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 1450 5778.88 25563 2195 pdif 0 0 0 0 66400 2728 148800 6176 0 0 0 0 1028364 21178 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 613187 26298 1508948 44898 967776 26344 0 0 0 0
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.NMOS_Pairs_0.M8"
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.VCTRL_mag_0.M4"
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.OUT"
node "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 1447 7945.36 25563 2605 pdif 0 0 0 0 73600 3072 148800 6176 0 0 0 0 1045562 21384 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 533924 22104 1649344 52648 785331 25826 0 0 0 0
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.NMOS_Pairs_0.M9"
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.VCTRL_mag_0.M2"
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.OUTB"
node "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 1448 5786.72 32559 401 p 0 0 0 0 66400 2728 148800 6176 0 0 0 0 1028364 21178 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 626709 26142 1553243 43974 967776 26344 0 0 0 0
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.NMOS_Pairs_0.M8"
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.VCTRL_mag_0.M4"
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.OUT"
node "a_34443_2598#" 778 5947.23 34443 2598 ndif 0 0 0 0 312000 12240 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 735684 28420 489739 14668 0 0 0 0 0 0
node "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 1447 7632.17 32585 -882 p 0 0 0 0 73600 3072 148800 6176 0 0 0 0 1045562 21384 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 565170 23072 1616936 51516 785331 25826 0 0 0 0
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.NMOS_Pairs_0.M9"
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.VCTRL_mag_0.M2"
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.OUTB"
node "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 417 5455.25 31485 2359 pdif 0 0 0 0 20800 816 41600 1632 0 0 0 0 511788 8782 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 250466 10046 178397 6528 406415 12404 0 0 0 0
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.NMOS_Pairs_0.GM8"
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.IN"
node "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 469 6517.79 31485 3421 ndif 0 0 0 0 20800 816 41600 1632 0 0 0 0 544122 9844 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 284963 10426 251730 8818 448408 13514 0 0 0 0
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.NMOS_Pairs_0.GM9"
equiv "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.INB"
node "VCTRL_OBV" 931 16744.7 39830 6510 m1 0 0 0 0 118272 4096 69888 2176 0 0 0 0 846288 16772 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1590439 34024 3327752 68056 3669495 35878 0 0 0 0
equiv "VCTRL_OBV" "A_MUX_0.Tr_Gate_0.OUT"
equiv "VCTRL_OBV" "A_MUX_0.Tr_Gate_1.OUT"
equiv "VCTRL_OBV" "A_MUX_0.OUT"
equiv "VCTRL_OBV" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.VCTRL_mag_0.VCTRL"
equiv "VCTRL_OBV" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.VCTRL"
equiv "VCTRL_OBV" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.VCTRL_mag_0.VCTRL"
equiv "VCTRL_OBV" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.VCTRL"
equiv "VCTRL_OBV" "VCO_DFF_C_0.VCO_C_0.VCTRL"
equiv "VCTRL_OBV" "VCO_DFF_C_0.VCTRL"
node "VCTRL_IN" 153 2119.99 42870 4240 m1 0 0 0 0 47040 1568 47040 1568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 240821 8226 108559 2722 0 0 0 0 0 0
equiv "VCTRL_IN" "A_MUX_0.Tr_Gate_0.IN"
equiv "VCTRL_IN" "A_MUX_0.IN2"
node "a_45158_5339#" 244 581.036 45158 5339 ndif 0 0 0 0 29568 1024 34944 1088 0 0 0 0 142936 3634 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 84358 3426 159957 3280 0 0 0 0 0 0
node "a_42763_5679#" 244 591.722 42763 5679 p 0 0 0 0 29568 1024 34944 1088 0 0 0 0 142936 3634 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 84358 3426 159957 3280 0 0 0 0 0 0
node "A_MUX_0.Tr_Gate_1.CLK" 540 2726.31 44101 4993 ndif 0 0 0 0 20800 816 41600 1632 0 0 0 0 361708 9042 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215986 8720 0 0 0 0 0 0 0 0
equiv "A_MUX_0.Tr_Gate_1.CLK" "A_MUX_0.INV_2_0.OUT"
node "S4" 712 4565.06 43370 4280 m1 0 0 0 0 0 0 0 0 0 0 0 0 737560 17076 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 223998 6686 114876 2732 0 0 0 0 0 0
equiv "S4" "A_MUX_0.INV_2_0.IN"
equiv "S4" "A_MUX_0.Tr_Gate_0.CLK"
equiv "S4" "A_MUX_0.SEL"
node "DN_OUT" 2438 11040.6 5730 4634 m1 0 0 0 0 931840 21248 1863680 42496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1813595 75490 644047 12960 0 0 0 0 0 0
equiv "DN_OUT" "Tappered_Buffer_8.OUT"
node "a_8137_6071#" 1644 3230.98 8137 6071 p 0 0 0 0 58240 1328 116480 2656 0 0 0 0 1999192 40862 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 263521 10386 0 0 0 0 0 0 0 0
node "a_6505_4677#" 619 14148.8 6505 4677 p 0 0 0 0 232960 5312 465920 10624 0 0 0 0 7191749 150650 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 600434 21806 262395 5072 0 0 0 0 0 0
node "A1" 2597 185932 53770 15520 m1 0 0 0 0 978880 22816 1910720 44064 0 0 0 0 5697196 129280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 84066711 482484 3054732 82044 6823454 107506 0 0 0 0
equiv "A1" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_5.VIN"
equiv "A1" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VIN"
equiv "A1" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.CLK"
equiv "A1" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VIN"
equiv "A1" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.CLK"
equiv "A1" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.CLK"
equiv "A1" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.B"
equiv "A1" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.B"
equiv "A1" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.IN2"
equiv "A1" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.IN1"
equiv "A1" "7b_divider_magic_0.7b_counter_0.MDFF_6.CLK"
equiv "A1" "7b_divider_magic_0.7b_counter_0.MDFF_6.G-CLK"
equiv "A1" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.B"
equiv "A1" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.IN2"
equiv "A1" "7b_divider_magic_0.7b_counter_0.MDFF_5.G-CLK"
equiv "A1" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.B"
equiv "A1" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.IN2"
equiv "A1" "7b_divider_magic_0.7b_counter_0.MDFF_3.G-CLK"
equiv "A1" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.B"
equiv "A1" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.IN2"
equiv "A1" "7b_divider_magic_0.7b_counter_0.MDFF_7.G-CLK"
equiv "A1" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.B"
equiv "A1" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.IN2"
equiv "A1" "7b_divider_magic_0.7b_counter_0.MDFF_1.G-CLK"
equiv "A1" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.B"
equiv "A1" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.IN2"
equiv "A1" "7b_divider_magic_0.7b_counter_0.MDFF_4.G-CLK"
equiv "A1" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.B"
equiv "A1" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.IN2"
equiv "A1" "7b_divider_magic_0.7b_counter_0.MDFF_0.G-CLK"
equiv "A1" "7b_divider_magic_0.7b_counter_0.G-CLK"
equiv "A1" "7b_divider_magic_0.DFF_magic_0.inverter_magic_5.VIN"
equiv "A1" "7b_divider_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VIN"
equiv "A1" "7b_divider_magic_0.DFF_magic_0.tg_magic_0.CLK"
equiv "A1" "7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VIN"
equiv "A1" "7b_divider_magic_0.DFF_magic_0.tg_magic_1.CLK"
equiv "A1" "7b_divider_magic_0.DFF_magic_0.CLK"
equiv "A1" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VIN"
equiv "A1" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VIN"
equiv "A1" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.CLK"
equiv "A1" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VIN"
equiv "A1" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.CLK"
equiv "A1" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.CLK"
equiv "A1" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VIN"
equiv "A1" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VIN"
equiv "A1" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.CLK"
equiv "A1" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VIN"
equiv "A1" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.CLK"
equiv "A1" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.CLK"
equiv "A1" "7b_divider_magic_0.CLK"
equiv "A1" "Tappered_Buffer_2.OUT"
equiv "A1" "A_MUX_5.Tr_Gate_1.IN"
equiv "A1" "A_MUX_5.IN1"
node "OUTB" 2438 10642.6 56568 6749 m1 0 0 0 0 931840 21248 1863680 42496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1759175 74500 644047 12960 0 0 0 0 0 0
equiv "OUTB" "Tappered_Buffer_1.OUT"
node "a_58489_5253#" 619 14091 58489 5253 p 0 0 0 0 232960 5312 465920 10624 0 0 0 0 7191749 150650 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 600434 21806 262395 5072 0 0 0 0 0 0
node "a_58591_6073#" 1644 3256.49 58591 6073 ndif 0 0 0 0 58240 1328 116480 2656 0 0 0 0 1999192 40862 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 263521 10386 0 0 0 0 0 0 0 0
node "a_50528_5246#" 619 14064.6 50528 5246 p 0 0 0 0 232960 5312 465920 10624 0 0 0 0 7191749 150650 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 600434 21806 262395 5072 0 0 0 0 0 0
node "a_50630_6066#" 1644 3255.8 50630 6066 ndif 0 0 0 0 58240 1328 116480 2656 0 0 0 0 1999192 40862 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 263521 10386 0 0 0 0 0 0 0 0
node "VCO_DFF_C_0.OUTB" 1163 18382.5 41791 1412 pdif 0 0 0 0 67840 2384 88640 3200 0 0 0 0 1108164 22896 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5096424 56694 1338580 20786 0 0 0 0 0 0
equiv "VCO_DFF_C_0.OUTB" "Tappered_Buffer_1.IN"
equiv "VCO_DFF_C_0.OUTB" "Tappered_Buffer_2.IN"
equiv "VCO_DFF_C_0.OUTB" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_2.OUT"
equiv "VCO_DFF_C_0.OUTB" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_2.IN"
equiv "VCO_DFF_C_0.OUTB" "VCO_DFF_C_0.DFF_3_mag_0.Q-"
equiv "VCO_DFF_C_0.OUTB" "VCO_DFF_C_0.DFF_3_mag_0.D"
node "a_47128_7422#" 827 0 47128 7422 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46828_7422#" 827 0 46828 7422 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46528_7422#" 827 0 46528 7422 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46228_7422#" 827 0 46228 7422 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45928_7422#" 827 0 45928 7422 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45628_7422#" 827 0 45628 7422 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45328_7422#" 827 0 45328 7422 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45028_7422#" 827 0 45028 7422 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44728_7422#" 827 0 44728 7422 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44428_7422#" 827 0 44428 7422 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44128_7422#" 827 0 44128 7422 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43828_7422#" 827 0 43828 7422 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43528_7422#" 827 0 43528 7422 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43228_7422#" 827 0 43228 7422 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42928_7422#" 827 0 42928 7422 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42628_7422#" 827 0 42628 7422 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42328_7422#" 827 0 42328 7422 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_47128_8250#" 827 0 47128 8250 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46828_8250#" 827 0 46828 8250 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46528_8250#" 827 0 46528 8250 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46528_8770#" 53 186.077 46528 8770 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_46228_8148#" 53 186.32 46228 8148 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_46228_8250#" 827 0 46228 8250 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45928_8250#" 827 0 45928 8250 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45928_8770#" 53 186.253 45928 8770 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_45628_8148#" 53 186.32 45628 8148 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_45628_8250#" 827 0 45628 8250 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45328_8250#" 827 0 45328 8250 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45328_8770#" 53 186.253 45328 8770 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_45028_8148#" 53 186.32 45028 8148 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_45028_8250#" 827 0 45028 8250 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44728_8250#" 827 0 44728 8250 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44728_8770#" 53 186.253 44728 8770 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_44428_8148#" 53 186.32 44428 8148 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_44428_8250#" 827 0 44428 8250 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44128_8250#" 827 0 44128 8250 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44128_8770#" 53 186.253 44128 8770 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_43828_8148#" 53 186.32 43828 8148 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_43828_8250#" 827 0 43828 8250 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43528_8250#" 827 0 43528 8250 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43528_8770#" 53 186.253 43528 8770 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_43228_8148#" 53 186.32 43228 8148 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_43228_8250#" 827 0 43228 8250 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42928_8250#" 827 0 42928 8250 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42928_8770#" 53 186.253 42928 8770 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_42628_8148#" 53 186.32 42628 8148 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_42628_8250#" 827 0 42628 8250 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_47128_9078#" 827 0 47128 9078 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46828_9078#" 827 0 46828 9078 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_47128_9906#" 827 0 47128 9906 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46528_8976#" 53 186.32 46528 8976 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_46528_9078#" 827 0 46528 9078 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46228_9078#" 827 0 46228 9078 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46228_9598#" 53 186.32 46228 9598 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_45928_8976#" 53 186.32 45928 8976 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_45928_9078#" 827 0 45928 9078 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45628_9078#" 827 0 45628 9078 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45628_9598#" 53 186.32 45628 9598 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_45328_8976#" 53 186.32 45328 8976 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_45328_9078#" 827 0 45328 9078 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45028_9078#" 827 0 45028 9078 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45028_9598#" 53 186.32 45028 9598 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_44728_8976#" 53 186.32 44728 8976 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_44728_9078#" 827 0 44728 9078 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44428_9078#" 827 0 44428 9078 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44428_9598#" 53 186.32 44428 9598 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_44128_8976#" 53 186.32 44128 8976 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_44128_9078#" 827 0 44128 9078 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43828_9078#" 827 0 43828 9078 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43828_9598#" 53 186.32 43828 9598 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_43528_8976#" 53 186.32 43528 8976 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_43528_9078#" 827 0 43528 9078 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43228_9078#" 827 0 43228 9078 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43228_9598#" 53 186.32 43228 9598 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_42928_8976#" 53 186.32 42928 8976 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_42928_9078#" 827 0 42928 9078 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42328_8250#" 827 0 42328 8250 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42628_8770#" 11 189.848 42628 8770 p 0 0 0 0 0 0 0 0 0 0 0 0 67760 1056 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19872 1048 0 0 0 0 0 0 0 0
node "a_42628_9078#" 827 0 42628 9078 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42628_9598#" 53 186.32 42628 9598 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_42328_9078#" 827 0 42328 9078 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46828_9598#" 11 189.848 46828 9598 p 0 0 0 0 0 0 0 0 0 0 0 0 67760 1056 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19872 1048 0 0 0 0 0 0 0 0
node "a_46828_9906#" 827 0 46828 9906 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46528_9906#" 827 0 46528 9906 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46528_10426#" 53 186.32 46528 10426 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_46228_9804#" 53 186.32 46228 9804 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_46228_9906#" 827 0 46228 9906 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45928_9906#" 827 0 45928 9906 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45928_10426#" 53 186.32 45928 10426 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_45628_9804#" 53 186.32 45628 9804 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_45628_9906#" 827 0 45628 9906 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45328_9906#" 827 0 45328 9906 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45328_10426#" 53 186.32 45328 10426 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_45028_9804#" 53 186.32 45028 9804 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_45028_9906#" 827 0 45028 9906 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44728_9906#" 827 0 44728 9906 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44728_10426#" 53 186.32 44728 10426 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_44428_9804#" 53 186.32 44428 9804 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_44428_9906#" 827 0 44428 9906 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44128_9906#" 827 0 44128 9906 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44128_10426#" 53 186.32 44128 10426 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_43828_9804#" 53 186.32 43828 9804 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_43828_9906#" 827 0 43828 9906 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43528_9906#" 827 0 43528 9906 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43528_10426#" 53 186.32 43528 10426 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_43228_9804#" 53 186.32 43228 9804 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_43228_9906#" 827 0 43228 9906 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42928_9906#" 827 0 42928 9906 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42928_10426#" 53 186.32 42928 10426 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_42628_9804#" 53 186.32 42628 9804 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_42628_9906#" 827 0 42628 9906 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_47128_10734#" 827 0 47128 10734 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46828_10734#" 827 0 46828 10734 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_47128_11562#" 827 0 47128 11562 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46528_10632#" 53 186.32 46528 10632 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_46528_10734#" 827 0 46528 10734 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46228_10734#" 827 0 46228 10734 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46228_11254#" 53 186.32 46228 11254 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_45928_10632#" 53 186.32 45928 10632 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_45928_10734#" 827 0 45928 10734 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45628_10734#" 827 0 45628 10734 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45628_11254#" 53 186.32 45628 11254 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_45328_10632#" 53 186.32 45328 10632 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_45328_10734#" 827 0 45328 10734 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45028_10734#" 827 0 45028 10734 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45028_11254#" 53 186.32 45028 11254 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_44728_10632#" 53 186.32 44728 10632 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_44728_10734#" 827 0 44728 10734 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44428_10734#" 827 0 44428 10734 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44428_11254#" 53 186.32 44428 11254 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_44128_10632#" 53 186.32 44128 10632 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_44128_10734#" 827 0 44128 10734 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43828_10734#" 827 0 43828 10734 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43828_11254#" 53 186.32 43828 11254 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_43528_10632#" 53 186.32 43528 10632 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_43528_10734#" 827 0 43528 10734 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43228_10734#" 827 0 43228 10734 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43228_11254#" 53 186.32 43228 11254 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_42928_10632#" 53 186.32 42928 10632 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_42928_10734#" 827 0 42928 10734 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42328_9906#" 827 0 42328 9906 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42628_10426#" 11 189.848 42628 10426 p 0 0 0 0 0 0 0 0 0 0 0 0 67760 1056 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19872 1048 0 0 0 0 0 0 0 0
node "a_42628_10734#" 827 0 42628 10734 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42628_11254#" 53 186.32 42628 11254 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_42328_10734#" 827 0 42328 10734 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46828_11254#" 11 189.848 46828 11254 p 0 0 0 0 0 0 0 0 0 0 0 0 67760 1056 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19872 1048 0 0 0 0 0 0 0 0
node "a_46828_11562#" 827 0 46828 11562 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46528_11562#" 827 0 46528 11562 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46528_12082#" 53 186.32 46528 12082 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_46228_11460#" 53 186.253 46228 11460 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_46228_11562#" 827 0 46228 11562 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45928_11562#" 827 0 45928 11562 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45928_12082#" 53 186.32 45928 12082 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_45628_11460#" 53 186.253 45628 11460 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_45628_11562#" 827 0 45628 11562 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45328_11562#" 827 0 45328 11562 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45328_12082#" 53 186.32 45328 12082 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_45028_11460#" 53 186.253 45028 11460 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_45028_11562#" 827 0 45028 11562 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44728_11562#" 827 0 44728 11562 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44728_12082#" 53 186.32 44728 12082 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_44428_11460#" 53 186.253 44428 11460 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_44428_11562#" 827 0 44428 11562 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44128_11562#" 827 0 44128 11562 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44128_12082#" 53 186.32 44128 12082 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_43828_11460#" 53 186.253 43828 11460 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_43828_11562#" 827 0 43828 11562 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43528_11562#" 827 0 43528 11562 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43528_12082#" 53 186.32 43528 12082 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_43228_11460#" 53 186.253 43228 11460 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_43228_11562#" 827 0 43228 11562 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42928_11562#" 827 0 42928 11562 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42928_12082#" 53 186.32 42928 12082 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_42628_11460#" 53 186.029 42628 11460 p 0 0 0 0 0 0 0 0 0 0 0 0 44880 1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23736 1124 0 0 0 0 0 0 0 0
node "a_42628_11562#" 827 0 42628 11562 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "RES_74k_1.M" 16 1.77884e+06 42628 12082 p 0 0 0 0 0 0 0 0 0 0 0 0 22440 644 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19855938 63960 21943407 84156 19677117 61264 4766397117 61264 4652902375 3280066
equiv "RES_74k_1.M" "cap_240p_0.P"
node "a_42328_11562#" 827 0 42328 11562 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_47128_12390#" 827 0 47128 12390 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46828_12390#" 827 0 46828 12390 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46528_12390#" 827 0 46528 12390 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46228_12390#" 827 0 46228 12390 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45928_12390#" 827 0 45928 12390 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45628_12390#" 827 0 45628 12390 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45328_12390#" 827 0 45328 12390 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45028_12390#" 827 0 45028 12390 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44728_12390#" 827 0 44728 12390 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44428_12390#" 827 0 44428 12390 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44128_12390#" 827 0 44128 12390 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43828_12390#" 827 0 43828 12390 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43528_12390#" 827 0 43528 12390 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43228_12390#" 827 0 43228 12390 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42928_12390#" 827 0 42928 12390 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42628_12390#" 827 0 42628 12390 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42328_12390#" 827 0 42328 12390 rpp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114400 1480 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29818_7696#" 244 604.951 29818 7696 ndif 0 0 0 0 29568 1024 34944 1088 0 0 0 0 142936 3634 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 84358 3426 159957 3280 0 0 0 0 0 0
node "a_27423_7180#" 244 591.843 27423 7180 p 0 0 0 0 29568 1024 34944 1088 0 0 0 0 142936 3634 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 84358 3426 159957 3280 0 0 0 0 0 0
node "DN_INPUT" 158 5753.8 21858 13590 m1 0 0 0 0 47040 1568 47040 1568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 513526 10766 858614 12094 2419535 20994 0 0 0 0
equiv "DN_INPUT" "A_MUX_4.Tr_Gate_0.IN"
equiv "DN_INPUT" "A_MUX_4.IN2"
node "S3" 719 10526.2 22036 6756 m1 0 0 0 0 0 0 0 0 0 0 0 0 737560 17076 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 291247 7818 3420660 35184 0 0 0 0 0 0
equiv "S3" "A_MUX_4.INV_2_0.IN"
equiv "S3" "A_MUX_4.Tr_Gate_0.CLK"
equiv "S3" "A_MUX_4.SEL"
node "A_MUX_4.Tr_Gate_1.CLK" 540 2750.67 27423 6790 p 0 0 0 0 20800 816 41600 1632 0 0 0 0 361708 9042 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215986 8720 0 0 0 0 0 0 0 0
equiv "A_MUX_4.Tr_Gate_1.CLK" "A_MUX_4.INV_2_0.OUT"
node "Tappered_Buffer_8.IN" 558 3184.39 11401 6187 p 0 0 0 0 20800 816 41600 1632 0 0 0 0 554082 11448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 467603 10722 687305 5936 0 0 0 0 0 0
equiv "Tappered_Buffer_8.IN" "INV_2_0.OUT"
node "OUT01" 664 42868.2 43780 -18390 m1 0 0 0 0 66752 2192 86464 2816 0 0 0 0 554082 11448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6707809 49714 24195018 100222 0 0 0 0 0 0
equiv "OUT01" "Tappered_Buffer_5.IN"
equiv "OUT01" "A_MUX_2.Tr_Gate_1.IN"
equiv "OUT01" "A_MUX_2.IN1"
equiv "OUT01" "7b_divider_magic_2.mux_magic_0.OR_magic_0.VOUT"
equiv "OUT01" "7b_divider_magic_2.mux_magic_0.VOUT"
equiv "OUT01" "7b_divider_magic_2.OUT1"
node "DIV_OUT2" 153 2067.32 18550 7330 m1 0 0 0 0 47040 1568 47040 1568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 241743 8162 108559 2722 0 0 0 0 0 0
equiv "DIV_OUT2" "A_MUX_2.Tr_Gate_0.IN"
equiv "DIV_OUT2" "A_MUX_2.IN2"
node "DN1" 208 2885.12 26214 8908 m1 0 0 0 0 55840 1944 57440 1976 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 277207 10078 350131 5030 0 0 0 0 0 0
equiv "DN1" "A_MUX_4.Tr_Gate_1.IN"
equiv "DN1" "A_MUX_4.IN1"
equiv "DN1" "PFD_T2_0.Buffer_V_2_0.out"
equiv "DN1" "PFD_T2_0.DOWN"
node "a_25557_8739#" 95 517.002 25557 8739 pdif 0 0 0 0 8800 376 10400 408 0 0 0 0 81788 2056 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36820 1580 0 0 0 0 0 0 0 0
node "a_24437_9224#" 72 165.527 24437 9224 pdif 0 0 0 0 0 0 28000 1160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60214 2688 0 0 0 0 0 0 0 0
node "a_32939_9624#" 134 2741.49 32939 9624 ndif 0 0 0 0 36000 1800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130617 5746 0 0 0 0 0 0 0 0
node "PFD_T2_0.Buffer_V_2_0.IN" 220 1116.17 23477 9226 pdif 0 0 0 0 31200 1224 29600 1192 0 0 0 0 87727 2150 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 133696 5676 92405 2856 0 0 0 0 0 0
node "a_20903_8375#" 244 584.175 20903 8375 ndif 0 0 0 0 29568 1024 34944 1088 0 0 0 0 142936 3634 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 84358 3426 159957 3280 0 0 0 0 0 0
node "a_18508_8715#" 244 598.71 18508 8715 p 0 0 0 0 29568 1024 34944 1088 0 0 0 0 142936 3634 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 84358 3426 159957 3280 0 0 0 0 0 0
node "A_MUX_2.Tr_Gate_1.CLK" 540 2734.34 19846 8029 ndif 0 0 0 0 20800 816 41600 1632 0 0 0 0 361708 9042 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215986 8720 0 0 0 0 0 0 0 0
equiv "A_MUX_2.Tr_Gate_1.CLK" "A_MUX_2.INV_2_0.OUT"
node "S6" 713 6108.09 17988 6714 m1 0 0 0 0 0 0 0 0 0 0 0 0 737560 17076 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 473051 9958 540823 7182 0 0 0 0 0 0
equiv "S6" "A_MUX_2.INV_2_0.IN"
equiv "S6" "A_MUX_2.Tr_Gate_0.CLK"
equiv "S6" "A_MUX_2.SEL"
node "a_22881_9554#" 65 144.465 22881 9554 ndif 0 0 0 0 28000 1160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19024 1006 54692 2018 0 0 0 0 0 0
node "PFD_T2_0.FDIV" 424 7266.7 18608 8759 pdif 0 0 0 0 118272 4096 69888 2176 0 0 0 0 118312 2668 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1090397 18022 868719 18046 0 0 0 0 0 0
equiv "PFD_T2_0.FDIV" "A_MUX_2.Tr_Gate_0.OUT"
equiv "PFD_T2_0.FDIV" "A_MUX_2.Tr_Gate_1.OUT"
equiv "PFD_T2_0.FDIV" "A_MUX_2.OUT"
node "a_23837_9553#" 90 323.774 23837 9553 ndif 0 0 0 0 38400 1568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 49398 2222 0 0 0 0 0 0 0 0
node "a_22967_8787#" 553 1446.83 22967 8787 p 0 0 0 0 10400 408 10400 408 0 0 0 0 347742 10220 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 54667 2476 116379 4136 0 0 0 0 0 0
node "a_22880_9797#" 67 681.851 22880 9797 ndif 0 0 0 0 28000 1160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 47249 2138 101636 3546 0 0 0 0 0 0
node "a_29875_10702#" 244 605.379 29875 10702 ndif 0 0 0 0 29568 1024 34944 1088 0 0 0 0 142936 3634 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 84358 3426 159957 3280 0 0 0 0 0 0
node "a_27480_10186#" 244 589.565 27480 10186 p 0 0 0 0 29568 1024 34944 1088 0 0 0 0 142936 3634 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 84358 3426 159957 3280 0 0 0 0 0 0
node "a_39080_11413#" 244 556.995 39080 11413 ndif 0 0 0 0 29568 1024 34944 1088 0 0 0 0 142936 3634 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 84358 3426 159957 3280 0 0 0 0 0 0
node "a_36685_10901#" 244 565.04 36685 10901 p 0 0 0 0 29568 1024 34944 1088 0 0 0 0 142936 3634 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 84358 3426 159957 3280 0 0 0 0 0 0
node "a_32731_10265#" 348 520.553 32731 10265 pdif 0 0 0 0 0 0 99712 4448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 371455 14890 98892 3062 0 0 0 0 0 0
node "UP_INPUT" 158 4701.24 21995 13993 m1 0 0 0 0 47040 1568 47040 1568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 492819 10786 2010280 24528 0 0 0 0 0 0
equiv "UP_INPUT" "A_MUX_3.Tr_Gate_0.IN"
equiv "UP_INPUT" "A_MUX_3.IN2"
node "a_22879_10704#" 67 706.566 22879 10704 ndif 0 0 0 0 28000 1160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 47249 2138 101636 3546 0 0 0 0 0 0
node "PFD_T2_0.INV_mag_0.OUT" 299 3795.46 22967 10588 p 0 0 0 0 8800 376 10400 408 0 0 0 0 195642 5562 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 80720 3564 289362 10186 0 0 0 0 0 0
node "a_32467_10269#" 221 642.198 32467 10269 pdif 0 0 0 0 12608 656 25216 1312 0 0 0 0 123872 2436 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 157707 5280 0 0 0 0 0 0 0 0
node "DN" 793 18798.3 22016 14545 m2 0 0 0 0 118272 4096 69888 2176 0 0 0 0 509632 11544 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2487316 41794 7764805 74126 0 0 0 0 0 0
equiv "DN" "CP_1_0.UP"
equiv "DN" "A_MUX_4.Tr_Gate_0.OUT"
equiv "DN" "A_MUX_4.Tr_Gate_1.OUT"
equiv "DN" "A_MUX_4.OUT"
equiv "DN" "INV_2_0.IN"
node "a_23836_10693#" 90 323.927 23836 10693 ndif 0 0 0 0 38400 1568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 49398 2222 0 0 0 0 0 0 0 0
node "a_22880_10947#" 65 143.26 22880 10947 ndif 0 0 0 0 28000 1160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19024 1006 54692 2018 0 0 0 0 0 0
node "PFD_T2_0.INV_mag_1.OUT" 232 3028.03 24536 10845 p 0 0 0 0 8800 376 10400 408 0 0 0 0 186036 4798 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65120 2740 297380 7160 67091 1622 0 0 0 0
node "S2" 717 6909.31 21788 13207 m1 0 0 0 0 0 0 0 0 0 0 0 0 737560 17076 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 318858 8166 1659424 21462 0 0 0 0 0 0
equiv "S2" "A_MUX_3.INV_2_0.IN"
equiv "S2" "A_MUX_3.Tr_Gate_0.CLK"
equiv "S2" "A_MUX_3.SEL"
node "A_MUX_3.Tr_Gate_1.CLK" 540 2740.59 27480 9796 p 0 0 0 0 20800 816 41600 1632 0 0 0 0 361708 9042 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215986 8720 0 0 0 0 0 0 0 0
equiv "A_MUX_3.Tr_Gate_1.CLK" "A_MUX_3.INV_2_0.OUT"
node "A_MUX_6.IN1" 155 132435 39061 11027 pdif 0 0 0 0 47040 1568 47040 1568 0 0 0 0 1997160 57316 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19363339 155656 7554696 52434 1031602 9440 217031602 9440 210798293 172132
equiv "A_MUX_6.IN1" "cap_11p_0.P"
equiv "A_MUX_6.IN1" "RES_74k_1.P"
equiv "A_MUX_6.IN1" "A_MUX_6.Tr_Gate_1.IN"
node "a_24436_11277#" 72 179.212 24436 11277 pdif 0 0 0 0 0 0 28000 1160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62815 2712 0 0 0 0 0 0 0 0
node "PFD_T2_0.INV_mag_1.IN" 796 3027.04 23069 8866 pdif 0 0 0 0 10400 408 71200 2824 0 0 0 0 477917 12532 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 227990 9656 156355 5810 451145 13362 0 0 0 0
node "CP_1_0.VCTRL" 827 14922.5 33395 10593 pdif 0 0 0 0 190528 6976 167360 6368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 938220 33782 6205083 62692 0 0 0 0 0 0
equiv "CP_1_0.VCTRL" "A_MUX_0.Tr_Gate_1.IN"
equiv "CP_1_0.VCTRL" "A_MUX_0.IN1"
equiv "CP_1_0.VCTRL" "A_MUX_6.Tr_Gate_0.OUT"
equiv "CP_1_0.VCTRL" "A_MUX_6.Tr_Gate_1.OUT"
equiv "CP_1_0.VCTRL" "A_MUX_6.OUT"
node "LF_OFFCHIP" 159 4862.09 22703 16344 m1 0 0 0 0 47040 1568 47040 1568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 422032 9890 3893355 38252 0 0 0 0 0 0
equiv "LF_OFFCHIP" "A_MUX_6.Tr_Gate_0.IN"
equiv "LF_OFFCHIP" "A_MUX_6.IN2"
node "UP1" 207 2740.28 26249 11574 m1 0 0 0 0 55840 1944 57440 1976 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 270414 9958 358699 4814 0 0 0 0 0 0
equiv "UP1" "A_MUX_3.Tr_Gate_1.IN"
equiv "UP1" "A_MUX_3.IN1"
equiv "UP1" "PFD_T2_0.Buffer_V_2_1.out"
equiv "UP1" "PFD_T2_0.UP"
node "PFD_T2_0.INV_mag_0.IN" 792 2771.75 23068 10947 ndif 0 0 0 0 10400 408 71200 2824 0 0 0 0 477917 12532 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 229041 9680 155334 5792 326330 9052 0 0 0 0
node "UP_OUT" 2438 11435.5 4188 9245 m1 0 0 0 0 931840 21248 1863680 42496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1842039 76128 644047 12960 0 0 0 0 0 0
equiv "UP_OUT" "Tappered_Buffer_7.OUT"
node "a_6958_10708#" 1644 3311.9 6958 10708 p 0 0 0 0 58240 1328 116480 2656 0 0 0 0 1999192 40862 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 263521 10386 0 0 0 0 0 0 0 0
node "a_5326_9314#" 619 14354.4 5326 9314 p 0 0 0 0 232960 5312 465920 10624 0 0 0 0 7191749 150650 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 600434 21806 262395 5072 0 0 0 0 0 0
node "a_25556_11637#" 95 513.225 25556 11637 pdif 0 0 0 0 8800 376 10400 408 0 0 0 0 81788 2056 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36820 1580 0 0 0 0 0 0 0 0
node "PFD_T2_0.Buffer_V_2_1.IN" 220 1130.63 23476 11275 pdif 0 0 0 0 31200 1224 29600 1192 0 0 0 0 87727 2150 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 132233 5718 70154 2540 0 0 0 0 0 0
node "a_22966_11778#" 553 1448.47 22966 11778 p 0 0 0 0 10400 408 10400 408 0 0 0 0 347742 10220 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 54667 2476 116379 4136 0 0 0 0 0 0
node "A_MUX_6.Tr_Gate_1.CLK" 540 2739.48 38023 11269 pdif 0 0 0 0 20800 816 41600 1632 0 0 0 0 361708 9042 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215986 8720 0 0 0 0 0 0 0 0
equiv "A_MUX_6.Tr_Gate_1.CLK" "A_MUX_6.INV_2_0.OUT"
node "S5" 720 9328.22 22694 16690 m1 0 0 0 0 0 0 0 0 0 0 0 0 737560 17076 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 402719 8350 4031703 40586 0 0 0 0 0 0
equiv "S5" "A_MUX_6.INV_2_0.IN"
equiv "S5" "A_MUX_6.Tr_Gate_0.CLK"
equiv "S5" "A_MUX_6.SEL"
node "a_20945_11785#" 244 582.222 20945 11785 ndif 0 0 0 0 29568 1024 34944 1088 0 0 0 0 142936 3634 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 84358 3426 159957 3280 0 0 0 0 0 0
node "a_18550_11273#" 244 599.085 18550 11273 p 0 0 0 0 29568 1024 34944 1088 0 0 0 0 142936 3634 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 84358 3426 159957 3280 0 0 0 0 0 0
node "PFD_T2_0.FIN" 426 4602.05 18650 11401 pdif 0 0 0 0 118272 4096 69888 2176 0 0 0 0 115552 2638 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 413547 12584 978385 19226 0 0 0 0 0 0
equiv "PFD_T2_0.FIN" "A_MUX_1.Tr_Gate_0.OUT"
equiv "PFD_T2_0.FIN" "A_MUX_1.Tr_Gate_1.OUT"
equiv "PFD_T2_0.FIN" "A_MUX_1.OUT"
node "A_MUX_1.Tr_Gate_1.CLK" 540 2737.54 19888 11641 pdif 0 0 0 0 20800 816 41600 1632 0 0 0 0 361708 9042 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215986 8720 0 0 0 0 0 0 0 0
equiv "A_MUX_1.Tr_Gate_1.CLK" "A_MUX_1.INV_2_0.OUT"
node "S1" 713 5189.33 19290 14218 m1 0 0 0 0 0 0 0 0 0 0 0 0 737560 17076 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 310740 7824 394955 5330 0 0 0 0 0 0
equiv "S1" "A_MUX_1.INV_2_0.IN"
equiv "S1" "A_MUX_1.Tr_Gate_0.CLK"
equiv "S1" "A_MUX_1.SEL"
node "SD2_1" 572 2954.46 1970 11950 m2 0 0 0 0 416000 12160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 222980 10760 494398 17482 0 0 0 0 0 0
equiv "SD2_1" "Current_Mirror_Top_0.SD2_1"
node "G2_1" 2780 14886.2 1720 10740 m1 0 0 0 0 416000 12160 0 0 0 0 0 0 1727844 45980 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 932502 24644 0 0 0 0 0 0 0 0
equiv "G2_1" "Current_Mirror_Top_0.G2_1"
node "ITAIL" 339 20154.4 2488 10382 m1 0 0 0 0 222400 6624 0 0 0 0 0 0 1937168 58344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 403776 16554 526303 17842 240993 7762 0 0 0 0
equiv "ITAIL" "Current_Mirror_Top_0.ITAIL"
node "Tappered_Buffer_7.IN" 558 3571.1 10222 10824 p 0 0 0 0 20800 816 41600 1632 0 0 0 0 554082 11448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528585 11218 1089978 8018 0 0 0 0 0 0
equiv "Tappered_Buffer_7.IN" "INV_2_1.OUT"
node "UP" 735 14666.3 21999 15127 m2 0 0 0 0 118272 4096 69888 2176 0 0 0 0 490092 10706 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 696289 16218 9447067 84034 0 0 0 0 0 0
equiv "UP" "CP_1_0.down"
equiv "UP" "A_MUX_3.Tr_Gate_0.OUT"
equiv "UP" "A_MUX_3.Tr_Gate_1.OUT"
equiv "UP" "A_MUX_3.OUT"
equiv "UP" "INV_2_1.IN"
node "SD0_1" 281 388.128 1230 14410 m2 0 0 0 0 0 0 83200 3680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62730 3260 226454 8060 0 0 0 0 0 0
equiv "SD0_1" "Current_Mirror_Top_0.SD1_1"
node "G1_1" 2129 4997.85 940 13900 m2 0 0 0 0 222400 6624 222400 6624 0 0 0 0 1418952 33928 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1049530 37982 133041 4742 0 0 0 0 0 0
equiv "G1_1" "Current_Mirror_Top_0.G1_1"
node "G1_2" 2920 3663.64 2100 14450 m2 0 0 0 0 0 0 416000 12160 0 0 0 0 1427561 42404 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 420379 18652 349461 12354 0 0 0 0 0 0
equiv "G1_2" "Current_Mirror_Top_0.G1_2"
node "A3" 198 992.352 2530 15190 m2 0 0 0 0 99840 3584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61784 3088 224680 7416 0 0 0 0 0 0
equiv "A3" "Current_Mirror_Top_0.A2"
node "ITAIL_SINK" 853 10841.6 5143 15231 m1 0 0 0 0 58560 2176 50432 2624 0 0 0 0 385227 10464 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2027028 29606 7757834 79454 0 0 0 0 0 0
equiv "ITAIL_SINK" "CP_1_0.ITAIL"
equiv "ITAIL_SINK" "Current_Mirror_Top_0.ITAIL_SINK"
node "SD01" 198 934.133 -170 15280 m2 0 0 0 0 99840 3584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61016 3056 163544 5828 0 0 0 0 0 0
equiv "SD01" "Current_Mirror_Top_0.SD0_1"
node "G_sink_dn" 1348 6877.62 1919 15268 m1 0 0 0 0 99840 3584 0 0 0 0 0 0 855817 23402 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 158248 6076 0 0 0 0 0 0 0 0
equiv "G_sink_dn" "Current_Mirror_Top_0.G_sink_dn"
node "G_sink_up" 2189 13122.9 1916 15531 m1 0 0 0 0 58560 2176 41600 1840 0 0 0 0 1068650 33772 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 345348 12708 106864 3804 0 0 0 0 0 0
equiv "G_sink_up" "Current_Mirror_Top_0.G_sink_up"
node "ITAIL_SRC" 392 11831.1 5149 16633 m1 0 0 0 0 25216 1312 58560 2176 0 0 0 0 175630 4118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1504830 23992 7371024 72656 0 0 0 0 0 0
equiv "ITAIL_SRC" "CP_1_0.ITAIL1"
equiv "ITAIL_SRC" "Current_Mirror_Top_0.ITAIL_SRC"
node "A0" 220 58.3649 2480 16670 m2 0 0 0 0 0 0 99840 3584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61784 3088 254653 8492 0 0 0 0 0 0
equiv "A0" "Current_Mirror_Top_0.A1"
node "G_source_dn" 1172 4103.55 1382 15902 m1 0 0 0 0 58560 2176 49920 1792 0 0 0 0 640243 18316 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 322950 13376 217410 7672 0 0 0 0 0 0
equiv "G_source_dn" "Current_Mirror_Top_0.G_source_dn"
node "G_source_up" 1309 1996.54 1578 15993 m1 0 0 0 0 0 0 99840 3584 0 0 0 0 719925 20822 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 262152 10010 288587 8724 0 0 0 0 0 0
equiv "G_source_up" "Current_Mirror_Top_0.G_source_up"
node "7b_divider_magic_1.divide_by_2_1.tg_magic_2.IN" 204 1430.71 7989 26561 ndif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215500 9412 80967 2674 0 0 0 0 0 0
equiv "7b_divider_magic_1.divide_by_2_1.tg_magic_2.IN" "7b_divider_magic_1.divide_by_2_1.inverter_magic_3.VOUT"
node "7b_divider_magic_1.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 175 331.16 7991 25869 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 175 343.294 6674 25592 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "PRE_SCALAR" 2438 12569.1 -3814 24857 m1 0 0 0 0 931840 21248 1863680 42496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1887320 75856 1446862 19162 0 0 0 0 0 0
equiv "PRE_SCALAR" "Tappered_Buffer_6.OUT"
node "OUT21" 666 34249.6 8667 22935 m1 0 0 0 0 66752 2192 86464 2816 0 0 0 0 554082 11448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8034731 57346 4877536 25618 19022038 56990 0 0 0 0
equiv "OUT21" "7b_divider_magic_1.mux_magic_0.OR_magic_0.VOUT"
equiv "OUT21" "7b_divider_magic_1.mux_magic_0.VOUT"
equiv "OUT21" "7b_divider_magic_1.OUT1"
equiv "OUT21" "Tappered_Buffer_6.IN"
equiv "OUT21" "A_MUX_1.Tr_Gate_1.IN"
equiv "OUT21" "A_MUX_1.IN1"
node "a_791_26924#" 1644 3332.83 791 26924 p 0 0 0 0 58240 1328 116480 2656 0 0 0 0 1999192 40862 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 263521 10386 0 0 0 0 0 0 0 0
node "a_n841_25530#" 619 14131.4 -841 25530 p 0 0 0 0 232960 5312 465920 10624 0 0 0 0 7191749 150650 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 600434 21806 262395 5072 0 0 0 0 0 0
node "a_10284_27486#" 225 990.276 10284 27486 pdif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_10284_27286#" 157 129.371 10284 27286 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" 450 3106.42 6769 27859 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 281370 12064 101817 2884 0 0 0 0 0 0
equiv "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" "7b_divider_magic_1.divide_by_2_1.inverter_magic_4.VIN"
equiv "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" "7b_divider_magic_1.divide_by_2_1.inverter_magic_6.VOUT"
node "7b_divider_magic_1.mux_magic_0.OR_magic_0.B" 214 964.483 10213 27374 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.mux_magic_0.AND2_magic_1.OUT"
node "7b_divider_magic_1.mux_magic_0.OR_magic_0.A" 192 714.163 10213 27806 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.mux_magic_0.OR_magic_0.A" "7b_divider_magic_1.mux_magic_0.AND2_magic_0.OUT"
node "a_11853_29026#" 46 329.187 11853 29026 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_1.mux_magic_0.IN1" 491 4855.18 6762 24596 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 438649 10028 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 529656 22894 111052 3476 0 0 0 0 0 0
equiv "7b_divider_magic_1.mux_magic_0.IN1" "7b_divider_magic_1.divide_by_2_1.inverter_magic_2.VOUT"
equiv "7b_divider_magic_1.mux_magic_0.IN1" "7b_divider_magic_1.divide_by_2_1.inverter_magic_3.VIN"
equiv "7b_divider_magic_1.mux_magic_0.IN1" "7b_divider_magic_1.divide_by_2_1.Q"
equiv "7b_divider_magic_1.mux_magic_0.IN1" "7b_divider_magic_1.mux_magic_0.AND2_magic_0.B"
node "a_10659_29026#" 46 290.958 10659 29026 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 626 4768.56 6691 24484 p 0 0 0 0 129024 3840 129024 3840 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 357461 15124 603468 20304 0 0 0 0 0 0
equiv "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" "7b_divider_magic_1.divide_by_2_1.inverter_magic_2.VIN"
equiv "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" "7b_divider_magic_1.divide_by_2_1.tg_magic_1.OUT"
equiv "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" "7b_divider_magic_1.divide_by_2_1.tg_magic_2.OUT"
node "a_11346_28482#" 227 958.046 11346 28482 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_10152_28482#" 227 773.876 10152 28482 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN" 204 1520.44 7989 29775 ndif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 216105 9420 81394 2646 0 0 0 0 0 0
equiv "7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN" "7b_divider_magic_1.divide_by_2_1.inverter_magic_4.VOUT"
node "7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 175 368.549 7991 29083 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 175 363.308 6673 28806 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.mux_magic_0.AND2_magic_0.A" 395 1477.44 10152 29346 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT" 485 2733.99 6698 27747 p 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 217137 9320 223326 7782 0 0 0 0 0 0
equiv "7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT" "7b_divider_magic_1.divide_by_2_1.inverter_magic_6.VIN"
equiv "7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT" "7b_divider_magic_1.divide_by_2_1.tg_magic_0.OUT"
node "7b_divider_magic_1.mux_magic_0.IN2" 482 4612.77 11346 28914 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 438649 10028 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 312907 13512 64644 2322 0 0 0 0 0 0
equiv "7b_divider_magic_1.mux_magic_0.IN2" "7b_divider_magic_1.divide_by_2_0.inverter_magic_2.VOUT"
equiv "7b_divider_magic_1.mux_magic_0.IN2" "7b_divider_magic_1.divide_by_2_0.inverter_magic_3.VIN"
equiv "7b_divider_magic_1.mux_magic_0.IN2" "7b_divider_magic_1.divide_by_2_0.Q"
equiv "7b_divider_magic_1.mux_magic_0.IN2" "7b_divider_magic_1.mux_magic_0.AND2_magic_1.B"
node "a_n90_29614#" 484 1769.95 -90 29614 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 460308 9070 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 129686 5566 65562 2426 0 0 0 0 0 0
node "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" 834 6990.12 6698 29698 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 809554 18368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 289030 12242 549589 18338 0 0 0 0 0 0
equiv "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_1.divide_by_2_1.inverter_magic_5.VOUT"
equiv "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_1.divide_by_2_1.tg_magic_2.inverter_magic_0.VIN"
equiv "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_1.divide_by_2_1.tg_magic_2.CLK"
equiv "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.inverter_magic_0.VIN"
node "7b_divider_magic_1.OR_magic_1.VOUT" 1106 8795.45 4957 31077 pdif 0 0 0 0 19712 624 39424 1248 0 0 0 0 1072107 24472 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 595863 25578 286116 8886 0 0 0 0 0 0
equiv "7b_divider_magic_1.OR_magic_1.VOUT" "7b_divider_magic_1.divide_by_2_1.inverter_magic_5.VIN"
equiv "7b_divider_magic_1.OR_magic_1.VOUT" "7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VIN"
equiv "7b_divider_magic_1.OR_magic_1.VOUT" "7b_divider_magic_1.divide_by_2_1.tg_magic_0.CLK"
equiv "7b_divider_magic_1.OR_magic_1.VOUT" "7b_divider_magic_1.divide_by_2_1.tg_magic_1.inverter_magic_0.VIN"
equiv "7b_divider_magic_1.OR_magic_1.VOUT" "7b_divider_magic_1.divide_by_2_1.tg_magic_1.CLK"
equiv "7b_divider_magic_1.OR_magic_1.VOUT" "7b_divider_magic_1.divide_by_2_1.CLK"
node "a_4473_31277#" 225 892.271 4473 31277 pdif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_4473_31077#" 157 136.738 4473 31077 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 204 1345.08 3058 31528 ndif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215500 9412 80967 2674 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_3.VOUT"
node "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 175 312.832 3060 30836 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 175 319.302 1743 30559 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 484 2631.16 1760 29451 p 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 239263 9980 228518 7308 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_2.VIN"
equiv "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.OUT"
node "7b_divider_magic_1.divide_by_2_0.tg_magic_2.IN" 204 1350.78 15982 32476 ndif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215500 9412 80967 2674 0 0 0 0 0 0
equiv "7b_divider_magic_1.divide_by_2_0.tg_magic_2.IN" "7b_divider_magic_1.divide_by_2_0.inverter_magic_3.VOUT"
node "7b_divider_magic_1.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 175 328.843 15984 31784 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 175 329.782 14667 31507 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "a_n90_31542#" 484 1652.96 -90 31542 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 460308 9070 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 129686 5566 65562 2426 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 450 3079.52 1838 32826 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 281370 12064 101817 2884 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_4.VIN"
equiv "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_6.VOUT"
node "7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN" 204 1335.4 11480 33664 ndif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215500 9412 80967 2674 0 0 0 0 0 0
equiv "7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_1.DFF_magic_0.inverter_magic_3.VOUT"
node "7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN" 450 3077.85 14762 33774 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 281370 12064 101817 2884 0 0 0 0 0 0
equiv "7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN" "7b_divider_magic_1.divide_by_2_0.inverter_magic_4.VIN"
equiv "7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN" "7b_divider_magic_1.divide_by_2_0.inverter_magic_6.VOUT"
node "7b_divider_magic_1.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 175 330.74 11482 32972 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 175 327.75 10165 32695 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT" 484 2623.41 10182 31587 p 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 239263 9980 228518 7308 0 0 0 0 0 0
equiv "7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_1.DFF_magic_0.inverter_magic_2.VIN"
equiv "7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_1.DFF_magic_0.tg_magic_1.OUT"
node "a_8336_34064#" 46 227.849 8336 34064 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 395 1479.18 7955 33172 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_7142_34064#" 46 253.733 7142 34064 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_6032_34064#" 46 249.883 6032 34064 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_4838_34064#" 46 228.837 4838 34064 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 395 1451.3 4331 33952 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 626 4266.1 14684 30399 p 0 0 0 0 129024 3840 129024 3840 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 357461 15124 603468 20304 0 0 0 0 0 0
equiv "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" "7b_divider_magic_1.divide_by_2_0.inverter_magic_2.VIN"
equiv "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" "7b_divider_magic_1.divide_by_2_0.tg_magic_1.OUT"
equiv "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" "7b_divider_magic_1.divide_by_2_0.tg_magic_2.OUT"
node "a_8292_35032#" 227 727.021 8292 35032 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_7098_35032#" 227 892.55 7098 35032 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_5525_34816#" 227 890.176 5525 34816 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_4331_34816#" 227 718.717 4331 34816 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 204 1447.96 3058 34742 ndif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 216105 9420 81394 2646 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_4.VOUT"
node "a_n90_33487#" 484 1682.3 -90 33487 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 460308 9070 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 129686 5566 65562 2426 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 175 334.534 3060 34050 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 175 339.791 1742 33773 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" 450 3102.36 10260 34962 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 281370 12064 101817 2884 0 0 0 0 0 0
equiv "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_1.DFF_magic_0.inverter_magic_4.VIN"
equiv "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_1.DFF_magic_0.inverter_magic_6.VOUT"
node "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 485 2457.47 1767 32714 p 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 217137 9320 223326 7782 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_6.VIN"
equiv "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.OUT"
node "7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN" 204 1513.64 15982 35690 ndif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 216105 9420 81394 2646 0 0 0 0 0 0
equiv "7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN" "7b_divider_magic_1.divide_by_2_0.inverter_magic_4.VOUT"
node "7b_divider_magic_1.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 175 387.102 15984 34998 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 192 724.157 7259 35492 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.OUT"
node "7b_divider_magic_1.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 175 407.656 14666 34721 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT" 485 2667.68 14691 33662 p 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 217137 9320 223326 7782 0 0 0 0 0 0
equiv "7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT" "7b_divider_magic_1.divide_by_2_0.inverter_magic_6.VIN"
equiv "7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT" "7b_divider_magic_1.divide_by_2_0.tg_magic_0.OUT"
node "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 192 724.846 4392 35492 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.OUT"
node "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 214 979.612 7142 35144 ndif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.OUT"
node "a_7259_36140#" 225 1067.5 7259 36140 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_4463_36036#" 225 1031.81 4463 36036 pdif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 214 982.736 4392 35924 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.OUT"
node "a_7743_35604#" 157 176.856 7743 35604 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_4463_35404#" 157 176.733 4463 35404 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 834 6374.85 1767 34665 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 809554 18368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 289030 12242 549589 18338 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_5.VOUT"
equiv "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VIN"
equiv "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.CLK"
equiv "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VIN"
node "7b_divider_magic_1.DFF_magic_0.D" 1168 8906.46 -89 30506 p 0 0 0 0 66304 1936 89600 2592 0 0 0 0 1387296 27282 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 269540 11530 1788512 52198 0 0 0 0 0 0
equiv "7b_divider_magic_1.DFF_magic_0.D" "7b_divider_magic_1.7b_counter_0.inverter_magic_0.VOUT"
equiv "7b_divider_magic_1.DFF_magic_0.D" "7b_divider_magic_1.7b_counter_0.LD"
equiv "7b_divider_magic_1.DFF_magic_0.D" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.IN"
node "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" 834 6987.03 14691 35613 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 809554 18368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 289030 12242 549589 18338 0 0 0 0 0 0
equiv "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_1.divide_by_2_0.inverter_magic_5.VOUT"
equiv "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_1.divide_by_2_0.tg_magic_2.inverter_magic_0.VIN"
equiv "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_1.divide_by_2_0.tg_magic_2.CLK"
equiv "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.inverter_magic_0.VIN"
node "7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN" 204 1499.37 11480 36878 ndif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 216105 9420 81394 2646 0 0 0 0 0 0
equiv "7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_1.DFF_magic_0.inverter_magic_4.VOUT"
node "7b_divider_magic_1.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 175 358.928 11482 36186 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 175 343.116 10164 35909 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" 485 2616 10189 34850 p 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 217137 9320 223326 7782 0 0 0 0 0 0
equiv "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_1.DFF_magic_0.inverter_magic_6.VIN"
equiv "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_1.DFF_magic_0.tg_magic_0.OUT"
node "7b_divider_magic_1.OR_magic_2.VOUT" 1105 8868.91 14691 36697 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 1072107 24472 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 575377 24706 286116 8886 0 0 0 0 0 0
equiv "7b_divider_magic_1.OR_magic_2.VOUT" "7b_divider_magic_1.divide_by_2_0.inverter_magic_5.VIN"
equiv "7b_divider_magic_1.OR_magic_2.VOUT" "7b_divider_magic_1.divide_by_2_0.tg_magic_0.inverter_magic_0.VIN"
equiv "7b_divider_magic_1.OR_magic_2.VOUT" "7b_divider_magic_1.divide_by_2_0.tg_magic_0.CLK"
equiv "7b_divider_magic_1.OR_magic_2.VOUT" "7b_divider_magic_1.divide_by_2_0.tg_magic_1.inverter_magic_0.VIN"
equiv "7b_divider_magic_1.OR_magic_2.VOUT" "7b_divider_magic_1.divide_by_2_0.tg_magic_1.CLK"
equiv "7b_divider_magic_1.OR_magic_2.VOUT" "7b_divider_magic_1.divide_by_2_0.CLK"
node "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 834 6147.3 10189 36801 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 809554 18368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 289030 12242 549589 18338 0 0 0 0 0 0
equiv "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.DFF_magic_0.inverter_magic_5.VOUT"
equiv "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.DFF_magic_0.tg_magic_2.inverter_magic_0.VIN"
equiv "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.DFF_magic_0.tg_magic_2.CLK"
equiv "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VIN"
node "a_8336_38040#" 46 221.546 8336 38040 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 395 1461.3 7955 37148 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_7142_38040#" 46 247.205 7142 38040 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D" 328 987.819 4430 37039 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 268593 6290 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86392 3634 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.VOUT"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.VOUT"
node "a_5448_37306#" 47 232.119 5448 37306 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24369 1168 31574 1182 0 0 0 0 0 0
node "a_4518_37151#" 119 91.37 4518 37151 pdif 0 0 0 0 0 0 93184 2624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96600 4292 0 0 0 0 0 0 0 0
node "a_4518_37799#" 186 971.347 4518 37799 pdif 0 0 0 0 19712 624 62720 1904 0 0 0 0 88296 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 179840 7664 44354 1416 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 604 3629.13 4430 37687 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 519684 12364 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316834 10282 204689 6606 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.VOUT"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.VOUT"
node "a_5448_38170#" 47 242.203 5448 38170 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23442 1158 31245 1162 0 0 0 0 0 0
node "a_14785_38290#" 225 965.939 14785 38290 pdif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_divider_magic_1.OR_magic_2.A" 695 8573.73 4402 31597 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 739197 15620 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1037663 45022 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.OR_magic_2.A" "7b_divider_magic_1.DFF_magic_0.inverter_magic_2.VOUT"
equiv "7b_divider_magic_1.OR_magic_2.A" "7b_divider_magic_1.DFF_magic_0.inverter_magic_3.VIN"
equiv "7b_divider_magic_1.OR_magic_2.A" "7b_divider_magic_1.DFF_magic_0.Q"
equiv "7b_divider_magic_1.OR_magic_2.A" "7b_divider_magic_1.OR_magic_1.A"
node "a_14785_38090#" 157 118.288 14785 38090 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_4935_38147#" 261 1311.81 4935 38147 p 0 0 0 0 23296 656 23296 656 0 0 0 0 230012 5538 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34628 1614 57935 2056 63090 1664 0 0 0 0
node "a_8292_39008#" 227 714.786 8292 39008 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_7098_39008#" 227 865.556 7098 39008 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" 345 2209.78 4331 34384 p 0 0 0 0 23296 656 23296 656 0 0 0 0 355040 7836 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 491587 17352 70926 2498 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.B"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.IN1"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.QB"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" "7b_divider_magic_1.7b_counter_0.MDFF_7.D1"
node "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 227 2308.06 4518 38691 pdif 0 0 0 0 19712 624 39424 1248 0 0 0 0 176096 3924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 253202 10790 100639 3406 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.B"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.IN1"
node "a_1158_37312#" 110 487.453 1158 37312 ndif 0 0 0 0 86016 2560 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77565 3440 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT" 347 2823.98 -1255 37527 p 0 0 0 0 19712 624 78848 2496 0 0 0 0 236857 5246 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 296724 11760 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_1.7b_counter_0.NAND_magic_0.B"
node "a_1158_38089#" 77 116.534 1158 38089 ndif 0 0 0 0 69888 1968 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64303 2888 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.DFF_magic_0.D" 211 2543.13 -1211 37639 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 434853 17162 138246 4766 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.DFF_magic_0.D" "7b_divider_magic_1.7b_counter_0.NAND_magic_0.VOUT"
equiv "7b_divider_magic_1.7b_counter_0.DFF_magic_0.D" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.IN"
node "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" 768 10657.6 -1255 37959 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 708970 16282 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 870724 37776 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" "7b_divider_magic_1.7b_counter_0.NAND_magic_0.A"
equiv "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" "7b_divider_magic_1.7b_counter_0.inverter_magic_0.VIN"
equiv "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_2.VOUT"
equiv "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_3.VIN"
node "a_n656_37439#" 81 371.499 -656 37439 ndif 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65077 2854 39939 1222 0 0 0 0 0 0
node "a_187_37545#" 289 1677.45 187 37545 p 0 0 0 0 59136 1872 86016 2560 0 0 0 0 138956 2706 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 213079 9292 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" 280 4612.43 187 38193 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 335400 6410 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 203883 8492 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" "7b_divider_magic_1.7b_counter_0.NOR_gate_1.VOUT"
node "a_3007_37649#" 196 291.05 3007 37649 pdif 0 0 0 0 0 0 125440 3808 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 182146 8000 0 0 0 0 0 0 0 0
node "a_1160_39067#" 185 177.079 1160 39067 pdif 0 0 0 0 0 0 139776 3936 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 143252 6118 0 0 0 0 0 0 0 0
node "a_1160_39283#" 185 172.109 1160 39283 pdif 0 0 0 0 0 0 139776 3936 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 140164 6090 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" 403 2651.69 187 37761 p 0 0 0 0 43008 1280 118272 3744 0 0 0 0 226319 4492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 397868 14942 146613 4610 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" "7b_divider_magic_1.7b_counter_0.3_inp_NOR_0.VOUT"
node "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 192 678.908 7259 39468 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.OUT"
node "7b_divider_magic_1.p3_gen_magic_0.P3" 512 2789.71 14714 38178 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 515713 11314 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 270181 11214 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.p3_gen_magic_0.P3" "7b_divider_magic_1.OR_magic_2.B"
equiv "7b_divider_magic_1.p3_gen_magic_0.P3" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VOUT"
equiv "7b_divider_magic_1.p3_gen_magic_0.P3" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VIN"
equiv "7b_divider_magic_1.p3_gen_magic_0.P3" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.Q"
node "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 214 920.097 7142 39120 ndif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.OUT"
node "a_7259_40116#" 225 921.276 7259 40116 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_7743_39580#" 157 114.918 7743 39580 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.P2" 532 6169.52 4402 31165 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 515713 11314 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 234873 8944 1342742 37412 0 0 0 0 0 0
equiv "7b_divider_magic_1.P2" "7b_divider_magic_1.OR_magic_1.B"
equiv "7b_divider_magic_1.P2" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VOUT"
equiv "7b_divider_magic_1.P2" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VIN"
equiv "7b_divider_magic_1.P2" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.Q"
equiv "7b_divider_magic_1.P2" "7b_divider_magic_1.p2_gen_magic_0.P2"
node "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" 224 1820.93 187 37977 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 227432 4550 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 97926 4288 235085 7816 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" "7b_divider_magic_1.7b_counter_0.NOR_gate_0.VOUT"
node "a_3007_39938#" 196 222.98 3007 39938 pdif 0 0 0 0 0 0 125440 3808 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 182146 8000 0 0 0 0 0 0 0 0
node "a_4463_40261#" 225 932.163 4463 40261 pdif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_4463_40061#" 157 114.861 4463 40061 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_n754_40261#" 225 889.485 -754 40261 pdif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_n754_40061#" 157 111.351 -754 40061 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 204 1381.63 15981 42014 ndif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215500 9412 80967 2674 0 0 0 0 0 0
equiv "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VOUT"
node "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 175 345.391 15983 41322 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 175 346.426 14666 41045 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 204 1385.44 11487 42014 ndif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215500 9412 80967 2674 0 0 0 0 0 0
equiv "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VOUT"
node "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 214 913.425 4392 40149 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.OUT"
node "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 192 672.303 4392 40581 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.OUT"
node "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 175 342.859 11489 41322 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 175 343.627 10172 41045 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 484 3027.16 14683 39937 p 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 239263 9980 228518 7308 0 0 0 0 0 0
equiv "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VIN"
equiv "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.OUT"
node "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 484 2760.03 10189 39937 p 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 239263 9980 228518 7308 0 0 0 0 0 0
equiv "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VIN"
equiv "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.OUT"
node "a_7726_41671#" 47 240.179 7726 41671 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23442 1158 31245 1162 0 0 0 0 0 0
node "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 450 3450.21 14761 43312 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 281370 12064 101817 2884 0 0 0 0 0 0
equiv "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VIN"
equiv "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VOUT"
node "a_8172_42690#" 119 132.079 8172 42690 pdif 0 0 0 0 0 0 93184 2624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96600 4292 0 0 0 0 0 0 0 0
node "a_7507_41559#" 261 1471.31 7507 41559 p 0 0 0 0 23296 656 23296 656 0 0 0 0 230012 5538 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34628 1614 57935 2056 63090 1664 0 0 0 0
node "a_7726_42535#" 47 285.039 7726 42535 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24369 1168 31574 1182 0 0 0 0 0 0
node "a_6032_41801#" 46 254.145 6032 41801 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 214 905.877 -825 40149 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.OUT"
node "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 192 671.364 -825 40581 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.OUT"
node "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 227 2518.23 4331 41689 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 176096 3924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 253202 10790 100639 3406 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.B"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.IN1"
node "a_4838_41801#" 46 251.482 4838 41801 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_5525_41257#" 227 882.964 5525 41257 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_4331_41257#" 227 719.599 4331 41257 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_2509_41671#" 47 247.054 2509 41671 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23442 1158 31245 1162 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 395 1514.12 4331 42121 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_2955_42690#" 119 128.192 2955 42690 pdif 0 0 0 0 0 0 93184 2624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96600 4292 0 0 0 0 0 0 0 0
node "a_2290_41559#" 261 1530.15 2290 41559 p 0 0 0 0 23296 656 23296 656 0 0 0 0 230012 5538 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34628 1614 57935 2056 63090 1664 0 0 0 0
node "a_2509_42535#" 47 281.299 2509 42535 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24369 1168 31574 1182 0 0 0 0 0 0
node "a_815_41801#" 46 252.489 815 41801 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 227 2622.45 -886 41689 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 176096 3924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 253202 10790 100639 3406 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.B"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.IN1"
node "a_n379_41801#" 46 229.888 -379 41801 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_308_41257#" 227 885.017 308 41257 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_n886_41257#" 227 733.429 -886 41257 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 395 1549.11 -886 42121 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_7593_42855#" 186 1057.3 7593 42855 p 0 0 0 0 19712 624 62720 1904 0 0 0 0 88296 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 179840 7664 44354 1416 0 0 0 0 0 0
node "a_2376_42855#" 186 1069.68 2376 42855 p 0 0 0 0 19712 624 62720 1904 0 0 0 0 88296 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 179840 7664 44354 1416 0 0 0 0 0 0
node "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 450 3197.65 10267 43312 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 281370 12064 101817 2884 0 0 0 0 0 0
equiv "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VIN"
equiv "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VOUT"
node "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D" 328 1013.28 7303 44037 ndif 0 0 0 0 19712 624 39424 1248 0 0 0 0 268593 6290 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86392 3634 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.VOUT"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.VOUT"
node "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 604 3714.31 4947 44037 pdif 0 0 0 0 19712 624 39424 1248 0 0 0 0 519684 12364 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316834 10282 204689 6606 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.VOUT"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.VOUT"
node "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D" 328 987.916 2086 44037 ndif 0 0 0 0 19712 624 39424 1248 0 0 0 0 268593 6290 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86392 3634 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.VOUT"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.VOUT"
node "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 604 3733.1 -270 44037 pdif 0 0 0 0 19712 624 39424 1248 0 0 0 0 519684 12364 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316834 10282 204689 6606 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.VOUT"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.VOUT"
node "a_7743_44669#" 157 118.265 7743 44669 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_7259_44125#" 225 904.854 7259 44125 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_4463_44237#" 225 925.771 4463 44237 pdif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_4463_44037#" 157 118.425 4463 44037 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_2526_44669#" 157 118.265 2526 44669 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_2042_44125#" 225 905.127 2042 44125 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_n754_44237#" 225 925.229 -754 44237 pdif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_n754_44037#" 157 118.425 -754 44037 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_17537_45456#" 46 279.074 17537 45456 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 204 1468.07 15981 45228 ndif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 216105 9420 81394 2646 0 0 0 0 0 0
equiv "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VOUT"
node "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 175 336.677 15983 44536 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 175 330.962 14665 44259 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 485 2467.92 14690 43200 p 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 217137 9320 223326 7782 0 0 0 0 0 0
equiv "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VIN"
equiv "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.OUT"
node "a_13039_45456#" 46 258.692 13039 45456 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 204 1447.47 11487 45228 ndif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 216105 9420 81394 2646 0 0 0 0 0 0
equiv "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VOUT"
node "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 175 331.792 11489 44536 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 192 675.358 7259 44773 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.OUT"
node "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 214 912.868 7142 45145 ndif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.OUT"
node "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 214 906.524 4392 44125 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.OUT"
node "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 192 669.046 4392 44557 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.OUT"
node "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 192 667.861 2042 44773 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.OUT"
node "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 214 903.288 1925 45145 ndif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.OUT"
node "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 175 324.576 10171 44259 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 485 2437.13 10196 43200 p 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 217137 9320 223326 7782 0 0 0 0 0 0
equiv "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VIN"
equiv "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.OUT"
node "a_17493_44912#" 227 753.749 17493 44912 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_12995_44912#" 227 749.888 12995 44912 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 344 2081.95 7682 41343 p 0 0 0 0 23296 656 23296 656 0 0 0 0 355040 7836 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 97259 3976 442323 14608 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.B"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.IN1"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.QB"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" "7b_divider_magic_1.7b_counter_0.MDFF_1.D1"
node "a_8336_45777#" 46 221.807 8336 45777 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_7142_45777#" 46 243.891 7142 45777 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_6032_45777#" 46 249.198 6032 45777 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 214 921.343 -825 44125 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.OUT"
node "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 192 681.96 -825 44557 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.OUT"
node "a_4838_45777#" 46 222.831 4838 45777 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" 343 2042.73 2465 41343 p 0 0 0 0 23296 656 23296 656 0 0 0 0 355040 7836 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337560 10058 288745 9876 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.B"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.IN1"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.QB"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" "7b_divider_magic_1.7b_counter_0.MDFF_6.D1"
node "a_3119_45777#" 46 224.521 3119 45777 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_1925_45777#" 46 250.518 1925 45777 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_815_45777#" 46 240.137 815 45777 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_n379_45777#" 46 222.723 -379 45777 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 834 6613.89 14691 41937 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 809554 18368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 276012 11538 582362 19382 0 0 0 0 0 0
equiv "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VOUT"
equiv "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VIN"
equiv "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.CLK"
equiv "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VIN"
node "a_8292_45233#" 227 711.322 8292 45233 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_7098_45233#" 227 876.75 7098 45233 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_5525_45233#" 227 877.276 5525 45233 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_4331_45233#" 227 703.08 4331 45233 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_3075_45233#" 227 703.08 3075 45233 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_1881_45233#" 227 876.75 1881 45233 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_308_45233#" 227 876.814 308 45233 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_n886_45233#" 227 717.995 -886 45233 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_17537_47086#" 46 266.965 17537 47086 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 834 6710.33 10196 45151 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 809554 18368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 289030 12242 549589 18338 0 0 0 0 0 0
equiv "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VOUT"
equiv "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VIN"
equiv "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.CLK"
equiv "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VIN"
node "a_13039_47086#" 46 260.714 13039 47086 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 395 1452.76 7955 46685 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 395 1445.14 4331 46097 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 395 1442.71 2738 46685 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 395 1461.43 -886 46097 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_17493_46542#" 227 782.828 17493 46542 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_12995_46542#" 227 773.498 12995 46542 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 307 1601.86 14721 48089 pdif 0 0 0 0 62720 1904 121856 3776 0 0 0 0 40617 950 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 261441 11164 13748 662 164878 5332 0 0 0 0
equiv "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.IN"
equiv "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.D"
node "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 307 1532.5 10223 48089 pdif 0 0 0 0 62720 1904 121856 3776 0 0 0 0 40617 950 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 261817 11172 14124 670 165254 5340 0 0 0 0
equiv "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.IN"
equiv "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.D"
node "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" 203 6098.72 14677 48393 p 0 0 0 0 19712 624 23296 656 0 0 0 0 226319 4492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 540325 22714 146613 4610 0 0 0 0 0 0
equiv "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_0.OUT"
node "a_15648_47944#" 110 483.988 15648 47944 ndif 0 0 0 0 86016 2560 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77565 3440 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" 196 3257.21 14677 48609 p 0 0 0 0 19712 624 23296 656 0 0 0 0 227432 4550 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 219339 9558 190413 6018 0 0 0 0 0 0
equiv "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.OUT"
node "a_15648_48721#" 77 114.021 15648 48721 ndif 0 0 0 0 69888 1968 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64303 2888 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" 203 5323.49 10179 48393 p 0 0 0 0 19712 624 23296 656 0 0 0 0 226319 4492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 540325 22714 146613 4610 0 0 0 0 0 0
equiv "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_0.OUT"
node "a_11150_47944#" 110 483.988 11150 47944 ndif 0 0 0 0 86016 2560 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77565 3440 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" 196 3282.73 10179 48609 p 0 0 0 0 19712 624 23296 656 0 0 0 0 227432 4550 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 219339 9558 190413 6018 0 0 0 0 0 0
equiv "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.OUT"
node "a_11150_48721#" 77 114.021 11150 48721 ndif 0 0 0 0 69888 1968 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64303 2888 0 0 0 0 0 0 0 0
node "a_14677_48177#" 289 1636.09 14677 48177 p 0 0 0 0 59136 1872 86016 2560 0 0 0 0 138956 2706 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 213079 9292 0 0 0 0 0 0 0 0
node "a_10179_48177#" 289 1635.84 10179 48177 p 0 0 0 0 59136 1872 86016 2560 0 0 0 0 138956 2706 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 213079 9292 0 0 0 0 0 0 0 0
node "a_8336_48911#" 46 223.011 8336 48911 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 395 1455.65 7955 48019 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_7142_48911#" 46 247.029 7142 48911 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_6032_48911#" 46 241.53 6032 48911 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_4838_48911#" 46 224.464 4838 48911 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 395 1447.2 4331 48799 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 218 1150.7 16949 49087 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "a_17043_49684#" 14 103.428 17043 49684 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 218 1141.98 12451 49087 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A" 299 1678.84 17043 49900 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 71940 3204 298759 10686 0 0 0 0 0 0
equiv "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.OUT"
node "a_12545_49684#" 14 103.428 12545 49684 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" 299 1678.79 12545 49900 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 71940 3204 298759 10686 0 0 0 0 0 0
equiv "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.OUT"
node "a_3119_48911#" 46 222.928 3119 48911 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 395 1443.72 2738 48019 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_1925_48911#" 46 244.601 1925 48911 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_815_48911#" 46 256.466 815 48911 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_n379_48911#" 46 226.581 -379 48911 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 395 1465.06 -886 48799 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_8292_49879#" 227 724.413 8292 49879 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_7098_49879#" 227 886.332 7098 49879 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_5525_49663#" 227 873.212 5525 49663 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_4331_49663#" 227 714.006 4331 49663 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_3075_49879#" 227 710.899 3075 49879 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_1881_49879#" 227 881.39 1881 49879 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_308_49663#" 227 886.882 308 49663 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_n886_49663#" 227 728.921 -886 49663 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_17974_49268#" 90 48.8983 17974 49268 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_17490_49268#" 90 104.026 17490 49268 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_17043_49268#" 54 2586.5 17043 49268 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_13476_49268#" 90 48.8983 13476 49268 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_12992_49268#" 90 104.026 12992 49268 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_12545_49268#" 54 2588.76 12545 49268 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" 396 2214.72 14677 48825 p 0 0 0 0 19712 624 78848 2496 0 0 0 0 376017 7360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 211174 8590 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_1.VOUT"
node "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" 396 2216.71 10179 48825 p 0 0 0 0 19712 624 78848 2496 0 0 0 0 376017 7360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 211174 8590 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_1.VOUT"
node "a_15648_50005#" 110 497.588 15648 50005 ndif 0 0 0 0 86016 2560 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77565 3440 0 0 0 0 0 0 0 0
node "a_15648_50782#" 77 141.245 15648 50782 ndif 0 0 0 0 69888 1968 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64303 2888 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 185 985.843 16999 49788 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "a_14677_50238#" 289 1847.49 14677 50238 p 0 0 0 0 59136 1872 86016 2560 0 0 0 0 138956 2706 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 213079 9292 0 0 0 0 0 0 0 0
node "a_11150_50005#" 110 497.588 11150 50005 ndif 0 0 0 0 86016 2560 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77565 3440 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 192 697.399 7259 50339 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.OUT"
node "a_11150_50782#" 77 146.469 11150 50782 ndif 0 0 0 0 69888 1968 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64303 2888 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 192 687.735 4392 50339 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.OUT"
node "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 192 682.831 2042 50339 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.OUT"
node "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 185 960.966 12501 49788 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "a_10179_50238#" 289 1849.72 10179 50238 p 0 0 0 0 59136 1872 86016 2560 0 0 0 0 138956 2706 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 213079 9292 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 214 958.151 7142 49991 ndif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.OUT"
node "a_7259_50987#" 225 1018.46 7259 50987 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_4463_50883#" 225 1038.32 4463 50883 pdif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 214 940.796 4392 50771 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.OUT"
node "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 192 705.491 -825 50339 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.OUT"
node "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 214 938.414 1925 49991 ndif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.OUT"
node "a_2042_50987#" 225 1002.89 2042 50987 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_n754_50883#" 225 1050.19 -754 50883 pdif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 214 967.803 -825 50771 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.OUT"
node "a_7743_50451#" 157 153.186 7743 50451 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_4463_50251#" 157 152.953 4463 50251 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_2526_50451#" 157 152.27 2526 50451 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_n754_50251#" 157 155.838 -754 50251 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D" 328 970.559 7303 51099 ndif 0 0 0 0 19712 624 39424 1248 0 0 0 0 268593 6290 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86392 3634 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.VOUT"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.VOUT"
node "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 218 1130.76 16949 52738 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 218 1166.35 14874 52887 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "a_17043_53335#" 14 103.187 17043 53335 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "a_15866_53215#" 14 102.27 15866 53215 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" 283 2884.61 14677 50886 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 335400 6410 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 78213 3360 279596 10032 0 0 0 0 0 0
equiv "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_1.A"
node "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 218 1068.56 12451 52738 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 218 1180.48 10376 52887 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "a_7726_52153#" 47 233.014 7726 52153 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24369 1168 31574 1182 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D" 328 977.544 2086 51099 ndif 0 0 0 0 19712 624 39424 1248 0 0 0 0 268593 6290 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86392 3634 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.VOUT"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.VOUT"
node "a_8172_52430#" 119 94.0382 8172 52430 pdif 0 0 0 0 0 0 93184 2624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96600 4292 0 0 0 0 0 0 0 0
node "a_12545_53335#" 14 103.187 12545 53335 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "a_11368_53215#" 14 102.27 11368 53215 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 230 3636.43 17043 53551 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 176096 3924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 83742 3706 651254 23312 0 0 0 0 0 0
equiv "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.B"
node "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 283 2846.56 10179 50886 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 335400 6410 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 78213 3360 279596 10032 0 0 0 0 0 0
equiv "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_1.A"
node "a_15866_52799#" 54 1692.65 15866 52799 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_15419_52799#" 90 87.0362 15419 52799 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_14935_52799#" 90 43.7275 14935 52799 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 230 3617.78 12545 53551 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 176096 3924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 83742 3706 651254 23312 0 0 0 0 0 0
equiv "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.B"
node "a_11368_52799#" 54 1692.65 11368 52799 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_10921_52799#" 90 87.0362 10921 52799 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_10437_52799#" 90 43.7275 10437 52799 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_17974_52919#" 90 43.231 17974 52919 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_17490_52919#" 90 108.677 17490 52919 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_17043_52919#" 54 1718.31 17043 52919 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_13476_52919#" 90 43.231 13476 52919 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_12992_52919#" 90 108.677 12992 52919 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_12545_52919#" 54 1703.74 12545 52919 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_7593_52257#" 186 972.796 7593 52257 p 0 0 0 0 19712 624 62720 1904 0 0 0 0 88296 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 179840 7664 44354 1416 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 604 3436.47 4947 51099 pdif 0 0 0 0 19712 624 39424 1248 0 0 0 0 519684 12364 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316834 10282 204689 6606 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.VOUT"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.VOUT"
node "a_7726_53017#" 47 235.701 7726 53017 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23442 1158 31245 1162 0 0 0 0 0 0
node "a_6032_52887#" 46 247.319 6032 52887 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 188 36120 -24 29526 pdif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 5470119 121320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3402893 138342 242021 9040 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.A"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.SEL"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.A"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.SEL"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.A"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.SEL"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_7.LD"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.A"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.SEL"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.A"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.SEL"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.A"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.SEL"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_1.LD"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.A"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.SEL"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.A"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.SEL"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.A"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.SEL"
node "D26G" 1073 15927.4 -4077 52130 m1 0 0 0 0 0 0 0 0 0 0 0 0 1135890 25708 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 567149 15058 822223 24870 4649329 90148 0 0 0 0
equiv "D26G" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.B"
equiv "D26G" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.IN2"
equiv "D26G" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.B"
equiv "D26G" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.IN2"
equiv "D26G" "7b_divider_magic_1.7b_counter_0.MDFF_4.DATA"
equiv "D26G" "7b_divider_magic_1.7b_counter_0.D2_6"
equiv "D26G" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VIN"
equiv "D26G" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.B"
equiv "D26G" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VIN"
equiv "D26G" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.B"
equiv "D26G" "7b_divider_magic_1.D2_6"
node "a_2509_52153#" 47 218.331 2509 52153 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24369 1168 31574 1182 0 0 0 0 0 0
node "a_2955_52430#" 119 93.1555 2955 52430 pdif 0 0 0 0 0 0 93184 2624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96600 4292 0 0 0 0 0 0 0 0
node "a_4838_52887#" 46 224.316 4838 52887 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 395 1452.73 4331 52775 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_7507_52905#" 261 1268.2 7507 52905 p 0 0 0 0 23296 656 23296 656 0 0 0 0 230012 5538 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34628 1614 57935 2056 63090 1664 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 343 1789.58 7682 53769 p 0 0 0 0 23296 656 23296 656 0 0 0 0 355040 7836 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 99796 4034 469742 14562 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.B"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.IN1"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.QB"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" "7b_divider_magic_1.7b_counter_0.MDFF_4.D1"
node "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 227 2484.98 4331 53207 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 176096 3924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 253202 10790 100639 3406 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.B"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.IN1"
node "a_5525_53639#" 227 848.057 5525 53639 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_4331_53639#" 227 704.42 4331 53639 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_2376_52257#" 186 940.563 2376 52257 p 0 0 0 0 19712 624 62720 1904 0 0 0 0 88296 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 179840 7664 44354 1416 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 604 3496.1 -270 51099 pdif 0 0 0 0 19712 624 39424 1248 0 0 0 0 519684 12364 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316834 10282 204689 6606 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.VOUT"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.VOUT"
node "a_2509_53017#" 47 235.317 2509 53017 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23442 1158 31245 1162 0 0 0 0 0 0
node "a_815_52887#" 46 247.083 815 52887 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "LD2" 199 23495.2 -1095 48432 m1 0 0 0 0 43008 1280 86016 2560 0 0 0 0 3646746 80880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1520299 62786 1174753 36744 0 0 0 0 0 0
equiv "LD2" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.A"
equiv "LD2" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.SEL"
equiv "LD2" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.A"
equiv "LD2" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.SEL"
equiv "LD2" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.A"
equiv "LD2" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.SEL"
equiv "LD2" "7b_divider_magic_1.7b_counter_0.MDFF_6.LD"
equiv "LD2" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.A"
equiv "LD2" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.SEL"
equiv "LD2" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.A"
equiv "LD2" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.SEL"
equiv "LD2" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.A"
equiv "LD2" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.SEL"
equiv "LD2" "7b_divider_magic_1.7b_counter_0.MDFF_5.LD"
node "D8" 1090 13145.6 -3395 52547 m1 0 0 0 0 0 0 0 0 0 0 0 0 1135890 25708 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 569054 16480 444963 13928 1810507 43076 0 0 0 0
equiv "D8" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.B"
equiv "D8" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.IN2"
equiv "D8" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.B"
equiv "D8" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.IN2"
equiv "D8" "7b_divider_magic_1.7b_counter_0.MDFF_5.DATA"
equiv "D8" "7b_divider_magic_1.7b_counter_0.D2_2"
equiv "D8" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VIN"
equiv "D8" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.B"
equiv "D8" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VIN"
equiv "D8" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.B"
equiv "D8" "7b_divider_magic_1.D2_2"
node "a_n379_52887#" 46 225.789 -379 52887 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 395 1465.82 -886 52775 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_2290_52905#" 261 1262.34 2290 52905 p 0 0 0 0 23296 656 23296 656 0 0 0 0 230012 5538 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34628 1614 57935 2056 63090 1664 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 344 1960.94 2465 53769 p 0 0 0 0 23296 656 23296 656 0 0 0 0 355040 7836 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100562 4060 430348 14914 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.B"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.IN1"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.QB"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" "7b_divider_magic_1.7b_counter_0.MDFF_5.D1"
node "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 227 2459.31 -886 53207 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 176096 3924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 253202 10790 100639 3406 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.B"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.IN1"
node "a_308_53639#" 227 829.477 308 53639 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_n886_53639#" 227 718.16 -886 53639 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 185 819.921 14874 53319 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 185 909.102 16999 53439 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 185 886.416 10376 53319 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 185 875.384 12501 53439 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "Q21" 1201 20149 137 39812 m1 0 0 0 0 19712 624 39424 1248 0 0 0 0 1316306 28380 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 789072 24176 460895 16104 3044800 72418 0 0 0 0
equiv "Q21" "7b_divider_magic_1.7b_counter_0.3_inp_NOR_0.A"
equiv "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.VOUT"
equiv "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.VOUT"
equiv "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_6.Q"
equiv "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.B"
equiv "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.IN1"
equiv "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_5.CLK"
equiv "Q21" "7b_divider_magic_1.7b_counter_0.Q1"
equiv "Q21" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VIN"
equiv "Q21" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.A"
equiv "Q21" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VIN"
equiv "Q21" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.A"
equiv "Q21" "7b_divider_magic_1.Q1"
node "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 192 671.149 4392 54315 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.OUT"
node "Q25" 1160 27516.9 8628 54398 m1 0 0 0 0 19712 624 39424 1248 0 0 0 0 1197564 26548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3385827 116372 540090 20156 636258 19596 0 0 0 0
equiv "Q25" "7b_divider_magic_1.7b_counter_0.NOR_gate_1.B"
equiv "Q25" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.B"
equiv "Q25" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.IN1"
equiv "Q25" "7b_divider_magic_1.7b_counter_0.MDFF_4.CLK"
equiv "Q25" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.VOUT"
equiv "Q25" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.VOUT"
equiv "Q25" "7b_divider_magic_1.7b_counter_0.MDFF_0.Q"
equiv "Q25" "7b_divider_magic_1.7b_counter_0.Q5"
equiv "Q25" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VIN"
equiv "Q25" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.A"
equiv "Q25" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VIN"
equiv "Q25" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.A"
equiv "Q25" "7b_divider_magic_1.Q5"
node "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 192 680.984 -825 54315 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.OUT"
node "a_4463_54859#" 225 933.852 4463 54859 pdif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 214 909.014 4392 54747 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.OUT"
node "a_4463_54227#" 157 114.861 4463 54227 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_n754_54859#" 225 888.147 -754 54859 pdif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 214 911.585 -825 54747 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.OUT"
node "a_n754_54227#" 157 114.861 -754 54227 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_7743_55349#" 157 111.351 7743 55349 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_7259_54805#" 225 885.182 7259 54805 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_2527_55349#" 157 114.861 2527 55349 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_2043_54805#" 225 851.24 2043 54805 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 192 664.636 7259 55453 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.OUT"
node "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 218 1161.44 16949 56225 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "a_17043_56822#" 14 102.27 17043 56822 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 218 1121.42 14874 56476 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 214 887.011 7142 55825 ndif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.OUT"
node "a_15866_56804#" 14 102.27 15866 56804 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 218 1075.29 12451 56225 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "a_12545_56822#" 14 102.27 12545 56822 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 314 4155.86 17043 57038 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72908 3236 821082 29360 0 0 0 0 0 0
equiv "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_0.A"
node "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 235 2468.99 14677 50670 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 227432 4550 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 81818 3626 638117 22424 0 0 0 0 0 0
equiv "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_1.B"
node "D9" 1079 13633.8 -3184 43467 m1 0 0 0 0 0 0 0 0 0 0 0 0 1135890 25708 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 474938 13840 1868293 51196 2094157 45762 0 0 0 0
equiv "D9" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.B"
equiv "D9" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.IN2"
equiv "D9" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.B"
equiv "D9" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.IN2"
equiv "D9" "7b_divider_magic_1.7b_counter_0.MDFF_1.DATA"
equiv "D9" "7b_divider_magic_1.7b_counter_0.D2_3"
equiv "D9" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VIN"
equiv "D9" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.B"
equiv "D9" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VIN"
equiv "D9" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.B"
equiv "D9" "7b_divider_magic_1.D2_3"
node "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 218 1124.14 10376 56476 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "a_11368_56804#" 14 102.27 11368 56804 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 314 2554.89 12545 57038 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72908 3236 821082 29360 0 0 0 0 0 0
equiv "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_0.A"
node "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 235 2586.91 10179 50670 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 227432 4550 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 81818 3626 638117 22424 0 0 0 0 0 0
equiv "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_1.B"
node "a_8336_56457#" 46 222.524 8336 56457 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_7142_56457#" 46 248.151 7142 56457 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_17974_56406#" 90 60.8142 17974 56406 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_17490_56406#" 90 102.933 17490 56406 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_15866_56388#" 54 1615.81 15866 56388 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_15419_56388#" 90 86.6605 15419 56388 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_8292_55913#" 227 713.33 8292 55913 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_7098_55913#" 227 865.459 7098 55913 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_14935_56388#" 90 50.0322 14935 56388 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_17043_56406#" 54 1668.23 17043 56406 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_13476_56406#" 90 59.1946 13476 56406 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_12992_56406#" 90 99.9999 12992 56406 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_11368_56388#" 54 1625.96 11368 56388 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_10921_56388#" 90 86.6418 10921 56388 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_10437_56388#" 90 51.1192 10437 56388 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_12545_56406#" 54 1637.21 12545 56406 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 227 2740.59 4518 56254 pdif 0 0 0 0 19712 624 39424 1248 0 0 0 0 176096 3924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 253202 10790 100639 3406 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.B"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.IN1"
node "a_5448_56327#" 47 237.341 5448 56327 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23442 1158 31245 1162 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 192 679.169 2043 55453 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.OUT"
node "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 214 898.301 1926 55825 ndif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.OUT"
node "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 185 876.413 16999 56926 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 185 784 14874 56908 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 185 853.276 12501 56926 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "a_3120_56457#" 46 224.092 3120 56457 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_1926_56457#" 46 248.151 1926 56457 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_3076_55913#" 227 703.878 3076 55913 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_1882_55913#" 227 865.457 1882 55913 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 227 2568.95 -698 56254 pdif 0 0 0 0 19712 624 39424 1248 0 0 0 0 176096 3924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 253202 10790 100639 3406 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.B"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.IN1"
node "a_232_56327#" 47 243.323 232 56327 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23442 1158 31245 1162 0 0 0 0 0 0
node "a_5448_57191#" 47 232.446 5448 57191 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24369 1168 31574 1182 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 395 1459.87 7955 57365 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_4935_56558#" 261 1243.14 4935 56558 p 0 0 0 0 23296 656 23296 656 0 0 0 0 230012 5538 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34628 1614 57935 2056 63090 1664 0 0 0 0
node "a_4518_56914#" 119 89.7415 4518 56914 pdif 0 0 0 0 0 0 93184 2624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96600 4292 0 0 0 0 0 0 0 0
node "a_4518_56714#" 186 967.697 4518 56714 pdif 0 0 0 0 19712 624 62720 1904 0 0 0 0 88296 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 179840 7664 44354 1416 0 0 0 0 0 0
node "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 185 876.419 10376 56908 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "a_232_57191#" 47 232.446 232 57191 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24369 1168 31574 1182 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 395 1447.21 2739 57365 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_n281_56558#" 261 1282.46 -281 56558 p 0 0 0 0 23296 656 23296 656 0 0 0 0 230012 5538 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34628 1614 57935 2056 63090 1664 0 0 0 0
node "a_n698_56914#" 119 89.7415 -698 56914 pdif 0 0 0 0 0 0 93184 2624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96600 4292 0 0 0 0 0 0 0 0
node "a_n698_56714#" 186 967.764 -698 56714 pdif 0 0 0 0 19712 624 62720 1904 0 0 0 0 88296 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 179840 7664 44354 1416 0 0 0 0 0 0
node "Q22" 1192 19900.4 -561 55487 m1 0 0 0 0 19712 624 39424 1248 0 0 0 0 1318858 28434 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1993380 75110 1879939 61786 714013 23352 0 0 0 0
equiv "Q22" "7b_divider_magic_1.7b_counter_0.3_inp_NOR_0.B"
equiv "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.VOUT"
equiv "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.VOUT"
equiv "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_5.Q"
equiv "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.B"
equiv "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.IN1"
equiv "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_1.CLK"
equiv "Q22" "7b_divider_magic_1.7b_counter_0.Q2"
equiv "Q22" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VIN"
equiv "Q22" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.A"
equiv "Q22" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VIN"
equiv "Q22" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.A"
equiv "Q22" "7b_divider_magic_1.Q2"
node "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 604 3551.8 4430 56802 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 519684 12364 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316834 10282 204689 6606 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.VOUT"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.VOUT"
node "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D" 328 955.625 4430 57450 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 268593 6290 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86392 3634 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.VOUT"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.VOUT"
node "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 604 3609.03 -786 56802 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 519684 12364 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316834 10282 204689 6606 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.VOUT"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.VOUT"
node "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D" 328 975.193 -786 57450 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 268593 6290 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86392 3634 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.VOUT"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.VOUT"
node "a_7743_59325#" 157 122.644 7743 59325 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_7259_58781#" 225 929.137 7259 58781 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_4463_58893#" 225 905.305 4463 58893 pdif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_4463_58693#" 157 122.484 4463 58693 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_2527_59325#" 157 122.644 2527 59325 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_2043_58781#" 225 929.137 2043 58781 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_n753_58893#" 225 905.663 -753 58893 pdif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_n753_58693#" 157 122.751 -753 58693 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 218 1222.51 16949 59720 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" 464 8731.39 16999 60205 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 391849 8930 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 997401 43370 12092 622 75952 2556 0 0 0 0
equiv "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_1.p3_gen_magic_0.inverter_magic_0.VOUT"
equiv "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VIN"
node "a_17043_60317#" 14 109.097 17043 60317 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 218 1196.01 14874 59971 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "a_15866_60299#" 14 108.876 15866 60299 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 218 1124.36 12451 59720 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "D7" 1493 33682.3 -3154 44010 m1 0 0 0 0 0 0 0 0 0 0 0 0 1614385 36362 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 545758 15570 5789080 170098 649689 9718 0 0 0 0
equiv "D7" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.B"
equiv "D7" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.IN2"
equiv "D7" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.B"
equiv "D7" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.IN2"
equiv "D7" "7b_divider_magic_1.7b_counter_0.MDFF_6.DATA"
equiv "D7" "7b_divider_magic_1.7b_counter_0.D2_1"
equiv "D7" "7b_divider_magic_1.mux_magic_0.AND2_magic_1.A"
equiv "D7" "7b_divider_magic_1.mux_magic_0.SEL"
equiv "D7" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VIN"
equiv "D7" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.B"
equiv "D7" "7b_divider_magic_1.p3_gen_magic_0.inverter_magic_0.VIN"
equiv "D7" "7b_divider_magic_1.D2_1"
node "a_12545_60317#" 14 109.097 12545 60317 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" 242 5078.41 17043 60533 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 176096 3924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 90058 3960 161670 5922 945862 32692 0 0 0 0
equiv "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_0.B"
node "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" 240 3073.91 14677 50454 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 226319 4492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 159230 6324 858384 29982 0 0 0 0 0 0
equiv "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_1.C"
node "D10" 1056 16125 -3049 36634 m1 0 0 0 0 0 0 0 0 0 0 0 0 1135890 25708 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 446110 13534 1657228 48272 3484702 64188 0 0 0 0
equiv "D10" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.B"
equiv "D10" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.IN2"
equiv "D10" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.B"
equiv "D10" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.IN2"
equiv "D10" "7b_divider_magic_1.7b_counter_0.MDFF_7.DATA"
equiv "D10" "7b_divider_magic_1.7b_counter_0.D2_4"
equiv "D10" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VIN"
equiv "D10" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.B"
equiv "D10" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VIN"
equiv "D10" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.B"
equiv "D10" "7b_divider_magic_1.D2_4"
node "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 218 1117.97 10376 59971 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 149746 3662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 192 696.264 7259 59429 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.OUT"
node "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 214 924.668 7142 59801 ndif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.OUT"
node "a_11368_60299#" 14 108.876 11368 60299 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 214 912.699 4392 58781 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.OUT"
node "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 192 687.84 4392 59213 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.OUT"
node "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 192 688.701 2043 59429 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.OUT"
node "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 214 914.817 1926 59801 ndif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.OUT"
node "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 244 4793.37 12545 60533 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 176096 3924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 925729 34212 167322 6204 94454 3330 0 0 0 0
equiv "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_0.B"
node "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 240 3065 10179 50454 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 226319 4492 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 159230 6324 858384 29982 0 0 0 0 0 0
equiv "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_1.C"
node "a_17974_59901#" 90 143.709 17974 59901 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_17490_59901#" 90 190.613 17490 59901 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_15866_59883#" 54 1721.54 15866 59883 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_15419_59883#" 90 191.632 15419 59883 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_14935_59883#" 90 109.934 14935 59883 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_17043_59901#" 54 1715.9 17043 59901 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_13476_59901#" 90 136.393 13476 59901 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_12992_59901#" 90 194.237 12992 59901 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_11368_59883#" 54 1897.22 11368 59883 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_10921_59883#" 90 192.114 10921 59883 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_10437_59883#" 90 110.206 10437 59883 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_12545_59901#" 54 1911.58 12545 59901 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "Q24" 1194 20480.2 7673 40583 m1 0 0 0 0 19712 624 39424 1248 0 0 0 0 1217758 27024 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2299323 86048 382352 13276 1297477 44020 0 0 0 0
equiv "Q24" "7b_divider_magic_1.7b_counter_0.NOR_gate_1.A"
equiv "Q24" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.VOUT"
equiv "Q24" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.VOUT"
equiv "Q24" "7b_divider_magic_1.7b_counter_0.MDFF_7.Q"
equiv "Q24" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.B"
equiv "Q24" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.IN1"
equiv "Q24" "7b_divider_magic_1.7b_counter_0.MDFF_0.CLK"
equiv "Q24" "7b_divider_magic_1.7b_counter_0.Q4"
equiv "Q24" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VIN"
equiv "Q24" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.A"
equiv "Q24" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VIN"
equiv "Q24" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.A"
equiv "Q24" "7b_divider_magic_1.Q4"
node "a_8336_60433#" 46 311.824 8336 60433 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_7142_60433#" 46 331.308 7142 60433 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "D11" 1067 16941.8 -3298 62608 m1 0 0 0 0 0 0 0 0 0 0 0 0 1135890 25708 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 405242 13686 515474 15074 5212594 87126 0 0 0 0
equiv "D11" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.B"
equiv "D11" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.IN2"
equiv "D11" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.B"
equiv "D11" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.IN2"
equiv "D11" "7b_divider_magic_1.7b_counter_0.MDFF_0.DATA"
equiv "D11" "7b_divider_magic_1.7b_counter_0.D2_5"
equiv "D11" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VIN"
equiv "D11" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.B"
equiv "D11" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VIN"
equiv "D11" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.B"
equiv "D11" "7b_divider_magic_1.D2_5"
node "a_6032_60433#" 46 314.34 6032 60433 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 214 928.201 -824 58781 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.OUT"
node "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 192 701.732 -824 59213 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.OUT"
node "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 342 2170.88 4331 60321 p 0 0 0 0 23296 656 23296 656 0 0 0 0 355040 7836 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 97007 3966 561343 15508 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.B"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.IN1"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.QB"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" "7b_divider_magic_1.7b_counter_0.MDFF_0.D1"
node "a_4838_60433#" 46 299.196 4838 60433 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "Q26" 1201 16926.9 4687 55482 m1 0 0 0 0 19712 624 39424 1248 0 0 0 0 1217758 27024 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 718346 25662 2124916 68804 1189442 40216 0 0 0 0
equiv "Q26" "7b_divider_magic_1.7b_counter_0.NOR_gate_0.A"
equiv "Q26" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.B"
equiv "Q26" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.IN1"
equiv "Q26" "7b_divider_magic_1.7b_counter_0.MDFF_3.CLK"
equiv "Q26" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.VOUT"
equiv "Q26" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.VOUT"
equiv "Q26" "7b_divider_magic_1.7b_counter_0.MDFF_4.Q"
equiv "Q26" "7b_divider_magic_1.7b_counter_0.Q6"
equiv "Q26" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VIN"
equiv "Q26" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.A"
equiv "Q26" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VIN"
equiv "Q26" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.A"
equiv "Q26" "7b_divider_magic_1.Q6"
node "a_3120_60433#" 46 299.029 3120 60433 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "F_IN" 328 89162.6 18022 14399 m1 0 0 0 0 94080 3136 94080 3136 0 0 0 0 5697196 129280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3514595 139810 13346362 120694 31188504 193796 0 0 0 0
equiv "F_IN" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_5.VIN"
equiv "F_IN" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VIN"
equiv "F_IN" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.CLK"
equiv "F_IN" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VIN"
equiv "F_IN" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.CLK"
equiv "F_IN" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.CLK"
equiv "F_IN" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.B"
equiv "F_IN" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.B"
equiv "F_IN" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.IN2"
equiv "F_IN" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.IN1"
equiv "F_IN" "7b_divider_magic_1.7b_counter_0.MDFF_6.CLK"
equiv "F_IN" "7b_divider_magic_1.7b_counter_0.MDFF_6.G-CLK"
equiv "F_IN" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.B"
equiv "F_IN" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.IN2"
equiv "F_IN" "7b_divider_magic_1.7b_counter_0.MDFF_5.G-CLK"
equiv "F_IN" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.B"
equiv "F_IN" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.IN2"
equiv "F_IN" "7b_divider_magic_1.7b_counter_0.MDFF_3.G-CLK"
equiv "F_IN" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.B"
equiv "F_IN" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.IN2"
equiv "F_IN" "7b_divider_magic_1.7b_counter_0.MDFF_7.G-CLK"
equiv "F_IN" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.B"
equiv "F_IN" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.IN2"
equiv "F_IN" "7b_divider_magic_1.7b_counter_0.MDFF_1.G-CLK"
equiv "F_IN" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.B"
equiv "F_IN" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.IN2"
equiv "F_IN" "7b_divider_magic_1.7b_counter_0.MDFF_4.G-CLK"
equiv "F_IN" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.B"
equiv "F_IN" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.IN2"
equiv "F_IN" "7b_divider_magic_1.7b_counter_0.MDFF_0.G-CLK"
equiv "F_IN" "7b_divider_magic_1.7b_counter_0.G-CLK"
equiv "F_IN" "7b_divider_magic_1.DFF_magic_0.inverter_magic_5.VIN"
equiv "F_IN" "7b_divider_magic_1.DFF_magic_0.tg_magic_0.inverter_magic_0.VIN"
equiv "F_IN" "7b_divider_magic_1.DFF_magic_0.tg_magic_0.CLK"
equiv "F_IN" "7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VIN"
equiv "F_IN" "7b_divider_magic_1.DFF_magic_0.tg_magic_1.CLK"
equiv "F_IN" "7b_divider_magic_1.DFF_magic_0.CLK"
equiv "F_IN" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VIN"
equiv "F_IN" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VIN"
equiv "F_IN" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.CLK"
equiv "F_IN" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VIN"
equiv "F_IN" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.CLK"
equiv "F_IN" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.CLK"
equiv "F_IN" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VIN"
equiv "F_IN" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VIN"
equiv "F_IN" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.CLK"
equiv "F_IN" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VIN"
equiv "F_IN" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.CLK"
equiv "F_IN" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.CLK"
equiv "F_IN" "7b_divider_magic_1.CLK"
equiv "F_IN" "A_MUX_1.Tr_Gate_0.IN"
equiv "F_IN" "A_MUX_1.IN2"
equiv "F_IN" "A_MUX_5.Tr_Gate_0.IN"
equiv "F_IN" "A_MUX_5.IN2"
node "a_1926_60433#" 46 336.06 1926 60433 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "D27G" 1074 17316.5 -4324 61270 m1 0 0 0 0 0 0 0 0 0 0 0 0 1135890 25708 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 564390 16924 1867534 60104 2055830 37908 0 0 0 0
equiv "D27G" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.B"
equiv "D27G" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.IN2"
equiv "D27G" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.B"
equiv "D27G" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.IN2"
equiv "D27G" "7b_divider_magic_1.7b_counter_0.MDFF_3.DATA"
equiv "D27G" "7b_divider_magic_1.7b_counter_0.D2_7"
equiv "D27G" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VIN"
equiv "D27G" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.B"
equiv "D27G" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VIN"
equiv "D27G" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.B"
equiv "D27G" "7b_divider_magic_1.D2_7"
node "a_816_60433#" 46 316.819 816 60433 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" 342 2135.78 -885 60321 p 0 0 0 0 23296 656 23296 656 0 0 0 0 355040 7836 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 612291 17022 71311 2404 0 0 0 0 0 0
equiv "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.B"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.IN1"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.QB"
equiv "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" "7b_divider_magic_1.7b_counter_0.MDFF_3.D1"
node "a_n378_60433#" 46 328.061 -378 60433 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_8292_59889#" 227 768.109 8292 59889 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_7098_59889#" 227 930.073 7098 59889 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_5525_59889#" 227 932.916 5525 59889 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_4331_59889#" 227 759.859 4331 59889 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_3076_59889#" 227 759.859 3076 59889 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_1882_59889#" 227 933.232 1882 59889 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_309_59889#" 227 888.155 309 59889 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_n885_59889#" 227 779.411 -885 59889 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 136848 3224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 185 1115.24 16999 60421 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 185 1133.65 14874 60403 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 185 1155.69 12501 60421 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 185 1159.19 10376 60403 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 127392 3016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "Q27" 986 17232.7 2862 54749 m1 0 0 0 0 19712 624 39424 1248 0 0 0 0 1021468 22624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 606879 20912 1576136 52710 1943234 60720 0 0 0 0
equiv "Q27" "7b_divider_magic_1.7b_counter_0.NOR_gate_0.B"
equiv "Q27" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.VOUT"
equiv "Q27" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.VOUT"
equiv "Q27" "7b_divider_magic_1.7b_counter_0.MDFF_3.Q"
equiv "Q27" "7b_divider_magic_1.7b_counter_0.Q7"
equiv "Q27" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VIN"
equiv "Q27" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.A"
equiv "Q27" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VIN"
equiv "Q27" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.A"
equiv "Q27" "7b_divider_magic_1.Q7"
node "Q23" 1206 13838 4469 39744 m1 0 0 0 0 19712 624 39424 1248 0 0 0 0 1319100 28432 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 754986 28410 2074425 73132 405589 11668 0 0 0 0
equiv "Q23" "7b_divider_magic_1.7b_counter_0.3_inp_NOR_0.C"
equiv "Q23" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.B"
equiv "Q23" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.IN1"
equiv "Q23" "7b_divider_magic_1.7b_counter_0.MDFF_7.CLK"
equiv "Q23" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.VOUT"
equiv "Q23" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.VOUT"
equiv "Q23" "7b_divider_magic_1.7b_counter_0.MDFF_1.Q"
equiv "Q23" "7b_divider_magic_1.7b_counter_0.Q3"
equiv "Q23" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VIN"
equiv "Q23" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.A"
equiv "Q23" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VIN"
equiv "Q23" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.A"
equiv "Q23" "7b_divider_magic_1.Q3"
node "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 395 1499.98 7955 61341 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 395 1485.12 4331 60753 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 395 1485.84 2739 61341 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 395 1503.59 -885 60753 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 226815 5450 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_divider_magic_1.LD" 184 35348.5 -841 61429 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 3646746 80880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3014810 110796 524877 16504 0 0 0 0 0 0
equiv "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.A"
equiv "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.SEL"
equiv "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.A"
equiv "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.SEL"
equiv "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.A"
equiv "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.SEL"
equiv "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_3.LD"
equiv "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.A"
equiv "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.SEL"
equiv "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.A"
equiv "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.SEL"
equiv "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.A"
equiv "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.SEL"
equiv "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_0.LD"
node "VDD_TEST" 1020 498092 99365 4556 m1 128714286 168206 0 0 4013544 120496 21035200 494304 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 30170440 686592 22051452 238034 102232410 363630 0 0 0 0
equiv "VDD_TEST" "Tappered_Buffer_4.VDD"
equiv "VDD_TEST" "Tappered_Buffer_0.VDD"
equiv "VDD_TEST" "Tappered_Buffer_1.VDD"
equiv "VDD_TEST" "Tappered_Buffer_2.VDD"
equiv "VDD_TEST" "Tappered_Buffer_5.VDD"
equiv "VDD_TEST" "Tappered_Buffer_6.VDD"
equiv "VDD_TEST" "INV_2_0.VDD"
equiv "VDD_TEST" "INV_2_1.VDD"
equiv "VDD_TEST" "Current_Mirror_Top_0.VDD"
equiv "VDD_TEST" "Tappered_Buffer_7.VDD"
equiv "VDD_TEST" "Tappered_Buffer_8.VDD"
node "VDD" 2351 2.91518e+06 30024 14122 m1 808548482 2370418 0 0 27181090 796202 53886272 1648784 0 0 0 0 1710030 35594 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 162344154 4359828 48473831 1310530 22835742 229338 294729625 996526 0 0
equiv "VDD" "7b_divider_magic_0.7b_counter_0.NAND_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_2.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_3.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_4.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_5.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_6.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.buffer_magic_2.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.buffer_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.buffer_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.NOR_gate_1.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.NOR_gate_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.3_inp_NOR_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.VDD"
equiv "VDD" "7b_divider_magic_0.7b_counter_0.VDD"
equiv "VDD" "7b_divider_magic_0.DFF_magic_0.inverter_magic_2.VDD"
equiv "VDD" "7b_divider_magic_0.DFF_magic_0.inverter_magic_3.VDD"
equiv "VDD" "7b_divider_magic_0.DFF_magic_0.inverter_magic_4.VDD"
equiv "VDD" "7b_divider_magic_0.DFF_magic_0.inverter_magic_5.VDD"
equiv "VDD" "7b_divider_magic_0.DFF_magic_0.inverter_magic_6.VDD"
equiv "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_2.VDD"
equiv "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.VDD"
equiv "VDD" "7b_divider_magic_0.DFF_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.divide_by_2_0.inverter_magic_2.VDD"
equiv "VDD" "7b_divider_magic_0.divide_by_2_0.inverter_magic_3.VDD"
equiv "VDD" "7b_divider_magic_0.divide_by_2_0.inverter_magic_4.VDD"
equiv "VDD" "7b_divider_magic_0.divide_by_2_0.inverter_magic_5.VDD"
equiv "VDD" "7b_divider_magic_0.divide_by_2_0.inverter_magic_6.VDD"
equiv "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_0.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_1.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_2.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_2.VDD"
equiv "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.VDD"
equiv "VDD" "7b_divider_magic_0.divide_by_2_0.VDD"
equiv "VDD" "7b_divider_magic_0.divide_by_2_1.inverter_magic_2.VDD"
equiv "VDD" "7b_divider_magic_0.divide_by_2_1.inverter_magic_3.VDD"
equiv "VDD" "7b_divider_magic_0.divide_by_2_1.inverter_magic_4.VDD"
equiv "VDD" "7b_divider_magic_0.divide_by_2_1.inverter_magic_5.VDD"
equiv "VDD" "7b_divider_magic_0.divide_by_2_1.inverter_magic_6.VDD"
equiv "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_1.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_2.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_2.VDD"
equiv "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.VDD"
equiv "VDD" "7b_divider_magic_0.divide_by_2_1.VDD"
equiv "VDD" "7b_divider_magic_0.mux_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.mux_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.mux_magic_0.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.mux_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.OR_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.OR_magic_2.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.p2_gen_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.p3_gen_magic_0.VDD"
equiv "VDD" "7b_divider_magic_0.VDD"
equiv "VDD" "A_MUX_0.INV_2_0.VDD"
equiv "VDD" "A_MUX_0.Tr_Gate_0.VDD"
equiv "VDD" "A_MUX_0.Tr_Gate_1.VDD"
equiv "VDD" "A_MUX_0.VDD"
equiv "VDD" "RES_74k_1.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.NAND_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_2.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_3.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_4.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_5.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_6.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.buffer_magic_2.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.buffer_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.buffer_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.NOR_gate_1.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.NOR_gate_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.3_inp_NOR_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.VDD"
equiv "VDD" "7b_divider_magic_1.7b_counter_0.VDD"
equiv "VDD" "7b_divider_magic_1.DFF_magic_0.inverter_magic_2.VDD"
equiv "VDD" "7b_divider_magic_1.DFF_magic_0.inverter_magic_3.VDD"
equiv "VDD" "7b_divider_magic_1.DFF_magic_0.inverter_magic_4.VDD"
equiv "VDD" "7b_divider_magic_1.DFF_magic_0.inverter_magic_5.VDD"
equiv "VDD" "7b_divider_magic_1.DFF_magic_0.inverter_magic_6.VDD"
equiv "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_0.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_2.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_2.VDD"
equiv "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.VDD"
equiv "VDD" "7b_divider_magic_1.DFF_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.divide_by_2_0.inverter_magic_2.VDD"
equiv "VDD" "7b_divider_magic_1.divide_by_2_0.inverter_magic_3.VDD"
equiv "VDD" "7b_divider_magic_1.divide_by_2_0.inverter_magic_4.VDD"
equiv "VDD" "7b_divider_magic_1.divide_by_2_0.inverter_magic_5.VDD"
equiv "VDD" "7b_divider_magic_1.divide_by_2_0.inverter_magic_6.VDD"
equiv "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_0.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_1.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_2.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_2.VDD"
equiv "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.VDD"
equiv "VDD" "7b_divider_magic_1.divide_by_2_0.VDD"
equiv "VDD" "7b_divider_magic_1.divide_by_2_1.inverter_magic_2.VDD"
equiv "VDD" "7b_divider_magic_1.divide_by_2_1.inverter_magic_3.VDD"
equiv "VDD" "7b_divider_magic_1.divide_by_2_1.inverter_magic_4.VDD"
equiv "VDD" "7b_divider_magic_1.divide_by_2_1.inverter_magic_5.VDD"
equiv "VDD" "7b_divider_magic_1.divide_by_2_1.inverter_magic_6.VDD"
equiv "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_1.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_2.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_2.VDD"
equiv "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.VDD"
equiv "VDD" "7b_divider_magic_1.divide_by_2_1.VDD"
equiv "VDD" "7b_divider_magic_1.mux_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.mux_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.mux_magic_0.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.mux_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.OR_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.OR_magic_2.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.p2_gen_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.p3_gen_magic_0.VDD"
equiv "VDD" "7b_divider_magic_1.VDD"
equiv "VDD" "A_MUX_6.INV_2_0.VDD"
equiv "VDD" "A_MUX_6.Tr_Gate_0.VDD"
equiv "VDD" "A_MUX_6.Tr_Gate_1.VDD"
equiv "VDD" "A_MUX_6.VDD"
equiv "VDD" "CP_1_0.VDD"
equiv "VDD" "A_MUX_1.INV_2_0.VDD"
equiv "VDD" "A_MUX_1.Tr_Gate_0.VDD"
equiv "VDD" "A_MUX_1.Tr_Gate_1.VDD"
equiv "VDD" "A_MUX_1.VDD"
equiv "VDD" "A_MUX_2.INV_2_0.VDD"
equiv "VDD" "A_MUX_2.Tr_Gate_0.VDD"
equiv "VDD" "A_MUX_2.Tr_Gate_1.VDD"
equiv "VDD" "A_MUX_2.VDD"
equiv "VDD" "A_MUX_3.INV_2_0.VDD"
equiv "VDD" "A_MUX_3.Tr_Gate_0.VDD"
equiv "VDD" "A_MUX_3.Tr_Gate_1.VDD"
equiv "VDD" "A_MUX_3.VDD"
equiv "VDD" "A_MUX_4.INV_2_0.VDD"
equiv "VDD" "A_MUX_4.Tr_Gate_0.VDD"
equiv "VDD" "A_MUX_4.Tr_Gate_1.VDD"
equiv "VDD" "A_MUX_4.VDD"
equiv "VDD" "PFD_T2_0.Buffer_V_2_0.VDD"
equiv "VDD" "PFD_T2_0.Buffer_V_2_1.VDD"
equiv "VDD" "PFD_T2_0.INV_mag_0.VDD"
equiv "VDD" "PFD_T2_0.INV_mag_1.VDD"
equiv "VDD" "PFD_T2_0.VDD"
equiv "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_2.VDD"
equiv "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_1.VDD"
equiv "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_2.VDD"
equiv "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_0.VDD"
equiv "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_4.VDD"
equiv "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_3.VDD"
equiv "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.VDD"
equiv "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_3.VDD"
equiv "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.VDD"
equiv "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.VDD"
equiv "VDD" "VCO_DFF_C_0.DFF_3_mag_0.VDD"
equiv "VDD" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.VDD"
equiv "VDD" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.VDD"
equiv "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.VDD"
equiv "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_1.VDD"
equiv "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.VDD"
equiv "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.VDD"
equiv "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_4.VDD"
equiv "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.VDD"
equiv "VDD" "VCO_DFF_C_0.VCO_C_0.VDD"
equiv "VDD" "VCO_DFF_C_0.VDD"
equiv "VDD" "A_MUX_5.INV_2_0.VDD"
equiv "VDD" "A_MUX_5.Tr_Gate_0.VDD"
equiv "VDD" "A_MUX_5.Tr_Gate_1.VDD"
equiv "VDD" "A_MUX_5.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.NAND_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_2.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_3.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_4.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_5.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_6.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.buffer_magic_2.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.buffer_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.buffer_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.NOR_gate_1.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.NOR_gate_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.3_inp_NOR_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.VDD"
equiv "VDD" "7b_divider_magic_2.7b_counter_0.VDD"
equiv "VDD" "7b_divider_magic_2.DFF_magic_0.inverter_magic_2.VDD"
equiv "VDD" "7b_divider_magic_2.DFF_magic_0.inverter_magic_3.VDD"
equiv "VDD" "7b_divider_magic_2.DFF_magic_0.inverter_magic_4.VDD"
equiv "VDD" "7b_divider_magic_2.DFF_magic_0.inverter_magic_5.VDD"
equiv "VDD" "7b_divider_magic_2.DFF_magic_0.inverter_magic_6.VDD"
equiv "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_0.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_2.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_2.VDD"
equiv "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.VDD"
equiv "VDD" "7b_divider_magic_2.DFF_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.divide_by_2_0.inverter_magic_2.VDD"
equiv "VDD" "7b_divider_magic_2.divide_by_2_0.inverter_magic_3.VDD"
equiv "VDD" "7b_divider_magic_2.divide_by_2_0.inverter_magic_4.VDD"
equiv "VDD" "7b_divider_magic_2.divide_by_2_0.inverter_magic_5.VDD"
equiv "VDD" "7b_divider_magic_2.divide_by_2_0.inverter_magic_6.VDD"
equiv "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_0.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_1.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_2.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_2.VDD"
equiv "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.VDD"
equiv "VDD" "7b_divider_magic_2.divide_by_2_0.VDD"
equiv "VDD" "7b_divider_magic_2.divide_by_2_1.inverter_magic_2.VDD"
equiv "VDD" "7b_divider_magic_2.divide_by_2_1.inverter_magic_3.VDD"
equiv "VDD" "7b_divider_magic_2.divide_by_2_1.inverter_magic_4.VDD"
equiv "VDD" "7b_divider_magic_2.divide_by_2_1.inverter_magic_5.VDD"
equiv "VDD" "7b_divider_magic_2.divide_by_2_1.inverter_magic_6.VDD"
equiv "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_1.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_2.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_2.VDD"
equiv "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.VDD"
equiv "VDD" "7b_divider_magic_2.divide_by_2_1.VDD"
equiv "VDD" "7b_divider_magic_2.mux_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.mux_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.mux_magic_0.OR_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.mux_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.OR_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.OR_magic_2.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.p2_gen_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.p3_gen_magic_0.VDD"
equiv "VDD" "7b_divider_magic_2.VDD"
substrate "VSS" 0 0 33470 8331 m1 0 0 0 0 46557056 1315120 74376518 1846590 0 0 0 0 11260528 221692 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 384145113 5833398 58509863 1363138 20090287 240116 791427860 4329744 252189111 1953908
equiv "VSS" "cap_240p_0.M"
equiv "VSS" "Tappered_Buffer_4.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.NAND_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_2.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_3.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_4.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_5.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.inverter_magic_6.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.buffer_magic_2.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.buffer_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.buffer_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.NOR_gate_1.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.NOR_gate_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.3_inp_NOR_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.VSS"
equiv "VSS" "7b_divider_magic_0.7b_counter_0.VSS"
equiv "VSS" "7b_divider_magic_0.DFF_magic_0.inverter_magic_2.VSS"
equiv "VSS" "7b_divider_magic_0.DFF_magic_0.inverter_magic_3.VSS"
equiv "VSS" "7b_divider_magic_0.DFF_magic_0.inverter_magic_4.VSS"
equiv "VSS" "7b_divider_magic_0.DFF_magic_0.inverter_magic_5.VSS"
equiv "VSS" "7b_divider_magic_0.DFF_magic_0.inverter_magic_6.VSS"
equiv "VSS" "7b_divider_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.DFF_magic_0.tg_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.DFF_magic_0.tg_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.DFF_magic_0.tg_magic_2.VSS"
equiv "VSS" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.VSS"
equiv "VSS" "7b_divider_magic_0.DFF_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.divide_by_2_0.inverter_magic_2.VSS"
equiv "VSS" "7b_divider_magic_0.divide_by_2_0.inverter_magic_3.VSS"
equiv "VSS" "7b_divider_magic_0.divide_by_2_0.inverter_magic_4.VSS"
equiv "VSS" "7b_divider_magic_0.divide_by_2_0.inverter_magic_5.VSS"
equiv "VSS" "7b_divider_magic_0.divide_by_2_0.inverter_magic_6.VSS"
equiv "VSS" "7b_divider_magic_0.divide_by_2_0.tg_magic_0.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.divide_by_2_0.tg_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.divide_by_2_0.tg_magic_1.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.divide_by_2_0.tg_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.divide_by_2_0.tg_magic_2.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.divide_by_2_0.tg_magic_2.VSS"
equiv "VSS" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.VSS"
equiv "VSS" "7b_divider_magic_0.divide_by_2_0.VSS"
equiv "VSS" "7b_divider_magic_0.divide_by_2_1.inverter_magic_2.VSS"
equiv "VSS" "7b_divider_magic_0.divide_by_2_1.inverter_magic_3.VSS"
equiv "VSS" "7b_divider_magic_0.divide_by_2_1.inverter_magic_4.VSS"
equiv "VSS" "7b_divider_magic_0.divide_by_2_1.inverter_magic_5.VSS"
equiv "VSS" "7b_divider_magic_0.divide_by_2_1.inverter_magic_6.VSS"
equiv "VSS" "7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.divide_by_2_1.tg_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.divide_by_2_1.tg_magic_1.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.divide_by_2_1.tg_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.divide_by_2_1.tg_magic_2.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.divide_by_2_1.tg_magic_2.VSS"
equiv "VSS" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.VSS"
equiv "VSS" "7b_divider_magic_0.divide_by_2_1.VSS"
equiv "VSS" "7b_divider_magic_0.mux_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.mux_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.mux_magic_0.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.mux_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.OR_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.OR_magic_2.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.p2_gen_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.p3_gen_magic_0.VSS"
equiv "VSS" "7b_divider_magic_0.VSS"
equiv "VSS" "A_MUX_0.INV_2_0.VSS"
equiv "VSS" "A_MUX_0.Tr_Gate_0.VSS"
equiv "VSS" "A_MUX_0.Tr_Gate_1.VSS"
equiv "VSS" "A_MUX_0.VSS"
equiv "VSS" "cap_11p_0.M"
equiv "VSS" "Tappered_Buffer_0.VSS"
equiv "VSS" "Tappered_Buffer_1.VSS"
equiv "VSS" "Tappered_Buffer_2.VSS"
equiv "VSS" "Tappered_Buffer_5.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.NAND_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_2.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_3.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_4.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_5.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.inverter_magic_6.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.buffer_magic_2.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.buffer_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.buffer_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.NOR_gate_1.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.NOR_gate_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.3_inp_NOR_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.VSS"
equiv "VSS" "7b_divider_magic_1.7b_counter_0.VSS"
equiv "VSS" "7b_divider_magic_1.DFF_magic_0.inverter_magic_2.VSS"
equiv "VSS" "7b_divider_magic_1.DFF_magic_0.inverter_magic_3.VSS"
equiv "VSS" "7b_divider_magic_1.DFF_magic_0.inverter_magic_4.VSS"
equiv "VSS" "7b_divider_magic_1.DFF_magic_0.inverter_magic_5.VSS"
equiv "VSS" "7b_divider_magic_1.DFF_magic_0.inverter_magic_6.VSS"
equiv "VSS" "7b_divider_magic_1.DFF_magic_0.tg_magic_0.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.DFF_magic_0.tg_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.DFF_magic_0.tg_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.DFF_magic_0.tg_magic_2.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.DFF_magic_0.tg_magic_2.VSS"
equiv "VSS" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.VSS"
equiv "VSS" "7b_divider_magic_1.DFF_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.divide_by_2_0.inverter_magic_2.VSS"
equiv "VSS" "7b_divider_magic_1.divide_by_2_0.inverter_magic_3.VSS"
equiv "VSS" "7b_divider_magic_1.divide_by_2_0.inverter_magic_4.VSS"
equiv "VSS" "7b_divider_magic_1.divide_by_2_0.inverter_magic_5.VSS"
equiv "VSS" "7b_divider_magic_1.divide_by_2_0.inverter_magic_6.VSS"
equiv "VSS" "7b_divider_magic_1.divide_by_2_0.tg_magic_0.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.divide_by_2_0.tg_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.divide_by_2_0.tg_magic_1.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.divide_by_2_0.tg_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.divide_by_2_0.tg_magic_2.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.divide_by_2_0.tg_magic_2.VSS"
equiv "VSS" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.VSS"
equiv "VSS" "7b_divider_magic_1.divide_by_2_0.VSS"
equiv "VSS" "7b_divider_magic_1.divide_by_2_1.inverter_magic_2.VSS"
equiv "VSS" "7b_divider_magic_1.divide_by_2_1.inverter_magic_3.VSS"
equiv "VSS" "7b_divider_magic_1.divide_by_2_1.inverter_magic_4.VSS"
equiv "VSS" "7b_divider_magic_1.divide_by_2_1.inverter_magic_5.VSS"
equiv "VSS" "7b_divider_magic_1.divide_by_2_1.inverter_magic_6.VSS"
equiv "VSS" "7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.divide_by_2_1.tg_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.divide_by_2_1.tg_magic_1.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.divide_by_2_1.tg_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.divide_by_2_1.tg_magic_2.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.divide_by_2_1.tg_magic_2.VSS"
equiv "VSS" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.VSS"
equiv "VSS" "7b_divider_magic_1.divide_by_2_1.VSS"
equiv "VSS" "7b_divider_magic_1.mux_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.mux_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.mux_magic_0.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.mux_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.OR_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.OR_magic_2.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.p2_gen_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.p3_gen_magic_0.VSS"
equiv "VSS" "7b_divider_magic_1.VSS"
equiv "VSS" "Tappered_Buffer_6.VSS"
equiv "VSS" "A_MUX_6.INV_2_0.VSS"
equiv "VSS" "A_MUX_6.Tr_Gate_0.VSS"
equiv "VSS" "A_MUX_6.Tr_Gate_1.VSS"
equiv "VSS" "A_MUX_6.VSS"
equiv "VSS" "CP_1_0.VSS"
equiv "VSS" "A_MUX_1.INV_2_0.VSS"
equiv "VSS" "A_MUX_1.Tr_Gate_0.VSS"
equiv "VSS" "A_MUX_1.Tr_Gate_1.VSS"
equiv "VSS" "A_MUX_1.VSS"
equiv "VSS" "A_MUX_2.INV_2_0.VSS"
equiv "VSS" "A_MUX_2.Tr_Gate_0.VSS"
equiv "VSS" "A_MUX_2.Tr_Gate_1.VSS"
equiv "VSS" "A_MUX_2.VSS"
equiv "VSS" "A_MUX_3.INV_2_0.VSS"
equiv "VSS" "A_MUX_3.Tr_Gate_0.VSS"
equiv "VSS" "A_MUX_3.Tr_Gate_1.VSS"
equiv "VSS" "A_MUX_3.VSS"
equiv "VSS" "A_MUX_4.INV_2_0.VSS"
equiv "VSS" "A_MUX_4.Tr_Gate_0.VSS"
equiv "VSS" "A_MUX_4.Tr_Gate_1.VSS"
equiv "VSS" "A_MUX_4.VSS"
equiv "VSS" "PFD_T2_0.Buffer_V_2_0.VSS"
equiv "VSS" "PFD_T2_0.Buffer_V_2_1.VSS"
equiv "VSS" "PFD_T2_0.INV_mag_0.VSS"
equiv "VSS" "PFD_T2_0.INV_mag_1.VSS"
equiv "VSS" "PFD_T2_0.VSS"
equiv "VSS" "INV_2_0.VSS"
equiv "VSS" "INV_2_1.VSS"
equiv "VSS" "Current_Mirror_Top_0.VSS"
equiv "VSS" "Tappered_Buffer_7.VSS"
equiv "VSS" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_2.VSS"
equiv "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_1.VSS"
equiv "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_2.VSS"
equiv "VSS" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_0.VSS"
equiv "VSS" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_4.VSS"
equiv "VSS" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_3.VSS"
equiv "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.VSS"
equiv "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_3.VSS"
equiv "VSS" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.VSS"
equiv "VSS" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.VSS"
equiv "VSS" "VCO_DFF_C_0.DFF_3_mag_0.VSS"
equiv "VSS" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.NMOS_Pairs_0.VSS"
equiv "VSS" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_0.VSS"
equiv "VSS" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.NMOS_Pairs_0.VSS"
equiv "VSS" "VCO_DFF_C_0.VCO_C_0.DelayCell_mag_1.VSS"
equiv "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_0.VSS"
equiv "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_1.VSS"
equiv "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_2.VSS"
equiv "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_3.VSS"
equiv "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_4.VSS"
equiv "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_5.VSS"
equiv "VSS" "VCO_DFF_C_0.VCO_C_0.VSS"
equiv "VSS" "VCO_DFF_C_0.VSS"
equiv "VSS" "Tappered_Buffer_8.VSS"
equiv "VSS" "A_MUX_5.INV_2_0.VSS"
equiv "VSS" "A_MUX_5.Tr_Gate_0.VSS"
equiv "VSS" "A_MUX_5.Tr_Gate_1.VSS"
equiv "VSS" "A_MUX_5.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.NAND_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_2.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_3.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_4.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_5.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.inverter_magic_6.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.buffer_magic_2.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.buffer_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.buffer_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.NOR_gate_1.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.NOR_gate_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.3_inp_NOR_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.VSS"
equiv "VSS" "7b_divider_magic_2.7b_counter_0.VSS"
equiv "VSS" "7b_divider_magic_2.DFF_magic_0.inverter_magic_2.VSS"
equiv "VSS" "7b_divider_magic_2.DFF_magic_0.inverter_magic_3.VSS"
equiv "VSS" "7b_divider_magic_2.DFF_magic_0.inverter_magic_4.VSS"
equiv "VSS" "7b_divider_magic_2.DFF_magic_0.inverter_magic_5.VSS"
equiv "VSS" "7b_divider_magic_2.DFF_magic_0.inverter_magic_6.VSS"
equiv "VSS" "7b_divider_magic_2.DFF_magic_0.tg_magic_0.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.DFF_magic_0.tg_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.DFF_magic_0.tg_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.DFF_magic_0.tg_magic_2.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.DFF_magic_0.tg_magic_2.VSS"
equiv "VSS" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.VSS"
equiv "VSS" "7b_divider_magic_2.DFF_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.divide_by_2_0.inverter_magic_2.VSS"
equiv "VSS" "7b_divider_magic_2.divide_by_2_0.inverter_magic_3.VSS"
equiv "VSS" "7b_divider_magic_2.divide_by_2_0.inverter_magic_4.VSS"
equiv "VSS" "7b_divider_magic_2.divide_by_2_0.inverter_magic_5.VSS"
equiv "VSS" "7b_divider_magic_2.divide_by_2_0.inverter_magic_6.VSS"
equiv "VSS" "7b_divider_magic_2.divide_by_2_0.tg_magic_0.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.divide_by_2_0.tg_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.divide_by_2_0.tg_magic_1.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.divide_by_2_0.tg_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.divide_by_2_0.tg_magic_2.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.divide_by_2_0.tg_magic_2.VSS"
equiv "VSS" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.VSS"
equiv "VSS" "7b_divider_magic_2.divide_by_2_0.VSS"
equiv "VSS" "7b_divider_magic_2.divide_by_2_1.inverter_magic_2.VSS"
equiv "VSS" "7b_divider_magic_2.divide_by_2_1.inverter_magic_3.VSS"
equiv "VSS" "7b_divider_magic_2.divide_by_2_1.inverter_magic_4.VSS"
equiv "VSS" "7b_divider_magic_2.divide_by_2_1.inverter_magic_5.VSS"
equiv "VSS" "7b_divider_magic_2.divide_by_2_1.inverter_magic_6.VSS"
equiv "VSS" "7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.divide_by_2_1.tg_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.divide_by_2_1.tg_magic_1.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.divide_by_2_1.tg_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.divide_by_2_1.tg_magic_2.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.divide_by_2_1.tg_magic_2.VSS"
equiv "VSS" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.VSS"
equiv "VSS" "7b_divider_magic_2.divide_by_2_1.VSS"
equiv "VSS" "7b_divider_magic_2.mux_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.mux_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.mux_magic_0.OR_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.mux_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.OR_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.OR_magic_2.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.p2_gen_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.p3_gen_magic_0.VSS"
equiv "VSS" "7b_divider_magic_2.VSS"
cap "a_7726_42535#" "a_7507_41559#" 234.773
cap "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 1027.21
cap "a_62896_n7713#" "Q17" 0.247991
cap "a_n886_45233#" "Q26" 0.376878
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_0.OR_magic_1.VOUT" 565.931
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "P02" 28.1097
cap "A1" "a_81183_n14623#" 135.666
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "D2" 2.02529
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "VDD" 1166.22
cap "a_66336_n8296#" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 0.0546428
cap "a_11701_n23367#" "Q02" 0.0248372
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D" 8.5118
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" "a_19784_n19011#" 1.38376
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" "a_20000_n19011#" 109.08
cap "a_42628_10426#" "a_42928_10632#" 41.4735
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" 148.797
cap "D26G" "a_2290_52905#" 51.1412
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 249.232
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 245.811
cap "D2" "a_23636_n10995#" 16.4055
cap "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A" "a_18405_n24991#" 368.47
cap "a_19584_n19011#" "a_19784_n19011#" 518.76
cap "a_30033_n15837#" "VDD" 97.9418
cap "a_45328_8976#" "a_45628_8148#" 0.00832975
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" "D27G" 1.80604
cap "D7" "a_n378_60433#" 17.4685
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "D27G" 370.036
cap "a_7259_50987#" "D10" 8.52771
cap "a_12992_56406#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 0.000179239
cap "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 1375.81
cap "a_4331_34816#" "F_IN" 1.5749
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" "Q23" 4.09417
cap "A1" "a_66094_n10034#" 39.0618
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 1088.91
cap "Q14" "a_58790_n14623#" 2.00497
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN" "D15" 2.67297
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "LD2" 0.0109723
cap "a_15648_50005#" "D11" 18.8836
cap "a_5448_57191#" "VDD" 50.2018
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "a_14874_n22920#" 0.223974
cap "a_36685_10901#" "ITAIL_SRC" 0.598303
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 20.6866
cap "D16" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 12.5905
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "F_IN" 1305.47
cap "a_58790_n7103#" "D12" 17.4685
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" 346.79
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" "a_81366_n8999#" 382.594
cap "Q07" "a_10882_n12949#" 3.60589
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 12.4358
cap "a_64106_n14784#" "Q16" 74.3974
cap "a_11346_28482#" "a_11853_29026#" 297.874
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" "7b_divider_magic_1.mux_magic_0.IN1" 319.54
cap "a_70734_n18991#" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 0.0115856
cap "Q21" "a_308_45233#" 15.4052
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "a_29489_n15150#" 27.6289
cap "Q22" "a_15419_59883#" 4.22547
cap "D7" "a_n281_56558#" 1.20977
cap "VDD" "ITAIL_SINK" 6206.19
cap "a_66336_n12319#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 0.109856
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "Q13" 0.00878202
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" "D10" 1040.21
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 0.211349
cap "VDD" "a_15056_n10010#" 75.0109
cap "7b_divider_magic_1.LD" "a_8292_59889#" 2.87988
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" "Q16" 121.259
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "a_66320_n24524#" 1.56769
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" 1337.19
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 37.1671
cap "a_4463_35404#" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D" 0.108308
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "a_4518_37151#" 0.129046
cap "a_4463_36036#" "a_4518_37799#" 2.1175
cap "a_7259_36140#" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 121.41
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D" 3.74637
cap "a_84615_n16324#" "7b_divider_magic_0.DFF_magic_0.D" 0.224916
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "a_11368_59883#" 0.181219
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_12992_59901#" 0.172718
cap "a_33465_n15150#" "a_33465_n13577#" 3.29081
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "a_76272_n15207#" 654.223
cap "VDD" "a_13476_59901#" 412.374
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 0.631141
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "a_14935_52799#" 0.0891788
cap "Q25" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 0.119519
cap "Q21" "a_15419_52799#" 84.9387
cap "a_7259_54805#" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 1.34217
cap "a_76272_n9990#" "a_76688_n9990#" 153.097
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 333.934
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "a_62566_n15817#" 222.898
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 0.536897
cap "S2" "a_29875_10702#" 719.523
cap "a_11267_n24991#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 0.0992794
cap "Q11" "a_73246_n12319#" 0.849881
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 4.34228
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 1372.06
cap "Q14" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 272.319
cap "P12" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.06965
cap "D14" "a_70734_n18991#" 22.7068
cap "a_38847_n18160#" "7b_divider_magic_2.OR_magic_1.VOUT" 0.436305
cap "a_24437_9224#" "DN_INPUT" 1.32402
cap "Q21" "a_7743_44669#" 1.19368
cap "DN1" "A_MUX_4.Tr_Gate_1.CLK" 490.846
cap "a_66024_n18849#" "a_66024_n18402#" 13.685
cap "D16" "Q16" 1172.84
cap "a_91537_n17765#" "7b_divider_magic_0.mux_magic_0.OR_magic_0.A" 397.486
cap "7b_divider_magic_2.CLK" "a_27612_n13372#" 3.24928
cap "a_62435_n22900#" "a_62435_n23347#" 13.6652
cap "a_80733_n22266#" "a_80733_n23674#" 475.1
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_0.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 0.183756
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN" 0.0462925
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" 779.035
cap "Q01" "a_25122_n10010#" 2.47208
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_32269_n16212#" 2.67185
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT" "a_30416_n9019#" 0.0189879
cap "a_7790_n22920#" "a_7790_n23367#" 14.2326
cap "VDD" "a_14944_n10054#" 757.5
cap "D12" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 0.18566
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "Q05" 3.75586
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" "a_65904_n24971#" 11.7918
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" "a_62417_n24971#" 16.4329
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_58922_n24971#" 0.172718
cap "7b_divider_magic_2.mux_magic_0.OR_magic_0.A" "a_39047_n18160#" 0.926961
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 9.55811
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "Q03" 7.77491
cap "a_n754_40061#" "LD2" 6.05705
cap "a_1925_45777#" "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" 2.00497
cap "a_n379_45777#" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 0.926961
cap "a_18821_n20046#" "Q04" 3.39888
cap "D15" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 0.0158884
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 0.276282
cap "D27G" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 24.8147
cap "a_83507_n13396#" "VDD" 942.913
cap "a_17043_49268#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" 1.98628
cap "Q14" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 139.061
cap "Q15" "a_70734_n18991#" 0.0754568
cap "a_15186_n8316#" "Q02" 0.502252
cap "a_18618_n7166#" "Q01" 222.965
cap "a_22296_n8316#" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 1.03371
cap "VDD" "Q26" 9414.79
cap "a_4838_48911#" "a_5525_49663#" 3.08302
cap "a_7142_38040#" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 0.0546428
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" 1.97026
cap "a_30290_n12019#" "a_32357_n13416#" 2.1175
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "a_15419_59883#" 0.70242
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" "a_15866_59883#" 1.01221
cap "a_12956_n9588#" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 0.0240125
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "a_12956_n10996#" 397.486
cap "PFD_T2_0.FDIV" "a_22966_11778#" 0.014005
cap "a_11267_n20046#" "Q05" 0.300915
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" "Q04" 74.0325
cap "a_6032_48911#" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 0.177344
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 6.90037
cap "a_73246_n13513#" "D14" 0.400136
cap "Q06" "a_12956_n16212#" 17.5232
cap "a_7640_n10621#" "7b_divider_magic_2.CLK" 4.48625
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "LD0" 18.5949
cap "a_58922_n25455#" "D17G" 62.7836
cap "D16" "a_62417_n24971#" 0.571351
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" "D12" 3.88917
cap "a_43528_8770#" "a_43228_9598#" 0.00832975
cap "a_58940_n23347#" "Q15" 582.233
cap "D7" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 7.31752
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_36596_n13382#" 0.048623
cap "a_11285_n17938#" "VDD" 496.897
cap "a_69089_n18991#" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 2.71595
cap "a_10921_59883#" "a_11368_59883#" 14.2326
cap "a_70934_n18991#" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" 65.451
cap "D7" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 15.1891
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 0.139114
cap "7b_divider_magic_2.CLK" "a_34009_n14643#" 198.507
cap "a_15648_48721#" "D9" 0.811542
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "a_15419_56388#" 0.00712218
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 0.700547
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "VDD" 1168.57
cap "a_22096_n14643#" "VDD" 883.878
cap "a_17510_n8199#" "D1" 36.4002
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" "a_18618_n8360#" 0.102929
cap "a_26402_n10010#" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 166.796
cap "Q25" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 11.0335
cap "a_17043_49268#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 9.15442
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "a_69768_n8340#" 1.84418
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "a_84948_n8380#" 1.62331
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "a_11285_n22436#" 297.328
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 33.844
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 228.422
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" "Q05" 76.9576
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" "a_15866_56804#" 76.0813
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "D12" 83.2677
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D" "VDD" 1381.99
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "a_58590_n13513#" 124.825
cap "LD0" "a_10727_n12503#" 6.63997
cap "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 390.565
cap "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" "VCTRL_OBV" 1572.12
cap "D3" "a_11285_n22436#" 21.2417
cap "a_232_56327#" "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" 166.79
cap "a_5525_59889#" "D11" 241.39
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "VDD" 1172.14
cap "S2" "UP" 547.095
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" 148.797
cap "D2" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" 7.50801
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 27.934
cap "a_58590_n12319#" "Q16" 25.4391
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 1.81142
cap "a_70934_n23489#" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 0.0189879
cap "a_71150_n23489#" "a_70734_n23489#" 278.439
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 1303.81
cap "Q06" "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT" 0.0105677
cap "a_3007_37649#" "D10" 6.63099
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "Q16" 7.5454
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" "a_66593_n10920#" 0.0627893
cap "VDD" "a_45628_11460#" 255.107
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 0.5395
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "Q03" 0.00878202
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 0.384158
cap "Q06" "a_26072_n7122#" 0.457387
cap "VDD" "a_77222_n7102#" 958.768
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 178.133
cap "a_26402_n10010#" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 111.922
cap "a_62435_n17918#" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 0.0709442
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 1.68307
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_n281_56558#" 12.4638
cap "a_15648_50005#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 45.6133
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" "a_15443_n16157#" 40.3614
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D" "a_15920_n15227#" 4.51368
cap "Q04" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 0.549048
cap "LD1" "a_58590_n9407#" 195.205
cap "D15" "7b_divider_magic_0.DFF_magic_0.D" 40.0934
cap "a_11267_n20977#" "D4" 50.0211
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 0.573566
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "a_2043_58781#" 0.0240125
cap "a_29583_n23694#" "VDD" 976.244
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "a_85159_n14623#" 29.33
cap "G_source_up" "ITAIL_SINK" 0.516657
cap "G_source_dn" "SD01" 852.123
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "a_26272_n13533#" 16.9668
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" "D11" 1103.3
cap "a_33465_n12383#" "a_33465_n13577#" 6.3841
cap "D27G" "a_12992_59901#" 2.13344
cap "Q26" "a_12545_59901#" 1.91565
cap "VCO_DFF_C_0.VCO_C_0.OUT" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 0.922456
cap "VCO_DFF_C_0.VCO_C_0.OUTB" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 348.304
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 3707.98
cap "VDD" "a_14642_n8360#" 981.82
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 6.12229
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_0.mux_magic_0.IN1" 0.0653809
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "D17G" 47.4779
cap "Q27" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 25.2324
cap "A1" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 1342.36
cap "VDD" "a_23636_n14804#" 935.689
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 6.18342
cap "a_64684_n13396#" "Q17" 39.0807
cap "a_7440_n10621#" "a_7440_n9427#" 6.3841
cap "a_14677_50238#" "a_15648_50782#" 518.76
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "VDD" 1231.79
cap "a_5326_9314#" "Tappered_Buffer_7.IN" 226.144
cap "a_44128_12082#" "RES_74k_1.M" 0.398568
cap "VDD" "a_12992_56406#" 237.354
cap "a_43828_11460#" "a_44428_11460#" 41.4735
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 1197.27
cap "a_10727_n12503#" "a_11416_n14643#" 0.30255
cap "a_14754_n24991#" "Q05" 80.4818
cap "a_18405_n24991#" "Q04" 87.5987
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_0.DFF_magic_0.D" 61.2502
cap "Q11" "a_74786_n16192#" 1.19368
cap "a_10727_n12019#" "a_10466_n12949#" 651.048
cap "a_39047_n18160#" "D0" 3.28691
cap "A1" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" 74.279
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "D10" 4.8583
cap "a_7743_59325#" "VDD" 1549.04
cap "a_4463_36036#" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 33.4062
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.CLK" 412.773
cap "a_44128_8770#" "a_44428_8148#" 14.855
cap "a_7142_34064#" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 1.03371
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "a_60130_n13352#" 8.62469
cap "a_58590_n12319#" "a_60130_n11944#" 0.798276
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D" 0.00878202
cap "a_46528_10426#" "a_46228_11254#" 0.00832975
cap "a_25383_n15673#" "a_23636_n14804#" 0.791749
cap "a_83419_n11944#" "a_83507_n13396#" 475.1
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "VDD" 1086.52
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "Q13" 0.233365
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" "Q03" 4.09417
cap "a_84615_n12363#" "A1" 0.898921
cap "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" 1151.41
cap "a_11285_n17938#" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 0.0679568
cap "a_15920_n15227#" "a_15643_n16157#" 1.64266
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "Q24" 0.189142
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "a_58790_n12319#" 149.903
cap "a_42928_10426#" "a_43228_9804#" 14.855
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_n754_54859#" 1.00409
cap "a_1926_60433#" "F_IN" 124.984
cap "S4" "A_MUX_6.IN1" 10.3227
cap "a_7640_n9427#" "Q06" 2.00497
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "a_64596_n11944#" 397.486
cap "D15" "a_74786_n16192#" 16.74
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 3.11259
cap "a_68572_n10975#" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 397.486
cap "D11" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 16.5675
cap "a_7790_n18869#" "Q07" 42.0341
cap "A0" "F_IN" 1.59066
cap "a_25383_n10940#" "a_26272_n12339#" 0.340529
cap "Q11" "a_68660_n15752#" 10.2914
cap "a_20787_n20540#" "a_22417_n20540#" 0.339748
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 6.45283
cap "a_74786_n6727#" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 397.486
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "Q12" 0.760196
cap "a_78762_n6727#" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 0.0357662
cap "a_40387_n17785#" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 0.792112
cap "DN" "DN1" 1254.4
cap "PFD_T2_0.INV_mag_0.OUT" "a_24437_9224#" 371.1
cap "G_source_up" "G_sink_dn" 1.60577
cap "A0" "ITAIL_SRC" 900.875
cap "G_source_dn" "G_sink_up" 484.055
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" "Q12" 146.928
cap "a_17493_46542#" "VDD" 936.682
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "a_11616_n14643#" 0.177344
cap "a_8980_n16212#" "a_7440_n14643#" 0.114283
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "a_7640_n14643#" 1.03371
cap "Q11" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" 298.279
cap "a_25557_8739#" "PFD_T2_0.INV_mag_1.OUT" 0.60699
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" 0.156483
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" 0.0785991
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 0.0109723
cap "LD0" "a_11616_n15837#" 0.109856
cap "a_4518_56714#" "a_4518_56914#" 651.048
cap "Q02" "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 0.700357
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_2.CLK" 18.0206
cap "a_4463_54859#" "Q26" 141.338
cap "Q25" "F_IN" 219.429
cap "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 1355.61
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" "VDD" 463.943
cap "D14" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" 7.50801
cap "OUT11" "D12" 310.656
cap "a_62032_n7713#" "a_62896_n7713#" 8.62162
cap "7b_divider_magic_1.P2" "a_11346_28482#" 0.38963
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 40.6214
cap "D15" "a_68660_n15752#" 8.52771
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" "a_60130_n14784#" 411.546
cap "a_187_37545#" "LD2" 0.088245
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 3.50815
cap "LD1" "a_62766_n15817#" 0.109856
cap "VDD" "a_46228_11254#" 256.893
cap "a_11416_n15837#" "Q03" 0.282614
cap "a_22879_10704#" "a_24436_11277#" 3.39133
cap "a_27735_n10992#" "Q03" 190.794
cap "a_32731_10265#" "CP_1_0.VCTRL" 478.476
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 2.84674
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 5.93923
cap "a_17043_49684#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 2.93915
cap "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 892.936
cap "VDD" "a_14874_n22436#" 375.573
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" "a_66024_n23347#" 0.732777
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" "a_66440_n23347#" 76.1554
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "a_26272_n13533#" 7.5146
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" "a_30767_n12949#" 0.0915423
cap "a_73246_n7102#" "a_74786_n8135#" 0.0715921
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_33465_n13577#" 0.0479619
cap "a_11285_n18422#" "D6" 0.0166098
cap "D15" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" 216.484
cap "a_17490_52919#" "a_15866_52799#" 0.367836
cap "a_12992_52919#" "a_11368_53215#" 0.124905
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" "D9" 9.69697
cap "a_2042_44125#" "a_2955_42690#" 0.0138854
cap "Q23" "a_8336_34064#" 146.333
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_2.IN" "7b_divider_magic_0.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 258.261
cap "a_18618_n9933#" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 124.825
cap "a_17523_n19011#" "D3" 7.65907
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "D3" 0.578014
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "Q16" 157.166
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 0.134703
cap "a_42628_11460#" "a_42928_10632#" 0.00832975
cap "Q14" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" 161.45
cap "a_n886_53639#" "F_IN" 0.657594
cap "a_7790_n18422#" "Q03" 80.4818
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_0.mux_magic_0.IN1" 104.008
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" "a_58590_n15817#" 127.709
cap "Q25" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 0.866093
cap "a_11368_56388#" "D27G" 495.668
cap "D9" "a_15866_56388#" 54.0674
cap "a_46228_11460#" "a_46828_11254#" 41.4735
cap "a_65904_n24971#" "a_65904_n24524#" 14.2326
cap "a_73767_n25018#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" 131.511
cap "a_71937_n25018#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" 51.4567
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "VDD" 1091.24
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 2182.84
cap "D16" "a_66024_n23347#" 63.4268
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 0.0076275
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 1.07492
cap "a_73246_n9406#" "a_73446_n9406#" 297.874
cap "a_64106_n9568#" "a_66094_n10034#" 1.51704
cap "a_62566_n9407#" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 0.102929
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "Q16" 21.9146
cap "a_11416_n10621#" "a_11616_n10621#" 296.58
cap "A1" "a_62896_n7713#" 2.91184
cap "Q07" "a_18618_n8360#" 0.457712
cap "VDD" "a_67070_n9990#" 4.06596
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "a_84615_n16324#" 250.568
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" 3.4566
cap "a_14754_n24544#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" 102.455
cap "a_14935_59883#" "a_15419_59883#" 33.5366
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_11368_56388#" 9.40801
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "F_IN" 446.179
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "a_7593_42855#" 0.0193783
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "a_7726_42535#" 4.08948
cap "D16G" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 44.1818
cap "7b_divider_magic_2.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 1.29363
cap "a_68660_n15752#" "D13" 44.0379
cap "PFD_T2_0.Buffer_V_2_0.IN" "VDD" 1307.86
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 0.0309488
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 1.18243
cap "Q21" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 614.682
cap "D17G" "a_62435_n18849#" 495.668
cap "a_34009_n14643#" "D3" 40.1361
cap "D2" "a_22296_n15837#" 4.52013
cap "a_26402_n15227#" "a_26272_n13533#" 5.6505
cap "a_13039_47086#" "a_12995_44912#" 0.321289
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 2.6646
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "a_n281_56558#" 508.198
cap "a_89214_1773#" "a_90846_3167#" 2106.1
cap "a_15648_47944#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 2.31167
cap "a_60130_n9568#" "a_60130_n10976#" 475.1
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" 46.3918
cap "D7" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" 4.75888
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" "D10" 7.29321
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" "D13" 78.4588
cap "Q27" "a_15419_59883#" 0.00502506
cap "Q23" "a_15866_59883#" 302.541
cap "VDD" "PFD_T2_0.FIN" 1780.72
cap "a_58590_n14623#" "Q17" 42.8678
cap "a_58790_n7103#" "Q12" 0.699229
cap "a_61877_n6783#" "a_61877_n7267#" 14.1428
cap "a_7790_n18422#" "a_8188_n20046#" 0.300763
cap "a_7790_n18869#" "a_7772_n20046#" 190.683
cap "Q11" "a_65792_n12363#" 0.849881
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 6.27111
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "VDD" 1177.46
cap "7b_divider_magic_1.mux_magic_0.IN2" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 322.09
cap "a_61877_n12483#" "VDD" 1068.64
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "Q01" 147.161
cap "D5" "Q02" 250.544
cap "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 0.550802
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "D17G" 4.84743
cap "D15" "a_58922_n24971#" 0.530867
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" "a_17493_44912#" 1.5049
cap "a_76533_n10436#" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D" 36.9626
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 152.918
cap "a_4463_58693#" "a_5525_59889#" 0.114283
cap "a_4463_58893#" "a_4331_59889#" 0.0715921
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "D3" 162.62
cap "7b_divider_magic_1.LD" "a_n885_59889#" 1.05731
cap "VDD" "PFD_T2_0.INV_mag_1.IN" 5090.83
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" "Q26" 0.381132
cap "a_2042_44125#" "a_2290_41559#" 0.063369
cap "a_66336_n13513#" "a_65792_n13557#" 295.691
cap "D10" "a_15866_56388#" 8.66679
cap "7b_divider_magic_2.CLK" "a_37671_n8400#" 2.6334
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" "a_7640_n8317#" 1.30004
cap "LD0" "7b_divider_magic_2.DFF_magic_0.D" 477.933
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" "a_35743_n8400#" 6.97641
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "a_62417_n20026#" 101.994
cap "a_10437_52799#" "VDD" 375.573
cap "Q17" "a_59356_n18849#" 5.50047
cap "a_n886_53639#" "a_308_53639#" 6.3841
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "a_12995_44912#" 0.0726425
cap "a_7440_n8317#" "a_7640_n8317#" 297.874
cap "a_n754_54859#" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 0.0240125
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "a_18618_n8360#" 0.108368
cap "a_23636_n6747#" "a_22096_n8316#" 0.114283
cap "a_18508_8715#" "VDD" 1205.35
cap "A1" "a_6505_4677#" 0.737427
cap "a_4463_40061#" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 0.0357662
cap "a_60130_n11944#" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 0.00151552
cap "a_29489_n15150#" "a_28381_n15772#" 1.13879
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "a_60130_n9568#" 0.0100627
cap "a_73767_n25018#" "D12" 4.82738
cap "a_7743_55349#" "a_8292_55913#" 0.798276
cap "a_10921_56388#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 62.8038
cap "a_10437_56388#" "D9" 8.80258
cap "P02" "7b_divider_magic_2.OR_magic_1.VOUT" 14.5661
cap "a_69768_n15130#" "a_69768_n13557#" 3.29081
cap "7b_divider_magic_1.DFF_magic_0.D" "a_187_37545#" 0.0136447
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" 0.0269737
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" "a_22296_n14643#" 2.00497
cap "D26G" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 0.689526
cap "7b_divider_magic_2.mux_magic_0.IN1" "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" 4.49267
cap "a_7743_35604#" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 172.782
cap "D15" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 0.433167
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" "7b_divider_magic_0.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 228.683
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "a_74786_n14784#" 411.546
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" "a_66593_n16137#" 40.3614
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN" "7b_divider_magic_0.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 3.2019
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 8.94463
cap "a_81174_n10972#" "a_81440_n11999#" 0.002101
cap "Q13" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT" 0.00159768
cap "a_72137_n20520#" "D14" 26.5528
cap "a_815_41801#" "a_2290_41559#" 0.539346
cap "Q12" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 289.618
cap "VDD" "7b_divider_magic_0.p3_gen_magic_0.P3" 2634
cap "a_50630_6066#" "VCO_DFF_C_0.OUTB" 1700.02
cap "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" 0.565756
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "D3" 14.268
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" "D3" 1040.21
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" "a_7507_41559#" 113.665
cap "a_11285_n22920#" "Q02" 80.4818
cap "OUT01" "a_49016_n7441#" 251.311
cap "D5" "S7" 525.804
cap "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 0.349992
cap "a_19784_n19011#" "a_20000_n19011#" 325.606
cap "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" "a_70734_n23489#" 380.985
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" "D12" 0.669815
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" 0.00767638
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 0.0416427
cap "D26G" "a_17043_53335#" 1.56769
cap "VDD" "a_73246_n8296#" 883.878
cap "Q14" "a_73767_n20520#" 11.4035
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 0.336891
cap "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" "D1" 2.15027
cap "D14" "D17G" 12.1286
cap "a_81366_n8999#" "Q12" 0.475611
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 1228.93
cap "D4" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 1.45464
cap "a_46528_8976#" "a_46528_8770#" 226.83
cap "a_73446_n12319#" "A1" 4.54264
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_2.CLK" 0.183396
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 4.20104
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 0.936981
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" "D0" 1.01106
cap "Q14" "a_76272_n15207#" 0.00716018
cap "D15" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 0.569866
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" "Q12" 0.0121863
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 1.80535
cap "a_11267_n20493#" "D4" 50.1274
cap "VDD" "a_46528_8770#" 255.107
cap "a_10437_56388#" "D10" 0.13098
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D" "a_25383_n10940#" 103.487
cap "a_n886_41257#" "D9" 2.95588
cap "a_68660_n8179#" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 1.37059
cap "a_58940_n23347#" "Q17" 0.926688
cap "a_17537_47086#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 0.790586
cap "a_7142_48911#" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 1.03371
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "D8" 1.79281
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "a_27612_n11964#" 397.486
cap "a_30033_n14643#" "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 0.0244163
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_7142_38040#" 7.5146
cap "a_14785_38090#" "7b_divider_magic_1.OR_magic_2.VOUT" 0.267576
cap "7b_divider_magic_1.OR_magic_2.A" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 31.1716
cap "Q07" "a_10466_n12949#" 11.5996
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" 17.5944
cap "a_14754_n24544#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.155496
cap "a_11683_n20046#" "D4" 2.78167
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" "D13" 0.0508538
cap "D15" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 113.388
cap "Q15" "D17G" 419.511
cap "7b_divider_magic_1.P2" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 310.641
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_61877_n7267#" 12.4638
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" 0.0394397
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "Q12" 9.62195
cap "a_n754_50251#" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 172.782
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN" "7b_divider_magic_2.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 0.0488519
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "D0" 9.80647
cap "a_11150_48721#" "a_11150_47944#" 325.606
cap "LD1" "a_58790_n7103#" 3.91464
cap "a_84615_n16324#" "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" 0.00713299
cap "a_11701_n23367#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 0.609565
cap "a_14874_n22920#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 82.7102
cap "Q11" "a_77422_n8296#" 3.57007
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "a_73446_n8296#" 1.03371
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "D9" 2.76539
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 49.6214
cap "VDD" "a_28293_n16212#" 1589.65
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "a_308_49663#" 1.84418
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "a_1881_49879#" 124.825
cap "a_2042_50987#" "a_3075_49879#" 0.0715921
cap "a_1882_55913#" "a_1926_56457#" 295.691
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_3120_56457#" 119.965
cap "a_23636_n11964#" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 14.9013
cap "a_11267_n24544#" "D4" 3.76581
cap "a_22296_n10620#" "a_22296_n9426#" 20.6349
cap "Q13" "a_80588_n11061#" 186.943
cap "D4" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 2.13373
cap "VDD" "a_77552_n15207#" 75.0109
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 1370.76
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 0.0010292
cap "Q14" "a_66593_n16137#" 0.0176392
cap "a_78762_n11944#" "a_78762_n13352#" 475.1
cap "a_2042_50987#" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 29.4081
cap "7b_divider_magic_1.LD" "Q26" 1546.03
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q" "D1" 418.473
cap "VCO_DFF_C_0.OUTB" "VCO_DFF_C_0.OUT" 487.178
cap "a_69768_n11107#" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D" 0.0162546
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 964.754
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN" "7b_divider_magic_0.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 228.683
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "Q11" 0.794493
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 412.364
cap "Q22" "a_2376_52257#" 97.8894
cap "Q11" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 264.836
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 1.125
cap "a_77422_n13513#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 27.8712
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" 1.94407
cap "a_3075_49879#" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 0.137072
cap "7b_divider_magic_1.OR_magic_2.A" "7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT" 316.394
cap "D10" "a_8172_42690#" 13.1102
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" "a_15419_52799#" 414.681
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 140.508
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 933.17
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 17.3282
cap "7b_divider_magic_1.P2" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" 0.351176
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" "a_73246_n8296#" 124.825
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 1.13869
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" "a_22296_n12339#" 29.1581
cap "a_4331_59889#" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 127.709
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" 18.3584
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 1.08097
cap "a_22096_n9426#" "Q02" 0.568891
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 0.901182
cap "a_17510_n10555#" "a_17510_n8199#" 1.1198
cap "a_13534_n13416#" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 33.4062
cap "a_42628_11254#" "A_MUX_6.IN1" 46.8349
cap "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 0.702439
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 515.879
cap "VDD" "a_7640_n13533#" 12.3825
cap "D16G" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 341.455
cap "a_14754_n24991#" "D1" 0.312826
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "a_69768_n9913#" 195.205
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" "Q05" 0.0754568
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" "Q04" 308.871
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D" "VDD" 1380.66
cap "a_45028_11254#" "a_45328_10426#" 0.00832975
cap "a_13476_52919#" "Q21" 7.19694
cap "a_12992_52919#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 83.4159
cap "a_12545_52919#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 2.61284
cap "a_17490_52919#" "Q25" 80.4818
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 2.38774
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_26272_n12339#" 0.109856
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_4463_44037#" 2.67185
cap "D7" "a_n698_56714#" 2.09691
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "Q22" 3.33701
cap "a_19584_n19011#" "Q04" 19.778
cap "a_20787_n25038#" "D4" 1.6237
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "Q05" 2.24689
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D" "Q04" 1.44496
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "a_7098_39008#" 27.6289
cap "VDD" "a_39047_n18160#" 55.9487
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "VDD" 1175.22
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 0.0343567
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 3.2019
cap "LD1" "a_81366_n8999#" 10.2211
cap "a_11150_50005#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 24.7297
cap "LD2" "a_n90_31542#" 375.78
cap "a_17537_45456#" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 15.9811
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" "F_IN" 686.735
cap "a_22966_11778#" "DN_INPUT" 3.32367
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "VDD" 1242.38
cap "a_78762_n8135#" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 0.0240125
cap "a_15056_n15227#" "a_15186_n13533#" 5.6505
cap "VDD" "7b_divider_magic_1.mux_magic_0.IN1" 6480.5
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" "a_62435_n22416#" 297.328
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 228.422
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "a_58940_n18849#" 0.734657
cap "a_3119_48911#" "D8" 3.49877
cap "a_81917_n12929#" "D15" 9.93466
cap "a_42628_9804#" "a_42928_10632#" 0.00832975
cap "D10" "a_8336_38040#" 30.7933
cap "a_15920_n10010#" "a_15443_n10940#" 153.097
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D" "a_23636_n9587#" 123.245
cap "a_8292_45233#" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 3.14773
cap "7b_divider_magic_1.P2" "7b_divider_magic_1.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 1.42502
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" "Q03" 80.9145
cap "a_62896_n12929#" "a_64684_n13396#" 0.0118519
cap "LD0" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 0.765646
cap "D16" "a_65904_n20473#" 3.21662
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 0.0940318
cap "Q02" "a_26072_n8316#" 0.0192177
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.D" "D10" 61.4763
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "a_11285_n17938#" 297.328
cap "VCTRL_IN" "VCTRL_OBV" 1250.58
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 33.844
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 228.422
cap "a_74786_n13352#" "VDD" 928.742
cap "a_71937_n25018#" "a_73767_n25018#" 1.07047
cap "a_73567_n25018#" "a_72137_n25018#" 0.321289
cap "VDD" "a_66593_n10920#" 968.504
cap "a_7790_n23367#" "VDD" 15.0701
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "D12" 7.52223
cap "a_n754_44037#" "LD2" 33.168
cap "a_17490_49268#" "VDD" 180.677
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 1.06877
cap "Q23" "a_4518_37799#" 2.09135
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 50.895
cap "D16" "a_62435_n22416#" 38.5407
cap "a_45928_10426#" "a_45628_9598#" 0.00832975
cap "a_8336_60433#" "D27G" 19.4877
cap "D11" "F_IN" 2209.94
cap "a_1881_49879#" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 0.102929
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 0.0940318
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 658.928
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "D13" 4.42851
cap "7b_divider_magic_1.LD" "a_7743_59325#" 2.67185
cap "a_15866_53215#" "VDD" 1.79784
cap "7b_divider_magic_2.CLK" "a_22296_n13533#" 171.966
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" "D0" 5.76331
cap "a_1881_45233#" "a_2042_44125#" 1.13879
cap "D2" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 11.6483
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "D16" 44.7619
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "a_1925_48911#" 0.177344
cap "a_4463_44237#" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 0.20708
cap "VDD" "VCO_DFF_C_0.OUT" 4601.69
cap "a_14944_n10054#" "Q06" 0.0106524
cap "a_22296_n9426#" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 0.177344
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" "a_15443_n10940#" 40.7593
cap "D26G" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 9.23905
cap "a_7640_n12339#" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 149.903
cap "a_42628_9598#" "a_42628_8148#" 2.39464
cap "D7" "a_n753_58693#" 3.23673
cap "VDD" "a_60130_n10976#" 1549.04
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT" 1088.91
cap "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 1074.68
cap "a_11285_n18422#" "Q05" 8.16383
cap "a_74786_n13352#" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 8.78273
cap "D26G" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 0.63003
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "a_17537_45456#" 131.511
cap "7b_divider_magic_0.OR_magic_2.A" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 1038.91
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 4.54864
cap "a_76533_n10436#" "Q16" 0.491948
cap "a_69971_n24524#" "VDD" 1.79784
cap "a_n379_41801#" "LD2" 1.09453
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 3.70019
cap "a_42628_9598#" "a_42628_9804#" 226.83
cap "a_44128_8770#" "a_44128_8976#" 226.83
cap "a_65792_n7146#" "D12" 0.168545
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "Q24" 44.1998
cap "7b_divider_magic_2.CLK" "VCO_DFF_C_0.VCO_C_0.OUTB" 539.743
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "D14" 5.63697
cap "VDD" "a_15648_50782#" 14.3113
cap "a_27735_n10992#" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 0.598489
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "a_64684_n13396#" 411.546
cap "A_MUX_5.Tr_Gate_1.CLK" "D0" 102.846
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" 10.2943
cap "a_2042_44125#" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 18.9829
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" "Q03" 0.025932
cap "a_45628_9598#" "a_45928_8976#" 14.855
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 260.041
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_7098_39008#" 195.131
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "a_64684_n13396#" 1.34217
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "VDD" 1203.15
cap "a_69768_n15130#" "D16G" 241.098
cap "a_11285_n17938#" "Q06" 4.42998
cap "m1_30034_1474#" "VCTRL_OBV" 16.8368
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "a_37671_n8400#" 31.4893
cap "Q01" "a_22096_n8316#" 15.4052
cap "Q14" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" 41.3883
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_13476_56406#" 56.9601
cap "a_43228_11460#" "a_43528_10632#" 0.00832975
cap "VDD_TEST" "G_source_dn" 4039.89
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" 981.478
cap "a_69768_n12363#" "VDD" 975.013
cap "Q15" "a_58922_n24524#" 685.124
cap "Q14" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" 0.42244
cap "A_MUX_3.Tr_Gate_1.CLK" "DN1" 0.0825312
cap "a_17974_49268#" "Q24" 36.8787
cap "D7" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 13.9087
cap "a_6032_34064#" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 0.177344
cap "a_45158_5339#" "CP_1_0.VCTRL" 269.137
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_n698_56714#" 0.0193783
cap "VDD" "a_2955_42690#" 720.715
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "Q04" 3329.19
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 61.7402
cap "7b_divider_magic_1.DFF_magic_0.D" "a_n90_31542#" 549.726
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_1.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 0.183756
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "D2" 0.368469
cap "a_80733_n23674#" "7b_divider_magic_0.p3_gen_magic_0.P3" 330.064
cap "a_6505_4677#" "a_5326_9314#" 1.38921
cap "Q16" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 0.336891
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" "a_62896_n7713#" 166.79
cap "a_4838_41801#" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 119.965
cap "VDD" "a_43528_8770#" 255.107
cap "a_23636_n9587#" "a_23636_n10995#" 475.1
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 10.522
cap "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 1212.57
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 319.261
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 0.155498
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 6.91124
cap "D10" "a_15866_59883#" 57.1247
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "a_815_41801#" 7.41457
cap "a_81917_n12929#" "a_80941_n13148#" 234.773
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "a_6032_45777#" 0.177344
cap "A1" "a_68660_n10535#" 9.6
cap "a_58590_n14623#" "A1" 223.113
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "a_7726_41671#" 111.922
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 0.135921
cap "a_25538_n15227#" "a_23636_n14804#" 0.0212284
cap "Q04" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 1.31947
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 1201.04
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 10.7937
cap "a_34009_n14643#" "a_33465_n15150#" 297.874
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 1.08097
cap "a_64106_n14784#" "a_66206_n15207#" 0.0118519
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT" "LD2" 102.29
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_2.mux_magic_0.IN2" 0.0763799
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 0.660404
cap "a_70312_n14623#" "a_70312_n15817#" 20.6349
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 1.8688
cap "a_65792_n13557#" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 0.489335
cap "D16G" "a_66094_n10034#" 51.1412
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 981.478
cap "a_84615_n16324#" "VDD" 971.291
cap "VDD" "a_4463_44037#" 1547.6
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" 793.283
cap "a_17493_46542#" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" 126.816
cap "a_90197_n19334#" "a_90197_n18140#" 20.6349
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_23636_n13372#" 1.15224
cap "a_15648_50005#" "Q24" 0.292177
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" "a_30416_n9019#" 65.451
cap "a_39047_n19354#" "7b_divider_magic_2.mux_magic_0.IN1" 2.00497
cap "a_7743_55349#" "Q27" 0.878172
cap "a_58590_n7103#" "A1" 0.634454
cap "PFD_T2_0.INV_mag_0.OUT" "a_22966_11778#" 61.3252
cap "a_58922_n20957#" "D17G" 2.64585
cap "a_1926_56457#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 0.177344
cap "D16G" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D" 79.2095
cap "a_29791_n13168#" "a_29489_n15150#" 0.30255
cap "a_43228_9804#" "a_43228_11254#" 2.39464
cap "Q14" "D12" 135.174
cap "a_24437_9224#" "a_22880_9797#" 3.15412
cap "PFD_T2_0.Buffer_V_2_0.IN" "a_23837_9553#" 262.131
cap "a_12545_56822#" "D27G" 3.71035
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 21.3423
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 1.29361
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 0.109095
cap "a_20903_8375#" "PFD_T2_0.FDIV" 938.726
cap "a_27480_10186#" "DN_INPUT" 10.458
cap "PFD_T2_0.Buffer_V_2_1.IN" "PFD_T2_0.INV_mag_1.OUT" 135.176
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN" 964.754
cap "7b_divider_magic_2.mux_magic_0.AND2_magic_0.A" "a_38847_n19354#" 0.102929
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_67070_n15207#" 61.7554
cap "a_73246_n14623#" "a_74786_n14784#" 1.13879
cap "a_8336_48911#" "D10" 3.80916
cap "a_60130_n14784#" "Q17" 14.0017
cap "VDD" "a_2290_41559#" 760.111
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D" 8.5118
cap "PFD_T2_0.FDIV" "A_MUX_1.Tr_Gate_1.CLK" 2.76583
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_7726_53017#" 0.828906
cap "a_20987_n25038#" "D5" 13.9252
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_12545_56822#" 0.00777117
cap "Q27" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 2.47338
cap "Q23" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 7.77491
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 2.38086
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 0.105244
cap "VDD" "a_4331_59889#" 974.857
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 240.809
cap "Q21" "a_7726_52153#" 1.875
cap "A1" "a_70734_n18991#" 1.02088
cap "Q25" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 5.75863
cap "Q07" "LD0" 163.697
cap "D4" "a_11746_n12949#" 0.438681
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "a_66094_n10034#" 508.892
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 414.202
cap "Q07" "D6" 777.195
cap "a_22096_n14643#" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 0.102929
cap "a_23837_9553#" "PFD_T2_0.INV_mag_1.IN" 154.518
cap "a_25122_n15227#" "7b_divider_magic_2.CLK" 4.83609
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 0.099064
cap "VDD" "a_80372_n11061#" 1103.22
cap "a_17043_52919#" "a_17490_52919#" 14.2326
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.P3" 0.06965
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" 951.485
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN" "7b_divider_magic_2.OR_magic_2.VOUT" 681.588
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_17510_n13416#" 1.15224
cap "VDD" "a_7743_50451#" 1547.6
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "Q12" 132.818
cap "Q25" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 29.5868
cap "PFD_T2_0.FDIV" "A_MUX_2.Tr_Gate_1.CLK" 430.443
cap "a_11701_n18869#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 1.56769
cap "a_11285_n18869#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 101.76
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.DFF_magic_0.D" 381.951
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN" "VDD" 1176.63
cap "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 4150.69
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "a_10727_n6803#" 0.129046
cap "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 1495.77
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" 17.5944
cap "a_65904_n24524#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.155496
cap "Q17" "D17G" 777.195
cap "a_58940_n17918#" "Q13" 1.31527
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 414.202
cap "Q21" "a_7098_49879#" 15.6268
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "a_69971_n20026#" 0.609565
cap "a_58922_n20026#" "a_58922_n20473#" 14.2326
cap "Q15" "a_70312_n15817#" 0.448893
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" 250.428
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "a_65904_n20473#" 62.9364
cap "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 390.015
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 17.9506
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 228.422
cap "Q11" "VDD" 6505.54
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 3.17086
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 7.52872
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "VDD" 1173.18
cap "A1" "a_73246_n13513#" 241.825
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" "VDD" 697.395
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" "a_7142_38040#" 0.177344
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D" "a_30767_n12949#" 4.51368
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 4.35624
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "D2" 135.017
cap "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN" 1176.63
cap "a_10921_56388#" "Q26" 0.0177118
cap "a_n656_37439#" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" 89.9795
cap "a_34009_n12339#" "a_34009_n13533#" 20.6349
cap "a_66094_n15251#" "D14" 0.26604
cap "D2" "a_26272_n13533#" 119.23
cap "VDD" "a_81566_n8999#" 21.0346
cap "a_5448_38170#" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 111.922
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "LD0" 409.334
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 6.10061
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 3.21987
cap "Q07" "a_11416_n14643#" 12.0092
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" "Q07" 24.2073
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "VDD" 1480.55
cap "7b_divider_magic_1.DFF_magic_0.D" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT" 0.0250829
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "a_23636_n14804#" 0.0240125
cap "a_23636_n16212#" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 397.486
cap "D6" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 87.9954
cap "a_2043_58781#" "Q26" 9.25933
cap "a_7640_n15837#" "a_7440_n14643#" 3.08302
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "a_11616_n14643#" 0.0546428
cap "VDD" "a_7098_39008#" 998.238
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q" "a_23636_n8155#" 1.37059
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_58922_n20026#" 0.477183
cap "a_81183_n15817#" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 119.965
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "D14" 47.0086
cap "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 1208.63
cap "a_70312_n10600#" "A1" 5.18984
cap "D15" "VDD" 7590.41
cap "a_5525_49663#" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 0.796514
cap "a_308_49663#" "D8" 11.8881
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 1.07379
cap "a_12956_n9588#" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 411.546
cap "CP_1_0.VCTRL" "a_45928_8770#" 1.33976
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "a_17490_59901#" 371.28
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 45.4562
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "a_14935_59883#" 0.0132051
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" "Q07" 188.354
cap "D26G" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 200.524
cap "Q22" "a_14935_56388#" 4.53701
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_7098_55913#" 0.471535
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 26.3837
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" "a_4463_50883#" 0.0240125
cap "Q15" "a_66094_n15251#" 7.61541
cap "a_4463_58893#" "a_4518_56714#" 2.1175
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_4331_34816#" 0.395954
cap "D26G" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 108.956
cap "D2" "a_19375_n2567#" 260.63
cap "a_62851_n23347#" "Q16" 1.99135
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 232.754
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 264.741
cap "a_62417_n20026#" "a_62435_n18849#" 73.24
cap "VCTRL2" "VCO_DFF_C_0.VCO_C_0.OUTB" 4.07393
cap "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 0.0361399
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "D15" 1168.38
cap "VDD" "a_11368_60299#" 1.79784
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "Q02" 405.236
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "a_n698_56714#" 654.292
cap "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT" 1234.79
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "a_17510_n8199#" 33.4062
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 421.481
cap "a_13534_n8199#" "a_10727_n7287#" 1.51704
cap "Q15" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 0.33692
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 0.0158426
cap "a_7743_35604#" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 0.0357662
cap "7b_divider_magic_1.DFF_magic_0.D" "7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 25.8156
cap "a_70312_n12319#" "a_70312_n13513#" 20.6349
cap "a_15866_60299#" "Q23" 0.0248372
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "Q27" 7.52994
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "a_77222_n13513#" 124.825
cap "LD0" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 4.70085
cap "a_22096_n9426#" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 0.854005
cap "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" "D12" 281.465
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "D6" 24.8147
cap "a_13476_49268#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 54.2281
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" "Q24" 74.0325
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "a_68572_n10975#" 172.782
cap "a_17490_52919#" "D11" 1.84759
cap "a_308_41257#" "Q26" 0.123216
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "F_IN" 313.071
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 5.76341
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "a_62435_n18402#" 415.425
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "a_58940_n18402#" 368.409
cap "7b_divider_magic_1.P2" "Q24" 314.629
cap "a_20787_n20540#" "D0" 0.698035
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "a_n885_59889#" 250.135
cap "a_n841_25530#" "a_791_26924#" 2106.1
cap "a_10284_27486#" "OUT21" 127.597
cap "Q01" "a_15186_n13533#" 11.8161
cap "Q01" "a_22096_n13533#" 21.212
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "D1" 14.8269
cap "a_3076_59889#" "D27G" 1.1685
cap "a_1882_59889#" "a_1926_60433#" 297.874
cap "a_309_59889#" "F_IN" 20.063
cap "a_11416_n9427#" "LD0" 195.131
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 37.595
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 5.19944
cap "a_11416_n9427#" "D6" 222.898
cap "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" "D13" 2.15027
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "Q13" 478.602
cap "a_62851_n23347#" "a_62417_n24971#" 0.125579
cap "a_7772_n20046#" "D6" 1.64214
cap "a_5448_37306#" "a_4935_38147#" 234.773
cap "OUT21" "7b_divider_magic_1.mux_magic_0.AND2_magic_0.A" 0.00878202
cap "a_22096_n9426#" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 0.0479619
cap "Q04" "a_29489_n16344#" 0.055298
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 0.854143
cap "D13" "VDD" 4598.14
cap "a_11285_n22920#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 62.8038
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 0.0462925
cap "a_8292_39008#" "Q24" 0.055298
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "D4" 12.5905
cap "a_17723_n23509#" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" 0.727304
cap "a_17939_n23509#" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" 192.149
cap "VDD_TEST" "G2_1" 6.03088
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_15866_56388#" 1.7157
cap "a_14677_48177#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 38.495
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "a_14677_48177#" 2.01338
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 3.05302
cap "a_n754_50251#" "F_IN" 1.99641
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 196.567
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 334.846
cap "a_4331_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 127.709
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "a_5525_41257#" 124.825
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "a_4838_41801#" 0.926961
cap "PFD_T2_0.INV_mag_0.OUT" "a_27480_10186#" 0.0192751
cap "a_7640_n14643#" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 0.177344
cap "a_7440_n14643#" "a_8980_n14804#" 1.13879
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" 105.145
cap "a_45928_8770#" "a_46228_8148#" 14.855
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 0.629262
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_5448_56327#" 111.922
cap "a_15290_n23367#" "D1" 1.56769
cap "Q21" "a_7726_41671#" 2.33116
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "a_14677_50238#" 0.0307211
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "a_17974_59901#" 56.9601
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 239.725
cap "a_n886_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 0.0162546
cap "a_68660_n15752#" "a_68660_n13396#" 1.1198
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 0.0444988
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" "a_26072_n8316#" 0.210312
cap "a_76533_n16137#" "a_74786_n14784#" 0.0138854
cap "a_10921_52799#" "a_11368_53215#" 11.5142
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 148.797
cap "a_7726_53017#" "VDD" 75.0109
cap "a_4518_37799#" "D10" 54.1401
cap "a_58590_n8297#" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 0.0479619
cap "a_n753_58693#" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 2.15008
cap "a_n753_58893#" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D" 123.245
cap "VDD" "a_15186_n7122#" 93.5046
cap "a_17939_n23509#" "D4" 18.8836
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" "Q24" 1.08761
cap "F_IN" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" 441.497
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 4.67756
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 18.819
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 0.263129
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" 910.296
cap "a_66206_n15207#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 0.828906
cap "Q14" "a_71937_n25018#" 33.5477
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "Q13" 0.34485
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" "VDD" 4164.99
cap "a_18618_n7166#" "7b_divider_magic_2.CLK" 0.657594
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 178.133
cap "a_8980_n8156#" "a_7440_n7123#" 0.0715921
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" 3.4566
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "LD0" 87.011
cap "a_26402_n10010#" "D2" 0.433231
cap "Q04" "a_26072_n13533#" 0.0272569
cap "Q23" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" 262.016
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D" "a_7440_n8317#" 0.0757386
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "D6" 65.8448
cap "7b_divider_magic_2.CLK" "a_11746_n7733#" 2.91184
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" "a_4331_41257#" 5.15125
cap "a_62417_n20026#" "D14" 0.184931
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D" 3.73925
cap "a_26072_n7122#" "a_27612_n6747#" 0.798276
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "a_76272_n15207#" 0.0193783
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 1213.82
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "a_26072_n8316#" 0.066768
cap "7b_divider_magic_2.CLK" "a_29489_n15150#" 56.7036
cap "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 211.999
cap "D15" "a_83419_n11944#" 16.3047
cap "a_81053_n12929#" "a_81440_n11999#" 6.51961
cap "a_80941_n13148#" "VDD" 773.647
cap "a_85159_n13513#" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 0.177344
cap "a_83419_n16192#" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 0.189923
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" "VDD" 632.391
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A" 212.029
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "a_7743_44669#" 397.486
cap "VDD" "a_33465_n13577#" 870.349
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "a_8980_n9588#" 411.546
cap "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" "VDD" 14841.3
cap "a_20000_n19011#" "Q04" 7.21857
cap "a_7772_n20046#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 92.3862
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 15.5117
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 0.213455
cap "a_46228_9804#" "a_46828_9598#" 41.4735
cap "a_65792_n7146#" "Q12" 1.04581
cap "a_12956_n10996#" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 0.485311
cap "a_15443_n10940#" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 0.0630499
cap "a_74786_n13352#" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 0.0240125
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 8.19591
cap "a_4463_40261#" "Q25" 5.55466
cap "a_7772_n24544#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 101.994
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" 1.29361
cap "a_22966_11778#" "UP1" 0.195316
cap "a_5326_9314#" "a_6958_10708#" 2106.1
cap "PFD_T2_0.Buffer_V_2_1.IN" "PFD_T2_0.INV_mag_0.IN" 427.892
cap "a_7790_n22436#" "Q07" 0.13538
cap "a_66336_n12319#" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 27.8268
cap "Q15" "a_62417_n20026#" 0.300915
cap "D11" "a_7142_60433#" 78.3917
cap "Q14" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 74.0325
cap "a_22617_n25038#" "D0" 4.82738
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "F_IN" 4.33089
cap "a_17043_49268#" "a_17043_49684#" 2.22258
cap "a_17974_49268#" "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A" 613.346
cap "Q23" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" 2.60823
cap "a_25122_n15227#" "D3" 16.3475
cap "7b_divider_magic_1.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "F_IN" 0.240962
cap "Q25" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 147.667
cap "Q21" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT" 0.162015
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "D5" 43.3879
cap "a_70934_n23489#" "a_71150_n23489#" 325.606
cap "a_1881_45233#" "VDD" 883.878
cap "a_7772_n24991#" "Q03" 0.00669038
cap "a_17493_46542#" "a_17537_45456#" 1.07047
cap "a_1882_55913#" "Q27" 35.6869
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 15.9684
cap "a_46528_12082#" "a_46828_11254#" 14.86
cap "a_18405_n25475#" "D4" 7.86298
cap "VDD" "A_MUX_5.Tr_Gate_1.CLK" 1851.86
cap "a_58922_n24524#" "Q17" 302.541
cap "7b_divider_magic_2.mux_magic_0.AND2_magic_0.A" "OUT01" 0.00878202
cap "a_58590_n9407#" "Q16" 1.38721
cap "a_4518_56714#" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 0.00322445
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 951.485
cap "a_17043_59901#" "a_15866_59883#" 12.7832
cap "a_11368_59883#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 92.3862
cap "a_36685_10901#" "VDD" 1252.43
cap "a_73767_n20520#" "D12" 23.1334
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "a_14874_n18869#" 290.608
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "a_74786_n16192#" 0.0357662
cap "VDD" "a_15866_52799#" 1.39645
cap "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" 1.41914
cap "Q13" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 24.8981
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 5.34585
cap "VDD" "a_4331_34816#" 975.387
cap "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 793.283
cap "OUT21" "a_10152_28482#" 0.0162546
cap "a_30216_n9019#" "7b_divider_magic_2.DFF_magic_0.D" 0.0136447
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 341.24
cap "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 1082.43
cap "a_59356_n23347#" "Q12" 0.743773
cap "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" 1.41914
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" 10.7937
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 21.3868
cap "VDD" "a_13534_n8199#" 940.557
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "D6" 0.888178
cap "7b_divider_magic_1.mux_magic_0.AND2_magic_0.A" "a_10659_29026#" 29.1264
cap "7b_divider_magic_1.mux_magic_0.IN2" "a_11853_29026#" 119.965
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 2168.38
cap "a_4838_45777#" "a_6032_45777#" 20.6349
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "a_17043_49684#" 1.56769
cap "a_2376_42855#" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 0.0959117
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "D9" 1.18243
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "Q03" 478.602
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "Q03" 502.204
cap "a_58790_n14623#" "LD1" 29.2303
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 21.3587
cap "A1" "a_83507_n15752#" 121.726
cap "a_58940_n18849#" "a_59356_n18849#" 2.22258
cap "7b_divider_magic_0.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_0.mux_magic_0.OR_magic_0.A" 1.08097
cap "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" 314.503
cap "D15" "a_80639_n15130#" 223.879
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" "a_19162_n13533#" 1.03371
cap "a_18618_n13577#" "a_17510_n13416#" 1.13879
cap "a_68660_n13396#" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 1.37059
cap "Q26" "a_17490_59901#" 0.134967
cap "D27G" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 4.01375
cap "D26G" "F_IN" 660.277
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 1.08097
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D" "a_66793_n16137#" 103.487
cap "a_69768_n15130#" "a_69768_n16324#" 6.3841
cap "a_45028_11254#" "a_44428_11254#" 41.4735
cap "a_7743_50451#" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 172.782
cap "7b_divider_magic_2.mux_magic_0.IN2" "P02" 0.403301
cap "a_73567_n25018#" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" 43.7146
cap "a_71937_n25018#" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" 0.536171
cap "a_32467_10269#" "ITAIL_SINK" 12.3662
cap "Q14" "Q12" 29.3733
cap "7b_divider_magic_0.OR_magic_2.A" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 0.138934
cap "A1" "a_58790_n13513#" 0.713784
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 3.07386
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" "a_18618_n16344#" 257.472
cap "a_42928_8770#" "CP_1_0.VCTRL" 1.33976
cap "a_45028_9598#" "a_45328_10426#" 0.00832975
cap "D15" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 4.51188
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" 0.400234
cap "a_7259_54805#" "a_7743_55349#" 475.1
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 0.104968
cap "a_62032_n7713#" "D17G" 7.39482
cap "a_18821_n24544#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 0.609565
cap "a_7772_n24991#" "a_7772_n24544#" 4.57391
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 6.99894
cap "D3" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 11.2749
cap "a_14754_n24991#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 62.9364
cap "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 249.558
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "Q02" 23.1368
cap "a_84615_n15130#" "a_85159_n14623#" 297.874
cap "a_78885_n10972#" "Q13" 190.794
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 0.056336
cap "a_18405_n20493#" "a_18405_n20977#" 33.5366
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 2.24897
cap "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" "a_17523_n23509#" 0.168326
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" "a_58590_n7103#" 231.148
cap "LD1" "a_65792_n7146#" 0.663505
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 1.08097
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" "Q24" 27.1877
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D" "a_5525_34816#" 0.0757386
cap "a_69555_n20026#" "a_69555_n20473#" 13.8836
cap "a_20987_n20540#" "D2" 26.5528
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "D10" 17.3494
cap "Q25" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 3.61855
cap "a_13476_49268#" "D11" 27.2214
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 0.561448
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN" 693.767
cap "D26G" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 2.21919
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "Q25" 2491.65
cap "a_62417_n20473#" "VDD" 237.354
cap "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 1173.84
cap "7b_divider_magic_0.OR_magic_2.VOUT" "7b_divider_magic_0.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 1305.47
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN" 163.87
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D" 1.71075
cap "7b_divider_magic_1.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" 3.2019
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 0.00764402
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 0.281888
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" "Q24" 13.1436
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 0.0462925
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.183756
cap "a_42928_8976#" "a_43228_9598#" 14.855
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "D11" 10.3093
cap "D7" "a_12995_44912#" 18.0151
cap "a_15648_50782#" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" 0.727304
cap "a_14677_50238#" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" 0.206513
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "a_19162_n7122#" 0.926961
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 1.57127
cap "Q02" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 90.2565
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "D2" 977.851
cap "Q16" "a_62766_n15817#" 36.1146
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" 0.700547
cap "Q07" "Q05" 946.439
cap "D14" "a_68873_n23489#" 0.811542
cap "a_76533_n10920#" "Q11" 0.139239
cap "Q05" "a_15920_n15227#" 1.60035
cap "Q04" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D" 0.741015
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "D5" 44.1818
cap "Q01" "Q03" 187.477
cap "a_14944_n15271#" "D5" 25.7583
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "a_66320_n20026#" 0.584411
cap "a_29489_n16344#" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 127.709
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" "D11" 1.04092
cap "a_7790_n23367#" "Q06" 0.707945
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 1.71075
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 1.25741
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "VDD" 1493.1
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 0.0632405
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 0.0502605
cap "7b_divider_magic_2.mux_magic_0.OR_magic_0.B" "a_40387_n17785#" 172.782
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" "a_17723_n19011#" 0.727304
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" "a_17939_n19011#" 192.149
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "a_11267_n24544#" 35.4222
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_7772_n24544#" 2.82892
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_81640_n11999#" 349.856
cap "a_2509_52153#" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 0.118248
cap "a_2955_52430#" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 12.3743
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 8.94463
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" "a_68673_n23489#" 379.438
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" 880.467
cap "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A" "a_18821_n24544#" 62.9031
cap "A1" "D17G" 690.38
cap "a_45328_8976#" "a_45328_8770#" 226.83
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" "F_IN" 0.67861
cap "a_84615_n12363#" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 15.7218
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "F_IN" 1307.52
cap "VDD" "a_62766_n10601#" 114.542
cap "Q14" "a_69089_n23489#" 0.292177
cap "a_73246_n10600#" "a_73246_n9406#" 6.3841
cap "a_69768_n11107#" "a_68660_n10535#" 0.0715921
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 315.989
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 468.71
cap "a_14677_50238#" "D11" 48.2916
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 3.70019
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "F_IN" 6.38187
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" "a_66024_n17918#" 296.627
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 6.77092
cap "7b_divider_magic_2.OR_magic_2.VOUT" "7b_divider_magic_2.OR_magic_2.A" 2.66961
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 100.94
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 9.55811
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 2.47338
cap "Q27" "a_n379_52887#" 26.3382
cap "a_11701_n23367#" "D2" 1.56769
cap "Q23" "D8" 108.995
cap "a_10152_28482#" "a_10659_29026#" 296.58
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_18618_n12383#" 2.87988
cap "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 17.7258
cap "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" "a_70734_n18991#" 555.72
cap "a_4463_44237#" "F_IN" 43.5939
cap "Q04" "LD0" 1929.15
cap "D2" "a_26272_n7122#" 1.38259
cap "a_27480_10186#" "UP1" 269.086
cap "Q04" "D6" 320.338
cap "a_73246_n12319#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 2.87988
cap "D16" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" 124.791
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 0.0163865
cap "7b_divider_magic_1.LD" "a_4331_59889#" 1.90077
cap "a_29489_n15150#" "D3" 223.879
cap "D2" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 2.13373
cap "a_80941_n13148#" "a_80639_n15130#" 0.30255
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 77.1444
cap "a_44128_10426#" "a_44428_11254#" 0.00832975
cap "a_58922_n24524#" "a_59338_n24524#" 2.22258
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" 0.523754
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "a_65904_n24524#" 101.994
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 4.86478
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "a_12545_59901#" 8.79888
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_10437_59883#" 56.9601
cap "a_11285_n18869#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 0.580475
cap "a_29791_n13168#" "a_30024_n10992#" 0.474012
cap "a_72137_n25018#" "D16G" 13.9252
cap "VDD" "a_10921_59883#" 180.71
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "a_10921_52799#" 0.0185844
cap "Q21" "a_11368_52799#" 319.315
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D" "Q27" 10.7521
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 98.7091
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 0.660404
cap "a_18405_n24991#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" 0.0299234
cap "Q14" "LD1" 1929.15
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 6.45283
cap "Q25" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 2.22268
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 5.26123
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_61877_n12483#" 1.18833
cap "a_6032_48911#" "D8" 1.19971
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 1201.63
cap "D14" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" 9.69697
cap "D16" "a_58590_n13513#" 241.39
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "Q16" 27.337
cap "a_15866_60299#" "D10" 1.56769
cap "a_58940_n22900#" "a_59356_n23347#" 13.0214
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" "a_80733_n23674#" 0.184535
cap "7b_divider_magic_0.OR_magic_2.VOUT" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" 618.63
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_22296_n15837#" 3.28691
cap "a_4463_58893#" "D11" 42.2355
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 178.133
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" "Q16" 41.2956
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" 10.0334
cap "D12" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 41.9927
cap "a_69768_n8340#" "a_69768_n7146#" 6.3841
cap "Q05" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 0.291686
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "Q05" 240.111
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" "Q04" 2.58427
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A" 0.388329
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" "a_69555_n24524#" 0.413975
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 1.77911
cap "D26G" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 341.455
cap "a_12992_49268#" "a_13476_49268#" 33.5366
cap "7b_divider_magic_1.OR_magic_2.A" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" 2.09359
cap "a_65904_n20026#" "D16G" 121.335
cap "7b_divider_magic_2.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.mux_magic_0.OR_magic_0.B" 178.133
cap "a_15419_52799#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 82.7102
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_62766_n14623#" 7.5146
cap "a_58922_n25455#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 56.9601
cap "a_15170_n20046#" "Q05" 0.030204
cap "D27G" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 0.984915
cap "a_18405_n20046#" "Q04" 368.362
cap "a_77422_n12319#" "VDD" 101.16
cap "a_33465_n16344#" "Q03" 249.627
cap "Q14" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 50.8646
cap "Q15" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" 0.0754568
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "Q22" 93.7751
cap "a_18618_n7166#" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 2.87988
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 0.0940318
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "a_74786_n14784#" 18.9829
cap "VDD" "a_1926_60433#" 12.3825
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" "Q26" 53.8814
cap "a_60130_n14784#" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 1.37059
cap "a_64106_n14784#" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 1.34217
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" 253.798
cap "a_78762_n11944#" "Q17" 2.78186
cap "a_32269_n11964#" "a_32357_n13416#" 475.1
cap "a_44716_n517#" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 2.76111
cap "a_13446_n6747#" "a_14642_n8360#" 0.114283
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 7.32853
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 3.85123
cap "a_22880_9797#" "a_22966_11778#" 0.324569
cap "Q23" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 1.54014
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" "Q04" 184.763
cap "Q17" "a_64106_n10976#" 15.269
cap "a_2042_50987#" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 408.985
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.DFF_magic_0.D" 1046.72
cap "Q01" "a_19162_n14643#" 4.95842
cap "a_20787_n20540#" "VDD" 955.319
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_7790_n22436#" 84.5687
cap "VCO_DFF_C_0.OUT" "a_44716_1837#" 8.01265
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 0.834259
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.D" 243.652
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_2.CLK" 1342.36
cap "Q27" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 32.9745
cap "Q02" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 5.95504
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" "D16G" 200.519
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" "D12" 2.38083
cap "a_4518_56714#" "VDD" 1060.2
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 0.0416427
cap "a_62032_n7713#" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D" 4.51368
cap "a_73767_n20520#" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 29.2303
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 0.0508878
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.OR_magic_2.A" 1038.91
cap "a_7790_n17938#" "VDD" 414.69
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "a_n90_33487#" 5.81468
cap "a_12545_59901#" "a_10921_59883#" 1.20657
cap "a_2042_50987#" "a_2376_52257#" 0.819512
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 2.34326
cap "a_77422_n12319#" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 1.35959
cap "a_15866_56804#" "a_15866_56388#" 0.581635
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" "D9" 158.384
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" "D1" 0.569866
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_2.IN" "VDD" 1225.54
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 258.261
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" "a_15648_50782#" 0.0189879
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.DFF_magic_0.D" 465.16
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "Q04" 647.136
cap "a_5525_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" 1.04775
cap "a_43228_11254#" "a_43528_10632#" 14.855
cap "a_4331_45233#" "a_4838_45777#" 296.58
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 0.138319
cap "a_64106_n16192#" "VDD" 1550.17
cap "a_58590_n12319#" "a_58590_n13513#" 6.3841
cap "Q25" "VDD" 20742
cap "D2" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 2.76539
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 243.03
cap "a_71150_n23489#" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" 24.7297
cap "a_70934_n23489#" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" 162.912
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 3.1489
cap "D14" "OUT1" 316.932
cap "7b_divider_magic_1.P2" "7b_divider_magic_1.mux_magic_0.IN2" 0.403301
cap "Q22" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 5.95504
cap "VDD" "a_11416_n10621#" 1018.83
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 0.864271
cap "a_14754_n24544#" "VDD" 1.39645
cap "a_62833_n20026#" "D17G" 3.71035
cap "VDD" "a_8980_n13372#" 941.272
cap "a_15443_n10940#" "7b_divider_magic_2.CLK" 3.54913
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" "D10" 28.7971
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 1.04961
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 18.19
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_2.CLK" 1.11442
cap "A1" "D1" 188.901
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "a_2376_52257#" 654.292
cap "a_4463_36036#" "D10" 85.2366
cap "a_12956_n14804#" "Q07" 4.31798
cap "a_45928_12082#" "a_45328_12082#" 41.4735
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "D0" 1102.84
cap "D7" "a_1925_45777#" 167.668
cap "P02" "7b_divider_magic_2.DFF_magic_0.D" 627.139
cap "a_14677_50238#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 314.776
cap "a_18618_n15150#" "a_17422_n16212#" 0.114283
cap "a_69768_n11107#" "a_70312_n10600#" 296.58
cap "OUT21" "DN_INPUT" 8.43986
cap "VCO_DFF_C_0.OUTB" "VCTRL_IN" 23.3638
cap "a_14874_n22920#" "VDD" 180.668
cap "Q13" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 0.0548784
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D" "F_IN" 0.154003
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 18.8806
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D" "Q17" 10.55
cap "D2" "a_23636_n11964#" 2.47327
cap "a_7142_56457#" "D11" 122.17
cap "D27G" "a_10437_59883#" 17.1589
cap "F_IN" "Q24" 1390.62
cap "VCO_DFF_C_0.VCO_C_0.OUTB" "VCTRL_OBV" 22.2203
cap "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 0.222887
cap "VDD" "a_n886_53639#" 972.364
cap "VDD" "a_27612_n8155#" 943.739
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D" 8.41022
cap "A1" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 7.32541
cap "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 1085.08
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "a_66024_n18402#" 62.9364
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" "VDD" 2021.3
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.DFF_magic_0.D" 822.422
cap "a_18821_n24544#" "Q04" 1.05812
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 0.0439826
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" "D10" 2.24899
cap "Q11" "a_66793_n16137#" 3.12389
cap "A1" "a_66336_n8296#" 9.90682
cap "a_4463_35404#" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 397.486
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_2.CLK" 41.5294
cap "a_22617_n25038#" "VDD" 24.7716
cap "A1" "S5" 1357.08
cap "a_17490_52919#" "D26G" 239.559
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_2.mux_magic_0.IN2" 0.494819
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_2.CLK" 14.675
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "LD0" 0.0109723
cap "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 1154.94
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 17.0688
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 0.096577
cap "a_10921_56388#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 0.00712218
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "a_83507_n13396#" 411.546
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "Q13" 0.256069
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "Q03" 1.05761
cap "a_n754_40261#" "VDD" 943.739
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "A1" 6.38187
cap "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 1242.38
cap "a_65792_n12363#" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 127.709
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "a_815_48911#" 0.177344
cap "a_2042_50987#" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 0.0240125
cap "a_3076_55913#" "a_2527_55349#" 0.798276
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" "F_IN" 6.94455
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "Q03" 0.268921
cap "S4" "CP_1_0.VCTRL" 1.39746
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "Q06" 631.271
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 1.18243
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "D5" 99.9892
cap "D7" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 1102.84
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "a_73246_n8296#" 0.108368
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN" "A1" 1.11442
cap "D11" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 2.13373
cap "a_15056_n10010#" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 0.536772
cap "Q04" "a_30290_n12019#" 0.369285
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 52.9499
cap "a_29583_n22286#" "D0" 11.3244
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN" "VDD" 2018.68
cap "Q16" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 26.5939
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" "Q13" 17.7494
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "Q05" 2.11191
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 9.37042
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "F_IN" 0.735628
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "D27G" 9.79512
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "a_11416_n10621#" 0.110632
cap "a_58590_n8297#" "Q12" 3.18272
cap "a_74786_n8135#" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 0.20708
cap "DN" "a_32939_9624#" 0.0233245
cap "G_source_up" "A0" 754.659
cap "a_71937_n20520#" "D14" 26.1167
cap "a_66024_n22900#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 62.9364
cap "D16G" "a_68660_n10535#" 22.8786
cap "a_20987_n20540#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 28.4821
cap "a_73446_n13513#" "VDD" 19.146
cap "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 1173.18
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "a_11416_n14643#" 1.84418
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_11267_n20493#" 0.00698006
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" 39.6666
cap "PFD_T2_0.Buffer_V_2_0.IN" "PFD_T2_0.INV_mag_1.OUT" 18.3189
cap "a_42928_8770#" "a_43228_8148#" 14.855
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "a_62417_n20957#" 0.210161
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "a_69555_n20957#" 54.2281
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" 0.0536772
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "a_58940_n22416#" 0.0081675
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" 0.235097
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "Q13" 0.474861
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 1088.91
cap "LF_OFFCHIP" "ITAIL_SRC" 2789.13
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 0.175217
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 235.64
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 1.13108
cap "D26G" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 187.646
cap "D14" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 2.76539
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "Q02" 863.413
cap "a_28381_n15772#" "Q03" 21.3709
cap "D16" "a_66320_n24524#" 1.43019
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_11683_n20046#" 0.00777117
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "a_58790_n10601#" 29.1581
cap "a_60130_n10976#" "a_58590_n10601#" 0.798276
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 0.263561
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 0.0327229
cap "D15" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 13.9503
cap "a_1160_39067#" "LD2" 0.142405
cap "a_78762_n11944#" "a_77222_n12319#" 0.798276
cap "a_73446_n12319#" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 0.926961
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_7790_n17938#" 56.9601
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" "Q16" 157.759
cap "a_14944_n10054#" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 12.8949
cap "a_32357_n15772#" "Q03" 11.8124
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "D14" 1.02638
cap "Q17" "a_61877_n7267#" 0.51912
cap "a_26272_n12339#" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 0.926961
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 0.011678
cap "VDD" "VCTRL_IN" 111.991
cap "VDD" "a_11285_n22436#" 497.184
cap "a_81174_n10972#" "VDD" 1084.98
cap "A1" "a_88821_n8380#" 2.6334
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_2.IN" "7b_divider_magic_2.OR_magic_2.VOUT" 1.11442
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" 63.6441
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 0.385619
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "a_74786_n8135#" 0.0240125
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 7.32853
cap "a_27612_n13372#" "a_29903_n12949#" 0.00658955
cap "a_10437_52799#" "a_10921_52799#" 33.5366
cap "a_12545_52919#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 37.4484
cap "PFD_T2_0.INV_mag_1.IN" "PFD_T2_0.INV_mag_1.OUT" 224.382
cap "D16" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 56.6789
cap "D13" "a_66793_n16137#" 0.0167653
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 0.0109723
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "D3" 4.05218
cap "a_18618_n13577#" "a_18618_n12383#" 6.3841
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "a_15186_n13533#" 0.0546428
cap "Q22" "a_8292_59889#" 0.242544
cap "a_58590_n14623#" "a_58790_n15817#" 3.08302
cap "D8" "D9" 99.5853
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" "Q26" 0.605225
cap "D11" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 295.34
cap "a_4463_58693#" "a_4463_58893#" 475.1
cap "a_65792_n13557#" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 0.210312
cap "a_4463_54859#" "Q25" 7.5644
cap "Q14" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.193317
cap "Q15" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.851811
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 178.133
cap "a_17043_60317#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 1.56769
cap "a_43528_8976#" "a_43228_9804#" 0.00832975
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "D12" 0.610532
cap "a_46228_11460#" "a_46528_12082#" 14.855
cap "a_62417_n24971#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" 368.39
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" "VDD" 1181.44
cap "a_71937_n25018#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" 20.3208
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" "a_7098_35032#" 124.825
cap "a_7259_36140#" "a_8292_35032#" 0.0715921
cap "VDD" "a_26072_n12339#" 988.302
cap "a_68660_n10535#" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 9.03921
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 0.242465
cap "a_17974_56406#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 423.185
cap "LD1" "a_62766_n14623#" 27.8712
cap "a_n754_50251#" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 0.0357662
cap "LD2" "a_n90_29614#" 31.4893
cap "a_68572_n6727#" "Q17" 9.7471
cap "a_69768_n9913#" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 0.119046
cap "Q07" "D1" 68.3874
cap "Q22" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 5.95504
cap "a_n754_44237#" "a_2042_44125#" 1.1198
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "a_8980_n13372#" 411.546
cap "a_65792_n12363#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 0.395954
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "Q24" 195.082
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" "F_IN" 15.9818
cap "a_1925_48911#" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 0.0546428
cap "a_5525_41257#" "a_6032_41801#" 295.691
cap "D16G" "a_70734_n18991#" 5.31844
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "D13" 22.9566
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "F_IN" 1314.09
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "a_66440_n18849#" 1.56769
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "a_66024_n18849#" 101.994
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" "LD0" 55.0516
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 1054.85
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "D4" 0.138857
cap "a_22096_n14643#" "a_22296_n14643#" 297.874
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 120.356
cap "a_11150_50782#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 104.391
cap "a_4463_54227#" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 397.486
cap "D17G" "a_58940_n18849#" 3.76981
cap "a_7440_n15837#" "D4" 1.66322
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "a_8336_45777#" 29.1581
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "a_14874_n23367#" 1.59758
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 73.1921
cap "a_69555_n20957#" "D13" 1.21486
cap "m1_30034_1474#" "VDD" 16.2801
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" "Q03" 282.789
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 229.45
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 74.9758
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "VDD" 1073.48
cap "a_13039_45456#" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" 2.63455
cap "D8" "D10" 84.0752
cap "a_68660_n13396#" "VDD" 928.742
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" "D17G" 298.799
cap "LD1" "a_58590_n8297#" 195.205
cap "a_72137_n20520#" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" 1.11692
cap "a_73767_n20520#" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 0.680697
cap "a_2527_59325#" "a_3076_59889#" 0.798276
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "D2" 0.135247
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" "F_IN" 1.18243
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" "Q26" 9.15685
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q" "a_14642_n8360#" 27.6289
cap "a_78885_n10972#" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 22.193
cap "Q04" "Q05" 5116.02
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" "a_32269_n16212#" 0.0854967
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" "7b_divider_magic_0.mux_magic_0.OR_magic_0.B" 0.091719
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "Q27" 21.2193
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "a_59338_n20026#" 0.609565
cap "a_45028_11460#" "A_MUX_6.IN1" 4.41847
cap "7b_divider_magic_2.CLK" "a_22096_n8316#" 246.817
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_2.DFF_magic_0.D" 0.0250829
cap "a_17043_52919#" "VDD" 1.39645
cap "Q17" "a_58940_n18402#" 52.6345
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" "a_22096_n8316#" 124.825
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "D1" 55.2445
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "D9" 103.449
cap "a_22881_9554#" "VDD" 31.5255
cap "a_58489_5253#" "A1" 4089.96
cap "a_20787_n25038#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" 228.332
cap "a_22617_n25038#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" 29.2303
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" "7b_divider_magic_2.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 194.738
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 178.133
cap "a_29489_n15150#" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 124.825
cap "a_83419_n16192#" "Q13" 11.3399
cap "7b_divider_magic_1.P2" "7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN" 8.20745
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 412.953
cap "D13" "a_70312_n9406#" 164.351
cap "LD0" "a_7440_n13533#" 195.205
cap "a_14935_52799#" "D11" 1.58403
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "D10" 0.578014
cap "a_10921_56388#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 415.425
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 1.68307
cap "Q22" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 23.1383
cap "P02" "a_36596_n13382#" 477.217
cap "D5" "D2" 663.72
cap "D6" "a_7440_n13533#" 11.9251
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_13476_59901#" 0.00845194
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 2.17332
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_2.IN" "7b_divider_magic_1.OR_magic_2.VOUT" 1.11442
cap "a_4463_35404#" "a_4463_36036#" 475.1
cap "7b_divider_magic_1.DFF_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 0.235285
cap "VDD" "a_n656_37439#" 33.0684
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" "7b_divider_magic_0.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 0.0343567
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN" "7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN" 287.141
cap "a_76533_n10920#" "a_77422_n12319#" 0.340529
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "a_76272_n9990#" 0.0630499
cap "a_5525_53639#" "Q26" 0.147154
cap "D4" "Q03" 43.9791
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 1054.85
cap "Q22" "a_2043_54805#" 0.435182
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q" "a_815_41801#" 16.9668
cap "a_308_41257#" "a_2290_41559#" 0.30255
cap "Q12" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 2.81298
cap "Q21" "a_4838_45777#" 0.619501
cap "Q04" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 2.22147
cap "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 2027.39
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "D3" 2.49037
cap "a_66336_n13513#" "a_66206_n15207#" 5.6505
cap "D14" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D" 3.66258
cap "a_62435_n22900#" "D17G" 0.00669038
cap "Q25" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 2.37081
cap "Q21" "a_4463_50883#" 5.12455
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 8.09164
cap "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" 318.497
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 0.0323933
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" "D12" 1511.59
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.0159052
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" 0.226609
cap "VDD" "a_27612_n13372#" 948.786
cap "a_309_59889#" "a_1882_59889#" 3.29081
cap "VDD" "a_n841_25530#" 0.876641
cap "D26G" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 1132.78
cap "VDD" "a_58790_n8297#" 12.3825
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 168.844
cap "Q06" "a_13534_n8199#" 0.648848
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "Q01" 0.145653
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 254.525
cap "D14" "a_77222_n7102#" 2.95588
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 0.0343567
cap "a_22417_n25038#" "a_22617_n25038#" 298.927
cap "a_17523_n19011#" "VDD" 1216.81
cap "VDD" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" 2512.35
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 2444.42
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" "Q12" 1.00156
cap "a_46228_9598#" "a_46528_8770#" 0.00832975
cap "D4" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 2.85093
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "D4" 4.49087
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "D10" 23.6023
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_1.mux_magic_0.IN2" 28.1034
cap "7b_divider_magic_1.DFF_magic_0.D" "a_n90_29614#" 385.567
cap "Q15" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 240.111
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 45.9874
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 152.918
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D" 2.90279
cap "Q14" "a_58590_n15817#" 229.72
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 0.156483
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN" "7b_divider_magic_1.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 228.683
cap "D15" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 103.404
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "a_17723_n23509#" 1.38376
cap "a_11285_n22920#" "D2" 230.937
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "a_17939_n23509#" 45.6133
cap "D26G" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 465.386
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "a_69768_n7146#" 127.709
cap "D9" "a_6032_41801#" 119.23
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 1088.91
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 14.197
cap "Q07" "a_13446_n11964#" 19.7161
cap "a_2527_59325#" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 0.423218
cap "a_4463_58693#" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 397.486
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" "D10" 1.31034
cap "a_15186_n8316#" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 0.0546428
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_8292_49879#" 0.395954
cap "7b_divider_magic_0.OR_magic_1.VOUT" "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" 681.588
cap "D14" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 2.13373
cap "VDD" "a_7640_n10621#" 55.9487
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" "a_66320_n24524#" 62.9031
cap "a_11285_n18869#" "Q02" 301.691
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "D3" 29.2666
cap "a_30024_n10992#" "D3" 6.63099
cap "VDD" "D11" 4745.61
cap "Q11" "a_70312_n8296#" 6.53316
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "a_77422_n8296#" 27.8712
cap "Q05" "a_17510_n13416#" 32.8444
cap "a_2509_53017#" "D8" 0.438681
cap "a_5525_53639#" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 0.489335
cap "a_4331_53639#" "a_2290_52905#" 0.172985
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 0.0159052
cap "a_4473_31077#" "a_4473_31277#" 475.048
cap "VDD" "a_34009_n14643#" 12.3825
cap "a_17510_n15772#" "Q01" 10.2914
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_1882_55913#" 27.6289
cap "PFD_T2_0.Buffer_V_2_0.IN" "PFD_T2_0.INV_mag_0.IN" 41.2111
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 4.58968
cap "a_26072_n12339#" "a_25383_n10456#" 0.172985
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 0.0488519
cap "D4" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 5.10446
cap "a_81366_n8999#" "a_81782_n8999#" 278.439
cap "a_7440_n13533#" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 0.102929
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" "a_14677_48177#" 0.0173437
cap "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 1381.25
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 2.10987
cap "a_8206_n18869#" "D3" 1.56769
cap "7b_divider_magic_1.LD" "a_1926_60433#" 29.2303
cap "VCO_DFF_C_0.VCO_C_0.OUTB" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 764.769
cap "a_69768_n11107#" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 127.709
cap "PFD_T2_0.INV_mag_0.IN" "PFD_T2_0.FIN" 151.117
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 0.561448
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 1.21422
cap "VDD" "a_12956_n10996#" 1550.13
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 4.70085
cap "Q22" "a_815_52887#" 0.502252
cap "a_17537_47086#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 28.4821
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "VDD" 1031
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 21.3868
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" 124.099
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "a_58922_n20026#" 8.79888
cap "a_3075_49879#" "LD2" 0.395954
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "Q24" 139.061
cap "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" 4.45016
cap "a_4463_40061#" "a_4463_40261#" 475.1
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 175.91
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 1.04961
cap "a_1160_39283#" "Q26" 0.281855
cap "Q12" "D12" 1214.72
cap "a_7743_39580#" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 0.0357662
cap "PFD_T2_0.INV_mag_0.IN" "PFD_T2_0.INV_mag_1.IN" 1325.6
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "LD2" 0.0109723
cap "a_22096_n12339#" "a_23636_n13372#" 0.0715921
cap "a_14874_n23367#" "Q01" 302.298
cap "a_1882_59889#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 1.84418
cap "G1_2" "G1_1" 4361.12
cap "ITAIL_SINK" "UP" 3740.19
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" "a_1925_45777#" 1.03371
cap "Q23" "a_5525_41257#" 0.153776
cap "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN" 163.87
cap "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 163.304
cap "a_81384_n6825#" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 89.9795
cap "a_78762_n8135#" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT" 0.000461997
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "a_15419_56388#" 0.164951
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 18.8663
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D" 3.4566
cap "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 87.011
cap "a_2527_59325#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 172.782
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" "a_1158_38089#" 110.702
cap "D16G" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" 45.1999
cap "a_14935_52799#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 384.189
cap "LD1" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 18.5949
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" 0.0890197
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "Q05" 0.156199
cap "a_64106_n14784#" "VDD" 942.537
cap "a_8292_39008#" "a_8336_38040#" 296.58
cap "7b_divider_magic_1.LD" "Q25" 135.035
cap "VDD" "a_42928_8976#" 256.893
cap "a_7593_52257#" "Q21" 7.96693
cap "D16" "a_69555_n25455#" 7.86298
cap "a_12992_52919#" "Q25" 80.4818
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 405.441
cap "a_11267_n24991#" "D4" 0.571351
cap "Q01" "a_27735_n10992#" 48.2557
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "Q05" 23.5534
cap "D13" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 88.0568
cap "a_65904_n20957#" "a_65904_n20473#" 33.5366
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 0.0159052
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_26272_n13533#" 27.8712
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_0.DFF_magic_0.D" 7.88182
cap "VDD" "7b_divider_magic_2.mux_magic_0.OR_magic_0.B" 1185.32
cap "a_7142_60433#" "Q24" 2.00497
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" "VDD" 1471.75
cap "a_22096_n9426#" "D2" 1.99757
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 152.678
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 1370.76
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 287.141
cap "LD1" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" 5.00315
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.D" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" 151.93
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "VDD" 1171.3
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 42.9649
cap "a_62032_n7713#" "a_61877_n7267#" 234.773
cap "a_68673_n18991#" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 0.208689
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D" 0.244608
cap "Q21" "a_1160_39067#" 5.73827
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" "VDD" 2999.16
cap "Q25" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" 256.017
cap "a_22096_n10620#" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 250.568
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" "a_22096_n8316#" 1.84418
cap "VDD" "a_11346_28482#" 870.349
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 5.35056
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_62032_n12929#" 61.7554
cap "a_62566_n9407#" "a_62766_n9407#" 295.691
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "a_60130_n9568#" 33.4062
cap "a_815_48911#" "D8" 40.1361
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "a_18405_n20493#" 0.0299234
cap "a_81053_n12929#" "a_81917_n12929#" 8.62162
cap "a_27423_7180#" "a_29818_7696#" 9.69791
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "a_64106_n10976#" 0.485311
cap "a_7098_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 0.102929
cap "D13" "a_70312_n8296#" 40.1361
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 970.587
cap "7b_divider_magic_1.LD" "a_n886_53639#" 0.663505
cap "a_22096_n15837#" "Q03" 0.212628
cap "a_70312_n12319#" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 29.1581
cap "a_62032_n12929#" "a_61616_n12929#" 153.097
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 1.49191
cap "a_13476_52919#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.10963
cap "7b_divider_magic_2.CLK" "a_17422_n6747#" 1.99641
cap "7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN" 10.522
cap "D16" "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" 269.672
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" "D0" 16.0443
cap "A_MUX_0.Tr_Gate_1.CLK" "VCTRL_OBV" 422.473
cap "a_42763_5679#" "VCTRL_IN" 269.28
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 155.982
cap "D16" "VDD" 5320.2
cap "7b_divider_magic_2.DFF_magic_0.D" "a_34009_n13533#" 2.28086
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 0.694294
cap "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 1202.78
cap "a_29583_n22286#" "VDD" 1559.09
cap "a_12992_49268#" "VDD" 180.677
cap "Q05" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 0.0010292
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "D4" 0.498256
cap "a_4838_60433#" "Q26" 3.98598
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" "a_3120_60433#" 29.6755
cap "a_6032_60433#" "D27G" 9.15797
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "F_IN" 6.10061
cap "a_308_49663#" "a_815_48911#" 297.874
cap "Q04" "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" 72.4175
cap "VDD" "a_44716_n517#" 1244.16
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "a_77422_n7102#" 1.09453
cap "a_64684_n8179#" "a_65792_n8340#" 1.13879
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 86.6906
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "VDD" 1026.98
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 1.98837
cap "a_22096_n13533#" "7b_divider_magic_2.CLK" 241.825
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 0.42763
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "a_13039_45456#" 17.1094
cap "a_n886_45233#" "a_n754_44237#" 0.0715921
cap "a_308_45233#" "a_n754_44037#" 0.114283
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 18.5949
cap "D2" "a_26072_n8316#" 3.01648
cap "VDD" "a_44128_12082#" 256.893
cap "7b_divider_magic_1.LD" "a_n754_40261#" 0.0160195
cap "D26G" "a_2526_50451#" 4.90861
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "Q16" 10.0761
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "a_14642_n12383#" 127.709
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D" "a_8980_n11964#" 0.108308
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 5.93923
cap "A1" "a_61877_n7267#" 47.1089
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 6.19382
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 133.807
cap "Q27" "a_8292_59889#" 44.1501
cap "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 1225.54
cap "a_19162_n8316#" "Q01" 6.53316
cap "a_4935_56558#" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 114.355
cap "a_29791_n13168#" "Q03" 4.22452
cap "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 1471.75
cap "a_66024_n22900#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 0.0185844
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_2.CLK" 610.454
cap "a_6032_34064#" "D10" 167.668
cap "Q22" "a_n885_59889#" 0.956803
cap "a_76272_n9990#" "a_74786_n9567#" 2.1175
cap "a_66793_n10920#" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 12.3743
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 14.9175
cap "a_69555_n24524#" "VDD" 1.39645
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" "LD2" 421.481
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_29489_n15150#" 0.465165
cap "VDD" "a_8292_49879#" 973.255
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "a_66593_n16137#" 0.0525523
cap "a_4463_44037#" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 0.00151341
cap "a_2526_44669#" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 0.00151341
cap "a_2042_44125#" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 0.0100496
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 156.699
cap "a_11701_n18869#" "VDD" 3.61323
cap "LD1" "D12" 791.496
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D" "a_25538_n10010#" 4.51368
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" "a_73446_n13513#" 1.03371
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "a_77222_n13513#" 0.102929
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "a_73246_n13513#" 1.84418
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "Q12" 5.95504
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" 1.13844
cap "VDD" "a_11150_50005#" 13.7069
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_61616_n12929#" 654.223
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 3.24908
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 21.3362
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" "Q03" 16.8486
cap "Q23" "D9" 1975.84
cap "a_34009_n15837#" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 0.926961
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_2.mux_magic_0.IN1" 4.00275
cap "7b_divider_magic_2.OR_magic_1.VOUT" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 565.931
cap "a_69768_n12363#" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 127.709
cap "a_58590_n12319#" "VDD" 974.857
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 145.807
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 16.8533
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" "Q23" 4.69365
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "a_18618_n8360#" 124.825
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "a_22096_n8316#" 196.342
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D" 0.00878202
cap "a_68572_n6727#" "A1" 1.99641
cap "a_62417_n20026#" "a_62833_n20026#" 2.22258
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "VDD" 1237.3
cap "a_43228_11460#" "a_43228_11254#" 226.83
cap "Q14" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 44.1998
cap "Q15" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 501.97
cap "a_13476_49268#" "Q24" 1.74721
cap "a_1882_55913#" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 0.471535
cap "a_22880_10947#" "a_22966_11778#" 306.438
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" "Q05" 297.315
cap "a_30216_n9019#" "Q04" 0.0755434
cap "a_10727_n6803#" "D0" 3.20935
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 1.1198
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 1.1198
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" "D5" 0.63003
cap "a_8206_n23367#" "Q03" 0.0248372
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "Q24" 5.77709
cap "a_4331_41257#" "a_4838_41801#" 296.58
cap "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 1082.65
cap "Q06" "a_11416_n10621#" 0.524212
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "a_17939_n19011#" 6.56382
cap "Q06" "a_8980_n13372#" 10.505
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" "a_20987_n20540#" 1.11692
cap "a_44428_11460#" "a_45028_11460#" 41.4735
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D" "a_7593_42855#" 277.971
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "a_308_41257#" 0.066768
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 5.64572
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "Q13" 66.4864
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" "A1" 3.33706
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "a_7507_41559#" 509.642
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D" "a_7726_42535#" 4.51368
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "a_62566_n10601#" 29.1122
cap "Q04" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" 161.45
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" "Q24" 64.0854
cap "OUT11" "7b_divider_magic_0.mux_magic_0.AND2_magic_0.A" 0.00878202
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "a_15866_52799#" 0.746967
cap "a_58590_n14623#" "a_60130_n16192#" 0.114283
cap "a_58790_n14623#" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 1.03371
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 1.08097
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_1.mux_magic_0.IN1" 0.06965
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_2.IN" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 964.759
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "a_14874_n17938#" 80.1622
cap "a_4463_58693#" "VDD" 1548.78
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" 0.699775
cap "A1" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 1306.89
cap "a_73567_n20520#" "a_72137_n20520#" 0.321289
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 17.3382
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "a_74786_n16192#" 172.782
cap "D5" "a_17422_n10995#" 4.90861
cap "Q22" "a_13476_59901#" 2.71194
cap "Q06" "a_27612_n8155#" 153.058
cap "D5" "a_14642_n12383#" 18.719
cap "Q27" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 25.5609
cap "Q23" "D10" 2855.14
cap "a_10921_52799#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 0.223974
cap "a_80639_n16324#" "VDD" 994.175
cap "a_14642_n13577#" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 1.84418
cap "Q04" "D1" 471.976
cap "Q11" "a_78762_n13352#" 110.009
cap "VDD" "a_n754_44237#" 928.742
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "a_15648_48721#" 0.0189879
cap "a_12995_46542#" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" 0.522577
cap "a_89997_n19334#" "a_90197_n18140#" 3.08302
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 0.0265491
cap "a_14677_50238#" "Q24" 0.497892
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "a_17510_n15772#" 411.546
cap "a_18618_n15150#" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D" 0.0757386
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "a_12956_n14804#" 33.4062
cap "Q07" "a_12956_n16212#" 0.878172
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 412.953
cap "a_2043_54805#" "Q27" 165.131
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" "D5" 60.3834
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D" "a_76533_n15653#" 38.3615
cap "VDD" "a_37671_n8400#" 2818.35
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "A1" 3.14795
cap "D16G" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 0.227033
cap "a_5448_57191#" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 4.08948
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 1.18243
cap "a_1882_55913#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 124.825
cap "a_8292_55913#" "Q26" 58.4056
cap "a_43528_8976#" "a_44128_8976#" 41.4735
cap "a_77552_n9990#" "D12" 0.438681
cap "a_42928_10426#" "a_43228_11254#" 0.00832975
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 0.0343567
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "a_77422_n13513#" 7.5146
cap "a_58790_n15817#" "D17G" 19.4877
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_84615_n13557#" 0.0479619
cap "a_64106_n9568#" "a_64106_n10976#" 475.1
cap "VDD" "a_64596_n6727#" 1547.6
cap "Q22" "Q26" 1380.18
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 1178.13
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 0.0502605
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" "Q12" 0.0121863
cap "a_4331_49663#" "F_IN" 16.1737
cap "D26G" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 5.04764
cap "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 1242.41
cap "a_45928_12082#" "a_46228_11460#" 14.855
cap "D26G" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 1119.73
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 250.347
cap "a_22096_n7122#" "Q02" 0.960708
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "F_IN" 1.88533
cap "VDD" "a_309_59889#" 870.349
cap "Q21" "a_12545_53335#" 6.34728
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "D8" 54.8202
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_2.CLK" 26.034
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 3.50815
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" "a_17939_n23509#" 6.56382
cap "a_45328_10632#" "a_45028_11460#" 0.00832975
cap "D14" "a_77552_n15207#" 0.438681
cap "Q07" "a_26072_n7122#" 52.7118
cap "a_17510_n10555#" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 9.03921
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "LD0" 400.5
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "Q17" 494.615
cap "7b_divider_magic_0.mux_magic_0.IN1" "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" 4.49267
cap "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 30980.7
cap "a_15186_n12339#" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 0.926961
cap "a_76272_n15207#" "a_74786_n14784#" 2.1175
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_10437_52799#" 0.0345645
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" "a_17043_59901#" 83.8811
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 232.754
cap "a_4838_34064#" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 29.1581
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "a_7098_35032#" 0.102929
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 412.252
cap "a_29583_n23694#" "7b_divider_magic_2.p3_gen_magic_0.P3" 330.064
cap "VDD" "a_n754_50251#" 1547.87
cap "a_23837_9553#" "a_22881_9554#" 51.4087
cap "a_7772_n20977#" "Q02" 2.71194
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" "VDD" 1376.88
cap "a_11285_n18422#" "a_11285_n17938#" 33.5366
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN" "7b_divider_magic_2.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 228.683
cap "D2" "Q02" 51.4618
cap "7b_divider_magic_1.LD" "a_n656_37439#" 23.9828
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 6.47004
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "VDD" 1083.64
cap "a_65792_n7146#" "Q16" 0.376878
cap "VDD" "a_17974_56406#" 475.729
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 0.0298705
cap "a_68673_n18991#" "Q13" 12.1126
cap "Q17" "a_77222_n7102#" 52.7118
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 1.13869
cap "Q11" "a_66320_n20026#" 6.34728
cap "Q25" "a_5525_49663#" 41.817
cap "a_5525_41257#" "D9" 222.898
cap "Q15" "a_77552_n15207#" 0.0593861
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "a_69555_n20026#" 101.994
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "a_62417_n20473#" 62.9364
cap "a_2290_52905#" "D8" 0.165478
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" "a_n379_52887#" 29.1581
cap "a_2042_44125#" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 411.547
cap "7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN" "F_IN" 1.11442
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "VDD" 21102.8
cap "A1" "a_87746_n11954#" 15.9737
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "VDD" 1037.84
cap "a_4463_40061#" "VDD" 1556.76
cap "D5" "a_14642_n13577#" 269.556
cap "a_29791_n13168#" "a_30490_n12019#" 14.1428
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "Q26" 289.037
cap "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" 1151.44
cap "a_77422_n8296#" "a_76533_n10436#" 0.539346
cap "Q06" "a_11285_n22436#" 44.5467
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" "a_n656_37439#" 0.0255289
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 280.766
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 1.1198
cap "a_34009_n12339#" "a_33465_n13577#" 3.08302
cap "a_26072_n13533#" "a_26272_n13533#" 295.691
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D" "D14" 0.57086
cap "a_59356_n23347#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 0.609565
cap "a_62435_n22900#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 76.5645
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" "LD0" 405.637
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" 6.94455
cap "Q07" "a_7440_n14643#" 42.8678
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 0.660404
cap "a_7743_55349#" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 172.782
cap "a_17510_n13416#" "D1" 124.049
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "D0" 5.12263
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q" "LD0" 0.702439
cap "a_7440_n8317#" "7b_divider_magic_2.CLK" 20.063
cap "a_79531_n15752#" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 33.4062
cap "a_n753_58893#" "F_IN" 16.0524
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "Q26" 20.4996
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "a_11416_n14643#" 0.102929
cap "VDD" "a_1158_37312#" 23.092
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "a_26402_n15227#" 0.536772
cap "Q11" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" 143.901
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 0.264383
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 146.928
cap "a_89214_1773#" "OUT1" 4159
cap "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 1233.28
cap "7b_divider_magic_2.CLK" "Q03" 832.221
cap "a_81053_n12929#" "VDD" 79.4464
cap "a_19162_n9426#" "D1" 164.351
cap "a_1881_49879#" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 0.119046
cap "VDD" "a_27423_7180#" 1294.77
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "F_IN" 1.04918
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q" "a_26272_n8316#" 16.9668
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "a_15419_59883#" 368.409
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 80.5515
cap "Q22" "a_12992_56406#" 0.00669038
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 48.6752
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_62766_n10601#" 119.965
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D" 3.85117
cap "Q14" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 295.23
cap "Q05" "a_18618_n12383#" 223.216
cap "A1" "OUT1" 19.8142
cap "a_18618_n15150#" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 195.205
cap "a_7142_45777#" "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 2.00497
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 4.70085
cap "D2" "S7" 356.937
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 320.746
cap "PFD_T2_0.INV_mag_1.IN" "UP" 0.78455
cap "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" "a_25706_n567#" 756.281
cap "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" "VCO_DFF_C_0.VCO_C_0.OUT" 1191.37
cap "Q25" "a_10921_56388#" 8.16383
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "D15" 193.126
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" 1370.76
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 1233.28
cap "a_7640_n7123#" "Q02" 0.699229
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "a_17422_n6747#" 2.67185
cap "a_10727_n6803#" "a_10727_n7287#" 14.1428
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 1.08097
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "LD1" 84.7085
cap "Q15" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 11.0335
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_4463_44237#" 1.15224
cap "7b_divider_magic_1.DFF_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 11.0752
cap "D7" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 1.16485
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "Q27" 153.27
cap "a_74786_n13352#" "D14" 6.46134
cap "a_78762_n13352#" "a_80941_n13148#" 1.30219
cap "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 1086.1
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "D11" 1007.92
cap "DN" "VCTRL2" 16.5032
cap "D5" "a_15186_n12339#" 6.05973
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 0.150254
cap "a_62566_n9407#" "a_62566_n10601#" 6.3841
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 3.76975
cap "7b_divider_magic_2.mux_magic_0.AND2_magic_0.A" "a_38847_n18160#" 211.659
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT" "7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 152.678
cap "7b_divider_magic_1.LD" "D11" 834.657
cap "a_73246_n15817#" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D" 0.0162546
cap "a_12992_52919#" "D11" 3.21662
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "D1" 925.553
cap "7b_divider_magic_1.p3_gen_magic_0.P3" "7b_divider_magic_1.OR_magic_2.A" 218.352
cap "a_8172_42690#" "F_IN" 0.000453073
cap "Q23" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 65.2885
cap "a_4463_40261#" "Q24" 4.61657
cap "VCO_DFF_C_0.OUTB" "VCO_DFF_C_0.VCO_C_0.OUTB" 724.502
cap "D9" "a_8336_45777#" 4.52013
cap "Tappered_Buffer_8.IN" "F_IN" 321.368
cap "a_309_59889#" "a_816_60433#" 297.874
cap "a_7440_n9427#" "LD0" 195.205
cap "a_8980_n9588#" "7b_divider_magic_2.CLK" 10.6225
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "D13" 37.1928
cap "VCO_DFF_C_0.VCO_C_0.OUTB" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 419.48
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" "D4" 6.5582
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 30.3401
cap "Q14" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 2.22147
cap "a_7440_n9427#" "D6" 19.2072
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "a_17523_n19011#" 314.776
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "D6" 1.73337
cap "a_7259_40116#" "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 3.89426
cap "Q05" "a_22296_n15837#" 0.832036
cap "Q14" "Q16" 265.604
cap "a_5448_37306#" "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" 0.0915423
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" 1296.4
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_4935_38147#" 509.642
cap "a_10284_27486#" "7b_divider_magic_1.mux_magic_0.AND2_magic_0.A" 0.0240125
cap "a_73246_n10600#" "a_74786_n9567#" 0.0715921
cap "a_73446_n10600#" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 0.926961
cap "a_76533_n10920#" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 0.129046
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 0.854143
cap "a_81384_n6825#" "VDD" 33.0684
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 3.70019
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "Q24" 207.04
cap "a_44128_12082#" "a_44128_10632#" 2.39464
cap "a_12545_56406#" "a_11368_56388#" 73.24
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" "a_27735_n10992#" 897.767
cap "D7" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 0.062697
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 49.0387
cap "7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" 0.6945
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 314.503
cap "a_1881_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 1.84418
cap "a_7440_n14643#" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 124.825
cap "a_17490_56406#" "D27G" 244.131
cap "Q22" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 497.407
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 0.860242
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "Q12" 0.629262
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "D13" 190.443
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 3.87646
cap "a_10179_50238#" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 0.208689
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "a_15419_59883#" 0.00669038
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_15866_59883#" 11.5238
cap "Q21" "a_7507_41559#" 39.4911
cap "a_25122_n10010#" "D0" 28.916
cap "a_73246_n15817#" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 127.709
cap "a_80639_n16324#" "a_80639_n15130#" 6.3841
cap "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 2862.18
cap "D26G" "VDD" 6517.81
cap "S2" "a_22966_11778#" 6.60149
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 1317.07
cap "a_14874_n23367#" "D4" 63.4268
cap "F_IN" "a_8336_38040#" 5.19602
cap "D13" "a_68572_n10975#" 42.8515
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" "D11" 31.4483
cap "a_22617_n25038#" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 15.9811
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" 2.58393
cap "a_8980_n8156#" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 0.0240125
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "7b_divider_magic_2.CLK" 6.12229
cap "a_66206_n9990#" "a_66094_n10034#" 29.1771
cap "a_26402_n15227#" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 111.922
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" "7b_divider_magic_2.DFF_magic_0.D" 0.235285
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" "a_66336_n13513#" 16.9668
cap "Q04" "P02" 314.629
cap "a_8980_n6748#" "D6" 0.224578
cap "a_59338_n24524#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 1.56769
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "a_7440_n8317#" 124.825
cap "a_8336_45777#" "D10" 4.10419
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 1.1198
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 1.1198
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" "a_2955_42690#" 0.352489
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.D" "F_IN" 678.918
cap "a_62435_n18402#" "Q12" 80.4818
cap "a_71937_n20520#" "A1" 4.43791
cap "Q25" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 5.75863
cap "a_85159_n13513#" "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" 2.00497
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 15.253
cap "D15" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 30.0189
cap "a_84615_n13557#" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 1.84418
cap "a_11267_n20977#" "VDD" 494.379
cap "D4" "a_11416_n15837#" 19.4515
cap "a_13446_n6747#" "a_13534_n8199#" 475.1
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 8.94463
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 3.70019
cap "a_10727_n6803#" "a_10466_n7733#" 651.048
cap "a_66336_n8296#" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 7.5146
cap "VDD" "a_22296_n13533#" 19.146
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 9.32895
cap "D7" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 0.610532
cap "a_7440_n9427#" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 1.84418
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 8.94463
cap "Q06" "a_27612_n13372#" 0.0200114
cap "a_17723_n19011#" "Q04" 9.57199
cap "a_4463_44237#" "a_7259_44125#" 1.1198
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_2.DFF_magic_0.D" 25.8156
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_11267_n20046#" 11.5238
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 1.77911
cap "a_46228_9804#" "a_46528_10426#" 14.855
cap "LD1" "Q12" 11240.6
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" "a_61877_n7267#" 111.265
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D" 0.205299
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 23.2713
cap "Q15" "a_69768_n12363#" 223.216
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 9.82259
cap "OUT01" "7b_divider_magic_2.mux_magic_0.IN1" 79.1491
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 178.133
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" "a_30216_n9019#" 615.138
cap "D9" "D10" 1587.89
cap "a_12992_49268#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 62.9364
cap "a_4463_44037#" "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" 14.9013
cap "a_29222_n11081#" "Q03" 32.0286
cap "a_n754_44237#" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 411.353
cap "a_80639_n15130#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 195.131
cap "a_8336_34064#" "F_IN" 6.64126
cap "Q25" "a_1158_38089#" 0.287832
cap "a_17537_47086#" "VDD" 54.0958
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 1.95244
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" "D10" 21.8106
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 3.07195
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 14.6709
cap "a_5448_57191#" "Q27" 3.60589
cap "a_n754_40261#" "a_308_41257#" 1.13879
cap "D15" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 12.496
cap "VDD" "VCO_DFF_C_0.VCO_C_0.OUTB" 5934.68
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 154.301
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT" 536.86
cap "a_7640_n10621#" "Q06" 129.837
cap "a_12545_52919#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 101.994
cap "a_61877_n12483#" "Q17" 57.6089
cap "Q24" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 184.763
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "Q24" 3329.19
cap "a_14642_n7166#" "Q02" 1.04581
cap "a_22879_10704#" "VDD" 50.045
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" "a_77552_n15207#" 171.243
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" "a_85159_n14623#" 0.177344
cap "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 425.59
cap "a_34443_2598#" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 854.466
cap "VDD_TEST" "Tappered_Buffer_7.IN" 3170.67
cap "A1" "ITAIL_SINK" 6157.05
cap "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 1336.39
cap "Q11" "a_70312_n14623#" 4.95842
cap "a_77422_n12319#" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 1.02721
cap "Q13" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 24.7026
cap "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 1090
cap "a_10284_27486#" "a_10152_28482#" 0.0715921
cap "a_10284_27286#" "a_11346_28482#" 0.114283
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 1161.7
cap "7b_divider_magic_1.mux_magic_0.OR_magic_0.A" "7b_divider_magic_1.mux_magic_0.IN1" 1.28866
cap "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" 1296.4
cap "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" "a_19584_n23509#" 467.271
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 1.20652
cap "a_33465_n16344#" "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" 0.00713299
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" 0.0439826
cap "a_84615_n15130#" "7b_divider_magic_0.DFF_magic_0.D" 0.641028
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.OR_magic_2.A" 0.113056
cap "a_46228_9804#" "a_46528_8976#" 0.00832975
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 1202.75
cap "a_58940_n22900#" "Q12" 4.22547
cap "a_22417_n25038#" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 0.087059
cap "a_7772_n24991#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 62.7352
cap "Q23" "a_17043_59901#" 0.188317
cap "Q27" "a_13476_59901#" 2.76865
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" "a_2290_41559#" 111.454
cap "VDD" "a_10727_n6803#" 763.01
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "D6" 370.036
cap "7b_divider_magic_1.mux_magic_0.AND2_magic_0.A" "a_10152_28482#" 211.659
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_1.mux_magic_0.IN1" 104.008
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_23636_n11964#" 2.67185
cap "VDD" "a_4463_44237#" 928.742
cap "a_46228_9804#" "VDD" 256.893
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 3.50815
cap "D16G" "a_70312_n15817#" 4.52013
cap "Q06" "a_12956_n10996#" 26.4101
cap "a_74786_n6727#" "D12" 16.115
cap "a_77222_n7102#" "a_77222_n8296#" 6.3841
cap "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 0.0109723
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "Q06" 7.88163
cap "a_58940_n18402#" "a_58940_n18849#" 14.2326
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN" "7b_divider_magic_1.OR_magic_2.VOUT" 610.454
cap "D3" "Q03" 2855.14
cap "a_18618_n13577#" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 0.102929
cap "D4" "a_19584_n23509#" 25.7237
cap "D27G" "a_17974_59901#" 62.7836
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 12.6449
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 0.349992
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" 44.9193
cap "a_73246_n14623#" "a_74786_n16192#" 0.114283
cap "a_77222_n13513#" "Q13" 0.153776
cap "7b_divider_magic_0.OR_magic_1.VOUT" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 2.99628
cap "Q01" "a_15056_n15227#" 6.5372
cap "a_65904_n25455#" "VDD" 417.057
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 10.522
cap "a_42928_12082#" "a_42928_10632#" 2.39464
cap "a_4463_50251#" "a_4463_50883#" 475.1
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 178.133
cap "a_8980_n8156#" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 18.9829
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 15.9684
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "P02" 0.494819
cap "a_66024_n22900#" "Q11" 84.9387
cap "a_23636_n16212#" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 2.15008
cap "a_30024_n10992#" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 1.07804
cap "A1" "a_83507_n13396#" 1.2243
cap "Q27" "Q26" 6558.61
cap "D15" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 1.65595
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 17.0606
cap "a_8137_6071#" "F_IN" 1.97234
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "Q02" 0.173872
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "a_7743_55349#" 397.486
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" 0.0780768
cap "7b_divider_magic_1.p3_gen_magic_0.P3" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 0.384591
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" "Q02" 0.0121863
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 4.67756
cap "a_7098_45233#" "a_8336_45777#" 3.08302
cap "D3" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 12.1156
cap "a_18405_n24544#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 101.994
cap "a_66094_n15251#" "D16G" 25.7583
cap "Q11" "D14" 1188.52
cap "a_68572_n16192#" "a_69768_n16324#" 0.798276
cap "a_76533_n15653#" "a_77552_n15207#" 29.1771
cap "Q15" "a_80372_n11061#" 0.0242323
cap "7b_divider_magic_2.mux_magic_0.IN2" "a_39047_n18160#" 4.48625
cap "a_38847_n19354#" "a_40387_n19193#" 1.13879
cap "a_20787_n20540#" "a_22617_n20540#" 1.07047
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "D14" 0.290491
cap "D7" "7b_divider_magic_1.OR_magic_2.A" 256.323
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" 366.972
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_7098_35032#" 0.108368
cap "7b_divider_magic_1.OR_magic_2.A" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 0.138934
cap "a_69555_n20026#" "a_69971_n20026#" 2.22258
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" "a_65904_n20473#" 368.412
cap "a_7772_n20493#" "D3" 0.530867
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 63.6441
cap "Q25" "a_17490_59901#" 0.763605
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" "D11" 59.907
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "Q21" 4.11862
cap "a_4838_52887#" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 0.926961
cap "a_58922_n20473#" "VDD" 180.71
cap "a_46528_10632#" "A_MUX_6.IN1" 47.0345
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "a_11701_n18869#" 76.0813
cap "a_60130_n14784#" "a_60130_n16192#" 475.1
cap "a_69768_n15130#" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 1.84418
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "Q24" 0.549048
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 20.1073
cap "a_10466_n7733#" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 0.00322445
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "LD0" 0.60703
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 1311.59
cap "Q02" "a_17422_n10995#" 43.7407
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" "D5" 18.8031
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "a_19162_n10620#" 0.926961
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 964.754
cap "a_22417_n20540#" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 0.020988
cap "Q15" "Q11" 827.411
cap "a_13039_45456#" "a_12995_44912#" 298.927
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 152.678
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 2.11181
cap "D15" "D14" 4692.31
cap "Q05" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 0.599388
cap "a_7098_45233#" "D9" 246.377
cap "a_27480_10186#" "S2" 16.0955
cap "a_19584_n19011#" "D5" 5.31844
cap "Q23" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 1.05761
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "Q03" 0.559832
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D" 1.20248
cap "a_18618_n15150#" "a_18618_n13577#" 3.29081
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D" "D5" 43.8693
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_58922_n20473#" 0.613588
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" "a_28381_n15772#" 0.0240125
cap "a_7743_44669#" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 0.178376
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 16.8533
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "VDD" 1169.73
cap "Q15" "a_81566_n8999#" 0.287832
cap "a_18618_n16344#" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 250.568
cap "a_22296_n15837#" "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" 150.364
cap "a_32269_n16212#" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 172.782
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" "a_32357_n15772#" 0.20708
cap "a_20903_8375#" "OUT01" 269.129
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q" "a_15186_n7122#" 119.965
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" "Q02" 1.09085
cap "VDD" "a_25122_n15227#" 969.202
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 0.572112
cap "a_87746_n11954#" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 0.263336
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 3.49039
cap "a_58922_n20957#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 0.00755646
cap "DN" "F_IN" 1401.94
cap "D2" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 207.773
cap "a_18405_n24544#" "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A" 92.3862
cap "a_10727_n7287#" "a_11746_n7733#" 29.1771
cap "a_22096_n7122#" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 0.0162546
cap "a_7772_n24544#" "D3" 0.257838
cap "VDD" "a_76533_n10436#" 759.891
cap "Q15" "D15" 586.581
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 540.188
cap "Q11" "a_66440_n18849#" 1.2829
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN" 0.0488519
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 58.6453
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 179.157
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 28.4751
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 20.4507
cap "DN" "ITAIL_SRC" 0.650258
cap "7b_divider_magic_1.mux_magic_0.IN2" "7b_divider_magic_1.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 0.494819
cap "Q27" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 9.71965
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 0.0343567
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 0.0109723
cap "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" 44.9193
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 0.702439
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 2.38774
cap "Q25" "a_10179_48177#" 0.0754568
cap "a_25122_n15227#" "a_25383_n15673#" 298.579
cap "D2" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 493.287
cap "a_18618_n11127#" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 0.137072
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "Q01" 122.594
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 412.364
cap "a_66024_n22900#" "D13" 237.144
cap "D16" "a_69555_n20957#" 27.2214
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 3.05302
cap "7b_divider_magic_1.LD" "a_309_59889#" 195.205
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_2.OR_magic_1.VOUT" 1325.66
cap "P02" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 0.0522531
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 0.305474
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "Q26" 6.17827
cap "a_11701_n18869#" "Q06" 0.887855
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "a_62833_n24524#" 0.609565
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" 243.44
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" 0.190631
cap "OUT01" "A_MUX_2.Tr_Gate_1.CLK" 501.037
cap "DIV_OUT2" "a_18508_8715#" 269.311
cap "a_44428_8148#" "VCTRL_OBV" 1.11569
cap "D5" "a_15643_n16157#" 12.3017
cap "A_MUX_6.IN1" "S5" 0.850267
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" "a_91537_n19173#" 0.179272
cap "a_26402_n10010#" "a_26272_n8316#" 5.6505
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D" 1392.3
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 1228.87
cap "a_73246_n12319#" "a_74786_n11944#" 0.798276
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 178.133
cap "a_17537_45456#" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" 2.63455
cap "a_7098_45233#" "D10" 2.24825
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 1220.76
cap "D14" "D13" 103.37
cap "VDD" "Q24" 13001.5
cap "a_7743_59325#" "Q27" 9.82111
cap "Q25" "a_10921_52799#" 0.0651351
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 0.00878202
cap "a_76533_n10436#" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 111.454
cap "a_14754_n24991#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" 11.7918
cap "a_11267_n24991#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" 16.4329
cap "a_7772_n24991#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 0.172718
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_7743_50451#" 2.15008
cap "a_17043_52919#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 101.994
cap "a_15056_n10010#" "Q07" 1.90299
cap "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 1230.46
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 1202.78
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 0.118736
cap "a_18618_n12383#" "D1" 12.9531
cap "a_10921_56388#" "D11" 50.3157
cap "7b_divider_magic_2.mux_magic_0.AND2_magic_0.A" "P02" 9.93257
cap "A1" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" 441.471
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "Q17" 36.4484
cap "a_74786_n8135#" "a_74786_n9567#" 1.1198
cap "D17G" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 16.7612
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 0.099064
cap "D7" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 0.0050523
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 1.20152
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "a_23636_n16212#" 0.178376
cap "a_90197_n18140#" "a_89997_n18140#" 296.58
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 0.12254
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_19162_n15837#" 3.28691
cap "D4" "a_7640_n12339#" 4.70508
cap "a_19162_n12339#" "a_18618_n12383#" 296.58
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "Q01" 0.24935
cap "Q15" "D13" 122.824
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 0.0347775
cap "a_58790_n12319#" "a_58790_n13513#" 20.6349
cap "D26G" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 6.8041
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "a_84948_n8380#" 5.81468
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_0.DFF_magic_0.D" 90.2659
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D" "D12" 8.27074
cap "a_14754_n25475#" "D5" 17.2367
cap "7b_divider_magic_1.OR_magic_2.A" "a_4473_31077#" 297.24
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "a_17422_n11964#" 0.00151341
cap "a_60130_n13352#" "a_60130_n14784#" 1.1198
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "D10" 4.51188
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" "VDD" 1294.6
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "a_37671_n8400#" 11.2968
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" 1088.91
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 0.00878202
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" 5290.94
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 1204.15
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 0.0109723
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" "a_1160_39283#" 36.6175
cap "a_7743_39580#" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 397.486
cap "a_44716_1837#" "a_44716_n517#" 0.0760205
cap "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 0.796858
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "a_32357_n13416#" 411.546
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_10882_n7733#" 4.08948
cap "a_10466_n7733#" "a_11746_n7733#" 6.51961
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 2.97717
cap "Q07" "a_14944_n10054#" 5.47501
cap "a_22096_n9426#" "a_23636_n9587#" 1.13879
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" 17.7532
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "Q05" 512.826
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "Q04" 25.2495
cap "a_81366_n8999#" "7b_divider_magic_0.DFF_magic_0.D" 0.0136447
cap "a_6032_52887#" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 16.9668
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "a_7790_n22436#" 453.903
cap "a_11267_n20493#" "VDD" 237.354
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 58.4653
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 192.521
cap "a_30490_n12019#" "D3" 7.61441
cap "VCO_DFF_C_0.OUT" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 577.644
cap "a_32357_n13416#" "a_33465_n13577#" 1.13879
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 3.29086
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 31.4603
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_2.CLK" 7.32541
cap "a_66440_n18849#" "D13" 1.56769
cap "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_2.IN" 1221.29
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "D3" 758.407
cap "a_15056_n10010#" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 111.922
cap "a_42628_8148#" "a_42928_8976#" 0.00832975
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "VDD" 1401.13
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_58590_n15817#" 0.0162546
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.D" 1278.89
cap "a_187_37545#" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT" 116.84
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" "a_1158_37312#" 24.7297
cap "a_58790_n9407#" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 0.177344
cap "a_58590_n9407#" "a_60130_n9568#" 1.13879
cap "a_11683_n20046#" "VDD" 5.19067
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" 0.226609
cap "a_1925_45777#" "LD2" 29.3324
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "D5" 1119.53
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "a_5525_34816#" 1.84418
cap "VDD" "LF_OFFCHIP" 517.211
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_2.IN" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 678.82
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 2.20985
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "a_17043_56406#" 0.521714
cap "S4" "a_45158_5339#" 14.7749
cap "Q17" "a_60130_n10976#" 2.9351
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 49.0387
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "VDD" 1087.37
cap "a_43828_8148#" "A_MUX_6.IN1" 228.776
cap "Q15" "a_80941_n13148#" 0.787073
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" "VDD" 1229.36
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "Q04" 13.3287
cap "a_1881_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" 0.854005
cap "a_3075_45233#" "a_3119_45777#" 296.58
cap "a_n886_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 127.709
cap "7b_divider_magic_0.mux_magic_0.IN2" "D12" 275.564
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "D16" 16.6814
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 0.175396
cap "a_42628_9804#" "a_42928_8976#" 0.00832975
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "VDD" 1195.12
cap "a_4331_59889#" "a_4838_60433#" 296.58
cap "a_3076_59889#" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 28.2166
cap "a_309_59889#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 124.825
cap "D2" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 982.566
cap "D5" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 58.9778
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 86.1504
cap "a_65792_n12363#" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 24.8142
cap "a_68873_n23489#" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" 0.0189879
cap "a_15648_50005#" "D8" 0.0163268
cap "7b_divider_magic_1.P2" "7b_divider_magic_1.OR_magic_1.VOUT" 14.5661
cap "VDD" "a_25122_n10010#" 970.461
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 0.513923
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 178.133
cap "a_59338_n20026#" "D17G" 0.62055
cap "a_11267_n24544#" "VDD" 43.3592
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 1233.55
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 18.9032
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "a_66094_n10034#" 0.840944
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_2.CLK" 1305.63
cap "a_4463_35404#" "D10" 16.3047
cap "a_815_52887#" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 7.5146
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 1.1198
cap "a_14944_n10054#" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 508.892
cap "a_62417_n20473#" "a_62435_n18849#" 0.0642581
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "D11" 7.04488
cap "D7" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 169.736
cap "VDD" "7b_divider_magic_0.mux_magic_0.OR_magic_0.A" 1229.21
cap "a_17510_n15772#" "a_15443_n16157#" 2.1175
cap "a_12956_n14804#" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 0.0240125
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "a_12956_n16212#" 397.486
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 1.29361
cap "A1" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 0.240962
cap "VCO_DFF_C_0.OUTB" "A_MUX_0.Tr_Gate_1.CLK" 1.88488
cap "Q13" "a_62566_n15817#" 0.282614
cap "a_4518_37799#" "F_IN" 1.18133
cap "VDD" "a_18618_n7166#" 970.307
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "Q17" 16.3363
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D" "a_15643_n10940#" 103.487
cap "D2" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 283.946
cap "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" "VCTRL_OBV" 130.214
cap "a_68660_n10535#" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 0.0240125
cap "VDD" "a_11746_n7733#" 85.8991
cap "a_4463_54227#" "VDD" 1547.71
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "a_84615_n15130#" 0.102929
cap "a_83419_n16192#" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 172.782
cap "a_7098_49879#" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 1.84418
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 73.1921
cap "A1" "a_67070_n9990#" 1.90539
cap "a_15290_n18869#" "D1" 1.56769
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 3.07576
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D" 0.204806
cap "VDD" "a_29489_n15150#" 998.238
cap "a_60130_n6728#" "VDD" 1548.78
cap "a_29438_n11081#" "Q05" 0.0456214
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_62435_n18849#" 9.40801
cap "a_11150_50782#" "a_11150_50005#" 325.606
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "VDD" 1198.86
cap "DN" "VCTRL_OBV" 60.4586
cap "OUT01" "VDD_TEST" 1156.62
cap "a_18405_n24544#" "Q04" 303.83
cap "a_86893_n8380#" "a_88821_n8380#" 0.00807715
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 3.96244
cap "Q07" "a_14642_n8360#" 0.52437
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "D6" 2.16015
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 0.230411
cap "a_22880_10947#" "A_MUX_1.Tr_Gate_1.CLK" 0.0347364
cap "7b_divider_magic_1.LD" "D26G" 16.7581
cap "a_12992_52919#" "D26G" 230.93
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_7726_53017#" 111.922
cap "a_20787_n25038#" "VDD" 939.212
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 1230.38
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "a_58590_n12319#" 250.568
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_17043_56822#" 1.56769
cap "a_12545_56406#" "a_12545_56822#" 2.22258
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "D0" 1.16485
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D" "a_81440_n11999#" 277.971
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" "a_81640_n11999#" 0.352489
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" "a_83419_n11944#" 0.0357662
cap "a_71937_n20520#" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" 0.522577
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "Q03" 1.22469
cap "Q25" "a_4518_37151#" 0.825891
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "VDD" 1087.37
cap "OUT01" "a_40387_n19193#" 127.597
cap "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 1171.3
cap "a_n754_40261#" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 408.805
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" "a_816_60433#" 1.30004
cap "a_n378_60433#" "D27G" 10.3269
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "a_7743_55349#" 0.0357662
cap "a_68572_n6727#" "D16G" 5.21505
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q" "a_25538_n10010#" 0.107744
cap "a_8292_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D" 0.0162546
cap "a_58590_n15817#" "Q12" 0.242544
cap "D15" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 659.163
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "D7" 2.38083
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 0.23978
cap "Q25" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 0.494576
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 16.2169
cap "D10" "a_17043_59901#" 0.258124
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.CLK" 329.641
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" "a_62833_n24524#" 0.737541
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_59338_n24524#" 0.0146199
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" "a_65904_n24524#" 37.4484
cap "D7" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 59.1211
cap "a_62851_n23347#" "VDD" 2.90921
cap "Q16" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 3.47241
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" "D0" 28.1106
cap "a_81183_n14623#" "Q13" 0.482939
cap "a_18821_n20046#" "a_18405_n20493#" 13.0214
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 12.4358
cap "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" "a_20787_n20540#" 203.234
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "Q05" 0.514264
cap "a_17523_n23509#" "Q04" 0.497892
cap "a_n281_56558#" "D27G" 0.0550929
cap "a_232_57191#" "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" 0.0915423
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" "LD2" 400.525
cap "a_13534_n13416#" "a_14642_n12383#" 0.0715921
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" "a_70312_n13513#" 1.03371
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 1230.47
cap "a_62417_n20473#" "D14" 0.048778
cap "a_23636_n8155#" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 121.41
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "a_14642_n8360#" 0.465165
cap "D16G" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 8.14176
cap "a_20987_n20540#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 2.53785
cap "a_66336_n13513#" "VDD" 85.5957
cap "VDD" "a_7259_50987#" 935.689
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" 0.631141
cap "a_77422_n8296#" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 0.177344
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "a_72137_n20520#" 2.53785
cap "DN" "S1" 51.9664
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "a_65904_n20957#" 56.9601
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" 0.00468212
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" 0.231228
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "D9" 1.02638
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "D11" 4.89444
cap "D26G" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" 45.1999
cap "A1" "7b_divider_magic_0.p3_gen_magic_0.P3" 233.508
cap "Q11" "a_76533_n15653#" 39.4911
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" "Q03" 4.69365
cap "D15" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 11.2749
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 1.18243
cap "a_62896_n12929#" "a_61877_n12483#" 29.1771
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "a_73246_n12319#" 0.0162546
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 0.544662
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 1.94407
cap "a_8980_n14804#" "a_8980_n13372#" 1.1198
cap "a_33465_n15150#" "Q03" 0.462496
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" "Q16" 0.467231
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "D14" 53.0925
cap "a_74786_n11944#" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 0.00151341
cap "Q15" "a_62417_n20473#" 0.0213629
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 2999.16
cap "VDD" "A_MUX_0.Tr_Gate_1.CLK" 1934.6
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 37.1441
cap "a_11267_n25475#" "D6" 38.0613
cap "a_73446_n10600#" "VDD" 60.8522
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "D8" 4.45062
cap "a_7726_52153#" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D" 4.51368
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 2.13829
cap "A1" "a_73246_n8296#" 246.817
cap "a_22296_n12339#" "a_22296_n13533#" 20.6349
cap "Q11" "a_70312_n7102#" 119.965
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 2.97717
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "a_26272_n13533#" 0.177344
cap "D2" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 69.738
cap "a_12992_52919#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 368.412
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "D17G" 65.2276
cap "PFD_T2_0.INV_mag_0.OUT" "PFD_T2_0.FDIV" 68.8606
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN" 3.2019
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "a_11285_n23367#" 0.580475
cap "D16" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 91.2948
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "a_70312_n9406#" 24.8038
cap "a_80372_n11061#" "Q17" 0.431399
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "D2" 81.2035
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_5525_59889#" 0.0479619
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "D12" 1.16485
cap "a_n754_54227#" "F_IN" 1.99641
cap "a_7259_54805#" "Q26" 74.3974
cap "D15" "a_76533_n15653#" 42.867
cap "D8" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 65.2572
cap "a_62566_n14623#" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 0.102929
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 15.9684
cap "a_65792_n12363#" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 0.110281
cap "a_43828_8148#" "a_43828_9598#" 2.39464
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "a_4463_54859#" 411.547
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "a_58790_n10601#" 29.6755
cap "Q14" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 0.193317
cap "Q15" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 2.30931
cap "a_58590_n12319#" "a_58590_n10601#" 7.76318
cap "a_65904_n20473#" "a_66024_n18849#" 0.367836
cap "a_15866_60299#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 1.56769
cap "D7" "a_n885_59889#" 9.58374
cap "a_43228_9598#" "a_43228_9804#" 226.83
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "D12" 0.467465
cap "a_69768_n16324#" "a_70312_n15817#" 296.58
cap "a_45928_12082#" "a_46528_12082#" 41.4735
cap "a_22096_n10620#" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 0.395954
cap "a_71937_n25018#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 8.17367
cap "a_69555_n24971#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 83.4159
cap "a_69089_n18991#" "VDD" 13.7069
cap "a_4463_36036#" "a_5525_34816#" 1.13879
cap "a_7743_35604#" "a_8292_35032#" 0.798276
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 17.4791
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 1235.05
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 2.34326
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 17.4791
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "a_308_49663#" 124.825
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D" "a_7098_49879#" 0.0757386
cap "Q11" "Q17" 167.906
cap "a_25122_n10010#" "a_25383_n10456#" 298.579
cap "a_70312_n10600#" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 29.1581
cap "a_73446_n10600#" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 148.845
cap "a_76533_n10920#" "a_76533_n10436#" 14.1428
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "D3" 2.73104
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "D10" 0.32407
cap "a_11616_n10621#" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 28.0578
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" "a_80639_n16324#" 250.568
cap "a_17537_47086#" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" 7.76725
cap "a_2526_50451#" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 0.00151341
cap "a_4463_50251#" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 0.00151341
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "a_14677_50238#" 10.9435
cap "a_14677_48177#" "a_15648_47944#" 278.439
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" "a_14754_n24544#" 0.474674
cap "a_11267_n24544#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" 92.3862
cap "Q22" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 132.818
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 178.133
cap "a_7440_n12339#" "a_8980_n13372#" 0.0715921
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "F_IN" 1.26644
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "Q24" 1.08761
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "a_6032_41801#" 0.0546428
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 1.1198
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "F_IN" 0.12254
cap "a_30216_n9019#" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 1.15275
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT" 407.256
cap "a_19162_n8316#" "7b_divider_magic_2.CLK" 130.31
cap "Q22" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" 176.093
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.183756
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 0.474262
cap "a_4463_54227#" "a_4463_54859#" 475.1
cap "a_7743_55349#" "Q21" 7.5049
cap "a_n754_54859#" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 33.4062
cap "D2" "a_26402_n15227#" 0.438681
cap "a_12995_46542#" "a_12995_44912#" 0.339748
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" "a_6032_45777#" 1.03371
cap "a_14642_n13577#" "a_13534_n13416#" 1.13879
cap "a_15920_n15227#" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 61.7554
cap "LD1" "a_58590_n15817#" 2.87988
cap "A1" "a_77552_n15207#" 2.00031
cap "Q16" "D12" 2171.99
cap "7b_divider_magic_0.mux_magic_0.OR_magic_0.A" "7b_divider_magic_0.mux_magic_0.OR_magic_0.B" 178.133
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 0.901395
cap "a_66206_n15207#" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 171.3
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "Q17" 31.0636
cap "D15" "Q17" 37.316
cap "a_68660_n13396#" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 33.4062
cap "a_68572_n11944#" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 0.0357662
cap "a_61877_n12483#" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 11.6117
cap "7b_divider_magic_2.CLK" "a_19584_n23509#" 1.03328
cap "a_11285_n18422#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 0.00669038
cap "a_45328_8976#" "A_MUX_6.IN1" 11.0007
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" "D0" 59.1211
cap "a_11267_n20977#" "Q06" 14.9985
cap "a_90846_3167#" "VDD_TEST" 6087.69
cap "VDD" "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A" 1401.97
cap "a_10179_48177#" "D11" 0.0486354
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 10.7244
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 0.0742731
cap "7b_divider_magic_2.CLK" "a_7640_n8317#" 9.69701
cap "a_44728_12082#" "A_MUX_6.IN1" 227.01
cap "a_12545_52919#" "VDD" 1.39645
cap "a_27612_n6747#" "a_27612_n8155#" 475.1
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "F_IN" 6.12229
cap "a_n754_54227#" "a_308_53639#" 0.114283
cap "a_22096_n8316#" "D0" 2.79779
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 46.2473
cap "a_22967_8787#" "VDD" 2853.41
cap "a_6505_4677#" "VDD_TEST" 14223.6
cap "a_58591_6073#" "a_58489_5253#" 2106.1
cap "a_50528_5246#" "OUTB" 4080.98
cap "a_14754_n24991#" "a_14754_n24544#" 14.2326
cap "a_78762_n8135#" "a_78762_n6727#" 475.1
cap "a_77422_n7102#" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 0.853007
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 316.329
cap "a_20787_n25038#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" 51.4567
cap "a_22617_n25038#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" 131.511
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "a_62566_n9407#" 0.652832
cap "VDD" "a_58590_n9407#" 870.349
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 401.655
cap "a_65792_n8340#" "a_66094_n10034#" 0.30255
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 5.93923
cap "a_60130_n6728#" "a_60130_n8136#" 475.1
cap "7b_divider_magic_2.OR_magic_2.A" "P02" 921.344
cap "D5" "a_18618_n13577#" 0.400136
cap "D7" "a_13476_59901#" 98.169
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "a_12992_59901#" 62.9364
cap "VDD" "a_3007_37649#" 1084.98
cap "a_11267_n24991#" "a_11285_n23367#" 0.284021
cap "a_58940_n23347#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 0.734657
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" "a_64596_n6727#" 0.0357662
cap "Q14" "a_81440_n11999#" 0.369285
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "Q26" 0.0199136
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "a_74786_n16192#" 2.15008
cap "a_81366_n8999#" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 1.15275
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT" 407.256
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 1408.71
cap "a_20000_n19011#" "D5" 0.0508129
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" "D3" 7.29321
cap "a_308_41257#" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 27.6289
cap "D13" "Q17" 68.4748
cap "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 1090.98
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 8.96213
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.OR_magic_2.A" 7.98385
cap "D14" "a_64106_n16192#" 0.029189
cap "a_17510_n15772#" "D3" 8.52771
cap "a_14944_n15271#" "D2" 0.26604
cap "Q25" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 3.67989
cap "Q01" "a_17422_n11964#" 2.14613
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" 0.150254
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 0.0159052
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.281888
cap "VDD" "a_11746_n12949#" 85.8991
cap "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" 2021.34
cap "D26G" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D" 79.2459
cap "a_20787_n25038#" "a_22417_n25038#" 0.339748
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "VDD" 632.015
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 287.141
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 152.678
cap "VDD" "a_15648_48721#" 17.7799
cap "D4" "a_7640_n14643#" 78.3917
cap "D7" "Q26" 2185.43
cap "a_7440_n13533#" "a_7440_n14643#" 3.29081
cap "7b_divider_magic_1.DFF_magic_0.D" "a_4473_31277#" 3.74372
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "a_4473_31077#" 0.431421
cap "a_74786_n13352#" "A1" 43.5939
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "Q24" 25.2495
cap "A1" "a_66593_n10920#" 3.54913
cap "VDD" "7b_divider_magic_1.mux_magic_0.IN2" 2009.95
cap "Q25" "a_5525_53639#" 0.701859
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "a_4331_53639#" 127.709
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" 163.304
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" 61.7402
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "VDD" 1480.55
cap "Q15" "a_64106_n16192#" 18.4929
cap "OUT" "a_50810_1389#" 227.496
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "a_14874_n23367#" 0.732777
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" "a_15290_n23367#" 76.1554
cap "D15" "a_73246_n15817#" 25.724
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_11285_n23367#" 2.64991
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "a_66024_n17918#" 52.7962
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "D4" 68.3704
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "D10" 0.0158884
cap "7b_divider_magic_1.LD" "Q24" 1929.15
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" "a_80372_n11061#" 36.6175
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" "Q13" 262.016
cap "a_20000_n23509#" "D2" 1.83931
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 258.261
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 400.5
cap "a_2042_50987#" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 7.1852
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" "a_4838_48911#" 29.1581
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 468.71
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 315.989
cap "a_2376_42855#" "Q26" 0.0353316
cap "a_45628_11254#" "A_MUX_6.IN1" 0.402923
cap "a_2043_58781#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 33.4062
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "D4" 138.991
cap "OUTB" "a_50810_1389#" 7.98199
cap "a_15920_n15227#" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 4.08948
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_4331_49663#" 2.87988
cap "D26G" "a_5525_49663#" 0.400136
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "a_32357_n15772#" 0.12323
cap "P12" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 0.0522531
cap "a_2043_54805#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 411.547
cap "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 1084.87
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D" 0.0394397
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "a_34009_n15837#" 29.1581
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "Q16" 20.702
cap "A1" "a_60130_n10976#" 1.18975
cap "a_11150_50782#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 1.38376
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" "Q24" 41.3883
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" "a_26272_n13533#" 0.0244163
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 2.20985
cap "a_11416_n15837#" "D3" 0.756049
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 1228.87
cap "Q05" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 272.519
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "Q01" 639.57
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "a_70312_n8296#" 29.3324
cap "Q11" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" 58.3766
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 62.334
cap "D7" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 0.409434
cap "LD2" "a_n379_52887#" 0.109856
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 167.438
cap "a_2509_53017#" "a_2290_52905#" 29.194
cap "a_815_52887#" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 0.0546428
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "Q25" 2.11191
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "a_58590_n10601#" 127.709
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "Q01" 9.37042
cap "a_3119_48911#" "F_IN" 5.18984
cap "VCO_DFF_C_0.OUTB" "a_41879_1284#" 269.762
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" "a_80588_n11061#" 656.196
cap "a_19162_n10620#" "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" 150.56
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" "a_81566_n8999#" 110.702
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" "a_81782_n8999#" 24.7297
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "D4" 53.6316
cap "Q11" "a_77222_n12319#" 14.2685
cap "VDD" "a_62766_n15817#" 108.724
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" 50.9568
cap "a_7790_n18422#" "D3" 230.93
cap "a_11285_n18869#" "D2" 54.067
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "a_78762_n11944#" 172.782
cap "VCO_DFF_C_0.VCO_C_0.OUTB" "a_44716_1837#" 709.804
cap "a_62032_n12929#" "Q16" 0.680492
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 63.6441
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 0.962247
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "a_64106_n10976#" 0.0357662
cap "VDD" "a_15443_n10940#" 968.504
cap "7b_divider_magic_2.CLK" "a_7640_n12339#" 0.713784
cap "D15" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" 6.33938
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN" "VDD" 1226.05
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" "Q24" 90.745
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 0.686046
cap "a_25122_n15227#" "a_25538_n15227#" 153.097
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "a_10921_52799#" 62.9364
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" "D8" 218.494
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "a_68873_n23489#" 0.0563213
cap "a_69768_n12363#" "A1" 16.1737
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 400.5
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 178.077
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "Q03" 66.4864
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" "F_IN" 74.279
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 0.00878202
cap "a_10921_56388#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 0.164951
cap "a_25556_11637#" "a_24436_11277#" 8.052
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "a_11746_n12949#" 0.536772
cap "a_4463_36036#" "F_IN" 0.995071
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" "a_23636_n13372#" 0.0240125
cap "a_77422_n13513#" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 16.9668
cap "SD01" "G1_1" 1.04453
cap "Q22" "a_1881_45233#" 0.568891
cap "a_84615_n13557#" "a_84615_n12363#" 6.3841
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "Q02" 204.094
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "a_n379_45777#" 29.1581
cap "Q23" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 0.00878202
cap "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" 527.821
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "a_14935_56388#" 128.084
cap "a_22881_9554#" "PFD_T2_0.INV_mag_0.IN" 0.157148
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.D" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 243.652
cap "D16G" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.186083
cap "a_7259_50987#" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 411.353
cap "S2" "OUT21" 172.947
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "Q05" 134.824
cap "a_73246_n14623#" "VDD" 883.878
cap "a_44728_10632#" "a_44428_9804#" 0.00832975
cap "a_7098_39008#" "a_7142_38040#" 295.691
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "a_8336_38040#" 119.965
cap "VDD" "a_42628_8770#" 289.464
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "Q25" 306.951
cap "D26G" "a_17537_45456#" 10.3354
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "D16G" 29.9652
cap "a_18618_n15150#" "Q05" 0.388491
cap "D13" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 2.57953
cap "a_65792_n8340#" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 1.84418
cap "a_73567_n20520#" "a_71937_n20520#" 0.339748
cap "a_1158_38089#" "a_1158_37312#" 325.606
cap "a_65904_n20957#" "VDD" 413.936
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "a_309_59889#" 0.102929
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D" "D5" 79.2095
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 6.27111
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 163.87
cap "a_11150_50782#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 9.90974
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_8980_n14804#" 121.41
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 16.7683
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "VDD" 2035.82
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" "LD2" 0.118736
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" "F_IN" 0.1012
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 29.3987
cap "a_26402_n10010#" "a_25538_n10010#" 8.62162
cap "Q25" "a_1160_39283#" 0.0242323
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "VDD" 1284.97
cap "a_25383_n10940#" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 0.352489
cap "a_15170_n24544#" "Q05" 0.0248372
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" 7.97595
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" "D12" 0.205183
cap "a_73246_n7102#" "a_73246_n8296#" 6.3841
cap "Q11" "a_77222_n8296#" 3.42048
cap "a_17523_n23509#" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" 2.34241
cap "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 1083.31
cap "a_58922_n20026#" "D12" 57.3013
cap "a_84615_n15130#" "VDD" 870.349
cap "7b_divider_magic_1.OR_magic_1.VOUT" "F_IN" 31.7444
cap "a_84615_n16324#" "A1" 8.91003
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "a_14754_n20493#" 11.7918
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "a_11267_n20493#" 9.28579
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "Q26" 155.271
cap "S3" "a_27423_7180#" 14.7749
cap "A_MUX_4.Tr_Gate_1.CLK" "a_29818_7696#" 2.56685
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 0.205299
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "Q16" 23.2713
cap "a_15920_n10010#" "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" 0.0915423
cap "a_4331_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 250.568
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 0.561448
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 0.536897
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 0.0309488
cap "a_18618_n16344#" "Q03" 0.256711
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 0.00878202
cap "7b_divider_magic_1.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 1370.76
cap "D16" "a_66320_n20026#" 0.0767978
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "a_14754_n20046#" 37.4484
cap "a_61616_n12929#" "Q16" 12.6714
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "D1" 78.4588
cap "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 1220.76
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 27.337
cap "A_MUX_0.Tr_Gate_1.CLK" "a_42763_5679#" 2.56685
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" "Q16" 297.217
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "D6" 1136.18
cap "7b_divider_magic_2.DFF_magic_0.D" "a_33465_n13577#" 0.725215
cap "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A" "a_72137_n25018#" 29.2303
cap "D26G" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 10.0527
cap "a_25383_n10940#" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 347.37
cap "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 3707.19
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" "VDD" 4164.99
cap "Q15" "a_81174_n10972#" 530.63
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" "VDD" 1334.13
cap "Q05" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 2.10987
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 1.1198
cap "a_17939_n23509#" "VDD" 13.7069
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 0.561448
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "Q03" 0.795262
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" "a_17422_n11964#" 10.8562
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" "D27G" 295.852
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" 2.58393
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "a_816_60433#" 0.177344
cap "G_sink_dn" "G1_2" 12.2127
cap "G_sink_up" "G1_1" 245.994
cap "VDD" "a_41879_1284#" 1339.16
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 88.9636
cap "a_8172_52430#" "VDD" 720.769
cap "a_36596_n11974#" "7b_divider_magic_2.CLK" 15.9737
cap "D5" "LD0" 16.7291
cap "D7" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 0.859469
cap "a_87746_n11954#" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 0.431421
cap "a_17537_47086#" "a_17537_45456#" 3.33314
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 0.0323933
cap "Q27" "a_2290_41559#" 0.412498
cap "D5" "D6" 3.63875
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "D16" 41.3407
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 0.281888
cap "D26G" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 1009.71
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 0.00878202
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 6.06244
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_7440_n12339#" 0.137072
cap "a_7790_n23367#" "Q07" 0.926688
cap "VDD" "a_15866_56388#" 26.9156
cap "Q27" "a_4331_59889#" 0.990987
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "a_7098_59889#" 0.102929
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 1303.52
cap "a_11267_n25475#" "Q05" 0.188265
cap "VDD" "a_30024_n10992#" 1084.98
cap "7b_divider_magic_0.mux_magic_0.AND2_magic_0.A" "D12" 401.829
cap "a_19162_n8316#" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 29.3324
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" "Q01" 58.3766
cap "Q14" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 20.1032
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "Q12" 98.7091
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "a_n885_59889#" 0.137072
cap "Q22" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 9.62195
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 85.4022
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.CLK" 681.588
cap "a_62896_n7713#" "a_62766_n9407#" 5.6505
cap "a_44428_8148#" "a_45028_8148#" 41.4735
cap "7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_1.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 152.679
cap "a_23636_n13372#" "a_23636_n14804#" 1.1198
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 5.93923
cap "a_60130_n13352#" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D" 123.245
cap "a_60130_n11944#" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 2.15008
cap "VDD" "a_4331_49663#" 975.013
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "D14" 0.135247
cap "a_8206_n18869#" "VDD" 1.79784
cap "LD1" "a_84948_n8380#" 472.292
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "a_58790_n8297#" 0.177344
cap "a_11267_n20493#" "Q06" 83.5885
cap "a_30033_n15837#" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 0.926961
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" 3.2019
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "Q12" 58.5415
cap "a_7772_n20493#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 83.4159
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_8336_38040#" 0.109856
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 1233.26
cap "a_60130_n13352#" "a_61877_n11999#" 0.0138854
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 0.550802
cap "a_43228_9804#" "a_43828_9804#" 41.4735
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "Q03" 65.2885
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" 250.428
cap "a_43828_9804#" "a_44428_9804#" 41.4735
cap "a_44428_9804#" "a_45028_9804#" 41.4735
cap "a_33465_n16344#" "a_32357_n15772#" 0.0715921
cap "a_11683_n20046#" "Q06" 0.790995
cap "P02" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT" 0.339947
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" "D5" 48.2537
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "a_64684_n13396#" 0.0240125
cap "a_8188_n20046#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 1.56769
cap "a_18405_n25475#" "VDD" 382.05
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 178.133
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 1.80535
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "a_62566_n15817#" 250.568
cap "a_62766_n10601#" "Q17" 9.30918
cap "Q11" "A1" 1180
cap "7b_divider_magic_1.P2" "Q23" 16.4513
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" "Q27" 251.358
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "D1" 4.42851
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 1.08097
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN" "P12" 8.20745
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_0.OR_magic_2.A" 1.2767
cap "A_MUX_6.IN1" "a_42928_10632#" 3.4126
cap "a_11285_n22920#" "D6" 0.00669038
cap "Q15" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 13.0294
cap "a_10727_n12503#" "a_11416_n10621#" 0.0233204
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" "Q24" 11.534
cap "Q01" "D4" 214.328
cap "Q15" "a_68660_n13396#" 32.8444
cap "a_10727_n12503#" "a_8980_n13372#" 0.791749
cap "a_74786_n8135#" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 1.37059
cap "a_49118_n8724#" "DIV_OUT" 227.496
cap "D16" "DIV_OUT" 76.5571
cap "Q23" "a_8292_39008#" 0.392818
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" "Q04" 41.3883
cap "Q16" "Q12" 1378.34
cap "VDD_TEST" "a_6958_10708#" 6140.78
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" "D5" 5.04764
cap "a_2955_42690#" "a_4838_41801#" 0.340529
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "a_5525_41257#" 0.102929
cap "a_7790_n22920#" "Q03" 80.4818
cap "a_23636_n9587#" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 8.05631
cap "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN" 1226.05
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "a_8172_42690#" 0.129046
cap "a_19162_n9426#" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 0.0546428
cap "Q06" "a_25122_n10010#" 0.0353316
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "a_81183_n14623#" 16.9668
cap "a_11267_n24544#" "Q06" 315.146
cap "a_44428_11460#" "a_44728_12082#" 14.855
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 20.0315
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" "a_20787_n20540#" 126.816
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 0.276282
cap "a_39080_11413#" "A_MUX_6.Tr_Gate_1.CLK" 704.605
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 0.0715917
cap "D15" "A1" 1283.98
cap "a_7259_44125#" "a_8172_42690#" 0.0138854
cap "a_58790_n7103#" "VDD" 52.2625
cap "VDD" "a_10437_56388#" 496.897
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" "D12" 7.31752
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_8336_34064#" 4.28402
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "a_14935_52799#" 80.1701
cap "a_62566_n14623#" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 1.84418
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" "a_64106_n16192#" 172.782
cap "Q06" "a_18618_n7166#" 0.376878
cap "a_n753_58893#" "VDD" 941.272
cap "a_30490_n12019#" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 349.856
cap "a_30290_n12019#" "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 27.7698
cap "a_23636_n9587#" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 18.9829
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "D5" 1.17476
cap "Q27" "a_11368_60299#" 5.50047
cap "Q23" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 0.248759
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 1.08097
cap "a_17493_44912#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 200.265
cap "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 1150.01
cap "7b_divider_magic_0.OR_magic_2.A" "D12" 256.323
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "a_7790_n23367#" 2.74056
cap "a_76533_n16137#" "VDD" 720.769
cap "A1" "7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT" 286.709
cap "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 1184.95
cap "a_10179_50238#" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" 0.206513
cap "a_62417_n24971#" "Q12" 0.00669038
cap "a_11150_50782#" "Q24" 9.57199
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_30033_n14643#" 27.8712
cap "D8" "F_IN" 544.664
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" "Q26" 0.452636
cap "Q04" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 1.62173
cap "VDD" "a_22096_n8316#" 883.878
cap "a_42628_9598#" "A_MUX_6.IN1" 83.8277
cap "a_15443_n16157#" "a_15056_n15227#" 6.51961
cap "D16G" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 0.577413
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "a_12956_n16212#" 0.0357662
cap "a_83507_n15752#" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 0.000580358
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 0.0238793
cap "a_69768_n16324#" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" 0.0512069
cap "a_15419_56388#" "D27G" 0.00669038
cap "a_17043_56406#" "Q26" 315.146
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.D" "a_n90_33487#" 7.37528
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "D17G" 29.8744
cap "D9" "a_15866_56804#" 1.56769
cap "PFD_T2_0.INV_mag_0.OUT" "DN_INPUT" 228.101
cap "DN" "a_29818_7696#" 918.968
cap "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 412.707
cap "a_78762_n13352#" "a_81053_n12929#" 0.00658955
cap "D16" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 16.5675
cap "a_68660_n15752#" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 9.30131
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "Q16" 23.2172
cap "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 1224.68
cap "7b_divider_magic_0.mux_magic_0.IN1" "7b_divider_magic_0.mux_magic_0.OR_magic_0.A" 1.28866
cap "A1" "D13" 732.927
cap "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 1212.54
cap "7b_divider_magic_1.OR_magic_2.A" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 6.07408
cap "a_n698_56714#" "D27G" 33.5313
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "Q26" 3.47241
cap "VDD" "a_n886_41257#" 958.768
cap "VDD" "a_8172_42690#" 720.769
cap "a_308_49663#" "F_IN" 243.306
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "a_815_41801#" 0.177344
cap "a_2955_52430#" "D26G" 39.5094
cap "a_4838_52887#" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 0.109856
cap "a_7507_52905#" "a_7726_53017#" 29.194
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "a_6032_52887#" 0.0546428
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "Q02" 1.08207
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 1.86408
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 2.20985
cap "a_7772_n24544#" "a_7790_n22920#" 1.20657
cap "a_15648_50005#" "D9" 1.83931
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.CLK" 4.86478
cap "a_26072_n12339#" "a_27612_n11964#" 0.798276
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "a_22296_n12339#" 0.926961
cap "a_45028_11254#" "a_45028_11460#" 226.83
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" "D3" 103.404
cap "D16" "a_62435_n18849#" 75.5969
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "D0" 0.062697
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 2.34326
cap "D14" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 103.449
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_4518_56914#" 349.856
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D" "a_4935_56558#" 38.3615
cap "a_12545_52919#" "a_12992_52919#" 14.2326
cap "a_66206_n15207#" "a_66593_n16137#" 6.51961
cap "Q16" "a_62435_n18402#" 0.0177118
cap "VDD" "a_81366_n8999#" 1213.07
cap "Q21" "a_14935_56388#" 0.0554213
cap "Q25" "a_8292_55913#" 15.1322
cap "a_64106_n16192#" "Q17" 0.878172
cap "a_6032_34064#" "a_5525_34816#" 297.874
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 3.44236
cap "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 1027.31
cap "a_22967_8787#" "a_23837_9553#" 32.4136
cap "a_22880_9797#" "PFD_T2_0.FDIV" 74.377
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" "VDD" 2272.57
cap "a_14874_n22920#" "a_15290_n23367#" 11.5142
cap "a_8206_n18869#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 1.56769
cap "a_7790_n18869#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 101.994
cap "a_74786_n11944#" "VDD" 1547.6
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 4.11862
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_10466_n12949#" 0.0630709
cap "a_74786_n10975#" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D" 0.108308
cap "Q22" "Q25" 609.514
cap "LD1" "Q16" 1546.03
cap "a_58590_n9407#" "a_58790_n9407#" 297.874
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" "Q13" 5.76882
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "D9" 185.485
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "a_66320_n20026#" 0.609565
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" 232.55
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 3.11914
cap "a_15866_56804#" "D10" 5.51297
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q" "a_n379_52887#" 119.965
cap "a_308_53639#" "D8" 298.167
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "F_IN" 3.22396
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "VDD" 1173.84
cap "A1" "a_80941_n13148#" 2.86841
cap "a_29791_n13168#" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 12.9922
cap "VDD" "a_8336_38040#" 97.9418
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "Q26" 52.1763
cap "a_12545_56406#" "D27G" 641.63
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 5.06159
cap "a_3007_37649#" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" 896.11
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" 3.00122
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "a_62566_n14623#" 0.210312
cap "a_66024_n22900#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" 0.223974
cap "a_59356_n23347#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" 62.9031
cap "a_58940_n22900#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 62.9364
cap "a_14785_38090#" "7b_divider_magic_1.OR_magic_2.A" 379.867
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT" 98.8933
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.D" 678.239
cap "a_10179_48177#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 2.01338
cap "a_7772_n24991#" "a_8206_n23367#" 0.304324
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_8336_48911#" 3.28691
cap "D26G" "a_10179_48177#" 5.31844
cap "a_23636_n16212#" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 172.782
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 17.3382
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" "D1" 3.96558
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" "D0" 52.6113
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 178.133
cap "a_n753_58693#" "D27G" 0.224578
cap "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.D" 1610.19
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" "a_23636_n6747#" 172.782
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q" "a_26072_n7122#" 222.898
cap "D15" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 0.818172
cap "a_74786_n11944#" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 14.9013
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" 0.565756
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A" 7.71153
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 178.133
cap "Q22" "a_n886_53639#" 1.04721
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" "D14" 171.916
cap "a_19162_n12339#" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 29.1581
cap "a_23636_n11964#" "a_22096_n12339#" 0.798276
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_17510_n13416#" 121.41
cap "a_4518_56714#" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 0.0193783
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_12545_56406#" 2.8032
cap "VDD" "A_MUX_4.Tr_Gate_1.CLK" 1907.9
cap "a_26272_n8316#" "a_26072_n8316#" 295.691
cap "a_14944_n15271#" "a_14642_n13577#" 0.30255
cap "Q03" "D0" 153.356
cap "Q05" "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 871.225
cap "D26G" "a_10921_52799#" 16.8459
cap "a_2043_58781#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 0.20708
cap "a_n753_58893#" "a_232_57191#" 0.0212284
cap "Q15" "a_64106_n14784#" 155.845
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 5.26123
cap "a_66024_n22900#" "D16" 4.18794
cap "a_18618_n11127#" "a_18618_n12383#" 7.74672
cap "Q05" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 0.866093
cap "A1" "A_MUX_5.Tr_Gate_1.CLK" 492.804
cap "a_38847_n18160#" "7b_divider_magic_2.mux_magic_0.IN1" 390.529
cap "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 244.13
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 156.699
cap "a_59338_n20026#" "a_58940_n18402#" 0.300763
cap "a_45328_10632#" "a_45628_11254#" 14.855
cap "Q25" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 0.638857
cap "a_7098_59889#" "a_8292_59889#" 6.3841
cap "D16G" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 1.99493
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "Q24" 13.3287
cap "Q14" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" 2.14374
cap "Q15" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" 477.574
cap "a_45328_8976#" "a_45628_9804#" 0.00832975
cap "D16" "D14" 3473.91
cap "Q23" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 5.76882
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 280.766
cap "VDD" "a_8336_34064#" 55.9487
cap "VDD" "a_44428_8148#" 256.893
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "Q25" 7.18246
cap "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" "D11" 269.672
cap "7b_divider_magic_2.CLK" "a_7640_n14643#" 119.965
cap "D14" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 26.1461
cap "D16G" "a_67070_n9990#" 5.13897
cap "Q22" "a_n754_40261#" 0.512714
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_8206_n23367#" 1.56769
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_7790_n23367#" 101.994
cap "VDD" "a_43228_9804#" 256.893
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 0.560134
cap "VDD" "a_44428_9804#" 256.893
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 242.917
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_2.CLK" 0.929169
cap "a_6032_41801#" "F_IN" 0.398849
cap "a_8172_52430#" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 0.129046
cap "a_7772_n20493#" "D0" 231.059
cap "a_27612_n11964#" "a_27612_n13372#" 475.1
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" "a_10284_27286#" 0.0582827
cap "7b_divider_magic_1.mux_magic_0.OR_magic_0.B" "a_10284_27486#" 411.353
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" "a_19584_n23509#" 38.495
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 0.578048
cap "a_18618_n15150#" "D1" 2.06849
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "7b_divider_magic_2.CLK" 10.5178
cap "VCO_DFF_C_0.VCO_C_0.OUT" "VCO_DFF_C_0.VCO_C_0.OUTB" 1639.63
cap "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 10.8058
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D" "a_10882_n12949#" 4.51368
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 1.51625
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 3.94242
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" "Q12" 1.08207
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 0.0309488
cap "Q15" "D16" 1145.44
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" "Q13" 2.40538
cap "a_59356_n23347#" "a_58922_n24971#" 0.304324
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" 355.698
cap "a_8188_n20046#" "D0" 1.56769
cap "Q05" "a_19162_n15837#" 0.448893
cap "a_4518_37799#" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 0.0193783
cap "a_15648_48721#" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" 162.912
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 17.7258
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" 73.8201
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT" 314.503
cap "a_77552_n9990#" "Q16" 0.0963677
cap "a_73446_n7102#" "VDD" 60.8554
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "a_61616_n7713#" 0.715869
cap "a_14874_n23367#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 6.37791
cap "a_44128_12082#" "a_43828_11254#" 0.00832975
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "D16G" 81.1671
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_17043_56406#" 0.155496
cap "D7" "7b_divider_magic_1.mux_magic_0.IN1" 52.2091
cap "a_10179_48177#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 38.495
cap "a_77222_n12319#" "a_77422_n12319#" 296.58
cap "a_14874_n18869#" "Q01" 319.315
cap "a_7726_52153#" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 4.08948
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT" 0.0400411
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 1.08097
cap "DN" "UP_INPUT" 1068.83
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_2.IN" "7b_divider_magic_2.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 258.261
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 45.9874
cap "a_11368_56804#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 0.609565
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" "D9" 132.137
cap "Q25" "a_7593_42855#" 0.033721
cap "a_69768_n9913#" "Q12" 93.828
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "Q05" 14.7583
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "a_14935_59883#" 0.00755646
cap "a_81174_n10972#" "Q17" 0.0204919
cap "VDD" "a_15866_59883#" 15.0701
cap "a_22096_n8316#" "a_22296_n7122#" 3.08302
cap "a_4838_52887#" "VDD" 93.5046
cap "a_22879_10704#" "PFD_T2_0.INV_mag_1.OUT" 50.1606
cap "VDD" "a_17422_n6747#" 1547.87
cap "Q11" "a_73246_n7102#" 0.356393
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" "a_68660_n8179#" 0.0240125
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "a_67070_n9990#" 61.7554
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "a_76533_n10436#" 509.373
cap "OUT11" "VDD" 344.568
cap "a_7743_39580#" "a_7259_40116#" 475.1
cap "7b_divider_magic_1.P2" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 0.00777713
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D" "7b_divider_magic_2.CLK" 8.41022
cap "a_69768_n12363#" "a_69768_n13557#" 6.3841
cap "Q05" "D5" 1569.29
cap "a_58922_n24524#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 101.994
cap "Q23" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 502.204
cap "Q27" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 674.903
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" "D0" 1.18243
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" "7b_divider_magic_0.DFF_magic_0.D" 0.204307
cap "a_8292_59889#" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 127.709
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 175.91
cap "a_81917_n12929#" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D" 4.51368
cap "a_10727_n12503#" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 509.882
cap "a_17510_n13416#" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 1.37059
cap "Q07" "a_15186_n7122#" 26.3382
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D" "Q02" 102.91
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 155.709
cap "VDD" "a_15186_n13533#" 85.5957
cap "VDD" "a_22096_n13533#" 883.859
cap "a_7440_n9427#" "a_7640_n9427#" 297.874
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 33.8485
cap "D7" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 0.588714
cap "Q06" "a_11746_n12949#" 1.43703
cap "Q13" "a_59356_n18849#" 0.2057
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 5.76341
cap "a_45628_11254#" "a_45628_9804#" 2.39464
cap "a_45928_10426#" "a_46528_10426#" 41.4735
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 26.8939
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "Q05" 0.371838
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "Q04" 2.35846
cap "a_69768_n11107#" "a_69768_n12363#" 7.74672
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 0.866093
cap "a_45628_11460#" "A_MUX_6.IN1" 4.82139
cap "a_22966_11778#" "PFD_T2_0.Buffer_V_2_1.IN" 27.8568
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" "a_6032_60433#" 2.00497
cap "a_4838_60433#" "D11" 4.70508
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 178.077
cap "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 1181.44
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" 152.678
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" 229.069
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" "D10" 7.61464
cap "a_12545_49268#" "a_12545_49684#" 2.22258
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 3.0417
cap "a_12992_49268#" "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" 368.47
cap "UP1" "DN_INPUT" 79.8244
cap "a_70312_n14623#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 29.2303
cap "a_6032_34064#" "F_IN" 2.81848
cap "VDD" "a_8336_48911#" 55.9455
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" 7.97595
cap "a_68673_n23489#" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" 2.34241
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "a_62435_n22416#" 84.5687
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "a_66024_n18402#" 0.0185844
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "a_64106_n9568#" 411.546
cap "a_n754_40061#" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 0.0357662
cap "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 2158.52
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 3.2019
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 964.754
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 1.1198
cap "a_45928_10632#" "a_46528_10632#" 41.4735
cap "a_17490_52919#" "D8" 0.312826
cap "a_7593_52257#" "a_7726_52153#" 153.097
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 1.51625
cap "LD0" "Q02" 11240.6
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" "a_10727_n7287#" 111.265
cap "a_23636_n6747#" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 397.486
cap "a_23636_n8155#" "a_22096_n7122#" 0.0715921
cap "D6" "Q02" 2133.33
cap "DN" "VDD" 5438.72
cap "a_8292_39008#" "D10" 31.0009
cap "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 915.41
cap "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" "a_34443_2598#" 938.713
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" "LD1" 0.765646
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" 7.97595
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 343.886
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 1.1198
cap "a_17523_n19011#" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" 2.34241
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" 366.972
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "VDD" 2182.51
cap "VDD_TEST" "G1_1" 9897.51
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 0.676341
cap "Q13" "a_70734_n18991#" 7.85812
cap "7b_divider_magic_1.mux_magic_0.OR_magic_0.A" "a_11346_28482#" 1.84418
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" "7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN" 287.141
cap "a_15186_n8316#" "D1" 124.895
cap "D26G" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 115.543
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "a_19584_n19011#" 2.01338
cap "D15" "a_58940_n18849#" 100.642
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" "a_89997_n18140#" 2.06622
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D" 0.244608
cap "a_17523_n19011#" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 0.208689
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "7b_divider_magic_2.CLK" 70.6472
cap "D16" "a_70734_n23489#" 25.7237
cap "a_46228_9804#" "a_46228_9598#" 226.83
cap "Q27" "a_10921_59883#" 52.6345
cap "Q23" "a_11368_59883#" 305.462
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 310.613
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "D0" 0.859469
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.D" "D3" 61.4763
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT" "7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 152.678
cap "7b_divider_magic_1.OR_magic_1.VOUT" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 618.927
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 113.616
cap "D2" "a_23636_n8155#" 1.52
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "a_4838_41801#" 1.02721
cap "a_45928_10426#" "VDD" 256.893
cap "a_2376_42855#" "a_2955_42690#" 651.048
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_8292_49879#" 0.137072
cap "D1" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 997.708
cap "a_58940_n23347#" "Q13" 302.541
cap "a_10727_n12019#" "a_8980_n13372#" 0.0138854
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 1.1198
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" "D10" 12.496
cap "a_7593_52257#" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 0.00322445
cap "a_38847_n19354#" "a_39047_n19354#" 297.874
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_2.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 258.261
cap "a_3007_39938#" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 0.395981
cap "a_4463_40261#" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 411.353
cap "a_29903_n12949#" "Q03" 0.907217
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 1370.76
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_1.OR_magic_2.VOUT" 5.19243
cap "D4" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" 59.9837
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 1.98837
cap "Q22" "a_n656_37439#" 0.0992285
cap "Q07" "a_13534_n8199#" 49.781
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 0.0109723
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" "a_15648_48721#" 65.451
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "a_62566_n15817#" 127.709
cap "a_69768_n15130#" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 0.102929
cap "D14" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 871.552
cap "Q01" "a_15443_n16157#" 7.96693
cap "a_73767_n25018#" "VDD" 24.7716
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 850.479
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" "a_18618_n16344#" 0.0512069
cap "a_8980_n6748#" "a_8980_n8156#" 475.1
cap "a_4463_50251#" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 0.42215
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 0.011678
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D" 1.71075
cap "a_44428_8148#" "a_44728_8976#" 0.00832975
cap "a_10179_48177#" "Q24" 19.778
cap "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" 7.71153
cap "D6" "S7" 3.76707
cap "a_22096_n14643#" "a_22296_n15837#" 3.08302
cap "a_17510_n15772#" "a_18618_n16344#" 0.0715921
cap "a_43828_9804#" "a_44128_8976#" 0.00832975
cap "a_44728_8976#" "a_44428_9804#" 0.00832975
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "Q26" 15.48
cap "Q23" "F_IN" 831.955
cap "D15" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" 2.17792
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" "Q02" 18.0658
cap "a_5525_45233#" "a_6032_45777#" 297.874
cap "a_45928_8976#" "a_46528_8976#" 41.4735
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "D3" 0.244665
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D" "D16G" 43.8693
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "D14" 271.769
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 2491.65
cap "Q11" "a_69768_n13557#" 21.2604
cap "7b_divider_magic_2.mux_magic_0.IN2" "7b_divider_magic_2.mux_magic_0.OR_magic_0.B" 1.18243
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "D14" 0.650189
cap "a_62833_n20026#" "a_62417_n20473#" 13.0214
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" 240.829
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "VDD" 1201.63
cap "VDD" "a_45928_8976#" 256.893
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 152.679
cap "Q15" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 146.141
cap "a_4518_56714#" "Q27" 11.5996
cap "a_7507_52905#" "Q25" 7.61541
cap "D7" "a_2290_41559#" 0.414118
cap "a_46228_11254#" "A_MUX_6.IN1" 1.37558
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" "VDD" 1336.14
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "a_14874_n18422#" 414.681
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "a_7790_n18869#" 92.3862
cap "a_62435_n22900#" "D15" 104.154
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 0.0328813
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" "a_64106_n14784#" 408.812
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.D" 51.8202
cap "Q01" "7b_divider_magic_2.CLK" 1167.5
cap "a_10466_n7733#" "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" 27.7748
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "LD0" 120.356
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "D6" 170.101
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 1220.77
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 1370.76
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "a_23636_n6747#" 33.168
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 5.19944
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" "D2" 132.137
cap "a_17537_45456#" "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A" 0.383791
cap "VDD" "a_45328_12082#" 256.893
cap "a_14874_n17938#" "D5" 18.6228
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 0.561448
cap "Q02" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 97.2129
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" "P12" 0.0611724
cap "a_6032_48911#" "F_IN" 125.152
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 178.133
cap "Q15" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 5.75863
cap "a_2376_42855#" "a_2290_41559#" 298.579
cap "D11" "a_8292_55913#" 19.4515
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "a_3120_60433#" 29.1581
cap "a_3075_45233#" "D9" 2.28358
cap "Q27" "Q25" 946.439
cap "a_28293_n16212#" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 397.486
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_62833_n20026#" 0.00777117
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" "D12" 1.2431
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "VDD" 1495.77
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 1307.95
cap "a_66336_n8296#" "a_66206_n9990#" 5.6505
cap "a_66094_n15251#" "a_67070_n15207#" 234.773
cap "PFD_T2_0.Buffer_V_2_0.IN" "a_24437_9224#" 602.863
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "a_68572_n16192#" 397.486
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "a_14874_n18869#" 9.40801
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "a_58590_n15817#" 250.568
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" "Q02" 4.92935
cap "a_18618_n7166#" "a_17510_n8199#" 0.0715921
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 3.70019
cap "VDD" "a_7440_n15837#" 970.901
cap "7b_divider_magic_0.OR_magic_2.A" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 0.029706
cap "a_79531_n15752#" "a_77552_n15207#" 0.00658955
cap "a_7259_54805#" "a_7726_53017#" 0.0118519
cap "Q22" "D11" 95.3974
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 0.00878202
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" "a_27612_n6747#" 0.0357662
cap "D16G" "a_66593_n10920#" 55.3886
cap "a_65792_n13557#" "Q16" 0.147154
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" 0.0632405
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" "D9" 0.173429
cap "a_n886_49663#" "Q26" 0.376878
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 429.043
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "a_66024_n18849#" 0.181219
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 86.0483
cap "D16" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 1.45464
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 244.494
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "a_8980_n16212#" 0.0357662
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D" "a_14944_n15271#" 37.9425
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" 17.787
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_69768_n15130#" 0.0479619
cap "a_n90_29614#" "a_n90_31542#" 0.00807715
cap "Q27" "a_n886_53639#" 24.0694
cap "a_29583_n23694#" "7b_divider_magic_2.OR_magic_2.A" 33.4065
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN" 260.041
cap "7b_divider_magic_1.LD" "a_n886_41257#" 0.663505
cap "PFD_T2_0.FIN" "a_20945_11785#" 939.111
cap "Q21" "a_4838_48911#" 0.619501
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D" "D9" 97.7043
cap "a_19162_n10620#" "7b_divider_magic_2.CLK" 5.18984
cap "a_24437_9224#" "PFD_T2_0.INV_mag_1.IN" 354.384
cap "a_22879_10704#" "PFD_T2_0.INV_mag_0.IN" 251.021
cap "a_22096_n10620#" "D0" 0.251491
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_10921_56388#" 0.00669038
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 0.0109723
cap "a_58590_n9407#" "a_58590_n10601#" 6.3841
cap "D2" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 6.10027
cap "D26G" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 0.671881
cap "a_43828_9804#" "a_43528_10632#" 0.00832975
cap "a_44428_9804#" "a_44128_10632#" 0.00832975
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" "Q26" 85.4022
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" 0.332964
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" "a_14785_38290#" 0.184535
cap "7b_divider_magic_1.DFF_magic_0.D" "7b_divider_magic_1.OR_magic_2.A" 393.99
cap "OUT01" "PFD_T2_0.FDIV" 1292.31
cap "P02" "7b_divider_magic_2.mux_magic_0.IN1" 47.4671
cap "D5" "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" 43.9152
cap "CP_1_0.VCTRL" "S5" 503.627
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" 5291.75
cap "a_7790_n18422#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 0.00669038
cap "VDD" "a_4518_37799#" 976.07
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "Q01" 98.3017
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 0.0940318
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" "a_74786_n11944#" 0.0357662
cap "a_68660_n15752#" "a_66593_n16137#" 2.1175
cap "VDD" "a_7440_n8317#" 870.349
cap "a_69768_n13557#" "D13" 10.8222
cap "a_64106_n14784#" "Q17" 4.31798
cap "a_7259_58781#" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 0.0240125
cap "a_13039_47086#" "D11" 1.36812
cap "Q23" "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" 0.025932
cap "a_18405_n24544#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" 0.413975
cap "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" 0.388329
cap "a_7593_52257#" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D" 277.015
cap "a_15056_n10010#" "a_12956_n9588#" 0.0135693
cap "a_7772_n24991#" "D3" 0.530867
cap "VDD" "Q03" 9301.18
cap "Q27" "a_n754_40261#" 51.9303
cap "VDD" "a_17493_44912#" 894.887
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 178.133
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "D11" 214.348
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 17.8806
cap "A1" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 313.071
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_2.OR_magic_2.A" 0.0758007
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "a_66593_n10920#" 654.223
cap "a_91537_n17765#" "7b_divider_magic_0.mux_magic_0.AND2_magic_0.A" 0.0357662
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" "D10" 4.05218
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 3.17086
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" 0.434983
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "a_58790_n13513#" 0.177344
cap "a_62435_n22416#" "Q12" 4.53701
cap "a_14944_n15271#" "a_15643_n16157#" 14.1428
cap "a_5525_34816#" "D10" 240.798
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_26402_n15227#" 0.828906
cap "a_2527_59325#" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 14.078
cap "a_n753_58893#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 411.353
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_18618_n12383#" 0.0162546
cap "a_33465_n16344#" "7b_divider_magic_2.CLK" 7.29218
cap "7b_divider_magic_2.p3_gen_magic_0.P3" "a_29583_n22286#" 175.33
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 1312.55
cap "7b_divider_magic_2.OR_magic_2.VOUT" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT" 413.124
cap "a_69768_n11107#" "D13" 12.9531
cap "a_64596_n11944#" "a_65792_n13557#" 0.114283
cap "D26G" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 2.29212
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_0.DFF_magic_0.D" 19.5515
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" "D0" 1.75314
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "Q12" 5.95504
cap "Q21" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 14.855
cap "Q25" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 13.0294
cap "a_7790_n22436#" "Q02" 14.3026
cap "7b_divider_magic_2.mux_magic_0.AND2_magic_0.A" "a_39047_n18160#" 29.1264
cap "a_38847_n18160#" "a_40387_n19193#" 0.0715921
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "a_17510_n13416#" 0.0100496
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 6.18342
cap "a_25383_n15673#" "Q03" 0.0801229
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D" "VDD" 1392.3
cap "a_13476_49268#" "D8" 1.21486
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "a_35743_n8400#" 2.97563
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" 468.71
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.D" 81.0905
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "VDD" 1074.26
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 1229.36
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 0.0447438
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" "a_70734_n23489#" 38.495
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 0.578048
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "D17G" 105.674
cap "a_5525_41257#" "F_IN" 1.32997
cap "a_2509_41671#" "Q26" 0.0963677
cap "D16" "Q17" 831.106
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" 1.07492
cap "a_22096_n9426#" "a_22296_n9426#" 297.874
cap "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 1213.65
cap "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" "a_44716_n517#" 854.681
cap "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 488.123
cap "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" "a_41879_n196#" 13.5786
cap "a_12956_n9588#" "a_14944_n10054#" 1.51704
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D" "a_30290_n12019#" 277.971
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" "a_32269_n11964#" 0.0357662
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "a_71937_n20520#" 22.9045
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "D8" 11.3643
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 1.08097
cap "a_73246_n15817#" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 250.568
cap "7b_divider_magic_0.OR_magic_2.A" "a_87746_n13362#" 43.5326
cap "P12" "a_87746_n11954#" 172.93
cap "A1" "a_73446_n13513#" 171.966
cap "a_7772_n20493#" "VDD" 180.71
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_4331_53639#" 0.395954
cap "D26G" "a_5525_53639#" 269.556
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "a_17523_n23509#" 483.12
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" "a_34009_n13533#" 1.03371
cap "a_30290_n12019#" "a_30767_n12949#" 153.097
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "D3" 361.178
cap "a_15920_n10010#" "7b_divider_magic_2.CLK" 1.90539
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "D3" 73.0697
cap "a_22880_9797#" "DN_INPUT" 0.21449
cap "a_34009_n14643#" "7b_divider_magic_2.DFF_magic_0.D" 2.28086
cap "a_42628_8148#" "a_42628_8770#" 14.86
cap "VDD" "a_8980_n9588#" 934.818
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.281888
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" 0.150254
cap "a_4518_37151#" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D" 103.487
cap "a_7440_n7123#" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 127.709
cap "a_8188_n20046#" "VDD" 1.79784
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" 2.12396
cap "a_29222_n11081#" "Q01" 201.217
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 3.24908
cap "Q11" "a_66024_n17918#" 1.25043
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 163.87
cap "a_43828_8148#" "CP_1_0.VCTRL" 4.45281
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "VDD" 1184.95
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" "a_11150_50782#" 0.0189879
cap "VDD" "a_46828_11254#" 289.464
cap "a_58790_n14623#" "VDD" 12.3825
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" "D8" 0.569866
cap "D5" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" 59.955
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "Q24" 23.7085
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 0.179413
cap "A_MUX_6.IN1" "a_46528_8770#" 72.828
cap "Q21" "a_4331_41257#" 14.2685
cap "Q11" "a_76688_n9990#" 14.8365
cap "a_66440_n23347#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.609565
cap "a_14677_50238#" "D8" 2.76885
cap "a_7790_n17938#" "Q07" 48.8817
cap "7b_divider_magic_1.P2" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 0.211662
cap "Q22" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 127.548
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 0.515223
cap "a_7772_n24544#" "VDD" 13.9927
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 3806.14
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" "7b_divider_magic_2.CLK" 122.393
cap "a_14944_n15271#" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 6.63997
cap "a_11285_n17938#" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 0.0709442
cap "D10" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 73.0697
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "Q03" 0.306852
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_2.CLK" 1.11442
cap "LD2" "a_815_52887#" 27.8712
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "D0" 6.10027
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 0.155498
cap "D5" "D1" 6180.58
cap "VDD" "a_66024_n18402#" 180.668
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 2.24897
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "a_15443_n16157#" 0.715869
cap "A1" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 610.454
cap "Q13" "a_83507_n15752#" 11.8124
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 291.732
cap "a_14785_38290#" "F_IN" 0.0212934
cap "a_4331_49663#" "a_5525_49663#" 6.3841
cap "a_308_49663#" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 0.102929
cap "a_4838_45777#" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 0.926961
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 1.1198
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 15.9999
cap "a_58590_n12319#" "Q17" 0.990987
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 1228.89
cap "Q07" "a_11416_n10621#" 38.5424
cap "a_17510_n10555#" "a_15643_n10940#" 0.0138854
cap "a_7640_n13533#" "a_7440_n13533#" 297.874
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "D12" 15.1891
cap "a_22096_n13533#" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 124.825
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "a_26072_n13533#" 27.6289
cap "a_73246_n9406#" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 0.102929
cap "a_8980_n10996#" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 0.00151552
cap "Q07" "a_8980_n13372#" 20.9413
cap "a_11285_n18422#" "a_11701_n18869#" 11.5142
cap "VDD" "a_44128_8976#" 256.893
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" "a_66593_n16137#" 0.0193783
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 1199.27
cap "a_n754_54227#" "VDD" 1547.6
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" "a_4463_44237#" 8.78273
cap "a_5525_49663#" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 1.84418
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "Q17" 17.3293
cap "VDD" "a_19162_n14643#" 12.3825
cap "a_65792_n7146#" "VDD" 972.364
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "Q01" 340.481
cap "a_4331_45233#" "a_5525_45233#" 6.3841
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "a_62435_n18402#" 62.8038
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" "VDD" 2999.16
cap "Q01" "D3" 73.8365
cap "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 0.235893
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "LD0" 0.139114
cap "Q07" "a_27612_n8155#" 51.9303
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D" "a_10466_n12949#" 277.971
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_10727_n12019#" 349.856
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "a_13446_n11964#" 397.486
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "D6" 151.038
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 0.244608
cap "VDD_TEST" "S5" 1229.01
cap "a_11267_n24991#" "VDD" 236.775
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "D26G" 261.97
cap "D7" "a_1881_45233#" 237.466
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 1239.49
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" 3.2019
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D" "a_83419_n11944#" 0.108308
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 292.916
cap "D13" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" 0.0134958
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "Q03" 585.715
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "VDD" 1205.48
cap "VDD" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 2035.82
cap "Q05" "Q02" 609.514
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 3.07195
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 850.662
cap "a_11368_56804#" "Q26" 0.887855
cap "D9" "F_IN" 1613.25
cap "a_66024_n17918#" "D13" 8.66679
cap "Q11" "D16G" 897.31
cap "a_5525_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 0.108368
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "D16G" 0.233516
cap "a_81183_n15817#" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 0.926961
cap "a_11683_n24544#" "D6" 2.36111
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 54.3226
cap "Q21" "a_7142_45777#" 4.95842
cap "Q25" "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 517.621
cap "a_22880_10947#" "PFD_T2_0.FDIV" 0.0299864
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" "F_IN" 75.1379
cap "a_4463_58893#" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 18.9829
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_12992_59901#" 0.613588
cap "D10" "a_11368_59883#" 100.643
cap "a_4331_34816#" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 250.568
cap "a_7098_35032#" "a_8292_35032#" 6.3841
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" "a_26272_n8316#" 0.0244163
cap "a_59356_n23347#" "VDD" 1.79784
cap "Q14" "a_69555_n25455#" 36.8787
cap "Q15" "a_65904_n25455#" 0.28069
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" "Q04" 9.44507
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" "D0" 79.1916
cap "a_18405_n20046#" "a_18405_n20493#" 13.8836
cap "a_76533_n15653#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 6.77932
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 3.1489
cap "a_n698_56914#" "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" 0.352489
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" "a_14642_n7166#" 250.568
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 244.219
cap "a_25383_n10940#" "D2" 59.3531
cap "a_45328_10632#" "a_45628_11460#" 0.00832975
cap "a_77222_n7102#" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 250.568
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_2.DFF_magic_0.D" 11.0094
cap "a_18618_n7166#" "a_19162_n7122#" 296.58
cap "VDD" "a_3119_45777#" 60.8522
cap "D7" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 142.139
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.D" "a_30234_n6845#" 460.602
cap "a_26072_n7122#" "a_26272_n7122#" 296.58
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "a_27612_n6747#" 397.486
cap "VDD" "a_30490_n12019#" 728.288
cap "a_20987_n20540#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 2.51306
cap "a_11267_n20493#" "a_11267_n20046#" 14.2326
cap "7b_divider_magic_2.CLK" "a_28381_n15772#" 94.9984
cap "D15" "D16G" 1089.34
cap "a_85159_n12319#" "VDD" 57.905
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "VDD" 1355.5
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 1228.68
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 287.141
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 178.133
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "Q01" 206.465
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_7772_n20493#" 0.172718
cap "Q13" "D17G" 1153.94
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "a_72137_n20520#" 2.51306
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_62417_n20957#" 56.9601
cap "7b_divider_magic_2.CLK" "a_32357_n15772#" 62.2146
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "a_26272_n8316#" 7.41457
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 40.6214
cap "Q21" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 18.9031
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 1.08097
cap "D26G" "a_11150_47944#" 0.0508129
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D" 422.668
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "a_2376_42855#" 654.279
cap "Q17" "a_64596_n6727#" 26.618
cap "a_11267_n20046#" "a_11683_n20046#" 2.22258
cap "A1" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 16.7031
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_8188_n20046#" 0.00684873
cap "VDD" "a_43528_10632#" 256.893
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "a_10466_n12949#" 0.0632272
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.OR_magic_1.VOUT" 2.99628
cap "a_74786_n13352#" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 33.4062
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 0.00878202
cap "a_78762_n11944#" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 0.0357662
cap "a_11267_n24544#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 11.5238
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 148.692
cap "a_61877_n12483#" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 0.258333
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "a_74786_n9567#" 0.0100496
cap "Q14" "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" 173.355
cap "VDD" "a_4331_53639#" 983.976
cap "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 240.829
cap "D10" "F_IN" 925.709
cap "a_10437_56388#" "a_10921_56388#" 33.5366
cap "Q14" "VDD" 12999.5
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.CLK" 286.709
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 970.587
cap "A1" "a_58790_n8297#" 9.69701
cap "a_2526_50451#" "D8" 42.8515
cap "Q23" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 20.6976
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 1.00191
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "a_70312_n7102#" 4.28402
cap "a_22096_n13533#" "a_22296_n12339#" 3.08302
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "a_26072_n13533#" 0.465165
cap "a_7790_n18422#" "D0" 0.530867
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" "Q13" 1.69136
cap "PFD_T2_0.INV_mag_0.OUT" "a_22880_9797#" 303.711
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" 0.0343567
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" "Q24" 8.10875
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN" "7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN" 287.141
cap "a_11416_n9427#" "a_11416_n10621#" 6.3841
cap "D14" "a_76533_n10436#" 26.4111
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "a_8980_n11964#" 0.00151552
cap "a_8980_n9588#" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 0.0100627
cap "Q22" "a_309_59889#" 3.18272
cap "a_7743_59325#" "a_7098_59889#" 0.114283
cap "a_7259_58781#" "a_8292_59889#" 0.0715921
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 178.133
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "Q26" 107.549
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" 1.75787
cap "a_22967_8787#" "PFD_T2_0.INV_mag_1.OUT" 0.592205
cap "a_n753_58893#" "a_2043_58781#" 1.1198
cap "A_MUX_3.Tr_Gate_1.CLK" "VDD" 1856.53
cap "a_44128_12082#" "a_43528_12082#" 41.4735
cap "Q14" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 0.193317
cap "Q15" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 2.35714
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" "a_70934_n18991#" 11.3618
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 9.89045
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 277.105
cap "D7" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 83.2677
cap "a_43228_9598#" "a_42928_10426#" 0.00832975
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" "a_13476_56406#" 413.945
cap "a_7142_56457#" "a_7098_55913#" 295.691
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "a_11368_56388#" 101.76
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" "D12" 1585.64
cap "a_66024_n18849#" "VDD" 1.39645
cap "a_19162_n10620#" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 2.42414
cap "a_69971_n24524#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 1.56769
cap "a_65904_n24971#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 83.4159
cap "a_58922_n24971#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" 371.28
cap "a_15866_60299#" "VDD" 1.79784
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 951.485
cap "a_4463_35404#" "a_5525_34816#" 0.114283
cap "7b_divider_magic_1.DFF_magic_0.D" "a_8292_35032#" 0.224916
cap "a_62766_n9407#" "D17G" 119.23
cap "D16G" "D13" 3455.11
cap "a_11616_n9427#" "a_11746_n7733#" 5.6505
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 1065.91
cap "a_n754_54859#" "a_n281_56558#" 1.51704
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "Q17" 2367.58
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 1.1198
cap "Q27" "D11" 831.106
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "a_8336_60433#" 29.1581
cap "a_22096_n12339#" "Q02" 228.457
cap "a_7772_n25475#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 84.5687
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "a_15170_n24544#" 0.609565
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "a_17537_45456#" 0.305402
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_7142_56457#" 7.5146
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" 245.981
cap "a_7440_n12339#" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 127.709
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 16.2169
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "a_8980_n11964#" 0.0357662
cap "7b_divider_magic_2.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 1.59314
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 14.9175
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 2.06235
cap "a_68673_n18991#" "a_68873_n18991#" 518.76
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "a_69089_n18991#" 44.6014
cap "a_7259_54805#" "Q25" 155.845
cap "a_60130_n13352#" "a_61877_n12483#" 0.791749
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 3.22396
cap "D15" "a_79531_n15752#" 12.8234
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT" "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" 315.989
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "D12" 2.13373
cap "a_11150_47944#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 2.31167
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "Q17" 1.07379
cap "7b_divider_magic_2.CLK" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 5.80787
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "a_70312_n15817#" 0.926961
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D" "a_69768_n16324#" 0.0162546
cap "7b_divider_magic_2.DFF_magic_0.D" "a_37671_n8400#" 385.567
cap "a_45328_8976#" "CP_1_0.VCTRL" 0.994828
cap "D6" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 0.00627402
cap "a_19584_n23509#" "D0" 7.79961
cap "a_50708_569#" "VDD_TEST" 14465.6
cap "a_23636_n9587#" "D2" 29.4764
cap "a_45928_10632#" "a_45628_11254#" 14.855
cap "VDD" "a_3119_48911#" 54.1659
cap "a_n379_45777#" "F_IN" 124.451
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 289.822
cap "a_43528_8770#" "A_MUX_6.IN1" 9.50744
cap "a_44128_8976#" "a_44728_8976#" 41.4735
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 0.550802
cap "a_2043_54805#" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 1.34675
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "D9" 7.30294
cap "a_58489_5253#" "VDD_TEST" 14309
cap "a_11267_n24991#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" 368.39
cap "D13" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 55.2445
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 4.54864
cap "a_20787_n25038#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" 20.3208
cap "VDD" "a_22096_n10620#" 987.885
cap "7b_divider_magic_2.CLK" "D4" 2043.93
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "a_60130_n6728#" 397.486
cap "a_73246_n15817#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 1.47476
cap "a_5448_56327#" "a_7142_56457#" 5.6505
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 3.70019
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 1.71075
cap "a_7743_59325#" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 397.486
cap "D7" "a_10921_59883#" 0.530867
cap "7b_divider_magic_1.DFF_magic_0.D" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 381.951
cap "7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 693.767
cap "VDD" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" 1458.42
cap "a_4463_36036#" "VDD" 942.913
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" "a_64596_n6727#" 172.782
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 254.525
cap "a_2509_53017#" "F_IN" 2.21017
cap "LD2" "Q26" 157.166
cap "OUT11" "7b_divider_magic_0.mux_magic_0.IN1" 79.1491
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 2.06235
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 5.69137
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "D3" 0.32407
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" "D2" 295.321
cap "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" 0.565756
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" "a_n379_41801#" 29.1581
cap "a_n886_41257#" "a_308_41257#" 6.3841
cap "a_7507_41559#" "a_7726_41671#" 29.1771
cap "VDD" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" 2512.35
cap "a_7098_45233#" "F_IN" 0.3821
cap "a_19584_n19011#" "D2" 22.7068
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "P02" 0.06965
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.260883
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D" "D2" 0.57086
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "D3" 13.9503
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 6.47004
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "D11" 4.49087
cap "D16" "a_89214_1773#" 38.2743
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 21.4653
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 6.45251
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 1205.3
cap "a_14642_n13577#" "a_14642_n12383#" 6.3841
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "a_14874_n22436#" 0.0891788
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 0.281888
cap "D8" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 5.37063
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "D8" 32.6509
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 33.844
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_58940_n22416#" 56.9601
cap "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A" "a_22617_n25038#" 0.383791
cap "a_7772_n24991#" "a_7772_n25475#" 33.5366
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 56.2626
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 6.27111
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" "VDD" 1083.25
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 163.87
cap "VDD" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" 777.051
cap "a_45928_8976#" "a_45628_8148#" 0.00832975
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "Q26" 38.8675
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "D27G" 37.4051
cap "D16" "A1" 2478.39
cap "a_8292_55913#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 0.170328
cap "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" "Q24" 173.355
cap "VDD" "7b_divider_magic_1.OR_magic_1.VOUT" 7837.34
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 0.256935
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "a_5525_53639#" 124.825
cap "a_4463_54859#" "a_4331_53639#" 0.0715921
cap "a_3076_55913#" "VDD" 1018.83
cap "a_43228_8148#" "a_43828_8148#" 41.4735
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "Q12" 0.00753021
cap "7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN" 964.754
cap "a_73246_n12319#" "Q12" 228.457
cap "a_17723_n23509#" "D2" 0.811542
cap "Q07" "a_27612_n13372#" 1.05264
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "Q24" 1.62173
cap "a_64684_n8179#" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 33.4062
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 15.3263
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 540.188
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "F_IN" 691.501
cap "Q21" "a_5525_45233#" 21.212
cap "Q25" "a_8292_45233#" 2.87342
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 422.668
cap "Q22" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 863.413
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 46.5227
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 3.85123
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.0401611
cap "Q22" "D26G" 251.574
cap "a_58922_n24524#" "Q13" 0.188317
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "D4" 10.3093
cap "a_50528_5246#" "a_50810_1389#" 10.7813
cap "a_77222_n12319#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 0.395954
cap "D26G" "a_1881_49879#" 0.0327961
cap "a_28381_n15772#" "D3" 12.8234
cap "D14" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 6.10027
cap "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 1087.97
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 3.85123
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" "a_66320_n24524#" 0.687529
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" "a_62833_n24524#" 62.9031
cap "a_1160_39283#" "Q24" 7.28401
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_17043_59901#" 2.82892
cap "a_32357_n15772#" "D3" 24.0375
cap "a_42628_9804#" "a_43228_9804#" 41.4735
cap "a_36596_n11974#" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 0.263336
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_81183_n14623#" 7.5146
cap "Q05" "a_13534_n13416#" 7.5644
cap "a_815_52887#" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 16.9668
cap "LD2" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 56.2626
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" 0.0873614
cap "Q21" "a_11368_53215#" 1.2829
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "a_15866_52799#" 1.59758
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 228.422
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 0.229636
cap "D7" "Q25" 430.153
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 3.24908
cap "a_4463_54227#" "a_5525_53639#" 0.114283
cap "a_60130_n9568#" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 121.41
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" "a_10179_48177#" 467.271
cap "a_17974_49268#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 81.4982
cap "D15" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 28.8136
cap "a_61616_n7713#" "a_62896_n7713#" 6.51961
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" "a_29222_n11081#" 36.6175
cap "a_815_48911#" "F_IN" 130.31
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" "a_29438_n11081#" 0.256684
cap "VCO_DFF_C_0.OUTB" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 1268.98
cap "a_n753_58893#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 0.0240125
cap "a_15186_n12339#" "a_14642_n12383#" 296.58
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 6.45283
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 2.22268
cap "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 1230.37
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 1325.42
cap "Q14" "a_80639_n15130#" 0.125787
cap "D14" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 0.44423
cap "P12" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" 0.351176
cap "D16" "a_62896_n12929#" 0.438681
cap "VCO_DFF_C_0.VCO_C_0.OUTB" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 402.538
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D" 6.0765
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT" 0.0343567
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "Q16" 3.89923
cap "a_22966_11778#" "PFD_T2_0.FIN" 241.026
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 402.15
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" "Q01" 0.135542
cap "a_58590_n12319#" "A1" 1.6756
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 1202.78
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "LD0" 0.230411
cap "LD0" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D" 8.52432
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "VDD" 1077.7
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "D6" 47.4779
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 409.714
cap "a_11150_47944#" "Q24" 7.21857
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 7.08699
cap "a_14935_52799#" "D8" 16.6847
cap "D7" "a_n886_53639#" -1.57066e-17
cap "a_62851_n23347#" "D14" 1.56769
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 0.169696
cap "a_20787_n20540#" "Q04" 18.7709
cap "a_22966_11778#" "PFD_T2_0.INV_mag_1.IN" 64.5309
cap "Q03" "a_30416_n9019#" 0.131816
cap "Q14" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 5.24023
cap "Q15" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 0.494576
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "Q03" 2.83134
cap "a_30216_n9019#" "Q02" 0.475611
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" "a_17493_44912#" 43.7146
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "a_7098_49879#" 0.102929
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 1.1198
cap "Q07" "a_12956_n10996#" 15.269
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "Q06" 310.169
cap "a_22967_8787#" "PFD_T2_0.INV_mag_0.IN" 25.897
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "Q07" 7.52994
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 1.08097
cap "a_77422_n8296#" "D12" 119.23
cap "a_7790_n17938#" "Q04" 0.0631949
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "Q05" 1.0071
cap "a_62766_n14623#" "VDD" 108.856
cap "a_7440_n10621#" "LD0" 2.87988
cap "a_7440_n10621#" "D6" 1.1685
cap "D26G" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 58.9778
cap "a_43528_8770#" "a_43828_9598#" 0.00832975
cap "a_62417_n24971#" "Q16" 81.7876
cap "a_73767_n20520#" "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" 0.383791
cap "a_58922_n20957#" "a_58922_n20473#" 33.5366
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 0.00764402
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" "D3" 6.33938
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "D2" 871.552
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_19162_n13533#" 29.2303
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" "VDD" 1334.1
cap "a_4463_58693#" "Q27" 2.54136
cap "a_73767_n20520#" "VDD" 24.8179
cap "a_12992_59901#" "a_13476_59901#" 33.5366
cap "a_17510_n10555#" "D5" 22.8786
cap "a_70934_n18991#" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 0.0189879
cap "a_71150_n18991#" "a_70734_n18991#" 278.439
cap "a_4463_50883#" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 1.37059
cap "7b_divider_magic_2.CLK" "a_22096_n15837#" 0.192208
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 0.104968
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "D9" 125.742
cap "a_17510_n15772#" "VDD" 935.689
cap "Q02" "D1" 256.672
cap "Q15" "a_66336_n13513#" 0.387556
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "D12" 0.174692
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "a_73246_n8296#" 0.102929
cap "a_68572_n6727#" "a_69768_n8340#" 0.114283
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "a_77222_n8296#" 195.131
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" 0.901395
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" 3.29086
cap "a_17523_n23509#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 10.9435
cap "a_43528_10632#" "a_44128_10632#" 41.4735
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" "a_17043_56822#" 62.9031
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "D12" 0.409434
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 17.0606
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN" "F_IN" 26.8395
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" 3.2019
cap "7b_divider_magic_0.mux_magic_0.IN2" "7b_divider_magic_0.mux_magic_0.AND2_magic_0.A" 16.2273
cap "a_76272_n15207#" "VDD" 969.202
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_58590_n13513#" 0.0479619
cap "a_80639_n16324#" "A1" 45.2795
cap "VCTRL2" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 91.7275
cap "a_1926_56457#" "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" 0.0244163
cap "a_232_56327#" "F_IN" 2.91184
cap "a_8292_59889#" "a_8336_60433#" 296.58
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "Q26" 43.7521
cap "a_1882_55913#" "D27G" 222.898
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" "7b_divider_magic_1.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 228.683
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "a_18405_n20046#" 0.413975
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" 0.388329
cap "A_MUX_4.Tr_Gate_1.CLK" "S3" 404.286
cap "a_60130_n11944#" "Q16" 16.4044
cap "a_1881_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 0.102929
cap "a_65792_n8340#" "a_66336_n8296#" 295.691
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 848.152
cap "a_81384_n6825#" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" 0.0241525
cap "a_78762_n8135#" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" 0.0757845
cap "D16" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 214.348
cap "a_64596_n11944#" "Q16" 2.83146
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" "D10" 113.388
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_1.divide_by_2_1.tg_magic_2.IN" 678.82
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" 123.63
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "LD0" 400.5
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 14.6011
cap "D16" "a_62833_n20026#" 2.78167
cap "VDD" "a_46228_11460#" 255.107
cap "a_18405_n20977#" "D1" 1.21486
cap "a_5525_53639#" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 0.210312
cap "VDD" "a_58590_n8297#" 870.349
cap "a_23636_n9587#" "a_23636_n8155#" 1.1198
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "D6" 16.7612
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_6032_41801#" 27.8712
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "a_17510_n13416#" 411.546
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "a_17422_n11964#" 397.486
cap "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A" "a_69555_n24971#" 368.47
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" "a_15920_n15227#" 0.0915423
cap "a_5448_57191#" "a_4935_56558#" 234.773
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_4518_56714#" 0.0630709
cap "a_1926_56457#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 0.0546428
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "a_7640_n15837#" 29.1581
cap "a_8980_n16212#" "a_7440_n15837#" 0.798276
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D" "a_17422_n16212#" 0.108308
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" "VDD" 1357.17
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" "a_4838_34064#" 121.217
cap "a_26272_n12339#" "a_26072_n12339#" 296.58
cap "a_73246_n9406#" "a_73246_n8296#" 3.29081
cap "P12" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 0.494819
cap "a_14874_n23367#" "VDD" 1.39645
cap "D7" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 0.480458
cap "a_13039_47086#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 119.965
cap "a_17493_46542#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 228.332
cap "Q06" "Q03" 40.6387
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "D4" 139.294
cap "G_source_up" "SD0_1" 0.0183511
cap "ITAIL_SRC" "A3" 0.411967
cap "G_source_dn" "G1_1" 0.611706
cap "G_sink_up" "ITAIL_SINK" 185.453
cap "G_sink_dn" "SD01" 159.611
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 14.6011
cap "D4" "D3" 80.17
cap "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 2742.82
cap "a_64684_n8179#" "a_62896_n7713#" 0.0135693
cap "VDD" "D8" 4512.18
cap "A1" "a_64596_n6727#" 1.99641
cap "a_29791_n13168#" "7b_divider_magic_2.CLK" 1.96181
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 27.6635
cap "Q27" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 185.326
cap "a_58940_n17918#" "D17G" 17.1589
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_0.DFF_magic_0.D" 11.0094
cap "a_7440_n10621#" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 127.709
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "a_83507_n15752#" 0.12323
cap "a_58922_n20473#" "Q17" 83.1573
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 0.00878202
cap "LF_OFFCHIP" "UP" 3.24617
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "a_7259_44125#" 0.0240125
cap "a_66593_n16137#" "VDD" 969.202
cap "VDD" "a_7098_55913#" 1018.76
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "a_4331_59889#" 250.568
cap "VDD" "a_11416_n15837#" 994.468
cap "VDD" "a_27735_n10992#" 1109.46
cap "Tappered_Buffer_8.IN" "DN_OUT" 23.5761
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 0.0873614
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "D10" 2.49037
cap "Q14" "a_70934_n18991#" 8.46959
cap "OUT01" "D2" 992.404
cap "a_62435_n22900#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 0.00712218
cap "a_58940_n23347#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" 1.01221
cap "S7" "D1" 612.247
cap "a_68572_n10975#" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 20.6362
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 1576.41
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "Q06" 6.17827
cap "a_7259_36140#" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 33.411
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 1311.59
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.CLK" 569.363
cap "a_44428_8148#" "a_44728_8770#" 14.855
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "VDD" 2446.52
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.0635789
cap "Q27" "a_n754_50251#" 9.7471
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "a_60130_n13352#" 411.546
cap "VDD" "a_308_49663#" 870.968
cap "a_7790_n18422#" "VDD" 180.71
cap "Q01" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 614.682
cap "a_81640_n11999#" "a_83507_n13396#" 0.0138854
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" "a_58790_n8297#" 1.30004
cap "a_66094_n15251#" "Q13" 0.0858024
cap "LD1" "7b_divider_magic_0.DFF_magic_0.D" 477.933
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" 0.0343567
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "Q17" 117.308
cap "a_68660_n13396#" "a_69768_n13557#" 1.13879
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" "Q12" 288.947
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D" "a_23636_n16212#" 0.108308
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 178.133
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "a_64684_n13396#" 4.96563
cap "a_43228_9804#" "a_43528_10426#" 14.855
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "Q03" 67.579
cap "a_3120_60433#" "Q26" 129.837
cap "a_33465_n16344#" "a_33465_n15150#" 6.3841
cap "a_8980_n16212#" "Q03" 0.397871
cap "a_44428_9804#" "a_44728_10426#" 14.855
cap "a_8980_n9588#" "Q06" 9.25933
cap "a_11416_n9427#" "a_12956_n10996#" 0.114283
cap "a_12956_n14804#" "a_13534_n13416#" 0.162616
cap "7b_divider_magic_2.OR_magic_2.A" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 2.09359
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 0.550802
cap "D15" "a_69768_n16324#" 25.812
cap "a_62566_n14623#" "a_62566_n15817#" 6.3841
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_7259_50987#" 18.2711
cap "a_7772_n20046#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 101.994
cap "a_4463_40061#" "Q27" 2.78186
cap "a_4463_40261#" "Q23" 147.827
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "A1" 929.34
cap "a_76533_n10436#" "Q17" 0.412498
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "a_3076_59889#" 250.568
cap "OUT01" "a_25706_n567#" 92.3859
cap "7b_divider_magic_0.mux_magic_0.IN2" "7b_divider_magic_0.OR_magic_2.A" 10.8229
cap "Q23" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 3.47447
cap "a_4935_56558#" "Q26" 37.8838
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 8.94463
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "a_25383_n10456#" 0.917489
cap "a_22096_n12339#" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 28.6974
cap "a_49118_n8724#" "a_49016_n7441#" 2106.1
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.0635789
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 0.00878202
cap "Q23" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 478.602
cap "G_sink_up" "G_sink_dn" 2335.19
cap "a_80733_n22266#" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 0.109379
cap "a_7593_52257#" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 0.0193783
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 160.701
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "a_25122_n10010#" 0.00322445
cap "a_22296_n9426#" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 2.00497
cap "a_14944_n10054#" "a_15643_n10940#" 13.4336
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "VDD" 1381.25
cap "a_7772_n24544#" "Q06" 1.27606
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "a_8980_n14804#" 0.0240125
cap "a_8980_n16212#" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 397.486
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 712.769
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 0.283464
cap "a_78762_n11944#" "Q13" 1.20034
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 4.33089
cap "a_81053_n12929#" "A1" 0.72162
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 152.679
cap "a_8292_55913#" "Q24" 1.31497
cap "Q21" "Q26" 427.188
cap "a_19162_n8316#" "VDD" 12.3825
cap "VDD" "a_5448_56327#" 85.8991
cap "Q05" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 1.40178
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_6032_34064#" 29.33
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "a_14874_n18869#" 0.746967
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 6.99894
cap "D15" "a_60130_n16192#" 8.71091
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_84615_n12363#" 0.137072
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "a_11285_n17938#" 84.5687
cap "a_60130_n14784#" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 0.20708
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 0.336891
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" "VDD" 6516.65
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "Q03" 1.54014
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 16.4212
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" "a_66793_n16137#" 11.14
cap "Q17" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 0.676377
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 3.49039
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "a_11416_n15837#" 222.898
cap "Q22" "Q24" 29.3733
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 53.8814
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "D5" 1009.71
cap "Q27" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 1.07379
cap "VDD" "a_19584_n23509#" 1228.17
cap "a_87746_n13362#" "7b_divider_magic_0.DFF_magic_0.D" 3.74372
cap "a_68673_n23489#" "a_68873_n23489#" 518.76
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" "a_69089_n23489#" 44.6014
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "a_7790_n22920#" 0.70242
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" "a_34009_n13533#" 2.00497
cap "a_79443_n16192#" "VDD" 1589.65
cap "a_11285_n18869#" "D6" 495.668
cap "D15" "a_58940_n22416#" 7.86298
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 74.9758
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "a_17974_52919#" 10.0368
cap "D13" "a_69768_n16324#" 3.41359
cap "a_18618_n9933#" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 1.84418
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 15.4095
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" "Q16" 0.452636
cap "Q14" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 0.815394
cap "a_58922_n20026#" "Q16" 1.91565
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q" "Q26" 26.5939
cap "a_2290_52905#" "F_IN" 39.0618
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "D9" 0.650189
cap "Q05" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 476.265
cap "VDD" "a_7640_n8317#" 12.3825
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 1.18243
cap "Q21" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 264.836
cap "Q25" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 501.97
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 0.424783
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "a_70734_n18991#" 0.132816
cap "a_11368_56388#" "Q26" 8.91578
cap "a_11267_n24991#" "Q06" 81.7876
cap "D16" "a_70934_n23489#" 4.09247
cap "a_17974_56406#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 84.5687
cap "DN" "S3" 1828.75
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "a_77422_n13513#" 0.177344
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 16.7683
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" "a_25538_n10010#" 0.0915423
cap "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 2443.1
cap "a_84615_n16324#" "a_85159_n15817#" 296.58
cap "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 1154.91
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D" "F_IN" 8.41022
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" 2589.01
cap "a_15186_n8316#" "a_15056_n10010#" 5.6505
cap "a_15866_59883#" "a_17490_59901#" 0.50186
cap "a_13039_47086#" "Q24" 3.17359
cap "VDD" "a_6032_41801#" 85.5957
cap "a_2509_41671#" "a_2290_41559#" 29.1771
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "a_308_41257#" 1.84418
cap "a_7507_52905#" "D26G" 25.7583
cap "D16G" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 1.48254
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "a_7726_41671#" 0.536772
cap "Q11" "a_65904_n24971#" 0.0185844
cap "a_17422_n6747#" "a_17510_n8199#" 475.1
cap "DN1" "VDD" 708.54
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "a_22096_n7122#" 250.568
cap "a_22096_n14643#" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 1.84418
cap "a_14677_50238#" "D9" 18.0197
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "a_n379_52887#" 0.926961
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "Q24" 1.36216
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 1.18243
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "7b_divider_magic_2.CLK" 0.0606816
cap "a_45028_11254#" "a_44728_12082#" 0.00832975
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 1313.39
cap "a_22096_n15837#" "D3" 25.724
cap "a_n698_56714#" "a_n281_56558#" 298.651
cap "VDD" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" 463.943
cap "D7" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" 281.465
cap "a_25538_n10010#" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 61.7554
cap "Q23" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 1.46632
cap "Q27" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 89.8381
cap "VDD" "A_MUX_6.Tr_Gate_1.CLK" 2100.53
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" "Q17" 30.9672
cap "Q27" "D26G" 87.8344
cap "Q25" "a_17043_56406#" 689.995
cap "Q23" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 947.715
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" "VDD" 1651.92
cap "a_7790_n18422#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 82.4182
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "Q06" 15.7563
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "VDD" 1158.65
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 3.21987
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 3.12289
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 3.44236
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "Q24" 1.31947
cap "a_60130_n8136#" "a_58590_n8297#" 1.13879
cap "a_58590_n13513#" "LD1" 195.205
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" 55.0516
cap "VDD" "a_43228_11460#" 255.107
cap "a_15186_n8316#" "a_14944_n10054#" 0.539346
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.0401611
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 3.85123
cap "LD0" "a_35743_n8400#" 35.3977
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" 0.544662
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 15.5117
cap "a_17537_45456#" "a_17493_44912#" 298.927
cap "a_308_53639#" "a_2290_52905#" 0.30255
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 245.393
cap "a_n886_53639#" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 250.568
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "F_IN" 304.737
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "VDD" 1086.1
cap "a_8137_6071#" "DN_OUT" 227.496
cap "a_4463_40261#" "a_5525_41257#" 1.13879
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" "a_28381_n15772#" 411.546
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "a_23636_n14804#" 33.4062
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" 229.069
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" "a_76533_n10436#" 0.0087521
cap "a_29791_n13168#" "D3" 19.5306
cap "a_18618_n13577#" "a_19162_n13533#" 297.874
cap "D7" "D11" 1928.54
cap "D2" "a_26072_n13533#" 222.898
cap "a_73246_n14623#" "D14" 246.377
cap "a_62435_n22900#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" 415.425
cap "a_58940_n22900#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" 368.409
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" "Q12" 0.168949
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_6032_48911#" 29.2303
cap "D26G" "a_7142_48911#" 172.043
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" "7b_divider_magic_2.CLK" 1.18243
cap "a_23636_n6747#" "D0" 16.115
cap "a_11368_56388#" "a_12992_56406#" 0.0642581
cap "a_26072_n7122#" "a_26072_n8316#" 6.3841
cap "a_33465_n15150#" "a_32357_n15772#" 1.13879
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 0.263561
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 4.58968
cap "a_77222_n12319#" "a_76533_n10436#" 0.172985
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 8.59682
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 0.00327014
cap "a_14785_38290#" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 0.0108405
cap "a_7593_42855#" "Q24" 0.00716018
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 0.0940318
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 0.00878202
cap "a_23636_n11964#" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 0.0357662
cap "a_20000_n19011#" "D2" 8.43056
cap "a_66336_n7102#" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 0.926961
cap "SD2_1" "G1_2" 118.481
cap "a_2042_44125#" "D9" 29.4764
cap "G2_1" "G1_1" 873.963
cap "Q04" "a_27612_n13372#" 4.61657
cap "Q05" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 5.18828
cap "OUTB" "VCO_DFF_C_0.OUTB" 16.9537
cap "Q05" "a_30632_n9019#" 0.043828
cap "a_3076_55913#" "7b_divider_magic_1.LD" 0.395954
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" "D3" 0.240558
cap "Q14" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 1.08761
cap "a_n753_58893#" "a_n698_56914#" 0.0138854
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "Q05" 97.036
cap "a_17523_n19011#" "Q04" 20.7849
cap "VDD_TEST" "OUT1" 14647.7
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 6.90037
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 6.18342
cap "a_62435_n22900#" "D16" 40.033
cap "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" "D12" 0.223116
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 260.041
cap "a_65904_n24971#" "D13" 0.312826
cap "CP_1_0.VCTRL" "ITAIL_SINK" 1826.17
cap "a_45028_11254#" "a_45628_11254#" 41.4735
cap "a_4463_54859#" "a_5448_56327#" 0.0118519
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 0.0444988
cap "D16G" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 108.956
cap "VDD" "D12" 9293.77
cap "PFD_T2_0.INV_mag_0.OUT" "a_22880_10947#" 1.44753
cap "a_7259_58781#" "a_7743_59325#" 475.1
cap "Q14" "a_69555_n20957#" 1.74721
cap "Q15" "a_65904_n20957#" 0.28069
cap "VDD" "a_7640_n12339#" 55.9455
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 289.418
cap "a_45328_8976#" "a_45328_10426#" 2.39464
cap "VDD" "a_6032_34064#" 12.3825
cap "VDD" "a_44128_8770#" 255.107
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_14642_n12383#" 0.395954
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 0.242465
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "a_7790_n23367#" 92.3862
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_7790_n22920#" 83.4159
cap "VDD" "a_42928_10426#" 256.893
cap "Q23" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 0.222624
cap "a_8206_n23367#" "D3" 1.56769
cap "a_815_41801#" "D9" 0.860309
cap "a_45928_10632#" "a_45628_11460#" 0.00832975
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "D12" 0.0050523
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "D8" 22.9566
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "D0" 0.669815
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" 163.304
cap "7b_divider_magic_1.mux_magic_0.OR_magic_0.A" "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" 2.46113
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "D5" 2.96606
cap "7b_divider_magic_1.OR_magic_2.A" "7b_divider_magic_1.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 0.781882
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" 39.6666
cap "a_33465_n16344#" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 0.0162546
cap "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" "VCO_DFF_C_0.VCO_C_0.OUT" 385.495
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "D4" 54.9648
cap "a_15186_n8316#" "a_14642_n8360#" 295.691
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" "a_30234_n6845#" 0.0241525
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "Q12" 0.823212
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" "a_27612_n8155#" 0.0757845
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 0.860242
cap "a_73567_n20520#" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 0.020988
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "D0" 0.480458
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 0.909356
cap "Q05" "a_26402_n15227#" 0.0593861
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" 61.7402
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "a_58790_n7103#" 0.926961
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 25.7156
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" "D12" 3.432
cap "a_76533_n10436#" "a_77222_n8296#" 0.30255
cap "a_18550_11273#" "F_IN" 269.287
cap "a_18618_n15150#" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 0.0479619
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 0.760196
cap "a_32939_9624#" "ITAIL_SRC" 655.294
cap "D7" "a_11346_28482#" 196.37
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 289.418
cap "a_84615_n12363#" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 127.709
cap "a_68660_n13396#" "D16G" 6.16079
cap "7b_divider_magic_1.OR_magic_1.VOUT" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT" 413.081
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 1330.04
cap "OUT21" "ITAIL_SINK" 1229.33
cap "DN" "a_32467_10269#" 1401.58
cap "a_25383_n10940#" "a_23636_n9587#" 0.0138854
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT" 536.86
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" "D4" 134.52
cap "a_7440_n13533#" "a_8980_n13372#" 1.13879
cap "a_62766_n9407#" "a_61877_n7267#" 0.539346
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" "a_11368_56804#" 76.0813
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 178.133
cap "a_73446_n15817#" "a_73446_n14623#" 20.6349
cap "a_79443_n16192#" "a_80639_n15130#" 0.114283
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_5525_41257#" 195.131
cap "a_17490_49268#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 23.5201
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "a_17490_49268#" 0.0299234
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 2.73556
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "a_68660_n8179#" 411.546
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "a_68572_n6727#" 397.486
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "a_73246_n7102#" 33.6377
cap "a_11285_n23367#" "D4" 78.881
cap "LD1" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 405.637
cap "Q11" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" 10.7648
cap "OUT" "VDD" 5.70786
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" 1.77911
cap "a_20987_n25038#" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" 2.2799
cap "a_22617_n25038#" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" 0.680697
cap "S2" "DN_INPUT" 983.759
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.CLK" 12.7049
cap "a_18618_n11127#" "D5" 0.0214988
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" "a_70934_n23489#" 11.3618
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 9.82259
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D" "D0" 5.45892
cap "a_3120_56457#" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 28.0578
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" "D12" 22.2663
cap "a_10727_n12503#" "a_11746_n12949#" 29.1771
cap "a_22096_n12339#" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 0.0162546
cap "Q23" "VDD" 9301.32
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 3.12871
cap "a_13534_n13416#" "a_13446_n11964#" 475.1
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 25.2324
cap "a_17510_n10555#" "Q02" 128.92
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" 240.809
cap "a_65792_n7146#" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 250.568
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" "a_64596_n6727#" 0.0187687
cap "a_60130_n8136#" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 18.9829
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.0400411
cap "a_7743_39580#" "a_7098_39008#" 0.114283
cap "VDD" "a_36596_n11974#" 1585.93
cap "D16G" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 10.0527
cap "D7" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 2.86971
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 0.235097
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 1.43126
cap "Q13" "a_58940_n18402#" 80.4818
cap "Q11" "a_66440_n23347#" 0.608842
cap "Q11" "a_73246_n9406#" 0.3821
cap "7b_divider_magic_0.mux_magic_0.IN2" "7b_divider_magic_0.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 0.494819
cap "a_45628_11254#" "a_45328_10426#" 0.00832975
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" "D17G" 239.634
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 0.0963656
cap "D15" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" 248.313
cap "a_17043_52919#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 11.5238
cap "a_10437_52799#" "Q21" 1.25043
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_14642_n13577#" 195.131
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "Q05" 0.37261
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "Q04" 23.7085
cap "a_14944_n15271#" "Q05" 7.61541
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" "Q04" 272.319
cap "a_7098_39008#" "a_4935_38147#" 0.30255
cap "VDD" "a_17939_n19011#" 13.7069
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "VDD" 1068.41
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 163.87
cap "a_15648_50782#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 9.90974
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "a_15648_50782#" 1.38376
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 0.16165
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" "VDD" 2020.11
cap "a_15443_n16157#" "D3" 0.0251182
cap "D2" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D" 3.66258
cap "VDD" "a_6032_48911#" 12.3825
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" 0.901395
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" 3.29086
cap "a_68673_n23489#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 10.9435
cap "a_90197_n19334#" "7b_divider_magic_0.mux_magic_0.OR_magic_0.A" 0.177344
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "D17G" 4.01375
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 152.679
cap "D15" "a_85159_n13513#" 167.668
cap "a_45928_10632#" "a_46228_11254#" 14.855
cap "7b_divider_magic_1.LD" "D8" 16.025
cap "a_12992_52919#" "D8" 0.312826
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_8172_52430#" 349.856
cap "a_68572_n11944#" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 0.00151341
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 1.18243
cap "LD0" "a_22096_n7122#" 0.663505
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT" "Q02" 0.0363911
cap "a_7507_52905#" "Q24" 1.12549
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 178.133
cap "a_26072_n7122#" "Q02" 0.960708
cap "a_23636_n8155#" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 0.0240125
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "D10" 361.178
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" 0.901395
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" 3.29086
cap "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 1645
cap "VCTRL_OBV" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 3187.95
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "LD1" 0.60703
cap "a_17523_n19011#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 10.9953
cap "a_62032_n12929#" "VDD" 50.2018
cap "7b_divider_magic_1.LD" "a_7098_55913#" 195.131
cap "VDD_TEST" "ITAIL_SINK" 568.305
cap "Q13" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" 4.09417
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" 0.965752
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "a_14874_n22436#" 80.1622
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_8336_45777#" 3.28691
cap "D26G" "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 43.9152
cap "Q14" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 0.00878202
cap "D7" "7b_divider_magic_1.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 1.2431
cap "a_15056_n10010#" "D5" 0.484486
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.CLK" 1.26644
cap "a_45928_10426#" "a_46228_9598#" 0.00832975
cap "D16" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" 59.9837
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 152.679
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" "a_815_48911#" 1.03371
cap "Q27" "Q24" 45.795
cap "Q23" "a_12545_59901#" 2.07447
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "a_10437_59883#" 0.0605559
cap "a_7772_n20977#" "D6" 2.64585
cap "Q16" "a_62435_n22416#" 44.5467
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 84.3177
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "D0" 0.453539
cap "D2" "LD0" 15.6598
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "D13" 5.37063
cap "7b_divider_magic_1.OR_magic_1.VOUT" "7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN" 610.454
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 63.6441
cap "7b_divider_magic_2.CLK" "D3" 3392.38
cap "a_4331_45233#" "a_4463_44037#" 0.798276
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_15186_n12339#" 0.109856
cap "a_42628_10426#" "a_42928_10426#" 41.4735
cap "VCTRL2" "7b_divider_magic_2.CLK" 24.3698
cap "D2" "D6" 12.1286
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 0.204806
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "a_2509_41671#" 111.922
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_4331_49663#" 0.0162546
cap "D16G" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 2.36602
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "Q16" 3.94817
cap "LD1" "a_60130_n9568#" 1.15224
cap "D15" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.D" 61.4763
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 1.18243
cap "D2" "a_26272_n8316#" 0.860309
cap "VDD" "a_17043_56822#" 4.20181
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" 3.02221
cap "a_11285_n18869#" "Q05" 45.5586
cap "D4" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 105.934
cap "a_12956_n9588#" "a_13534_n8199#" 0.162459
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 1.1198
cap "D9" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 61.0611
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "D9" 871.552
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" "a_11150_47944#" 24.7297
cap "D7" "a_n754_44237#" 38.5594
cap "a_73246_n14623#" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 1.07536
cap "a_69768_n13557#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 195.205
cap "a_62766_n10601#" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 29.1581
cap "a_62566_n10601#" "a_64106_n10976#" 0.798276
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" "a_74786_n9567#" 0.0240125
cap "a_74786_n10975#" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 397.486
cap "a_66440_n23347#" "D13" 1.56769
cap "a_71937_n25018#" "VDD" 937.336
cap "a_2290_41559#" "LD2" 6.76679
cap "a_14944_n10054#" "D5" 51.1412
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 0.909356
cap "a_60130_n8136#" "D12" 2.18438
cap "a_44428_8148#" "a_44428_9598#" 2.39464
cap "a_74786_n11944#" "D14" 2.47327
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "D11" 53.6316
cap "7b_divider_magic_2.CLK" "a_16980_n2227#" 918.726
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "a_73446_n13513#" 0.177344
cap "a_32357_n15772#" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 121.41
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 158.997
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_0.mux_magic_0.IN2" 0.0763799
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 22.0161
cap "Q27" "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" 0.572531
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "D27G" 99.6308
cap "a_44428_9598#" "a_44428_9804#" 226.83
cap "a_45928_8976#" "a_46228_9598#" 14.855
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 258.261
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 178.133
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "VDD" 2444.42
cap "m1_33892_1807#" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 1.12305
cap "a_77552_n9990#" "a_77422_n8296#" 5.6505
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D" "a_76688_n15207#" 4.51368
cap "a_68572_n16192#" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 0.0357662
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" "a_83507_n15752#" 411.546
cap "Q15" "a_81366_n8999#" 0.560951
cap "a_69768_n11107#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 1.49755
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "a_14754_n20977#" 462.433
cap "7b_divider_magic_1.LD" "a_5448_56327#" 0.828906
cap "VDD_TEST" "G_sink_dn" 9.37742
cap "a_18405_n20046#" "D2" 0.638822
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" "a_66320_n20026#" 62.9031
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" 425.069
cap "VDD" "a_45628_9598#" 256.893
cap "a_61616_n12929#" "VDD" 1059.04
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 0.6945
cap "Q15" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" 29.5868
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "Q27" 84.3034
cap "D7" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 169.014
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" "VDD" 1981.27
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" "D16G" 0.0356815
cap "a_7772_n20977#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 331.604
cap "a_18405_n20977#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 81.4982
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 0.229636
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 0.0106166
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 0.0449257
cap "a_7142_34064#" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 0.177344
cap "VCTRL_IN" "A_MUX_6.IN1" 0.0483829
cap "a_13446_n6747#" "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" 0.0187687
cap "a_7640_n7123#" "LD0" 3.91464
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "7b_divider_magic_2.CLK" 935.657
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "Q22" 1.50838
cap "a_66206_n9990#" "a_67070_n9990#" 8.62162
cap "a_7640_n7123#" "D6" 10.3269
cap "VDD" "a_5525_41257#" 981.852
cap "7b_divider_magic_1.DFF_magic_0.D" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 90.2659
cap "Q01" "D0" 1889.14
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 30.3401
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" "D2" 61.0611
cap "a_11150_50782#" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" 0.727304
cap "A1" "LF_OFFCHIP" 1376.99
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 178.077
cap "a_18618_n9933#" "a_19162_n10620#" 1.51984
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 63.6441
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" "LD2" 0.0873614
cap "a_69768_n11107#" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 0.395954
cap "A1" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 1314.09
cap "D10" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 248.313
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "a_7142_45777#" 0.177344
cap "D11" "a_17043_56406#" 3.76581
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "D10" 812.086
cap "Q27" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 25.8949
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "D27G" 105.674
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" "a_69555_n20026#" 1.98628
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" 52.9499
cap "a_80733_n23674#" "D12" 23.9093
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 1228.48
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_2.mux_magic_0.IN2" 28.1034
cap "a_34009_n14643#" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 0.177344
cap "a_26402_n15227#" "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" 171.243
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D" "a_67070_n15207#" 4.51368
cap "a_18618_n7166#" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 250.568
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D" "a_10727_n7287#" 38.3615
cap "D16" "D16G" 29.0015
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" 73.8201
cap "VDD" "a_15056_n15227#" 75.0109
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "a_68572_n10975#" 0.42215
cap "a_74786_n14784#" "a_74786_n16192#" 475.1
cap "a_66593_n16137#" "a_66793_n16137#" 651.048
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 0.757386
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" "a_19584_n19011#" 555.72
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 17.7258
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.096577
cap "7b_divider_magic_0.OR_magic_2.A" "7b_divider_magic_0.mux_magic_0.AND2_magic_0.A" 3.21352
cap "P12" "7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT" 13.9203
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_2.IN" "VDD" 1221.29
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" 18.873
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" 1.71684
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" "a_68673_n18991#" 379.438
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" 880.467
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "a_8980_n10996#" 0.0357662
cap "a_12956_n14804#" "a_14944_n15271#" 1.52664
cap "Q06" "a_11416_n15837#" 58.4056
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "D9" 6.10027
cap "a_30216_n9019#" "a_30632_n9019#" 278.439
cap "Q06" "a_27735_n10992#" 287.109
cap "a_4463_54227#" "Q27" 19.7161
cap "S1" "a_18550_11273#" 719.502
cap "A_MUX_1.Tr_Gate_1.CLK" "PFD_T2_0.FIN" 425.261
cap "Q25" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 272.519
cap "a_7259_44125#" "D9" 41.8887
cap "a_7440_n15837#" "a_7640_n15837#" 296.58
cap "a_20903_8375#" "PFD_T2_0.INV_mag_1.IN" 0.0512253
cap "a_60130_n6728#" "A1" 2.00141
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 0.340206
cap "D26G" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 1.99493
cap "a_43528_10426#" "a_43528_10632#" 226.83
cap "a_20903_8375#" "a_18508_8715#" 9.69791
cap "a_12545_56822#" "Q26" 0.790995
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 21.3403
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" "a_58922_n24524#" 83.8811
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "D27G" 0.00627402
cap "VDD" "a_14785_38290#" 976.244
cap "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.D" 1611.7
cap "D16" "a_58790_n15817#" 1.21276
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "a_66593_n16137#" 0.715869
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_68572_n16192#" 2.15008
cap "VDD" "a_23636_n6747#" 1547.61
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 6.45251
cap "A_MUX_2.Tr_Gate_1.CLK" "PFD_T2_0.FIN" 0.391151
cap "VDD" "Q12" 9494.73
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "D1" 190.443
cap "VDD" "a_8336_45777#" 60.8522
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 0.39669
cap "a_39047_n18160#" "7b_divider_magic_2.mux_magic_0.IN1" 120.013
cap "VDD" "a_23836_10693#" 1.09779
cap "A1" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 412.773
cap "Q21" "a_15866_53215#" 0.608842
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" 0.0106166
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" 0.317085
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "a_58790_n13513#" 2.00497
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 95.9838
cap "a_65792_n12363#" "a_65792_n13557#" 6.3841
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D" "a_15643_n16157#" 103.487
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 1.08097
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT" 529.739
cap "7b_divider_magic_0.OR_magic_2.VOUT" "a_80733_n22266#" 0.267576
cap "a_7440_n13533#" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 0.0479619
cap "7b_divider_magic_2.p3_gen_magic_0.P3" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" 0.0597747
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "D16G" 2.21919
cap "a_7507_52905#" "a_7259_50987#" 0.063369
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "a_4463_50883#" 0.20708
cap "D26G" "a_2042_50987#" 22.8786
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "D10" 13.8728
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" "a_65792_n13557#" 27.6289
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT" 0.0400411
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 1161.7
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "Q12" 23.1368
cap "Q25" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 21.4751
cap "A_MUX_2.Tr_Gate_1.CLK" "a_18508_8715#" 2.56685
cap "a_7259_44125#" "D10" 10.8098
cap "a_73767_n25018#" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 0.27401
cap "a_7640_n15837#" "Q03" 0.0590765
cap "OUT11" "D14" 381.965
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" "D8" 0.0134958
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "a_33798_n8400#" 7.46685
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_2.DFF_magic_0.D" 25.8258
cap "Q27" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 0.676377
cap "VDD" "a_7640_n14643#" 12.3825
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "VDD" 1034.94
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D" "a_10466_n7733#" 277.971
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "a_10727_n6803#" 349.856
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "a_13446_n6747#" 397.486
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "F_IN" 0.175396
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" 39.6666
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "Q13" 1.05761
cap "VDD" "D9" 5894.79
cap "Q17" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 95.9838
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "a_62417_n20473#" 0.000179239
cap "a_18618_n9933#" "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" 0.119046
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "a_71937_n20520#" 8.18216
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "a_69555_n20473#" 83.4159
cap "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" "a_44716_1837#" 3.27687
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" "Q12" 90.2565
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D" "a_32269_n11964#" 0.108308
cap "Q23" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 0.268921
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D" "D8" 12.2653
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "F_IN" 1349.18
cap "a_83419_n16192#" "a_83507_n15752#" 475.1
cap "a_76533_n16137#" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 10.6654
cap "a_68660_n8179#" "VDD" 928.742
cap "Q17" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 9.73774
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D" "a_66094_n10034#" 36.8088
cap "a_2509_52153#" "a_2376_52257#" 153.097
cap "D26G" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 504.524
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 254.525
cap "a_7507_52905#" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 114.524
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "VDD" 1336.14
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" "VDD" 1242.35
cap "OUT21" "PFD_T2_0.FIN" 1306.13
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" 45.4562
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "a_29903_n12949#" 0.536772
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" "a_33465_n13577#" 0.102929
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "D3" 17.3494
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 0.0940318
cap "a_7743_35604#" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" 0.0854967
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "D3" 207.056
cap "Q11" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 614.682
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 1203.02
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_5448_37306#" 61.7554
cap "a_4518_37799#" "a_4518_37151#" 651.048
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" "a_7440_n7123#" 231.148
cap "LD0" "a_14642_n7166#" 0.663505
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 1.08097
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" "a_1158_38089#" 1.38376
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "a_66024_n22416#" 0.0891788
cap "VCTRL2" "D3" 0.506633
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 6.97709
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "VDD" 1173.18
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 6.18423
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_7098_45233#" 195.205
cap "D26G" "a_8292_45233#" 0.410629
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" 45.9874
cap "a_42628_11460#" "a_43228_11460#" 41.4735
cap "a_7440_n8317#" "a_7440_n7123#" 6.3841
cap "VDD" "a_25556_11637#" 500.296
cap "a_7440_n15837#" "a_8980_n14804#" 0.0715921
cap "a_7640_n15837#" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 0.926961
cap "a_29222_n11081#" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 0.145553
cap "Q11" "a_62435_n17918#" 0.081433
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" "a_23636_n16212#" 15.2126
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" "a_17043_56406#" 35.4222
cap "a_12545_56822#" "a_12992_56406#" 13.0214
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "a_11368_56388#" 0.580475
cap "a_69089_n23489#" "VDD" 13.7069
cap "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 1239.55
cap "VDD" "a_46528_12082#" 256.879
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "D17G" 295.852
cap "a_n886_45233#" "a_n379_45777#" 296.58
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" "VDD" 1089.88
cap "a_5525_49663#" "D8" 10.8222
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 1.88533
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" "Q24" 72.4175
cap "a_8980_n10996#" "a_8980_n9588#" 475.1
cap "CP_1_0.VCTRL" "a_46528_8770#" 0.910601
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 0.965752
cap "Q21" "a_2955_42690#" 0.139239
cap "a_15866_60299#" "a_17490_59901#" 0.304324
cap "a_17043_60317#" "a_15419_59883#" 0.300763
cap "D7" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 28.169
cap "a_12545_60317#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 62.9031
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_15866_59883#" 101.994
cap "a_8292_59889#" "a_10437_59883#" 0.0646604
cap "D7" "D26G" 270.012
cap "Q22" "a_15866_56388#" 301.691
cap "a_11150_50782#" "D8" 8.91478
cap "a_73246_n15817#" "a_73246_n14623#" 6.3841
cap "a_19584_n19011#" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 0.972716
cap "Q12" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 0.823212
cap "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 1225.54
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "VDD" 1176.44
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 20.4507
cap "a_16980_n2227#" "D3" 294.463
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_0.p3_gen_magic_0.P3" 312.456
cap "a_58922_n20473#" "a_58940_n18849#" 0.510241
cap "a_62435_n17918#" "D15" 0.13098
cap "VDD" "D10" 7592.08
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 0.107085
cap "VDD" "a_62435_n18402#" 232.641
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "Q02" 0.760196
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 22.3567
cap "a_45328_8976#" "a_45028_9598#" 14.855
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "D14" 69.738
cap "a_7142_48911#" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 2.00497
cap "7b_divider_magic_2.CLK" "F_IN" 1250.57
cap "a_1881_45233#" "LD2" 195.205
cap "a_3119_45777#" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 0.926961
cap "LD0" "a_11616_n14643#" 27.8712
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D" 1399.33
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D" "a_17422_n10995#" 0.108308
cap "a_12956_n9588#" "a_11416_n10621#" 0.0715921
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "a_11616_n10621#" 0.926961
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "a_15643_n10940#" 0.129046
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" "D12" 59.1211
cap "D5" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 261.961
cap "OUT01" "a_38847_n19354#" 0.0757386
cap "a_61616_n7713#" "D17G" 33.5313
cap "a_8980_n10996#" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 14.078
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 7.8319
cap "a_2527_55349#" "VDD" 1550.13
cap "a_76533_n16137#" "a_76533_n15653#" 14.1428
cap "a_3075_49879#" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 127.709
cap "a_22417_n20540#" "7b_divider_magic_2.CLK" 2.52714
cap "Q21" "a_4463_44037#" 2.14613
cap "a_14754_n20977#" "Q01" 7.19694
cap "LD1" "VDD" 20007.4
cap "a_58940_n17918#" "a_58940_n18402#" 33.5366
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "a_62435_n18849#" 299.004
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_58940_n18849#" 11.5238
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "D3" 103.335
cap "OUT21" "PRE_SCALAR" 86.8389
cap "a_5525_59889#" "F_IN" 2.30237
cap "a_8292_59889#" "D27G" 16.8186
cap "a_3076_59889#" "Q26" 265.812
cap "a_11616_n9427#" "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" 0.0244163
cap "A_MUX_5.Tr_Gate_1.CLK" "a_19375_n2567#" 706.297
cap "7b_divider_magic_0.DFF_magic_0.D" "a_84948_n8380#" 571.085
cap "a_10466_n12949#" "a_10882_n12949#" 153.097
cap "Q07" "a_18618_n7166#" 22.848
cap "a_73246_n7102#" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 127.709
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "D6" 1.18243
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 5.18828
cap "Q14" "a_78762_n13352#" 4.61657
cap "D16G" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 1119.53
cap "UP" "A_MUX_4.Tr_Gate_1.CLK" 2.1662
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" "D6" 136.009
cap "Q07" "a_11746_n7733#" 0.247991
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 1.18243
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 264.741
cap "a_19784_n23509#" "a_19584_n23509#" 518.76
cap "a_20000_n23509#" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" 44.1046
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" "D16G" 375.41
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "LD1" 0.139114
cap "a_7772_n24991#" "VDD" 179.897
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "F_IN" 13.9028
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 0.0914171
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 1.71075
cap "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 7.53313
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 243.44
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "LD2" 88.9768
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 1.71075
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 3.19271
cap "D13" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 78.8264
cap "VDD" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 777.051
cap "a_7098_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 124.825
cap "a_11416_n14643#" "a_11616_n14643#" 295.691
cap "a_18618_n11127#" "Q02" 29.3729
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" "a_8980_n14804#" 33.4062
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 21.3423
cap "a_8336_56457#" "Q26" 36.1146
cap "a_46228_8148#" "a_46528_8770#" 14.855
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "D27G" 2.16015
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" "F_IN" 3.23681
cap "Q22" "a_10437_56388#" 3.54926
cap "Q21" "a_2290_41559#" 12.6421
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "D16G" 92.1502
cap "7b_divider_magic_1.LD" "Q23" 10.3875
cap "a_3075_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D" 0.0162546
cap "a_7098_45233#" "a_7259_44125#" 1.13879
cap "A_MUX_3.Tr_Gate_1.CLK" "PFD_T2_0.INV_mag_1.OUT" 1.2567
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" "D0" 15.7459
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" 0.0343567
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "D16G" 1132.78
cap "a_80639_n16324#" "a_79531_n15752#" 0.0715921
cap "D7" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 0.669815
cap "7b_divider_magic_1.P2" "F_IN" 463.253
cap "a_3007_39938#" "Q26" 287.109
cap "S2" "UP1" 96.1992
cap "a_42928_8976#" "A_MUX_6.IN1" 12.2712
cap "a_11368_60299#" "a_12992_59901#" 0.304324
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "Q13" 1.43754
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_10437_59883#" 84.5766
cap "D10" "a_12545_59901#" 40.8564
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 0.175217
cap "a_68673_n18991#" "a_70734_n18991#" 0.0601293
cap "a_58940_n22900#" "VDD" 180.71
cap "D13" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 18.2192
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" "Q03" 0.0121863
cap "a_18405_n20046#" "a_18821_n20046#" 2.22258
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "a_14754_n20493#" 368.412
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D" "Q13" 0.279267
cap "A1" "a_58590_n9407#" 240.177
cap "a_66206_n9990#" "a_66593_n10920#" 6.51961
cap "a_25383_n16157#" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 349.856
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 20.6866
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" "LD0" 0.765646
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 3.70019
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" "D0" 1185.41
cap "Q05" "a_19162_n13533#" 66.4272
cap "Q05" "D2" 625.29
cap "Q27" "a_3007_37649#" 0.0204919
cap "Q23" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" 11.3072
cap "a_18618_n7166#" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 0.0162546
cap "VDD" "a_n379_45777#" 60.8554
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" "D14" 140.407
cap "a_8292_39008#" "F_IN" 43.6617
cap "Q21" "a_7743_50451#" 1.19368
cap "a_85159_n14623#" "7b_divider_magic_0.DFF_magic_0.D" 2.28086
cap "D6" "a_10882_n7733#" 7.39482
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 1206.19
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "a_14754_n20046#" 92.3862
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 75.1379
cap "a_18405_n20493#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 62.9364
cap "D15" "a_81640_n11999#" 7.61441
cap "a_87746_n13362#" "VDD" 1155.57
cap "a_84615_n13557#" "a_83507_n13396#" 1.13879
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "VDD" 1175.22
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 0.0309488
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "a_58922_n20957#" 56.9601
cap "7b_divider_magic_2.CLK" "a_33465_n15150#" 272.298
cap "Q21" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 366.67
cap "a_7743_44669#" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D" 0.108308
cap "Q17" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 198.337
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 1311.16
cap "A1" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 1330.87
cap "Q11" "a_67070_n15207#" 1.875
cap "Q06" "a_7640_n12339#" 3.98598
cap "D16" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 134.29
cap "VDD" "a_43228_11254#" 256.893
cap "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 0.60703
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 11.2692
cap "a_74786_n13352#" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 0.20708
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 0.536913
cap "a_8188_n24544#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" 1.56769
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" "Q21" 58.3766
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 9.32895
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 3.67989
cap "a_44728_12082#" "a_44428_11254#" 0.00832975
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "Q16" 592.642
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "D14" 159.179
cap "Q15" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" 149.813
cap "D16" "A_MUX_6.IN1" 59.2385
cap "VDD" "a_2509_53017#" 75.0109
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" "F_IN" 1.18243
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "a_10437_56388#" 0.0679568
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "Q26" 13.6989
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "D27G" 151.038
cap "a_77552_n9990#" "VDD" 75.0109
cap "VDD_TEST" "PRE_SCALAR" 15698.8
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 0.561448
cap "a_4463_50251#" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 10.8562
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" "a_14785_38290#" 3.96268
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "D8" 1.01186
cap "Q22" "a_n886_41257#" 0.960708
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 84.6775
cap "a_29791_n13168#" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 509.882
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT" "D0" 2.24657
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "Q13" 0.193236
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "D17G" 59.0692
cap "DN" "a_29875_10702#" 0.492449
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "Q24" 4.09212
cap "Q25" "a_4935_38147#" 0.787073
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 259.832
cap "a_7098_45233#" "VDD" 883.878
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_2.OR_magic_1.VOUT" 1305.47
cap "D5" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 410.028
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_2.IN" "7b_divider_magic_0.OR_magic_1.VOUT" 1.11442
cap "D15" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 0.244665
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 6.91124
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "a_309_59889#" 0.0479619
cap "a_15056_n10010#" "Q02" 2.01689
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 6.77092
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT" 0.0400411
cap "a_44128_12082#" "A_MUX_6.IN1" 227.01
cap "a_17490_52919#" "a_17043_53335#" 13.0214
cap "Q15" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" 147.163
cap "Q14" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" 25.4433
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 0.231228
cap "7b_divider_magic_2.mux_magic_0.IN1" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 104.008
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" "a_11368_56388#" 299.004
cap "a_76688_n15207#" "a_77552_n15207#" 8.62162
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "a_17723_n19011#" 1.38376
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "a_70312_n15817#" 29.1581
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "a_17939_n19011#" 45.6133
cap "a_91537_n17765#" "VDD" 1547.6
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 163.87
cap "a_62417_n24971#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 83.4159
cap "a_12545_60317#" "VDD" 1.79784
cap "a_69555_n24524#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 9.15442
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" "a_17537_45456#" 0.765157
cap "a_62566_n9407#" "D17G" 222.898
cap "Q13" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" 0.373042
cap "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 2495.58
cap "a_19584_n23509#" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 0.0098203
cap "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 702.139
cap "a_22296_n8316#" "a_22096_n8316#" 297.874
cap "OUT21" "7b_divider_magic_1.mux_magic_0.IN1" 85.4061
cap "a_77552_n9990#" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 166.796
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "Q17" 674.903
cap "7b_divider_magic_0.mux_magic_0.IN1" "D12" 52.2091
cap "Q25" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 0.256935
cap "a_79443_n16192#" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 0.0357662
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "D11" 14.3777
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" "Q02" 334.846
cap "a_11267_n24991#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 83.4159
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" 0.374254
cap "a_10179_48177#" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" 380.985
cap "a_7772_n24544#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" 92.4546
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" 15.7993
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" "a_7440_n12339#" 256.858
cap "VDD" "Q01" 6505.59
cap "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 2022.02
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" "a_68873_n18991#" 65.451
cap "a_14944_n10054#" "Q02" 8.17994
cap "a_61616_n7713#" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D" 277.971
cap "a_61877_n6783#" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 349.856
cap "a_65792_n12363#" "a_66336_n12319#" 296.58
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" "D12" 1.18243
cap "7b_divider_magic_1.P2" "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" 1.93067
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "a_77222_n8296#" 1.84418
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "Q25" 23.5534
cap "D15" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 21.8106
cap "7b_divider_magic_1.p3_gen_magic_0.P3" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 0.494819
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" 951.485
cap "a_66336_n12319#" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 119.965
cap "Q26" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 12.3465
cap "Q01" "a_25383_n15673#" 39.4911
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 0.385619
cap "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" "D0" 4.2037
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 1.18243
cap "VDD" "a_815_48911#" 12.3825
cap "a_8292_45233#" "Q24" 0.604791
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" "D9" 0.505333
cap "DN" "UP" 2882.82
cap "a_32731_10265#" "ITAIL_SINK" 1508.94
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "a_11746_n7733#" 111.922
cap "a_80941_n13148#" "a_81640_n11999#" 14.1428
cap "a_44128_8976#" "a_44428_9598#" 14.855
cap "a_43528_8770#" "CP_1_0.VCTRL" 1.33976
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" "a_27612_n6747#" 172.782
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 1.22766
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "D9" 0.420609
cap "a_n754_54227#" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 172.782
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 1.9941e-05
cap "a_50630_6066#" "VDD_TEST" 6138.64
cap "a_20787_n25038#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 8.17367
cap "a_18405_n24991#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 83.4159
cap "D3" "F_IN" 514.234
cap "a_11285_n17938#" "Q02" 3.54926
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 1.29361
cap "VDD" "a_19162_n10620#" 54.1659
cap "7b_divider_magic_2.CLK" "a_33465_n12383#" 0.898921
cap "a_73246_n14623#" "A1" 0.3821
cap "a_12545_60317#" "a_12545_59901#" 2.22258
cap "D7" "Q24" 135.174
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 0.00878202
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q" "a_26072_n12339#" 0.110281
cap "D4" "D0" 1742.92
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 3.2019
cap "a_7726_53017#" "Q21" 6.5372
cap "D26G" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 81.1671
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" "a_70312_n14623#" 2.00497
cap "a_4463_35404#" "VDD" 1558.48
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" 0.0400411
cap "a_58590_n10601#" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 0.0162546
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 1.90848
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 158.997
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_83507_n15752#" 121.41
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 1088.91
cap "a_43228_9598#" "a_43528_8976#" 14.855
cap "D7" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 6.10027
cap "Q02" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 50.7067
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "D3" 1.31478
cap "a_7593_42855#" "a_8172_42690#" 651.048
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "D12" 0.062697
cap "a_7726_42535#" "a_8172_42690#" 1.64266
cap "VDD" "a_66024_n22416#" 375.573
cap "Q04" "a_25122_n15227#" 0.00716018
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_0.OR_magic_1.VOUT" 5.19243
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "D5" 1.48254
cap "A1" "a_84615_n15130#" 302.136
cap "a_16980_n2227#" "F_IN" 269.329
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" "D11" 1.45464
cap "a_2376_42855#" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 0.715869
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "VDD" 1026.88
cap "a_26272_n12339#" "a_25122_n10010#" 0.770164
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 40.8082
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" "a_20000_n19011#" 44.1046
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.160986
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" 30.8377
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" "a_15170_n24544#" 0.17295
cap "a_7507_52905#" "a_8172_52430#" 14.1428
cap "D26G" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 64.7959
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 155.982
cap "D2" "a_25538_n10010#" 3.37741
cap "a_18821_n24544#" "a_18405_n24991#" 13.0214
cap "Q02" "a_14642_n8360#" 2.59711
cap "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A" "a_20787_n25038#" 203.234
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "a_19784_n19011#" 0.0189879
cap "a_33465_n16344#" "VDD" 971.291
cap "a_19584_n19011#" "a_20000_n19011#" 278.439
cap "a_45628_9598#" "a_45628_8148#" 2.39464
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "D27G" 1684.14
cap "D7" "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" 52.6113
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "D10" 13.9503
cap "a_13476_56406#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 0.210161
cap "VDD" "a_74786_n10975#" 1547.6
cap "a_5525_34816#" "F_IN" 8.86496
cap "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 1225.54
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 122.393
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 155.709
cap "Q14" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 1.08761
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "a_815_52887#" 0.177344
cap "a_232_56327#" "VDD" 85.8991
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "a_11285_n23367#" 300.299
cap "D16" "a_60130_n16192#" 2.91838
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_62435_n17918#" 58.2401
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" "F_IN" 610.454
cap "a_29583_n22286#" "7b_divider_magic_2.OR_magic_2.A" 379.867
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_66094_n15251#" 509.613
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" "Q12" 334.846
cap "a_61877_n6783#" "D12" 3.20935
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" "a_81366_n8999#" 322.198
cap "Q07" "a_11746_n12949#" 4.90989
cap "a_11285_n23367#" "D3" 8.66679
cap "a_10659_29026#" "7b_divider_magic_1.mux_magic_0.IN1" 120.013
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 18.8663
cap "A_MUX_3.Tr_Gate_1.CLK" "PFD_T2_0.INV_mag_0.IN" 0.21775
cap "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 9.57691
cap "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 429.043
cap "Q21" "a_1881_45233#" 0.3821
cap "Q22" "a_15866_59883#" 0.568137
cap "D3" "a_30234_n6845#" 3.42448
cap "VDD_TEST" "VCO_DFF_C_0.OUT" 1158.38
cap "a_14754_n20493#" "Q01" 22.0221
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 2.20985
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 3.1489
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" "D3" 21.8106
cap "D14" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 267.588
cap "VDD" "a_15920_n10010#" 4.06596
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" "Q16" 38.8675
cap "Q15" "a_66024_n18402#" 0.0651351
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 17.3303
cap "a_4463_36036#" "a_4518_37151#" 0.0138854
cap "D2" "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" 178.236
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "a_12992_59901#" 83.4159
cap "a_33465_n15150#" "D3" 11.8881
cap "a_42628_9804#" "a_42928_10426#" 14.855
cap "7b_divider_magic_2.OR_magic_2.A" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 0.029706
cap "a_14754_n20046#" "Q01" 60.9315
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "a_76533_n15653#" 509.882
cap "a_65904_n25455#" "D16G" 17.2367
cap "VDD" "a_17043_59901#" 13.9927
cap "LD2" "a_n886_53639#" 0.395954
cap "Q21" "a_15866_52799#" 302.298
cap "Q25" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 146.141
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "Q25" 0.514264
cap "a_7259_54805#" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 4.90098
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" "a_74786_n10975#" 12.9151
cap "a_76533_n10436#" "a_76688_n9990#" 234.773
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "a_62766_n15817#" 119.965
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" "a_84948_n8380#" 29.5973
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "D9" 18.5302
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 8.09164
cap "VDD" "a_17422_n11964#" 1547.87
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 536.266
cap "7b_divider_magic_0.OR_magic_2.A" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 31.1716
cap "D14" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 125.742
cap "P12" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 312.261
cap "7b_divider_magic_1.LD" "D9" 16.2519
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 86.6906
cap "Q25" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 5.18828
cap "a_25557_8739#" "DN_INPUT" 17.6948
cap "DN1" "S3" 0.875529
cap "a_58590_n13513#" "Q16" 2.09785
cap "a_66440_n18849#" "a_66024_n18402#" 11.5142
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" 287.141
cap "a_91537_n17765#" "7b_divider_magic_0.mux_magic_0.OR_magic_0.B" 172.782
cap "a_91537_n19173#" "7b_divider_magic_0.mux_magic_0.OR_magic_0.A" 33.4062
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 42.0685
cap "a_62435_n22900#" "a_62851_n23347#" 11.5142
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT" "7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN" 315.989
cap "Q01" "a_25383_n10456#" 12.6421
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_29489_n16344#" 1.47476
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT" "a_30632_n9019#" 192.149
cap "a_7790_n22920#" "a_8206_n23367#" 13.0214
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" 3707.19
cap "D12" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 0.205183
cap "Q04" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 1.08761
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_58922_n24971#" 0.559061
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" "VDD" 1250.77
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 0.523754
cap "a_17043_49268#" "a_17490_49268#" 13.8836
cap "7b_divider_magic_1.OR_magic_2.A" "7b_divider_magic_1.mux_magic_0.AND2_magic_0.A" 3.21352
cap "a_27612_n11964#" "Q03" 1.20034
cap "a_10921_52799#" "D8" 228.672
cap "a_3119_45777#" "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" 148.845
cap "a_815_45777#" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 0.177344
cap "D27G" "a_n885_59889#" 23.8682
cap "a_65792_n13557#" "VDD" 981.828
cap "a_68572_n11944#" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 0.42215
cap "Q14" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 273.868
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" "Q02" 1.00156
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" "a_12995_44912#" 125.851
cap "a_6032_48911#" "a_5525_49663#" 297.874
cap "a_30490_n12019#" "a_32357_n13416#" 0.0138854
cap "Q01" "a_22296_n7122#" 0.0563855
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "a_30234_n6845#" 221.427
cap "a_12956_n9588#" "a_12956_n10996#" 475.1
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" "a_17490_59901#" 301.501
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "a_15866_59883#" 0.734657
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" "a_15866_53215#" 76.1554
cap "a_22881_9554#" "a_22966_11778#" 0.00043989
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "a_85159_n14623#" 1.03371
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" "Q05" 32.1867
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "a_4463_50883#" 0.0100496
cap "VDD_TEST" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 0.985362
cap "a_87746_n13362#" "7b_divider_magic_0.OR_magic_1.VOUT" 127.033
cap "VCO_DFF_C_0.OUT" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 381.965
cap "a_62417_n25455#" "D17G" 38.0613
cap "D16" "a_65904_n24971#" 1.84759
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D" 0.0394397
cap "a_58790_n7103#" "A1" 0.460878
cap "a_58922_n24971#" "Q16" 0.134967
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_18618_n13577#" 195.205
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_26072_n13533#" 195.131
cap "D13" "a_66206_n9990#" 0.438681
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 0.0343567
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "VDD" 1166.22
cap "a_4463_58693#" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 0.0357662
cap "D7" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 17.1452
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "D5" 8.14176
cap "a_71150_n18991#" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" 24.7297
cap "a_70934_n18991#" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 162.912
cap "7b_divider_magic_1.LD" "D10" 112.01
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "a_15866_56388#" 0.580475
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" "D9" 7.50801
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "VDD" 1198.2
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "a_60130_n10976#" 0.0357662
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "D12" 1.09338
cap "Q11" "a_69768_n8340#" 15.0778
cap "Q14" "D14" 555.579
cap "Q25" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 240.111
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "a_86893_n8380#" 375.78
cap "a_8188_n24544#" "Q05" 1.19636
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "a_11285_n22436#" 128.084
cap "a_17490_49268#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 83.4159
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 161.969
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 140.507
cap "a_43528_10632#" "a_43828_11254#" 14.855
cap "a_12545_56822#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 0.609565
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "D12" 0.588714
cap "a_58590_n15817#" "VDD" 970.901
cap "a_60130_n11944#" "a_58590_n13513#" 0.114283
cap "a_60130_n13352#" "D16" 42.2355
cap "a_76533_n16137#" "A1" 0.000453073
cap "VCTRL2" "VCTRL_OBV" 318.708
cap "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 0.346265
cap "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 0.346265
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" 30.8377
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "a_15170_n20046#" 0.17295
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" 292.173
cap "a_7098_59889#" "D11" 49.0712
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "VDD" 1166.22
cap "D2" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" 25.6138
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 0.0963656
cap "a_65792_n12363#" "Q16" 0.0500884
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" "a_15648_50782#" 65.451
cap "a_n886_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 250.568
cap "a_71150_n23489#" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 192.149
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" 1.42384
cap "D16" "a_58790_n12319#" 4.70508
cap "a_70312_n12319#" "a_69768_n12363#" 296.58
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 1375.81
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" "Q16" 0.213455
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" "D10" 12.9926
cap "7b_divider_magic_1.OR_magic_1.VOUT" "7b_divider_magic_1.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 1325.66
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "a_66593_n10920#" 0.0630499
cap "VDD" "a_45928_12082#" 256.893
cap "a_2376_52257#" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 0.0627893
cap "a_4331_53639#" "a_5525_53639#" 6.3841
cap "a_15443_n10940#" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 654.223
cap "VDD" "a_74786_n6727#" 1547.61
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "D13" 1.00828
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "Q07" 21.2193
cap "D7" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 15.1562
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 1.04961
cap "D1" "a_19162_n13533#" 1.19971
cap "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A" "a_69971_n24524#" 62.9031
cap "D2" "D1" 99.5853
cap "a_232_56327#" "a_232_57191#" 8.62162
cap "a_68673_n18991#" "a_68572_n16192#" 0.0867034
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_58590_n15817#" 2.1017
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 254.525
cap "a_1882_55913#" "a_n281_56558#" 0.30255
cap "Q14" "Q15" 5116.02
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "a_33465_n12383#" 127.709
cap "Q04" "a_29489_n15150#" 0.125787
cap "Q05" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 2.22268
cap "LD1" "a_58790_n9407#" 29.2303
cap "a_14754_n20977#" "D4" 7.82429
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 0.0785991
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "a_2527_59325#" 0.0357662
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" "VDD" 2495.55
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "a_69768_n16324#" 0.395954
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "a_60130_n10976#" 0.00151552
cap "G_source_up" "A3" 18.52
cap "G_source_dn" "ITAIL_SINK" 1.33406
cap "a_11368_56804#" "D11" 2.13684
cap "a_19162_n12339#" "a_19162_n13533#" 20.6349
cap "a_33465_n12383#" "D3" 4.47143
cap "D27G" "a_13476_59901#" 2.64585
cap "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 388.95
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 70.1364
cap "VDD" "a_2290_52905#" 758.783
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_2.IN" "7b_divider_magic_0.mux_magic_0.IN1" 302.824
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 1.08097
cap "Q27" "a_n886_41257#" 52.7118
cap "A1" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 433.23
cap "VDD" "a_28381_n15772#" 1018.16
cap "a_7640_n10621#" "a_7440_n9427#" 3.08302
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "Q25" 0.599388
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "a_15648_50782#" 0.0563213
cap "a_14677_50238#" "a_15648_50005#" 278.439
cap "a_74786_n14784#" "VDD" 935.689
cap "a_6958_10708#" "Tappered_Buffer_7.IN" 1695.16
cap "a_44128_12082#" "a_44428_11460#" 14.855
cap "VDD" "a_13476_56406#" 494.379
cap "VDD" "a_32357_n15772#" 928.742
cap "a_20787_n25038#" "Q04" 33.5477
cap "Tappered_Buffer_8.IN" "A1" 354.923
cap "Q15" "a_66024_n18849#" 0.640347
cap "Q11" "a_76688_n15207#" 2.09182
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "a_73246_n15817#" 0.137072
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "Q06" 20.4996
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D" "VDD" 1399.33
cap "a_7743_35604#" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 397.486
cap "7b_divider_magic_1.DFF_magic_0.D" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 19.5515
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.CLK" 691.325
cap "a_44128_8770#" "a_44728_8770#" 41.4735
cap "a_7142_34064#" "a_8336_34064#" 20.6349
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 0.760196
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 178.133
cap "a_58590_n12319#" "a_60130_n13352#" 0.0715921
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D" 19.312
cap "a_25383_n15673#" "a_28381_n15772#" 1.30219
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT" "VDD" 1234.79
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D" "Q13" 0.405884
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" "Q03" 2.60823
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D" "a_25122_n10010#" 277.971
cap "Q07" "a_30024_n10992#" 0.0204919
cap "a_58590_n12319#" "a_58790_n12319#" 296.58
cap "a_65792_n12363#" "a_64596_n11944#" 0.798276
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "a_61877_n11999#" 11.4054
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" "Q16" 0.146628
cap "a_42928_10426#" "a_43528_10426#" 41.4735
cap "a_1926_60433#" "a_3120_60433#" 20.6349
cap "D27G" "Q26" 999.948
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "Q03" 0.233365
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "Q06" 12.3465
cap "a_66024_n18849#" "a_66440_n18849#" 0.581635
cap "D15" "a_76688_n15207#" 0.690861
cap "a_15866_60299#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 0.609565
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" 0.107085
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "Q13" 502.204
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 20.5849
cap "D13" "a_69768_n8340#" 11.8881
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "D12" 123.255
cap "D11" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 2.85093
cap "a_8206_n18869#" "Q07" 5.50047
cap "ITAIL_SRC" "F_IN" 583.786
cap "Q23" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 16.9239
cap "Q05" "a_14642_n13577#" 0.701859
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 4.35624
cap "a_20787_n20540#" "a_20987_n20540#" 298.927
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "Q26" 211.771
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 18.3584
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 13.3454
cap "a_74786_n6727#" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 172.782
cap "a_77222_n7102#" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 222.898
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" "Q12" 1.06511
cap "a_10727_n12503#" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 114.355
cap "a_40387_n19193#" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 0.179272
cap "PFD_T2_0.INV_mag_0.OUT" "a_25557_8739#" 3.04455
cap "Q23" "a_1158_38089#" 0.131816
cap "A0" "G_sink_up" 6.02665
cap "G_source_dn" "G_sink_dn" 320.835
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "D11" 0.423107
cap "a_70312_n9406#" "Q12" 72.9571
cap "7b_divider_magic_0.OR_magic_2.VOUT" "7b_divider_magic_0.p3_gen_magic_0.P3" 3.59227
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "VDD" 1385.75
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" "a_81183_n14623#" 0.0244163
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 178.133
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "a_14754_n20493#" 0.162923
cap "DN1" "PFD_T2_0.INV_mag_1.OUT" 19.1065
cap "a_43228_8148#" "a_43528_8770#" 14.855
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "a_68673_n23489#" 0.0307211
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" 0.156483
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 3.12289
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 3.21987
cap "a_4518_56714#" "a_4935_56558#" 298.651
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_2.CLK" 14.3986
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 289.418
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "Q26" 0.336891
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "D27G" 1.73337
cap "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 1479.26
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" "VDD" 697.395
cap "D14" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" 25.6138
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 21.4977
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "a_14754_n20046#" 2.61284
cap "D15" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 20.3052
cap "a_n656_37439#" "LD2" 221.427
cap "a_n886_49663#" "a_n754_50251#" 0.798276
cap "a_36685_10901#" "CP_1_0.VCTRL" 918.726
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 2.12396
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 3.70019
cap "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 12645.8
cap "A_MUX_3.Tr_Gate_1.CLK" "a_29875_10702#" 2.56685
cap "VDD" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" 1336.3
cap "7b_divider_magic_0.OR_magic_2.A" "7b_divider_magic_0.DFF_magic_0.D" 393.99
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" "a_68873_n23489#" 65.451
cap "a_7790_n18869#" "D6" 3.76981
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "D3" 248.686
cap "Q11" "a_70312_n12319#" 0.619501
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D" 8.5118
cap "a_17043_52919#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 102.455
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" "D9" 20.0117
cap "D16" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" 295.34
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "Q16" 0.381132
cap "Q11" "a_74786_n9567#" 0.17029
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D" 1.21278
cap "Q14" "a_70734_n23489#" 21.8872
cap "a_308_53639#" "F_IN" 19.1936
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" "a_58790_n15817#" 0.926961
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 0.0435077
cap "a_46228_9804#" "A_MUX_6.IN1" 13.2302
cap "Q25" "Q21" 827.913
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" 1.12793
cap "a_7772_n24991#" "Q06" 0.134967
cap "a_12992_56406#" "D27G" 242.57
cap "a_43528_8976#" "a_43828_9804#" 0.00832975
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN" "VDD" 1176.63
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "Q12" 97.2129
cap "a_65904_n24971#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 368.412
cap "a_58922_n25455#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" 337.655
cap "a_73567_n25018#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" 200.265
cap "a_69555_n25455#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 81.4982
cap "VDD" "D4" 4744.62
cap "D16" "a_66440_n23347#" 2.31289
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 5.74071
cap "a_60130_n9568#" "Q16" 9.25933
cap "a_64106_n9568#" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 4.2199
cap "a_62566_n9407#" "a_64106_n10976#" 0.114283
cap "a_68660_n10535#" "a_66094_n10034#" 0.063369
cap "a_73246_n9406#" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 124.825
cap "A1" "a_73446_n7102#" 124.451
cap "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D" 1386.23
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" 75.11
cap "a_14754_n24544#" "a_15170_n24544#" 2.22258
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_12992_56406#" 0.00698006
cap "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" "F_IN" 681.764
cap "a_17422_n16212#" "D1" 15.2906
cap "a_2955_42690#" "a_2509_42535#" 1.64266
cap "a_2509_41671#" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 0.536772
cap "D16G" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 115.543
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "a_7507_41559#" 12.8949
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "D13" 14.8269
cap "a_n754_40061#" "Q26" 56.3341
cap "a_32939_9624#" "VDD" 10.4656
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" "a_17422_n6747#" 0.0357662
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "a_19162_n14643#" 0.177344
cap "a_19162_n8316#" "a_19162_n7122#" 20.6349
cap "a_14677_50238#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 0.00766449
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 1.92181
cap "a_18618_n9933#" "7b_divider_magic_2.CLK" 31.5905
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "a_23636_n13372#" 33.4062
cap "D17G" "a_62851_n18849#" 0.689742
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "a_17723_n23509#" 0.0563213
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "a_12995_44912#" 6.77327
cap "a_18618_n16344#" "D3" 25.812
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 3.1489
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D" "a_232_57191#" 4.51368
cap "a_89214_1773#" "OUT11" 238.044
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" 7.97595
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 28.9649
cap "a_68660_n10535#" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D" 123.245
cap "a_58790_n14623#" "Q17" 8.75356
cap "a_68673_n23489#" "D13" 2.76885
cap "Q23" "a_17490_59901#" 0.00669038
cap "Q27" "a_15866_59883#" 0.926688
cap "VDD" "a_18550_11273#" 1197.45
cap "Q25" "a_11368_56388#" 45.5586
cap "a_61616_n7713#" "a_61877_n7267#" 298.579
cap "D7" "7b_divider_magic_1.mux_magic_0.IN2" 275.564
cap "Q01" "a_22296_n12339#" 0.619501
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 0.686827
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "D7" 9.80647
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 14.1584
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "VDD" 1038.45
cap "a_66336_n12319#" "VDD" 93.5046
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "Q01" 366.67
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 0.23978
cap "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 0.695681
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "a_58590_n8297#" 1.84418
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "D17G" 8.12873
cap "A_MUX_3.Tr_Gate_1.CLK" "UP" 423.772
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D" 5.92624
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 4.11862
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "D3" 0.141803
cap "a_73767_n20520#" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 17.1094
cap "a_4463_58893#" "a_5525_59889#" 1.13879
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_61616_n12929#" 0.0630709
cap "VDD" "a_24436_11277#" 275.159
cap "a_22096_n10620#" "a_22296_n10620#" 296.58
cap "a_66336_n13513#" "D16G" 125.325
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.D" "a_33798_n8400#" 7.37528
cap "a_14642_n7166#" "D1" 18.0315
cap "Q14" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 72.4175
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" "a_37671_n8400#" 6.97919
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 145.807
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_62417_n20026#" 11.5238
cap "a_n886_53639#" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 222.898
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "F_IN" 329.006
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" "D8" 2.68173
cap "Q21" "a_n754_40261#" 126.983
cap "7b_divider_magic_0.mux_magic_0.IN2" "VDD" 2009.92
cap "A1" "a_8137_6071#" 2.71903
cap "a_70312_n12319#" "D13" 1.19971
cap "a_4463_40261#" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 0.0240125
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" "D5" 15.5598
cap "a_29489_n15150#" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 1.84418
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" "a_1160_39283#" 19.0831
cap "a_85159_n15817#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 4.28402
cap "a_84615_n16324#" "Q13" 249.627
cap "a_10921_56388#" "D9" 228.672
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "D11" 124.791
cap "D7" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 5.12263
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" "D11" 134.52
cap "a_29791_n13168#" "a_29903_n12949#" 29.1771
cap "7b_divider_magic_2.DFF_magic_0.D" "Q03" 320.089
cap "7b_divider_magic_2.mux_magic_0.IN1" "7b_divider_magic_2.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 0.06965
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 16.4212
cap "a_4463_36036#" "a_7259_36140#" 1.1198
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 1.1198
cap "7b_divider_magic_2.CLK" "D0" 2076.99
cap "a_14754_n24991#" "a_14874_n23367#" 0.367836
cap "a_65792_n7146#" "Q17" 24.0694
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" "D0" 22.0899
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" 7.53313
cap "a_61877_n12483#" "a_62566_n10601#" 0.0233204
cap "a_18405_n25475#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 81.4982
cap "D4" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 214.348
cap "a_2509_42535#" "a_2290_41559#" 234.773
cap "Q12" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 1.09085
cap "Q01" "a_25538_n15227#" 2.09182
cap "Q23" "a_10179_48177#" 7.85812
cap "a_50528_5246#" "VCO_DFF_C_0.OUTB" 216.073
cap "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" "a_19584_n23509#" 0.0376419
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "D3" 4.51188
cap "a_232_56327#" "7b_divider_magic_1.LD" 0.828906
cap "D14" "a_76272_n15207#" 33.5402
cap "Q14" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 1.08761
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" "a_8172_42690#" 10.6654
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "Q04" 27.7503
cap "a_62435_n23347#" "D17G" 0.184931
cap "a_7790_n23367#" "Q02" 0.568137
cap "7b_divider_magic_1.DFF_magic_0.D" "a_n841_25530#" 0.989538
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 2.75321
cap "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 23.1207
cap "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" "a_70734_n23489#" 555.72
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" 0.700547
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 5.06159
cap "a_3076_59889#" "a_4331_59889#" 7.76318
cap "Q11" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT" 0.162015
cap "VDD" "a_84948_n8380#" 2818.32
cap "Q06" "Q01" 427.188
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "LD1" 411.842
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 1328.5
cap "DN" "A1" 1193.09
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "A1" 118.656
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" "a_25383_n10456#" 0.0087521
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 157.053
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_2.CLK" 594.77
cap "a_69768_n13557#" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 0.796514
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 17.4791
cap "a_81566_n8999#" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT" 0.0189879
cap "Q14" "a_76533_n15653#" 0.283255
cap "Q15" "a_76272_n15207#" 0.033721
cap "D15" "a_81183_n15817#" 30.7933
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 0.155498
cap "a_14754_n20493#" "D4" 3.21662
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" "D1" 65.2572
cap "a_7790_n22920#" "D3" 239.075
cap "Q13" "a_80372_n11061#" 32.0286
cap "a_308_41257#" "D9" 3.01648
cap "a_68572_n6727#" "a_69768_n7146#" 0.798276
cap "a_68660_n8179#" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 0.20708
cap "a_7142_48911#" "a_8336_48911#" 20.6349
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "D12" 28.169
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "D8" 64.1413
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "a_27612_n11964#" 172.782
cap "a_18405_n25475#" "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A" 613.346
cap "7b_divider_magic_1.OR_magic_2.A" "7b_divider_magic_1.OR_magic_2.VOUT" 2.66961
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 3.1489
cap "a_14754_n24544#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.355222
cap "a_14754_n20046#" "D4" 0.0639422
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "D13" 2.71879
cap "D15" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT" 31.5893
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "Q12" 405.236
cap "a_7259_40116#" "a_7726_41671#" 0.00658955
cap "a_7743_39580#" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 0.168908
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 421.481
cap "a_64684_n8179#" "a_61877_n7267#" 1.51704
cap "a_4463_54227#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 0.485311
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" 0.0985277
cap "a_n754_50251#" "a_n754_50883#" 475.1
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "D0" 0.418623
cap "a_11150_48721#" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" 1.38376
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" "a_11150_47944#" 109.08
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" "a_58790_n7103#" 121.558
cap "a_69768_n11107#" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 257.223
cap "S1" "F_IN" 619.476
cap "a_14874_n22920#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 62.9364
cap "a_17422_n10995#" "D1" 42.8515
cap "D7" "7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 1.53791
cap "Q11" "Q13" 187.477
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "a_77422_n12319#" 29.1581
cap "a_84615_n12363#" "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" 229.598
cap "a_64106_n9568#" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 1.34675
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 0.760196
cap "7b_divider_magic_1.OR_magic_1.VOUT" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" 566.085
cap "VDD" "a_22096_n15837#" 984.262
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "a_23636_n10995#" 0.00151341
cap "a_80372_n11061#" "a_80588_n11061#" 913.551
cap "Q13" "a_81566_n8999#" 0.131816
cap "a_22096_n10620#" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 127.709
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" "D4" 1.04092
cap "a_7440_n13533#" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 1.84418
cap "D4" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 6.30092
cap "VDD" "a_85159_n14623#" 12.3825
cap "a_62566_n9407#" "a_61877_n7267#" 0.30255
cap "Q15" "a_66593_n16137#" 7.7238
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 178.077
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" "D1" 88.0568
cap "Q14" "Q17" 45.6635
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 152.679
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 400.447
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "Q11" 1.18243
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 442.906
cap "D15" "Q13" 2855.14
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.00604581
cap "a_85159_n13513#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 29.33
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 21.3362
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" 1.78686
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 0.00878202
cap "7b_divider_magic_1.OR_magic_2.A" "7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.0758007
cap "a_20787_n25038#" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" 126.816
cap "a_3007_39938#" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" 897.767
cap "a_15866_53215#" "a_15419_52799#" 11.5142
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" "a_15866_52799#" 290.608
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 18.19
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "A1" 2.37856
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 105.145
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" "F_IN" 1339.38
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "D0" 5.07386
cap "a_1882_55913#" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 0.652832
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "D11" 94.5839
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "a_34009_n14643#" 1.03371
cap "DIV_OUT" "D12" 27.8241
cap "Q11" "a_80588_n11061#" 5.73827
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 0.00878202
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "a_27612_n11964#" 0.0357662
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" "A1" 0.929169
cap "G1_2" "ITAIL" 126.775
cap "a_5525_59889#" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 1.84418
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" "a_4838_45777#" 29.1581
cap "Q27" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 95.9838
cap "7b_divider_magic_1.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN" 260.041
cap "Q07" "a_17422_n6747#" 9.7471
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "Q02" 49.6214
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D" 1.71075
cap "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 0.765646
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 3.70019
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 157.053
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 61.7402
cap "VDD" "a_29791_n13168#" 773.647
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 30.8377
cap "D16G" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 58.9778
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 880.467
cap "LD1" "a_58590_n10601#" 2.87988
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" "Q05" 0.0754568
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 1.18243
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "VDD" 1284.97
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "a_73246_n9406#" 195.205
cap "VDD" "a_43528_8976#" 256.893
cap "a_12992_52919#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.162923
cap "a_13476_52919#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 56.9601
cap "a_17043_52919#" "Q21" 8.025
cap "a_17974_52919#" "Q25" 0.28069
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 2.38774
cap "a_15866_60299#" "Q22" 0.743773
cap "a_19584_n19011#" "Q05" 0.0754568
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "Q04" 139.061
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D" "Q05" 3.85117
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "Q04" 295.23
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" "a_7098_39008#" 0.210312
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "a_8292_39008#" 222.898
cap "VDD" "a_14874_n18869#" 1.39645
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "VDD" 1030.91
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 964.754
cap "PFD_T2_0.Buffer_V_2_1.IN" "DN_INPUT" 17.3596
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "F_IN" 41.551
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" "VDD" 4174.01
cap "a_25383_n10940#" "a_25538_n10010#" 1.64266
cap "D2" "a_12956_n16212#" 0.029189
cap "VDD" "a_11853_29026#" 12.3825
cap "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 1038.45
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_0.OR_magic_2.A" 0.0271528
cap "a_14874_n18422#" "Q01" 80.7649
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" "a_62435_n22416#" 128.084
cap "7b_divider_magic_0.mux_magic_0.IN2" "7b_divider_magic_0.mux_magic_0.OR_magic_0.B" 1.18243
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 140.507
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 161.969
cap "a_73567_n20520#" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 0.0726425
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "a_62435_n18402#" 0.00712218
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "a_58940_n18849#" 0.181219
cap "a_89997_n19334#" "7b_divider_magic_0.mux_magic_0.OR_magic_0.A" 1.84418
cap "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" "D8" 2.15027
cap "a_84615_n13557#" "D15" 240.798
cap "D10" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 0.240558
cap "D13" "Q13" 108.995
cap "a_32269_n16212#" "Q03" 11.3399
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "D8" 222.046
cap "LD0" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 0.765646
cap "7b_divider_magic_2.CLK" "a_10727_n7287#" 47.1089
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "a_13446_n11964#" 0.485311
cap "a_17939_n23509#" "Q04" 0.292177
cap "D16" "a_69555_n20473#" 243.335
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 254.525
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" "D0" 14.162
cap "a_1158_38089#" "D10" 3.19802
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "a_11285_n17938#" 128.084
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.D" 51.8202
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "LD1" 120.356
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 159.647
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 140.508
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "VDD" 1244.55
cap "a_65904_n24971#" "a_65904_n25455#" 33.5366
cap "a_73567_n25018#" "a_73767_n25018#" 298.927
cap "a_22096_n14643#" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 0.0479619
cap "VDD" "Q16" 9415.76
cap "a_8206_n23367#" "VDD" 1.79784
cap "a_n754_44237#" "LD2" 13.9416
cap "a_17974_49268#" "VDD" 382.05
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 0.104968
cap "Q14" "a_73246_n15817#" 0.604791
cap "Q22" "a_3119_48911#" 29.8395
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 10.522
cap "D16" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 105.934
cap "a_7142_60433#" "F_IN" 119.965
cap "a_1881_49879#" "a_3119_48911#" 1.51984
cap "a_3075_49879#" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 250.568
cap "Q04" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 1.46326
cap "a_73246_n7102#" "a_73446_n7102#" 296.58
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "D13" 1.79281
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D" 0.817727
cap "Q04" "a_30024_n10992#" 355.7
cap "7b_divider_magic_2.CLK" "a_29903_n12949#" 0.0137736
cap "a_17043_53335#" "VDD" 1.79784
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "D0" 2.86971
cap "a_3075_45233#" "a_2042_44125#" 0.0715921
cap "a_1881_45233#" "a_2526_44669#" 0.114283
cap "D2" "a_26072_n7122#" 2.95588
cap "a_62435_n17918#" "D16" 50.3734
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 1.08097
cap "D3" "D0" 773.904
cap "VDD" "a_50810_1389#" 9.69151
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 178.133
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" "Q06" 41.2956
cap "a_7640_n12339#" "a_7440_n12339#" 296.58
cap "D26G" "a_n754_50883#" 13.1182
cap "Q23" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 137.714
cap "a_13446_n11964#" "a_14642_n12383#" 0.798276
cap "a_10727_n12019#" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 11.4054
cap "a_42628_9598#" "a_42928_8770#" 0.00832975
cap "D7" "a_n753_58893#" 2.18438
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" 0.400234
cap "a_4935_56558#" "D11" 0.0550929
cap "VDD" "a_15866_56804#" 2.90921
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT" 155.709
cap "a_18618_n9933#" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 195.205
cap "D5" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 2.29212
cap "Q22" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" 81.1805
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 1311.16
cap "D7" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 7.52223
cap "P12" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 1.81428
cap "a_80941_n13148#" "Q13" 4.22452
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" "Q16" 9.15685
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" "a_73446_n9406#" 1.03371
cap "a_62417_n24971#" "VDD" 236.471
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q" "LD2" 125.157
cap "a_76533_n10920#" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D" 103.487
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "a_23636_n14804#" 18.9829
cap "7b_divider_magic_1.P2" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 1.81428
cap "a_44128_8770#" "a_44428_9598#" 0.00832975
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "D12" 5.27471
cap "a_14754_n25475#" "Q05" 0.28069
cap "a_18405_n25475#" "Q04" 36.8787
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "D14" 283.946
cap "7b_divider_magic_2.CLK" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 1.12898
cap "Q21" "D11" 214.335
cap "a_33465_n15150#" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 0.108368
cap "VDD" "a_15648_50005#" 13.7069
cap "a_16980_n2227#" "D0" 11.3041
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D" 0.477229
cap "a_2042_44125#" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D" 123.245
cap "a_2526_44669#" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 2.15008
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "Q02" 1.50838
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 0.765646
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_8292_39008#" 1.47476
cap "a_45628_9598#" "a_46228_9598#" 41.4735
cap "a_60130_n11944#" "VDD" 1548.78
cap "m1_33892_1807#" "VCTRL_OBV" 0.0546272
cap "a_76272_n15207#" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 39.6048
cap "Q15" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" 256.383
cap "Q14" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" 1.56888
cap "a_n754_50251#" "LD2" 2.67185
cap "a_43528_12082#" "a_43528_10632#" 2.39464
cap "VDD_TEST" "A0" 717.678
cap "a_59338_n20026#" "a_58922_n20473#" 13.0214
cap "a_64596_n11944#" "VDD" 1547.71
cap "Q15" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" 76.9576
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 693.767
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 476.265
cap "a_65904_n20957#" "D16G" 7.86298
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_0.DFF_magic_0.D" 538.875
cap "a_14754_n20977#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 84.5687
cap "a_10466_n7733#" "7b_divider_magic_2.CLK" 8.17528
cap "A_MUX_0.Tr_Gate_1.CLK" "A_MUX_6.IN1" 6.65377
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 1329.15
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "Q05" 2491.65
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_1.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 1370.76
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "D0" 588.446
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "D2" 18.5302
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.D" "a_81384_n6825#" 460.602
cap "a_8137_6071#" "a_5326_9314#" 26.3468
cap "Q16" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 0.381132
cap "VDD" "RES_74k_1.M" 824.846
cap "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 1084.87
cap "a_23636_n9587#" "a_25538_n10010#" 0.0212284
cap "a_14754_n20493#" "a_14874_n18869#" 0.367836
cap "A1" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 1.04918
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 0.155498
cap "D10" "a_17490_59901#" 0.530867
cap "a_23836_10693#" "PFD_T2_0.INV_mag_1.OUT" 3.3097
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "a_2509_42535#" 61.7554
cap "D11" "a_11368_56388#" 75.5969
cap "a_58790_n14623#" "A1" 119.965
cap "a_10179_48177#" "D9" 22.7068
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_59338_n20026#" 0.00684873
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" "a_65904_n20026#" 37.4484
cap "a_25383_n16157#" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 0.129046
cap "Q04" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 0.815394
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" "Q24" 1.08761
cap "a_14754_n20046#" "a_14874_n18869#" 186.236
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 1239.55
cap "a_65792_n8340#" "D13" 297.514
cap "D7" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.915323
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" "a_60130_n16192#" 397.486
cap "a_69768_n15130#" "a_68572_n16192#" 0.114283
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" 318.497
cap "VDD" "a_15443_n16157#" 969.202
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 0.155498
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 19.312
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 3.70019
cap "a_7259_58781#" "D11" 56.2256
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 1.71075
cap "D16G" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 140.591
cap "a_14754_n24544#" "D5" 57.1242
cap "D14" "D12" 8381.24
cap "7b_divider_magic_0.OR_magic_2.A" "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" 1.03563
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN" "VDD" 1176.63
cap "a_14642_n13577#" "a_13446_n11964#" 0.114283
cap "a_13039_47086#" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" 2.26936
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 0.0109723
cap "a_18618_n15150#" "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" 1.17054
cap "a_17510_n15772#" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 33.4062
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "D9" 14.4682
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 0.6945
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" "a_30416_n9019#" 110.702
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" "a_30632_n9019#" 24.7297
cap "a_14874_n22920#" "D5" 0.0708568
cap "a_34009_n15837#" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 4.28402
cap "a_n754_54227#" "Q27" 26.618
cap "Q07" "a_7440_n15837#" 44.1501
cap "a_76272_n15207#" "a_76533_n15653#" 298.579
cap "a_65792_n7146#" "A1" 0.657594
cap "a_22879_10704#" "a_22966_11778#" 371.971
cap "PFD_T2_0.INV_mag_0.OUT" "PFD_T2_0.Buffer_V_2_1.IN" 1.84397
cap "DN" "a_5326_9314#" 27.7828
cap "a_62417_n20957#" "D17G" 7.86298
cap "a_3120_56457#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 0.926961
cap "a_3076_55913#" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 0.110632
cap "a_3007_39938#" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 0.00175341
cap "a_43528_10426#" "a_43228_11254#" 0.00832975
cap "Q15" "D12" 430.153
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 1.22587
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "D27G" 1136.18
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" "a_4331_34816#" 229.598
cap "PFD_T2_0.Buffer_V_2_0.IN" "PFD_T2_0.FDIV" 8.07984
cap "a_24437_9224#" "a_22967_8787#" 1.74799
cap "a_25556_11637#" "PFD_T2_0.INV_mag_1.OUT" 9.8619
cap "a_38847_n18160#" "a_38847_n19354#" 6.3841
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 152.679
cap "VDD" "7b_divider_magic_2.CLK" 41657.1
cap "a_10179_48177#" "D10" 3.83936
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 1197.47
cap "a_62766_n14623#" "Q17" 4.61308
cap "a_12995_46542#" "D11" 0.597687
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 40.8082
cap "PFD_T2_0.FDIV" "PFD_T2_0.FIN" 284.203
cap "S6" "S1" 5.20704
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" "F_IN" 21.4279
cap "a_6032_52887#" "a_7726_53017#" 5.6505
cap "a_22617_n25038#" "D5" 10.3354
cap "Q27" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 7.21174
cap "7b_divider_magic_2.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.mux_magic_0.IN1" 0.106231
cap "a_77222_n7102#" "a_78762_n6727#" 0.798276
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "a_23636_n14804#" 0.000642059
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 3.76975
cap "VDD" "a_5525_59889#" 870.349
cap "A1" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 41.5294
cap "Q25" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" 0.0440626
cap "Q21" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 9.90749
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" 0.572531
cap "a_33465_n12383#" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 0.137072
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 167.438
cap "a_22096_n14643#" "a_23636_n16212#" 0.114283
cap "7b_divider_magic_0.OR_magic_2.VOUT" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" 569.332
cap "PFD_T2_0.FDIV" "PFD_T2_0.INV_mag_1.IN" 161.181
cap "a_25383_n15673#" "7b_divider_magic_2.CLK" 8.3426
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "D4" 97.4034
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 0.244608
cap "a_81183_n14623#" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 0.177344
cap "a_77552_n9990#" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 111.922
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.p3_gen_magic_0.P3" 312.456
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 290.498
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_2.OR_magic_2.VOUT" 1325.66
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" 61.7402
cap "a_29583_n23694#" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT" 0.0186161
cap "Q07" "Q03" 922.044
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_22096_n12339#" 2.87988
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "Q12" 863.413
cap "Q21" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 340.481
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 1196.39
cap "PFD_T2_0.FDIV" "a_18508_8715#" 918.726
cap "a_11701_n18869#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 0.609565
cap "a_14874_n23367#" "a_15290_n23367#" 0.581635
cap "a_14874_n18422#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 82.7102
cap "a_73567_n25018#" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 0.0197423
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_2.DFF_magic_0.D" 1.83455
cap "Q23" "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" 0.00857769
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" "VDD" 1077.69
cap "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 1089.88
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "a_10466_n7733#" 0.715869
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" "Q06" 61.4942
cap "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 1981.27
cap "a_65904_n24524#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.355222
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "Q13" 1.22469
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 1.71075
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "a_69971_n20026#" 1.56769
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "a_65904_n20473#" 83.4159
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "a_58922_n20473#" 368.249
cap "a_68572_n10975#" "Q12" 43.7407
cap "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 305.735
cap "a_15866_53215#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 1.56769
cap "Q27" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 12.6449
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D" "a_2290_52905#" 36.8088
cap "a_79443_n16192#" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 1.71524
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" "VDD" 1318.35
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "a_2376_52257#" 0.0630499
cap "D26G" "LD2" 95.1646
cap "A1" "a_85159_n12319#" 0.292243
cap "a_58922_n20026#" "VDD" 15.1006
cap "7b_divider_magic_1.P2" "VDD" 4845.9
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 1.08097
cap "a_46228_9804#" "a_45628_9804#" 41.4735
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D" "a_33465_n13577#" 0.0757386
cap "7b_divider_magic_1.DFF_magic_0.D" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" 822.422
cap "a_17523_n23509#" "D2" 18.0197
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 1.77054
cap "a_29903_n12949#" "D3" 0.609083
cap "VDD" "a_81782_n8999#" 23.092
cap "a_62435_n23347#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 2.64991
cap "a_5448_38170#" "a_4518_37799#" 6.51961
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" 366.972
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "a_11285_n22436#" 0.0081675
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.160986
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 30.9672
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "VDD" 1037.84
cap "a_23636_n16212#" "a_23636_n14804#" 475.1
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_3075_45233#" 1.49755
cap "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 10384.5
cap "D6" "LD0" 1049.86
cap "a_7440_n8317#" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 0.102929
cap "a_2527_59325#" "Q26" 14.805
cap "a_7640_n15837#" "a_7640_n14643#" 20.6349
cap "DN1" "UP" 24.8276
cap "a_14935_56388#" "a_15419_56388#" 33.5366
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 1.18243
cap "a_7098_55913#" "a_8292_55913#" 6.3841
cap "VDD" "a_8292_39008#" 994.175
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" "a_66206_n15207#" 0.536772
cap "a_11416_n15837#" "a_11616_n15837#" 296.58
cap "Q27" "a_4331_53639#" 5.3135
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_58922_n20026#" 0.918841
cap "a_7772_n20493#" "Q07" 83.1573
cap "Q22" "D8" 258.646
cap "a_66024_n23347#" "VDD" 1.39645
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "D14" 982.566
cap "VDD" "a_69768_n9913#" 869.919
cap "a_77422_n13513#" "VDD" 85.5957
cap "Q14" "A1" 1411.97
cap "a_14677_48177#" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 0.0098203
cap "a_1881_49879#" "D8" 247.539
cap "a_42628_10426#" "RES_74k_1.M" 0.730134
cap "Q07" "a_8980_n9588#" 10.4242
cap "a_8980_n10996#" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 172.782
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "a_17974_59901#" 337.655
cap "a_8188_n20046#" "Q07" 3.34944
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "D26G" 0.514264
cap "D26G" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 375.41
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 400.525
cap "a_4463_58893#" "a_4518_56914#" 0.0138854
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_5525_34816#" 195.205
cap "Q06" "D4" 1172.84
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" "a_791_26924#" 0.233513
cap "OUT11" "a_91537_n19173#" 127.597
cap "D26G" "a_13039_45456#" 0.760489
cap "a_11368_60299#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 1.56769
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "7b_divider_magic_0.p3_gen_magic_0.P3" 0.384591
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 959.714
cap "a_58940_n17918#" "D15" 8.88817
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 1198.59
cap "VDD" "7b_divider_magic_0.mux_magic_0.AND2_magic_0.A" 1300.41
cap "a_13534_n8199#" "Q02" 161.26
cap "Q15" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 1.40178
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D" 8.45758
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN" 61.7402
cap "a_73446_n12319#" "a_73246_n13513#" 3.08302
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "Q23" 5.75863
cap "a_78762_n11944#" "a_77222_n13513#" 0.114283
cap "D16G" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 43.3431
cap "a_308_49663#" "a_1881_49879#" 3.29081
cap "LD0" "a_11416_n14643#" 195.131
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 1197.89
cap "a_17510_n10555#" "a_17422_n10995#" 472.779
cap "a_70734_n23489#" "D12" 7.79961
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" "D6" 239.634
cap "F_IN" "D0" 458.206
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 70.4925
cap "a_7772_n24544#" "Q07" 302.541
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 240.809
cap "Q21" "a_n754_44237#" 43.5939
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" "F_IN" 329.641
cap "a_308_45233#" "a_1881_45233#" 3.29081
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "a_62435_n18402#" 0.164951
cap "a_27612_n13372#" "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 2.96165
cap "a_22417_n20540#" "D0" 18.0151
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" "Q03" 0.248759
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "Q03" 1.43754
cap "a_n841_25530#" "OUT21" 225.303
cap "D9" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 0.44423
cap "a_1882_59889#" "F_IN" 240.177
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D" "D1" 139.063
cap "a_11416_n9427#" "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" 0.210312
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "LD0" 2.20985
cap "S7" "A_MUX_5.Tr_Gate_1.CLK" 403.059
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 24.8417
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 1.08097
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 0.00878202
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 457.711
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "D6" 1.76417
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" "D6" 65.2276
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 77.8795
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D" "a_4935_38147#" 37.9425
cap "a_76533_n10920#" "Q16" 0.0112572
cap "a_11285_n22920#" "a_11285_n22436#" 33.5366
cap "a_29222_n11081#" "VDD" 1103.22
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 320.746
cap "a_8980_n16212#" "D4" 2.91838
cap "a_4935_38147#" "Q24" 3.00253
cap "a_14944_n15271#" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 509.613
cap "a_17939_n23509#" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" 2.71595
cap "VDD_TEST" "SD2_1" 86.7631
cap "a_19784_n23509#" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" 65.451
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" "D16G" 465.386
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "LD1" 0.230411
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "a_7098_55913#" 27.6289
cap "a_17537_47086#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 119.965
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" 291.732
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" "a_30024_n10992#" 54.1328
cap "a_7772_n20046#" "Q03" 2.07447
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 4.9971
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" 26.6558
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 1.18243
cap "a_5525_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 1.84418
cap "PFD_T2_0.INV_mag_0.IN" "a_23836_10693#" 144.69
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 7.49248
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 178.133
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" "D27G" 333.879
cap "a_17490_56406#" "Q26" 81.7876
cap "a_45928_8770#" "a_46528_8770#" 41.4735
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 18.8666
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 457.711
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 3.07576
cap "a_17723_n23509#" "D1" 0.026328
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" "Q12" 0.256159
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 0.283464
cap "a_308_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 0.108368
cap "a_4331_45233#" "a_4463_44237#" 0.0715921
cap "Q25" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.371838
cap "LD0" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 411.842
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 5.74071
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "Q23" 0.474861
cap "a_15419_52799#" "a_15866_52799#" 13.685
cap "a_11368_52799#" "a_11368_53215#" 0.581635
cap "D6" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 86.8939
cap "a_4463_40261#" "F_IN" 3.24928
cap "a_4518_37151#" "D10" 7.61441
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 4.8156
cap "a_n753_58893#" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 18.9829
cap "a_42928_8976#" "CP_1_0.VCTRL" 0.994828
cap "a_42628_8770#" "A_MUX_6.IN1" 105.688
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 1230.46
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN" "a_4331_34816#" 0.0545518
cap "a_19784_n23509#" "D4" 4.09247
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" "Q24" 2.19554
cap "F_IN" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 5.19243
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 0.142429
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" "a_70734_n18991#" 0.0173437
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 10.3328
cap "a_68673_n18991#" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" 115.581
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" "VDD" 1089.88
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "a_74786_n10975#" 2.15008
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" 240.829
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 228.383
cap "a_8980_n6748#" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 397.486
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" 75.11
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" "LD0" 0.60703
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D" "a_7440_n7123#" 0.0162546
cap "a_15643_n16157#" "D1" 0.0167653
cap "Q05" "a_18618_n13577#" 41.817
cap "Q05" "a_26072_n13533#" 0.0621058
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "a_69768_n13557#" 124.825
cap "Q23" "a_1160_39283#" 32.0286
cap "Q27" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" 0.173016
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "a_7440_n8317#" 0.0479619
cap "7b_divider_magic_2.CLK" "a_22296_n7122#" 124.451
cap "a_7259_36140#" "Q23" 11.8124
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT" "Q26" 0.0105677
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" "D14" 132.137
cap "a_62435_n18849#" "Q12" 301.691
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "D10" 14.268
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "F_IN" 70.0434
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "a_76533_n15653#" 12.8949
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 1239.49
cap "a_27612_n8155#" "a_26072_n8316#" 1.13879
cap "a_18821_n20046#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 0.609565
cap "a_7772_n20493#" "a_7772_n20046#" 14.2326
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "Q24" 1.01311
cap "a_14754_n20493#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 62.9364
cap "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 250.428
cap "D15" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 361.178
cap "7b_divider_magic_0.OR_magic_2.A" "VDD" 5403.69
cap "a_85159_n13513#" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 1.03371
cap "a_81917_n12929#" "a_81440_n11999#" 153.097
cap "a_83419_n16192#" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" 0.0854967
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "VDD" 1471.75
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_13534_n8199#" 1.00409
cap "VDD" "D3" 10161.2
cap "VCTRL2" "VDD" 1211.93
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" "Q04" 13.1436
cap "a_66336_n8296#" "a_66094_n10034#" 0.539346
cap "a_7772_n20046#" "a_8188_n20046#" 2.22258
cap "a_4463_44237#" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 121.41
cap "Q17" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 20.7776
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "a_14754_n20046#" 101.994
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 0.0435077
cap "a_62417_n24524#" "D17G" 57.7747
cap "A1" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" 686.735
cap "a_46528_10426#" "a_46828_9598#" 14.86
cap "D16" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 7.04488
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "Q12" 0.757386
cap "LD1" "DIV_OUT" 0.553921
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 0.00878202
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 0.381238
cap "7b_divider_magic_0.mux_magic_0.IN2" "7b_divider_magic_0.mux_magic_0.IN1" 3.89514
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 0.211349
cap "Q14" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 1.36216
cap "a_4463_40061#" "Q21" 50.4829
cap "a_7772_n24544#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 11.5238
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 133.807
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" 1.22587
cap "PFD_T2_0.Buffer_V_2_1.IN" "UP1" 13.0032
cap "a_25556_11637#" "PFD_T2_0.INV_mag_0.IN" 25.8378
cap "a_5326_9314#" "UP_OUT" 4082.97
cap "D11" "a_8336_60433#" 1.21276
cap "Q15" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 32.1867
cap "a_14785_38290#" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT" 0.0186161
cap "a_5448_56327#" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 0.536772
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "a_3120_60433#" 0.926961
cap "VDD_TEST" "a_n841_25530#" 15229.3
cap "a_17490_49268#" "a_17043_49684#" 13.0214
cap "a_22096_n13533#" "a_23636_n13372#" 1.13879
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "a_26072_n13533#" 1.84418
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 0.909356
cap "a_25383_n15673#" "D3" 42.867
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "D17G" 37.4051
cap "Q25" "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" 871.225
cap "a_3075_45233#" "VDD" 987.885
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN" "7b_divider_magic_0.OR_magic_1.VOUT" 610.454
cap "a_11416_n9427#" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 0.652832
cap "a_3076_55913#" "Q27" 38.5424
cap "VDD" "a_16980_n2227#" 1195.19
cap "D15" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 1.02905
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" "Q17" 153.27
cap "a_38847_n18160#" "OUT01" 0.0162546
cap "a_58790_n9407#" "Q16" 2.00497
cap "a_4518_56714#" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 0.715869
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 290.498
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 61.7402
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 933.17
cap "a_17043_52919#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" 37.4484
cap "a_17043_59901#" "a_17490_59901#" 4.57391
cap "a_39080_11413#" "VDD" 1230.76
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "a_14874_n18869#" 0.732777
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "a_15290_n18869#" 76.1554
cap "a_58922_n20957#" "D12" 98.169
cap "a_8980_n9588#" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 121.41
cap "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 632.185
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 0.864271
cap "Q13" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 91.4691
cap "VDD" "a_5525_34816#" 870.349
cap "a_19584_n23509#" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 114.947
cap "a_791_26924#" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 0.980001
cap "OUT21" "a_11346_28482#" 0.0757386
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "D1" 32.6509
cap "a_14944_n15271#" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 12.5285
cap "a_46828_9598#" "a_46528_8976#" 14.86
cap "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 1181.44
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" 0.263561
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" 62.334
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 21103.1
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "a_60130_n10976#" 172.782
cap "7b_divider_magic_1.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_1.mux_magic_0.IN1" 479.308
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_19162_n12339#" 4.28402
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D" 1386.28
cap "a_46828_9598#" "VDD" 289.464
cap "D14" "Q12" 51.268
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "a_61877_n12483#" 114.355
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" "LD1" 4.70085
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "Q03" 5.75863
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 1.8688
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 19.9733
cap "a_62435_n18402#" "a_62435_n18849#" 13.6652
cap "a_89997_n18140#" "7b_divider_magic_0.mux_magic_0.OR_magic_0.A" 127.709
cap "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 0.0462925
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "D3" 0.818172
cap "a_68572_n11944#" "a_69768_n12363#" 0.798276
cap "a_68660_n13396#" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 0.20708
cap "Q26" "a_17974_59901#" 0.173739
cap "F_IN" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 150.704
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "F_IN" 1692.13
cap "a_69768_n15130#" "a_70312_n15817#" 3.08302
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 0.00878202
cap "D1" "a_18618_n8360#" 11.8881
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "D0" 0.845411
cap "a_7743_50451#" "a_10179_50238#" 0.0867034
cap "a_38847_n19354#" "P02" 0.38963
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_2.OR_magic_2.A" 305.12
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 18.8806
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 6.91124
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" "D9" 207.773
cap "a_72137_n25018#" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" 7.76725
cap "a_73567_n25018#" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" 125.851
cap "a_8980_n8156#" "a_10882_n7733#" 0.0212284
cap "Q15" "Q12" 609.514
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "a_22096_n15837#" 3.2965
cap "a_80941_n13148#" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 12.9922
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" "a_19162_n15837#" 151.041
cap "Q17" "D12" 342.677
cap "D15" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.112832
cap "a_10179_50238#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 314.776
cap "a_2043_54805#" "a_n754_54859#" 0.075953
cap "a_62896_n7713#" "D17G" 0.438681
cap "a_18821_n24544#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 1.56769
cap "a_14754_n24991#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 83.4159
cap "a_7772_n24991#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" 371.28
cap "a_78762_n8135#" "a_77222_n7102#" 0.0715921
cap "a_7790_n17938#" "Q02" 0.248094
cap "Q11" "a_70312_n13513#" 11.1334
cap "a_81174_n10972#" "Q13" 1.91844
cap "a_39047_n19354#" "a_39047_n18160#" 20.6349
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 0.0488519
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 6.38187
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_17490_56406#" 0.0992794
cap "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 0.560134
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" "Q24" 227.896
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "Q24" 2.14374
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 1.41532
cap "Q21" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 143.901
cap "a_17043_49268#" "D11" 81.2964
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 1370.76
cap "a_6032_52887#" "Q25" 0.387556
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 0.0109723
cap "D26G" "Q21" 897.31
cap "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 1175.28
cap "a_65904_n20473#" "VDD" 180.71
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_0.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 63.6441
cap "7b_divider_magic_0.OR_magic_2.VOUT" "7b_divider_magic_0.divide_by_2_0.tg_magic_2.IN" 1.11442
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" "VDD" 4165
cap "a_17523_n23509#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 0.00766449
cap "a_13039_45456#" "Q24" 11.4035
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 61.7402
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 315.989
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 468.71
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" "D11" 171.926
cap "D7" "a_17493_44912#" 9.93166
cap "a_15648_50005#" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" 2.71595
cap "Q01" "a_19162_n7122#" 119.965
cap "a_73767_n20520#" "A1" 0.0219475
cap "a_11285_n17938#" "D2" 8.80258
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "D3" 49.0438
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" "a_70734_n23489#" 0.00766449
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "Q24" 0.863929
cap "D14" "a_69089_n23489#" 1.83931
cap "a_78885_n10972#" "Q11" 48.2557
cap "VDD" "a_62435_n22416#" 497.184
cap "a_n886_45233#" "F_IN" 222.898
cap "Q04" "a_7440_n15837#" 229.72
cap "Q05" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D" 2.90279
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "D5" 115.543
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" "D5" 131.227
cap "A1" "a_76272_n15207#" 4.83609
cap "a_22096_n14643#" "D2" 246.377
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 0.00878202
cap "a_12545_56822#" "D11" 2.78167
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 314.503
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "VDD" 1066.94
cap "a_66336_n8296#" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 0.177344
cap "a_22096_n15837#" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 250.568
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" "a_17939_n19011#" 2.71595
cap "7b_divider_magic_2.mux_magic_0.OR_magic_0.B" "a_40387_n19193#" 411.546
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" "a_19784_n19011#" 65.451
cap "a_42628_11254#" "a_42928_10632#" 14.855
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" 0.988434
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" 0.138319
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_7772_n24544#" 0.918841
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_83507_n13396#" 18.9829
cap "D26G" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 45.5518
cap "a_2509_52153#" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 0.0915423
cap "a_2955_52430#" "a_2290_52905#" 13.4336
cap "a_42628_11460#" "RES_74k_1.M" 16.6945
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" "a_68673_n23489#" 314.776
cap "a_62417_n20957#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 0.00755646
cap "a_18405_n24544#" "a_18405_n24991#" 13.8836
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" "a_26272_n7122#" 29.1581
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" "a_22296_n7122#" 0.926961
cap "Q02" "a_27612_n8155#" 0.512714
cap "VDD_TEST" "a_49118_n8724#" 6027.53
cap "D16" "VDD_TEST" 652.377
cap "a_45628_9598#" "a_45328_8770#" 0.00832975
cap "A1" "a_58590_n8297#" 20.063
cap "D14" "a_62435_n18402#" 228.672
cap "7b_divider_magic_0.OR_magic_1.VOUT" "7b_divider_magic_0.mux_magic_0.AND2_magic_0.A" 1.34064
cap "a_n90_33487#" "F_IN" 21.2905
cap "Q14" "a_70934_n23489#" 4.58489
cap "VDD" "a_66793_n10920#" 720.769
cap "a_73446_n10600#" "a_73246_n9406#" 3.08302
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.0400411
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "D11" 134.29
cap "a_62896_n12929#" "a_62766_n14623#" 5.6505
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "F_IN" 0.340206
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D" 399.466
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "a_66024_n17918#" 384.189
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 2.45813
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" 253.798
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 7.21174
cap "Q27" "D8" 79.8683
cap "a_11346_28482#" "a_10659_29026#" 3.08302
cap "a_10152_28482#" "7b_divider_magic_1.mux_magic_0.IN1" 390.529
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "a_66206_n9990#" 0.828906
cap "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 792.359
cap "a_7259_44125#" "F_IN" 0.246154
cap "Q05" "LD0" 135.035
cap "LD1" "D14" 16.0677
cap "Q05" "D6" 419.511
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 400.447
cap "D16" "a_68673_n23489#" 48.2916
cap "Q23" "a_8292_55913#" 0.282614
cap "Q27" "a_7098_55913#" 12.0092
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" 0.104344
cap "7b_divider_magic_1.LD" "a_5525_59889#" 195.205
cap "D2" "a_23636_n14804#" 41.8887
cap "Q15" "a_62435_n18402#" 8.16383
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" "a_59338_n24524#" 63.5906
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" 14.9207
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "a_65904_n24524#" 11.5238
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 199.577
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 5.93923
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_0.DFF_magic_0.D" 11.0752
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_10921_59883#" 82.4182
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" "a_26072_n13533#" 0.210312
cap "Q04" "Q03" 493.273
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "a_74786_n11944#" 397.486
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "a_77222_n12319#" 222.898
cap "a_73767_n25018#" "D16G" 10.3354
cap "a_70312_n13513#" "D13" 1.19971
cap "VDD" "a_11368_59883#" 15.0701
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 1.71684
cap "a_62566_n10601#" "a_62766_n10601#" 296.58
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "a_10921_52799#" 82.7102
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "a_11368_52799#" 0.181219
cap "Q25" "a_15419_52799#" 0.0651351
cap "Q21" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 122.594
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "Q27" 46.5227
cap "Q22" "Q23" 2437.09
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 3.0417
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 0.60703
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 1317.8
cap "Q27" "a_308_49663#" 0.457712
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" "7b_divider_magic_0.DFF_magic_0.D" 849.379
cap "Q15" "LD1" 135.035
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 0.0435077
cap "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" "D9" 108.918
cap "Q25" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 2.10987
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 13.3454
cap "Q11" "a_68572_n11944#" 2.14613
cap "a_43228_11460#" "a_43528_12082#" 14.855
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 1233.26
cap "D14" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 158.384
cap "PFD_T2_0.Buffer_V_2_0.IN" "DN_INPUT" 12.844
cap "Q21" "a_4463_44237#" 17.0295
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" "Q16" 53.8814
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "D9" 0.680136
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "D10" 981.182
cap "7b_divider_magic_2.CLK" "a_22296_n12339#" 4.54264
cap "7b_divider_magic_0.OR_magic_2.VOUT" "7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN" 681.588
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" 951.485
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "a_25383_n10456#" 6.91378
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_11416_n10621#" 222.898
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "a_74786_n9567#" 411.546
cap "D12" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 0.174692
cap "Q05" "a_11416_n14643#" 1.46363
cap "Q04" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 2.19554
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" "Q05" 46.1302
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 0.0416427
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "D16G" 2.29212
cap "a_14874_n18422#" "a_14874_n18869#" 13.685
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" "D16G" 216.668
cap "7b_divider_magic_2.mux_magic_0.OR_magic_0.A" "a_40387_n17785#" 397.486
cap "a_15866_52799#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 6.37791
cap "a_80733_n23674#" "7b_divider_magic_0.OR_magic_2.A" 33.4065
cap "a_n378_60433#" "a_n885_59889#" 296.58
cap "D15" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" 1.31034
cap "D27G" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 4.93697
cap "a_81440_n11999#" "VDD" 976.07
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "Q24" 1.46326
cap "Q14" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" 308.871
cap "Q15" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 0.0754568
cap "a_19162_n8316#" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 1.03371
cap "VDD" "F_IN" 39826.1
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" "a_4331_49663#" 250.568
cap "a_62766_n14623#" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 16.9668
cap "a_62032_n12929#" "Q17" 3.60589
cap "D16" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 0.138857
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" "a_187_37545#" 322.198
cap "a_44716_n517#" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 269.228
cap "PFD_T2_0.INV_mag_1.IN" "DN_INPUT" 124.45
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "a_22296_n7122#" 34.1202
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "Q06" 23.2172
cap "a_22967_8787#" "a_22966_11778#" 25.3292
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" "Q05" 3.61855
cap "a_73446_n8296#" "a_73246_n8296#" 297.874
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 1.08097
cap "7b_divider_magic_0.OR_magic_2.A" "7b_divider_magic_0.OR_magic_1.VOUT" 58.1981
cap "Q01" "a_22296_n14643#" 4.95842
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 0.42763
cap "a_22417_n20540#" "VDD" 881.771
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.CLK" 433.23
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 1.90848
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.D" 845.902
cap "VDD" "ITAIL_SRC" 1012.35
cap "D16" "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A" 191.053
cap "Q27" "a_5448_56327#" 4.90989
cap "Q23" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 0.306852
cap "Q02" "a_11285_n22436#" 4.53701
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "D16G" 42.4105
cap "a_43228_8148#" "a_42928_8976#" 0.00832975
cap "a_4518_56914#" "VDD" 762.294
cap "a_3007_37649#" "a_4935_38147#" 0.474012
cap "a_58940_n22900#" "Q15" 0.744802
cap "a_62032_n7713#" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 61.7554
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 354.121
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "P02" 1.81428
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" "LD2" 22.3567
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D" 412.464
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "VDD" 1493.1
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 1.08097
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" "a_7098_35032#" 1.84418
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 779.035
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 850.479
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" "Q27" 24.2073
cap "a_10437_59883#" "a_10921_59883#" 33.5366
cap "a_68873_n18991#" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" 0.0189879
cap "a_12545_59901#" "a_11368_59883#" 190.683
cap "7b_divider_magic_2.CLK" "a_25538_n15227#" 1.96344
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "a_2376_52257#" 0.00479054
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 4.70085
cap "a_14754_n24991#" "Q01" 0.0185844
cap "a_11150_47944#" "D9" 8.43056
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "D10" 1.26155
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "a_15419_56388#" 62.8038
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 0.00767638
cap "a_26402_n10010#" "a_25122_n10010#" 6.51961
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" "VDD" 1086.1
cap "a_44428_8148#" "A_MUX_6.IN1" 228.615
cap "a_18618_n11127#" "a_17422_n10995#" 0.798276
cap "a_77552_n9990#" "D14" 0.433231
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" "a_15648_50005#" 192.149
cap "Q25" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 2.35714
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "a_69768_n8340#" 195.205
cap "a_14754_n20977#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.0932576
cap "a_5525_45233#" "a_4838_45777#" 3.08302
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 0.379543
cap "a_43228_11254#" "a_43828_11254#" 41.4735
cap "a_66206_n15207#" "VDD" 75.0109
cap "a_90197_n19334#" "D12" 32.4119
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "D16" 2.13373
cap "a_79443_n16192#" "A1" 29.1116
cap "A_MUX_6.IN1" "a_43228_9804#" 12.5516
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "VDD" 1237.3
cap "A_MUX_6.IN1" "a_44428_9804#" 11.8546
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "Q16" 15.48
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 0.6945
cap "a_70934_n23489#" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" 1.38376
cap "a_71150_n23489#" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" 109.08
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_69768_n12363#" 0.0162546
cap "7b_divider_magic_1.P2" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT" 0.339947
cap "VDD" "a_11616_n10621#" 114.542
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 1.13844
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" "VDD" 1375.78
cap "Q06" "7b_divider_magic_2.CLK" 130.8
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 0.142429
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_2.CLK" 0.240962
cap "a_7259_36140#" "D10" 24.0375
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 0.381132
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "D0" 83.2677
cap "D7" "a_3119_45777#" 4.52013
cap "a_69555_n24524#" "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A" 92.3862
cap "a_68572_n11944#" "D13" 42.5458
cap "a_36596_n11974#" "7b_divider_magic_2.DFF_magic_0.D" 15.9686
cap "a_18618_n13577#" "D1" 10.8222
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" "a_68572_n16192#" 0.0252215
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 1.68307
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "a_58590_n15817#" 0.170328
cap "a_17510_n15772#" "a_15920_n15227#" 0.0212284
cap "VCO_DFF_C_0.OUTB" "VCTRL_OBV" 29.3752
cap "a_11285_n23367#" "VDD" 26.9156
cap "Q13" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 1.54014
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 1.06877
cap "a_12995_46542#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 228.332
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "a_60130_n10976#" 14.078
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "Q17" 46.5227
cap "a_18618_n13577#" "a_19162_n12339#" 3.08302
cap "a_8336_56457#" "D11" 7.54005
cap "D2" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 0.680136
cap "D27G" "a_10921_59883#" 15.8737
cap "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" "VCTRL_OBV" 10.7449
cap "VDD" "a_30234_n6845#" 33.0684
cap "VDD" "a_308_53639#" 981.82
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 48.0078
cap "a_85159_n15817#" "a_84615_n15130#" 3.08302
cap "A1" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 439.52
cap "a_61616_n12929#" "Q17" 11.5996
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 1242.32
cap "a_66024_n17918#" "a_66024_n18402#" 33.5366
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" "VDD" 1085.08
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.DFF_magic_0.D" 67.487
cap "VDD" "a_33465_n15150#" 870.349
cap "D12" "a_77222_n8296#" 222.898
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_0.DFF_magic_0.D" 67.487
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 2.38774
cap "A1" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" 0.268621
cap "7b_divider_magic_1.DFF_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 0.204307
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_1.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 63.6441
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.CLK" 565.79
cap "a_7772_n25475#" "VDD" 414.69
cap "a_17974_52919#" "D26G" 17.2367
cap "a_46228_9804#" "a_45928_10632#" 0.00832975
cap "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" 2020.15
cap "a_58590_n12319#" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 127.709
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 16.2169
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "a_60130_n11944#" 0.0357662
cap "a_25122_n15227#" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 0.00322445
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "a_83507_n13396#" 33.4062
cap "m1_30034_1474#" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 1.12305
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 0.0109723
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "Q03" 0.528581
cap "Q07" "a_27735_n10992#" 467.037
cap "a_58922_n20957#" "Q12" 2.71194
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "A1" 263.323
cap "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 4174.01
cap "a_89997_n19334#" "OUT11" 0.0757386
cap "Q21" "Q24" 51.2877
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" 16.8533
cap "a_65792_n12363#" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 222.898
cap "a_816_60433#" "F_IN" 9.69701
cap "D27G" "a_1926_60433#" 34.6424
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 1.29361
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "Q03" 0.256069
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" 1054.85
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "D5" 43.0957
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 1.08097
cap "D15" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 29.2666
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "a_17043_60317#" 63.5906
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 0.145653
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "A1" 0.240962
cap "D11" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 6.30092
cap "a_7790_n18422#" "Q07" 52.6345
cap "a_15920_n10010#" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 0.118248
cap "G_source_up" "F_IN" 15.9153
cap "Q23" "a_7142_38040#" 0.482939
cap "Q05" "a_30290_n12019#" 1.97488
cap "a_68673_n23489#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 22.6809
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_62417_n24524#" 0.155496
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" "VDD" 1082.65
cap "Q16" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 0.452636
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 7.09733
cap "a_232_57191#" "F_IN" 2.89074
cap "a_n281_56558#" "Q26" 0.362674
cap "a_58590_n10601#" "Q16" 265.812
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 1.08097
cap "PFD_T2_0.INV_mag_0.OUT" "PFD_T2_0.Buffer_V_2_0.IN" 187.172
cap "a_14642_n7166#" "a_14642_n8360#" 6.3841
cap "G_source_up" "ITAIL_SRC" 242.979
cap "G_source_dn" "A0" 218.839
cap "a_66024_n22900#" "a_66024_n22416#" 33.5366
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "D16G" 99.9892
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "a_26272_n7122#" 0.853007
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "VDD" 2157.43
cap "a_12956_n14804#" "a_11416_n14643#" 1.13879
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" 196.567
cap "Q11" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" 142.553
cap "a_14944_n10054#" "a_14642_n12383#" 0.172985
cap "a_42928_8770#" "a_43528_8770#" 41.4735
cap "D16" "Q13" 43.9791
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" 0.229636
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "a_58940_n22416#" 0.00755646
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_791_26924#" 0.445166
cap "a_70312_n12319#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 4.28402
cap "PFD_T2_0.INV_mag_0.OUT" "PFD_T2_0.FIN" 52.7717
cap "a_22879_10704#" "A_MUX_1.Tr_Gate_1.CLK" 0.0354289
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 3.22396
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "a_4935_56558#" 0.129167
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 228.683
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_2.CLK" 625.14
cap "Q25" "D27G" 419.511
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 0.0666982
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" "Q03" 1.69136
cap "D15" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 6.66128
cap "a_58590_n14623#" "a_60130_n14784#" 1.13879
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_7790_n17938#" 84.5687
cap "a_62833_n24524#" "Q16" 1.58221
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 245.393
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" "Q03" 14.299
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "D14" 0.357105
cap "PFD_T2_0.INV_mag_0.OUT" "PFD_T2_0.INV_mag_1.IN" 217.6
cap "Q17" "Q12" 1942.74
cap "D16G" "a_66024_n18402#" 16.8459
cap "VDD" "VCTRL_OBV" 12981.4
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A" 0.235893
cap "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 237.891
cap "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 1169.71
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN" "VDD" 1176.63
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "Q25" 2.30931
cap "a_17043_53335#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 0.609565
cap "A1" "D12" 1951.85
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT" 850.479
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_2.OR_magic_2.VOUT" 0.240962
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_2.IN" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" 693.767
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_29903_n12949#" 111.922
cap "7b_divider_magic_2.mux_magic_0.OR_magic_0.A" "D0" 0.0109723
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 46.0829
cap "a_24436_11277#" "PFD_T2_0.INV_mag_1.OUT" 14.3393
cap "D3" "a_30416_n9019#" 3.19802
cap "Q23" "a_7142_34064#" 2.00497
cap "a_12992_52919#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 11.7918
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 0.0206631
cap "D16" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 1007.92
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN" "7b_divider_magic_0.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 0.0488519
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "Q16" 155.271
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "D3" 2.94875
cap "D14" "a_74786_n10975#" 16.4055
cap "Q14" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" 11.534
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "Q16" 7.82485
cap "a_58790_n14623#" "a_58790_n15817#" 20.6349
cap "D15" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 3.78972
cap "a_n754_54859#" "Q26" 0.648848
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "a_64106_n16192#" 0.0357662
cap "a_45928_10426#" "A_MUX_6.IN1" 3.291
cap "D16G" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 131.227
cap "a_29222_n11081#" "Q06" 0.281855
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "Q21" 3.44236
cap "Q15" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.156199
cap "a_4463_54859#" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 33.4062
cap "D9" "a_8292_55913#" 2.46221
cap "a_43528_8976#" "a_43528_10426#" 2.39464
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" "a_n90_33487#" 29.5973
cap "a_62417_n24971#" "a_62833_n24524#" 13.0214
cap "a_73567_n25018#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" 253.703
cap "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 237.891
cap "a_65904_n25455#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 84.5687
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "VDD" 1082.43
cap "a_4463_36036#" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 0.0240125
cap "VDD" "a_33465_n12383#" 975.205
cap "a_58590_n14623#" "D17G" 11.9251
cap "a_7743_50451#" "a_7098_49879#" 0.114283
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "D15" 1.26155
cap "a_68660_n8179#" "Q17" 6.68489
cap "a_69768_n9913#" "a_70312_n9406#" 292.79
cap "a_17422_n10995#" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 0.0357662
cap "a_73246_n10600#" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 250.568
cap "7b_divider_magic_0.mux_magic_0.IN1" "7b_divider_magic_0.mux_magic_0.AND2_magic_0.A" 479.308
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D" "D1" 12.2653
cap "a_80639_n16324#" "a_81183_n15817#" 296.58
cap "a_83419_n16192#" "a_84615_n16324#" 0.798276
cap "a_7743_50451#" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 397.486
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" 981.945
cap "a_8980_n11964#" "a_8980_n13372#" 475.1
cap "Q22" "D9" 51.8544
cap "a_12995_46542#" "Q24" 18.7709
cap "D16G" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 187.646
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" "F_IN" 594.77
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "a_66440_n18849#" 0.609565
cap "a_30216_n9019#" "LD0" 10.2211
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 0.336891
cap "a_22096_n14643#" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 124.825
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 400.5
cap "Q25" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.000793856
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "a_n886_53639#" 127.709
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "Q02" 3.33701
cap "a_25538_n15227#" "D3" 0.690861
cap "a_7640_n15837#" "D4" 1.21276
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 343.886
cap "a_26272_n12339#" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 29.1581
cap "a_17422_n16212#" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 2.15008
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D" "a_n698_56914#" 103.487
cap "a_15648_48721#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 11.3618
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "a_15648_48721#" 0.387435
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "Q17" 32.9745
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 1.08097
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D" 1.71075
cap "a_68660_n10535#" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 29.4034
cap "m1_33892_1807#" "VDD" 43.4355
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" "D13" 147.619
cap "Q23" "a_14935_59883#" 0.28069
cap "VDD" "S1" 2802.24
cap "Q23" "a_7507_52905#" 0.0858024
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" "Q03" 262.016
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 846.779
cap "a_7790_n18422#" "a_7772_n20046#" 1.20657
cap "Q01" "a_27612_n11964#" 50.4829
cap "a_11285_n18869#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 2.71484
cap "a_14874_n18422#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 0.0225536
cap "a_45928_8976#" "A_MUX_6.IN1" 11.8555
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" 0.229636
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "VDD" 1480.15
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "Q06" 121.259
cap "a_73246_n12319#" "VDD" 987.844
cap "a_58590_n7103#" "D17G" 23.8682
cap "a_11267_n20977#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 84.5687
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 0.686827
cap "Q06" "D3" 1669.99
cap "a_73767_n20520#" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" 2.63455
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" "F_IN" 1.18243
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" "a_14642_n8360#" 0.102929
cap "D10" "a_8292_55913#" 0.756049
cap "LD0" "D1" 15.0663
cap "Q23" "Q27" 922.044
cap "a_45328_12082#" "A_MUX_6.IN1" 227.167
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "a_7640_n8317#" 0.781194
cap "7b_divider_magic_2.CLK" "a_33798_n8400#" 18.4743
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.D" "7b_divider_magic_2.DFF_magic_0.D" 5.52196
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "a_59338_n20026#" 1.56769
cap "a_17490_52919#" "VDD" 180.71
cap "D6" "D1" 738.697
cap "a_n754_54227#" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 0.0357662
cap "a_13039_47086#" "D9" 26.5528
cap "S6" "VDD" 2890.47
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "D13" 222.046
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" "7b_divider_magic_2.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 228.683
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "a_23636_n14804#" 411.546
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 0.105244
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 6.19382
cap "a_80639_n16324#" "Q13" 0.392818
cap "a_81183_n15817#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 0.109856
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "Q16" 0.295947
cap "a_15419_52799#" "D11" 4.18794
cap "a_73567_n25018#" "D12" 9.93166
cap "a_7259_54805#" "a_7098_55913#" 1.13879
cap "a_12545_56406#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 0.521714
cap "Q22" "D10" 616.513
cap "a_36596_n11974#" "a_36596_n13382#" 475.048
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_17043_59901#" 0.918841
cap "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" 6529.56
cap "LD1" "Q17" 163.697
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN" "7b_divider_magic_0.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 0.561448
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" "7b_divider_magic_0.divide_by_2_0.tg_magic_2.IN" 964.759
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" 1161.7
cap "a_73446_n14623#" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 0.177344
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "a_76533_n10436#" 0.917489
cap "a_73246_n12319#" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 28.6974
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" "Q26" 0.213455
cap "Q14" "D16G" 3186.31
cap "Q15" "a_65792_n13557#" 0.701859
cap "a_14754_n25475#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 84.5687
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" 10.6618
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q" "a_2509_42535#" 0.107744
cap "Q12" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 4.92935
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 2.24897
cap "Q04" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 5.63427
cap "Q05" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 0.518273
cap "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 1104.85
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 155.709
cap "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" 0.0387644
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "D3" 1.65595
cap "a_8980_n16212#" "D3" 8.71091
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" "a_6032_41801#" 0.0244163
cap "a_58940_n23347#" "D17G" 0.40889
cap "Q25" "a_10179_50238#" 0.0754568
cap "Q21" "a_7259_50987#" 10.2914
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 2.38086
cap "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" 44.9193
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" 235.64
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 2249.61
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 1.78686
cap "VDD" "a_791_26924#" 1.72379
cap "a_7726_53017#" "a_7726_52153#" 8.62162
cap "D26G" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" 15.5649
cap "D16G" "a_66024_n18849#" 12.3503
cap "VDD" "7b_divider_magic_0.DFF_magic_0.D" 8742.69
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT" 102.29
cap "Q14" "a_73567_n20520#" 57.4771
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 157.166
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "Q01" 0.134703
cap "a_20987_n25038#" "a_22617_n25038#" 3.33314
cap "a_18405_n20046#" "D1" 0.299835
cap "VDD" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 2035.82
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 1195.12
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" "Q12" 176.093
cap "D4" "a_8980_n14804#" 56.2256
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 101.08
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" "D0" 46.0174
cap "Q15" "a_58590_n15817#" 0.290953
cap "Q14" "a_58790_n15817#" 120.791
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN" "7b_divider_magic_1.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 3.2019
cap "a_17523_n23509#" "a_17723_n23509#" 518.76
cap "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" "D4" 269.672
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" "D1" 5.37063
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "a_17939_n23509#" 44.6014
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "D10" 0.818172
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D" "a_22096_n10620#" 0.0162546
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "Q13" 947.715
cap "a_n754_40061#" "a_n754_40261#" 475.1
cap "a_7593_42855#" "D9" 33.5402
cap "Q11" "a_69768_n7146#" 222.965
cap "a_58940_n22900#" "Q17" 0.00502506
cap "D9" "a_7726_42535#" 7.45878
cap "a_4463_50883#" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 7.14438
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 155.709
cap "a_2042_50987#" "D8" 131.694
cap "a_4463_58693#" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 172.782
cap "a_4463_58893#" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 33.411
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "D10" 0.180349
cap "a_11267_n20046#" "D4" 78.6245
cap "a_42928_12082#" "a_43228_11460#" 14.855
cap "a_3007_39938#" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 22.193
cap "a_7259_40116#" "a_7507_41559#" 1.30219
cap "a_32357_n13416#" "a_32357_n15772#" 1.1198
cap "7b_divider_magic_0.OR_magic_1.VOUT" "7b_divider_magic_0.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 1325.66
cap "D14" "a_74786_n14784#" 41.8887
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D" "a_7743_50451#" 0.108308
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN" "7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 260.041
cap "a_11701_n18869#" "Q02" 0.0248372
cap "a_14677_50238#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 0.157042
cap "D26G" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 1.17476
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "D3" 23.6023
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN" "D3" 2.67297
cap "VDD" "a_7142_60433#" 12.3825
cap "Q11" "a_73446_n8296#" 50.153
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" "a_70312_n8296#" 1.03371
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "Q13" 0.559832
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "D8" 55.2859
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 16.9256
cap "VDD" "a_18618_n16344#" 973.255
cap "a_232_56327#" "a_1926_56457#" 5.6505
cap "Q11" "a_65904_n24524#" 8.025
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_3076_55913#" 222.898
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "Q01" 4.35624
cap "a_26072_n12339#" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 5.44072
cap "D4" "a_7440_n12339#" 0.251491
cap "a_7440_n13533#" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 1.00939
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" "D4" 0.36787
cap "VDD" "a_74786_n16192#" 1547.6
cap "Q14" "a_79531_n15752#" 126.109
cap "a_62032_n12929#" "a_62896_n12929#" 8.62162
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "a_78762_n13352#" 33.4062
cap "7b_divider_magic_1.LD" "F_IN" 639.945
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" "D1" 2.57953
cap "a_70312_n10600#" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 0.926961
cap "a_78762_n13352#" "Q16" 0.0200114
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 0.6945
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" "7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN" 1161.7
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 2.20985
cap "Q22" "a_2509_53017#" 2.01689
cap "a_81053_n12929#" "Q13" 0.907217
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "VDD" 1173.84
cap "a_84615_n13557#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 195.205
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" 239.725
cap "a_308_49663#" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 0.108368
cap "7b_divider_magic_1.OR_magic_2.A" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 0.0271528
cap "a_7593_42855#" "D10" 16.3475
cap "D10" "a_7726_42535#" 0.690861
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D" "a_25383_n16157#" 103.487
cap "D7" "D8" 151.277
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "a_14935_52799#" 0.0982952
cap "a_1160_39067#" "Q26" 0.00326981
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" "F_IN" 0.268621
cap "a_5448_57191#" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 0.0915423
cap "UP1" "PFD_T2_0.INV_mag_1.IN" 0.0208645
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "a_80588_n11061#" 0.142405
cap "LF_OFFCHIP" "CP_1_0.VCTRL" 1268.69
cap "a_7259_40116#" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 0.0240125
cap "7b_divider_magic_1.P2" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 655.215
cap "PFD_T2_0.INV_mag_0.IN" "a_24436_11277#" 341.538
cap "Q12" "a_77222_n8296#" 0.0192177
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "a_23636_n13372#" 0.20708
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 1.1198
cap "a_15290_n23367#" "Q01" 0.608842
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" "A1" 3.23681
cap "a_3076_59889#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 127.709
cap "G1_2" "SD0_1" 376.156
cap "a_62566_n14623#" "a_61877_n12483#" 0.30255
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" "a_3119_45777#" 29.1581
cap "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_1.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 152.678
cap "a_81384_n6825#" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT" 186.798
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 0.0444988
cap "a_46828_11254#" "A_MUX_6.IN1" 96.2484
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 75.11
cap "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 0.60703
cap "a_58590_n7103#" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D" 0.0162546
cap "a_4463_58693#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 0.423218
cap "a_4463_40261#" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 0.645978
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT" 3.94555
cap "a_4463_40061#" "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" 0.0111604
cap "a_15419_52799#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 0.223974
cap "D16G" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" 59.955
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "a_23636_n13372#" 0.0100496
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 2.6837
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" "Q04" 40.3984
cap "a_68660_n15752#" "VDD" 935.689
cap "a_44728_10632#" "a_45028_9804#" 0.00832975
cap "a_84615_n12363#" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 7.20937
cap "VDD" "a_43228_9598#" 256.893
cap "D15" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 4.8583
cap "a_12545_52919#" "Q21" 60.9315
cap "a_13476_52919#" "Q25" 0.28069
cap "a_14754_n24991#" "D4" 1.84759
cap "a_12956_n14804#" "Q05" 155.845
cap "a_58922_n25455#" "Q16" 0.173739
cap "a_65792_n8340#" "a_64596_n6727#" 0.114283
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_34009_n13533#" 29.33
cap "VDD" "a_40387_n17785#" 1547.6
cap "a_8336_60433#" "Q24" 120.791
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" "VDD" 2843.35
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 0.561448
cap "LD1" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" 10.0334
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.D" "a_81366_n8999#" 0.169594
cap "a_11150_50782#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 65.451
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 0.204806
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "VDD" 2021.99
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 1408.71
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 0.250154
cap "a_62896_n7713#" "a_61877_n7267#" 29.1771
cap "Q25" "a_187_37545#" 0.560951
cap "a_22296_n10620#" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 29.1581
cap "a_22096_n10620#" "a_23636_n10995#" 0.798276
cap "a_73246_n7102#" "D12" 3.20783
cap "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 2794.62
cap "a_17043_56822#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 0.609565
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "a_58940_n18402#" 0.70242
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_62896_n12929#" 111.922
cap "a_65904_n20957#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.0932576
cap "a_62566_n9407#" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 124.825
cap "a_3120_56457#" "Q26" 0.177257
cap "a_1925_48911#" "D8" 164.351
cap "A_MUX_6.IN1" "a_44128_8976#" 10.8438
cap "D10" "a_7142_38040#" 119.23
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 1.71075
cap "a_8292_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 250.568
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 154.301
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_0.p3_gen_magic_0.P3" 289.418
cap "7b_divider_magic_1.P2" "7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT" 13.9203
cap "a_62032_n12929#" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 4.08948
cap "a_62896_n12929#" "a_61616_n12929#" 6.51961
cap "a_17043_52919#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.155496
cap "7b_divider_magic_2.CLK" "a_17510_n8199#" 15.9349
cap "D16" "a_69971_n20026#" 2.23218
cap "a_10727_n7287#" "D0" 1.20977
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" "a_26072_n8316#" 0.102929
cap "a_45158_5339#" "VCTRL_IN" 0.000340461
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "a_7790_n17938#" 453.903
cap "a_65904_n24524#" "D13" 0.184931
cap "a_42763_5679#" "VCTRL_OBV" 930.044
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 228.383
cap "a_58590_n13513#" "VDD" 870.349
cap "a_71937_n25018#" "a_73567_n25018#" 0.339748
cap "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 1235.33
cap "a_7790_n22920#" "VDD" 180.71
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "a_11285_n22436#" 84.5687
cap "a_13476_49268#" "VDD" 378.994
cap "a_14642_n13577#" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 0.465165
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT" "D12" 0.00928094
cap "Q23" "a_5448_38170#" 0.907217
cap "D11" "D27G" 577.45
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "F_IN" 12.7049
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" "Q26" 712.769
cap "a_22617_n20540#" "7b_divider_magic_2.CLK" 0.0219475
cap "Q05" "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" 517.621
cap "Q04" "a_11416_n15837#" 1.31497
cap "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 957.604
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "a_73446_n7102#" 29.1581
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "a_65792_n8340#" 195.131
cap "Q11" "a_78762_n8135#" 126.983
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "VDD" 1037.87
cap "Q04" "a_27735_n10992#" 2.37179
cap "a_34009_n12339#" "7b_divider_magic_2.CLK" 0.292243
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.OR_magic_1.VOUT" 20.8368
cap "a_85159_n12319#" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 22.0494
cap "D14" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D" 97.6863
cap "a_308_45233#" "a_n754_44237#" 1.13879
cap "D26G" "a_4463_50251#" 1.16808
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "Q16" 45.457
cap "Q23" "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 381.325
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" "a_14642_n12383#" 222.898
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D" "a_8980_n13372#" 123.245
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_8980_n11964#" 2.15008
cap "A1" "Q12" 390.046
cap "D7" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" 331.417
cap "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 1096.62
cap "a_22296_n8316#" "Q01" 50.153
cap "a_58940_n18849#" "D12" 0.369824
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "D11" 54.9648
cap "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 2237.51
cap "a_58940_n23347#" "a_58922_n24524#" 12.7832
cap "a_58940_n22900#" "a_59338_n24524#" 0.300763
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_2.CLK" 1305.47
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_84615_n16324#" 0.0162546
cap "a_7142_34064#" "D10" 40.1361
cap "a_7507_52905#" "D9" 0.26604
cap "a_76533_n10436#" "a_74786_n9567#" 0.063369
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 382.009
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 15.7265
cap "a_58922_n24971#" "VDD" 179.897
cap "a_n886_41257#" "LD2" 2.55723
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" "a_29489_n15150#" 0.210312
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 1318.35
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 149.272
cap "a_4463_44037#" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 397.486
cap "a_2526_44669#" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 0.42215
cap "7b_divider_magic_2.mux_magic_0.OR_magic_0.A" "VDD" 1229.21
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" "D12" 52.8898
cap "7b_divider_magic_2.CLK" "VCO_DFF_C_0.VCO_C_0.OUT" 0.567604
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "a_73246_n13513#" 124.825
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 0.864271
cap "a_11267_n20493#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 62.9364
cap "VDD" "a_14677_50238#" 1217.23
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 18.8663
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "Q03" 3.47447
cap "Q27" "D9" 60.259
cap "a_17510_n15772#" "a_17510_n13416#" 1.1198
cap "a_61616_n12929#" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 0.0193783
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 111.06
cap "7b_divider_magic_2.OR_magic_1.VOUT" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 5.19243
cap "a_69768_n12363#" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 250.568
cap "a_11683_n20046#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 0.609565
cap "a_65792_n12363#" "VDD" 983.976
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "a_23636_n11964#" 397.486
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "a_26072_n12339#" 222.898
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "Q06" 211.771
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "a_18618_n8360#" 1.84418
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "a_33798_n8400#" 1.62331
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_11368_56388#" 2.71484
cap "a_68660_n8179#" "A1" 15.9349
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 1.41532
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 8.87732
cap "A_MUX_6.IN1" "a_43528_10632#" 1.96742
cap "a_43528_12082#" "a_43228_11254#" 0.00832975
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" "VDD" 1228.93
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" "a_62833_n20026#" 62.9031
cap "Q14" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 647.136
cap "a_17043_49268#" "Q24" 303.83
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_2.mux_magic_0.AND2_magic_0.A" 0.0432134
cap "a_73767_n20520#" "D16G" 0.760489
cap "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" "D12" 4.75888
cap "a_13446_n6747#" "7b_divider_magic_2.CLK" 1.99641
cap "A_MUX_0.Tr_Gate_1.CLK" "CP_1_0.VCTRL" 490.83
cap "a_22880_10947#" "PFD_T2_0.Buffer_V_2_1.IN" 36.7982
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 0.384742
cap "a_30216_n9019#" "Q05" 0.560951
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_18618_n11127#" 1.49755
cap "a_10466_n7733#" "D0" 2.09691
cap "VDD_TEST" "LF_OFFCHIP" 163.893
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "D11" 105.934
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" "Q24" 8.49937
cap "a_4331_41257#" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 222.898
cap "Q06" "a_11616_n10621#" 0.177257
cap "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 1086.1
cap "a_15443_n10940#" "a_15643_n10940#" 651.048
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "a_11416_n10621#" 250.568
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "a_23636_n10995#" 172.782
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 1.08097
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "a_19784_n19011#" 11.3618
cap "a_44728_12082#" "a_45028_11460#" 14.855
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 178.133
cap "D10" "a_14935_59883#" 7.86298
cap "a_7507_52905#" "D10" 0.789688
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 0.0606816
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D" "a_7507_41559#" 38.3615
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "a_8172_42690#" 349.856
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "a_22417_n20540#" 6.77327
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "a_62766_n10601#" 28.0578
cap "Q04" "a_19584_n23509#" 21.8872
cap "VCTRL2" "S3" 335.538
cap "a_n753_58693#" "a_n885_59889#" 0.798276
cap "VDD" "a_18618_n9933#" 869.919
cap "OUT11" "a_89997_n18140#" 0.0162546
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 2.4627
cap "a_11285_n23367#" "Q06" 34.0733
cap "a_64106_n14784#" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 0.0240125
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "a_64106_n16192#" 397.486
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_1.mux_magic_0.IN1" 4.00275
cap "a_58790_n13513#" "D17G" 9.15797
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.D" "LD2" 51.8202
cap "a_4463_58893#" "VDD" 941.272
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" "7b_divider_magic_2.mux_magic_0.IN2" 323.71
cap "a_78762_n11944#" "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" 0.0111604
cap "a_74786_n14784#" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 8.89762
cap "a_73567_n20520#" "a_73767_n20520#" 298.927
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" "a_69768_n16324#" 257.472
cap "A1" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 18.0206
cap "Q27" "D10" 37.316
cap "a_11368_52799#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 0.732777
cap "7b_divider_magic_0.OR_magic_1.VOUT" "7b_divider_magic_0.DFF_magic_0.D" 1.87988
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "VDD" 1289
cap "a_14642_n13577#" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 27.6289
cap "Q05" "D1" 122.824
cap "VDD" "a_2042_44125#" 935.689
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" 23.1207
cap "a_17510_n10555#" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D" 123.245
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "Q24" 647.136
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 178.133
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D" "F_IN" 3.74637
cap "a_30033_n15837#" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 0.109856
cap "a_2527_55349#" "Q27" 15.269
cap "Q05" "a_19162_n12339#" 120.013
cap "G2_1" "SD2_1" 473.609
cap "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 6529.39
cap "D16G" "a_66593_n16137#" 64.6372
cap "a_15056_n15227#" "a_15920_n15227#" 8.62162
cap "LD1" "A1" 633.606
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "a_10437_56388#" 0.0748864
cap "a_1882_55913#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 1.84418
cap "a_65792_n13557#" "Q17" 4.14588
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_0.divide_by_2_1.tg_magic_2.IN" 258.261
cap "a_15419_56388#" "Q26" 33.472
cap "a_7772_n25475#" "Q06" 0.173739
cap "a_43828_9598#" "a_44128_8976#" 14.855
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 3.07386
cap "PFD_T2_0.Buffer_V_2_0.IN" "a_22880_9797#" 37.9636
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 1.29361
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" "D27G" 8.94259
cap "a_20903_8375#" "a_22967_8787#" 0.465483
cap "D9" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 0.0709318
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "D15" 248.686
cap "a_68572_n11944#" "a_68660_n13396#" 475.1
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" "a_73246_n12319#" 250.568
cap "D16" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 94.5839
cap "VDD" "D0" 9252.61
cap "VDD" "a_815_41801#" 85.5957
cap "7b_divider_magic_2.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" 0.091719
cap "a_22880_9797#" "PFD_T2_0.FIN" 0.0377678
cap "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 1357.2
cap "a_5525_49663#" "F_IN" 259.136
cap "D26G" "a_6032_52887#" 125.325
cap "a_33465_n16344#" "7b_divider_magic_2.DFF_magic_0.D" 0.224916
cap "a_20787_n25038#" "D5" 63.4746
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" "Q02" 1.08207
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 0.100301
cap "VDD" "a_1882_59889#" 870.349
cap "VDD" "a_44728_10632#" 256.893
cap "a_5525_41257#" "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 0.210312
cap "Q21" "a_8172_52430#" 3.12389
cap "Q25" "a_7726_52153#" 1.60035
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "a_12545_53335#" 1.56769
cap "A1" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 0.1012
cap "a_8980_n10996#" "7b_divider_magic_2.CLK" 1.18975
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" "a_19784_n23509#" 11.3618
cap "a_45328_10632#" "a_45328_12082#" 2.39464
cap "a_58922_n20473#" "Q13" 0.00669038
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 1.13869
cap "a_18618_n15150#" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 0.102929
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "a_11416_n15837#" 127.709
cap "a_7640_n15837#" "7b_divider_magic_2.CLK" 4.48625
cap "a_22880_9797#" "PFD_T2_0.INV_mag_1.IN" 196.035
cap "VDD" "a_77422_n8296#" 85.5957
cap "Q16" "a_62435_n18849#" 8.91578
cap "a_15186_n12339#" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 119.965
cap "7b_divider_magic_0.mux_magic_0.IN1" "7b_divider_magic_0.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 0.06965
cap "a_76533_n15653#" "a_74786_n14784#" 0.791749
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "a_17043_59901#" 101.994
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 959.714
cap "a_58590_n15817#" "Q17" 44.1501
cap "a_8336_34064#" "a_7098_35032#" 3.08302
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "a_8292_35032#" 250.568
cap "a_6032_34064#" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 1.03371
cap "a_29583_n23694#" "7b_divider_magic_2.OR_magic_2.VOUT" 120.136
cap "VDD" "a_2526_50451#" 1545.69
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 412.364
cap "PFD_T2_0.FDIV" "a_22881_9554#" 101.145
cap "a_22967_8787#" "A_MUX_2.Tr_Gate_1.CLK" 0.0305197
cap "a_66320_n24524#" "VDD" 1.79784
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "Q03" 0.34485
cap "Q02" "a_22296_n13533#" 2.00497
cap "a_62896_n12929#" "LD1" 0.828906
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 4.2613
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" 405.637
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" "VDD" 1247.1
cap "VDD" "a_7142_56457#" 108.856
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 0.385619
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "Q13" 585.715
cap "Q21" "a_4331_49663#" 0.849881
cap "Q25" "a_7098_49879#" 0.388491
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_62417_n20473#" 82.793
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" 80.5515
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "a_69555_n20026#" 8.71041
cap "Q14" "a_69768_n16324#" 1.31497
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" "D8" 94.3231
cap "a_2526_44669#" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 172.782
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "F_IN" 981.634
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "VDD" 1196.39
cap "A1" "a_87746_n13362#" 19.5831
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "VDD" 1172.14
cap "a_4463_40261#" "VDD" 948.786
cap "a_45928_10426#" "a_45628_9804#" 14.855
cap "a_34009_n12339#" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 0.926961
cap "a_29791_n13168#" "a_32357_n13416#" 0.063369
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 6.47004
cap "Q25" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 2.24689
cap "a_7259_40116#" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 0.671747
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" "D2" 7.30049
cap "a_12545_56406#" "Q26" 328.342
cap "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 1092.51
cap "a_77422_n8296#" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 0.0244163
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" 2.03836
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 1.1198
cap "a_34009_n12339#" "D3" 4.52013
cap "a_62435_n22900#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 62.8038
cap "7b_divider_magic_2.CLK" "a_7440_n7123#" 0.634454
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT" "LD0" 163.948
cap "Q07" "a_7640_n14643#" 8.75356
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "a_62435_n22416#" 0.0081675
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "Q07" 5.7243
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 161.969
cap "7b_divider_magic_1.DFF_magic_0.D" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.D" 5.52196
cap "a_19162_n7122#" "7b_divider_magic_2.CLK" 4.94166
cap "a_26072_n7122#" "LD0" 0.663505
cap "a_2043_58781#" "F_IN" 10.6225
cap "a_32939_9624#" "UP" 130.071
cap "a_12956_n16212#" "a_11416_n14643#" 0.114283
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 1206.38
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "a_26072_n8316#" 1.84418
cap "Q27" "a_2509_53017#" 1.90299
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 5.35056
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 35.7433
cap "a_80639_n16324#" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 222.898
cap "Q22" "a_2290_52905#" 8.17994
cap "a_90846_3167#" "OUT1" 228.691
cap "VDD" "a_60130_n9568#" 934.818
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "Q24" 0.84349
cap "D4" "a_10727_n12503#" 0.0550929
cap "a_81917_n12929#" "VDD" 4.9774
cap "VDD" "a_29818_7696#" 1290.62
cap "a_3075_49879#" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 257.223
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "a_11616_n9427#" 0.177344
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "a_7440_n9427#" 0.102929
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 7.49101
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "a_15866_59883#" 92.3862
cap "Q23" "a_8292_45233#" 0.212628
cap "a_22417_n20540#" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 0.0270693
cap "Q11" "a_76272_n9990#" 2.47208
cap "D26G" "a_15419_52799#" 0.0708568
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 17.7532
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 0.349033
cap "a_22096_n14643#" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 195.205
cap "a_8336_45777#" "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 150.364
cap "D26G" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 0.577413
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 0.909356
cap "D2" "A_MUX_5.Tr_Gate_1.CLK" 100.811
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.379543
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 658.909
cap "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" "a_25706_n567#" 854.466
cap "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" "VCO_DFF_C_0.VCO_C_0.OUTB" 617.61
cap "VCTRL2" "VCO_DFF_C_0.VCO_C_0.OUT" 14.4767
cap "Q21" "a_10437_56388#" 0.081433
cap "a_68673_n18991#" "D15" 7.65907
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 1233.56
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D" "Q22" 1.09742
cap "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" 2020.11
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "a_17422_n6747#" 172.782
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 286.828
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "a_17510_n8199#" 1.15224
cap "a_10466_n7733#" "a_10727_n7287#" 298.579
cap "Q15" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 2.11191
cap "a_12545_60317#" "Q27" 3.34944
cap "D7" "Q23" 153.356
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_80941_n13148#" 509.882
cap "a_45928_8976#" "a_45628_9804#" 0.00832975
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 1.77054
cap "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN" 2018.71
cap "VDD" "a_45028_8148#" 256.893
cap "a_17043_49684#" "D11" 4.60489
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 1.22587
cap "LD0" "a_7440_n14643#" 195.205
cap "D14" "Q16" 100.825
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "a_17422_n10995#" 172.782
cap "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 120.356
cap "D6" "a_7440_n14643#" 11.9251
cap "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" "D12" 4.2037
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 0.349992
cap "a_n886_49663#" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 127.709
cap "a_12545_49268#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 8.71041
cap "VDD" "a_43828_9804#" 256.893
cap "a_69768_n9913#" "a_68572_n10975#" 0.114283
cap "7b_divider_magic_1.LD" "a_7142_60433#" 29.2303
cap "VDD" "a_45028_9804#" 256.893
cap "a_13476_52919#" "D11" 7.82429
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" "Q26" 0.474262
cap "a_14874_n17938#" "D1" 8.66679
cap "7b_divider_magic_1.p3_gen_magic_0.P3" "a_14785_38290#" 329.872
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" "F_IN" 16.7031
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "a_10179_50238#" 10.9953
cap "a_3007_39938#" "Q24" 2.37179
cap "D9" "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 178.236
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 0.585421
cap "a_309_59889#" "D27G" 422.475
cap "a_11616_n9427#" "7b_divider_magic_2.CLK" 1.2671
cap "a_7640_n9427#" "LD0" 29.2303
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" "D13" 3.96558
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" "D4" 0.00684765
cap "a_73246_n7102#" "Q12" 0.960708
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 125.157
cap "a_7640_n9427#" "D6" 34.6424
cap "a_7440_n9427#" "a_7440_n8317#" 3.29081
cap "Q14" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 5.63427
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 0.518273
cap "a_69555_n20026#" "D13" 0.299835
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 111.06
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "a_17523_n19011#" 483.12
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 3.68139
cap "Q15" "Q16" 353.381
cap "a_15648_47944#" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" 44.1046
cap "a_4518_37799#" "a_4935_38147#" 298.579
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" 2.84674
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 422.668
cap "Q04" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 0.00878202
cap "a_76688_n9990#" "D12" 0.0920906
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "D0" 7.21194
cap "a_77422_n7102#" "VDD" 87.7034
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 399.466
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" "Q24" 181.724
cap "a_12545_56406#" "a_12992_56406#" 14.2326
cap "a_44128_12082#" "a_44428_11254#" 0.00832975
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_15419_56388#" 76.5645
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" "D16G" 2335.2
cap "a_10179_48177#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 0.0173437
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 5.61021
cap "a_84615_n12363#" "a_83507_n13396#" 0.0715921
cap "a_62417_n24971#" "D14" 0.301304
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" 6.99894
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 1.08207
cap "a_n90_31542#" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 2.1871
cap "a_3075_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 127.709
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "a_4331_41257#" 127.709
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 15.4095
cap "a_17974_56406#" "D27G" 38.0613
cap "Q22" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 0.00753021
cap "Q21" "a_n886_41257#" 0.0162546
cap "a_64106_n9568#" "Q12" 0.435182
cap "a_68673_n18991#" "D13" 37.9597
cap "7b_divider_magic_2.CLK" "a_7440_n12339#" 1.6756
cap "Q25" "a_7726_41671#" 0.0593861
cap "a_10179_50238#" "a_11150_50005#" 278.439
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "a_15866_59883#" 2.74056
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_17490_59901#" 0.172718
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 244.494
cap "a_25383_n10456#" "D0" 0.414118
cap "a_79443_n16192#" "a_79531_n15752#" 475.1
cap "a_73446_n15817#" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 0.926961
cap "a_73246_n15817#" "a_74786_n14784#" 0.0715921
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" "D0" 3.88917
cap "a_10921_52799#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 414.681
cap "a_7772_n24991#" "Q07" 80.4818
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 2.6837
cap "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 6797.67
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "VDD" 30982.9
cap "a_5448_38170#" "D10" 0.609083
cap "S2" "PFD_T2_0.Buffer_V_2_1.IN" 21.4763
cap "D17G" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D" 3.66258
cap "a_42628_8770#" "CP_1_0.VCTRL" 1.83302
cap "VDD" "a_10727_n7287#" 1070.7
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 260.041
cap "a_15290_n23367#" "D4" 2.31289
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" "Q13" 1.40001
cap "F_IN" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 569.517
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" 1.21422
cap "Q15" "a_62417_n24971#" 0.574988
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "a_15170_n20046#" 62.9031
cap "a_67070_n9990#" "a_66094_n10034#" 234.773
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q" "7b_divider_magic_2.CLK" 70.1364
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 0.00878202
cap "a_66206_n9990#" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 171.327
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "a_66336_n13513#" 0.0546428
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 0.536913
cap "a_8980_n6748#" "a_7440_n8317#" 0.114283
cap "a_8980_n8156#" "D6" 42.2101
cap "a_30033_n15837#" "a_29489_n16344#" 296.58
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 0.0236328
cap "a_33465_n16344#" "a_32269_n16212#" 0.798276
cap "a_7743_35604#" "Q23" 11.3399
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" "D10" 659.163
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 4.91547
cap "Q25" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D" 3.85117
cap "Q21" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 17.1284
cap "a_81053_n12929#" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 0.536772
cap "a_18405_n20046#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 101.994
cap "a_84615_n13557#" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 0.102929
cap "D15" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 17.3494
cap "a_14754_n20977#" "VDD" 413.936
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 0.0742731
cap "D4" "a_11616_n15837#" 7.54005
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_15643_n16157#" 349.856
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "a_7259_44125#" 411.547
cap "a_7440_n10621#" "a_7640_n10621#" 296.58
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN" "a_33465_n12383#" 0.0281708
cap "VDD" "a_29903_n12949#" 79.4464
cap "a_7640_n9427#" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 0.177344
cap "a_7440_n9427#" "a_8980_n9588#" 1.13879
cap "Q25" "a_17490_56406#" 0.574988
cap "a_17939_n19011#" "Q04" 8.53708
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.DFF_magic_0.D" 61.2502
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 1.78686
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 243.03
cap "a_58922_n24524#" "D17G" 0.428685
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D" "a_67070_n9990#" 4.51368
cap "D16" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" 2.58248
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" "Q12" 2586.22
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 7.54095
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 10.3805
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 3.07386
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_68660_n13396#" 121.41
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" 1.29361
cap "a_46228_11460#" "A_MUX_6.IN1" 5.79405
cap "a_6032_60433#" "D11" 170.704
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "Q07" 36.4484
cap "D16G" "D12" 259.459
cap "a_11285_n18422#" "D4" 50.3157
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "LD2" 1.57127
cap "a_22417_n25038#" "D0" 9.93166
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "D27G" 1.76417
cap "a_42628_8148#" "VCTRL_OBV" 2.12736
cap "a_17043_49268#" "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A" 92.3862
cap "a_13476_49268#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 81.4982
cap "D13" "a_66336_n7102#" 5.81029
cap "a_29438_n11081#" "Q03" 186.943
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "Q13" 0.222624
cap "VDD" "VCO_DFF_C_0.OUTB" 1114.94
cap "7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT" "F_IN" 286.709
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 7.49248
cap "a_n886_45233#" "VDD" 983.138
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "D5" 200.519
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "a_68660_n10535#" 409.177
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "a_64106_n9568#" 33.4062
cap "a_7440_n9427#" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 0.971367
cap "a_232_56327#" "Q27" 0.247991
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A" 0.388329
cap "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 2152.79
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 970.587
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT" 163.268
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "a_79531_n15752#" 0.671747
cap "a_12992_52919#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 62.9364
cap "a_12545_59901#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 92.3862
cap "a_10437_59883#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 453.903
cap "a_14642_n7166#" "a_15186_n7122#" 296.58
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "Q02" 0.757386
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "Q02" 0.760196
cap "UP_INPUT" "VDD" 798.077
cap "a_73567_n20520#" "D12" 18.0151
cap "a_73246_n7102#" "LD1" 0.663505
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 3.24908
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "F_IN" 3.14795
cap "VDD_TEST" "ITAIL" 206.973
cap "VDD" "a_14935_52799#" 375.573
cap "Q11" "a_73446_n14623#" 4.95842
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.513923
cap "Q13" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 137.714
cap "VDD" "a_n90_33487#" 2818.32
cap "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 0.349992
cap "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" "a_19584_n23509#" 380.985
cap "a_10284_27486#" "a_11346_28482#" 1.13879
cap "7b_divider_magic_1.mux_magic_0.OR_magic_0.A" "a_11853_29026#" 0.177344
cap "7b_divider_magic_1.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.mux_magic_0.IN1" 0.106231
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" 0.0914171
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "P02" 2.49496
cap "a_32357_n13416#" "7b_divider_magic_2.CLK" 0.995071
cap "a_46528_10426#" "a_46528_8976#" 2.39464
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 1198.86
cap "a_46828_9598#" "a_46228_9598#" 41.4735
cap "a_22617_n25038#" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 0.305402
cap "a_7772_n24991#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 82.8376
cap "a_62435_n22900#" "Q12" 80.4818
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 5.76341
cap "Q27" "a_17043_59901#" 302.541
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 258.261
cap "VDD" "a_10466_n7733#" 1060.43
cap "a_58590_n9407#" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 0.102929
cap "7b_divider_magic_1.mux_magic_0.IN2" "a_10659_29026#" 4.48625
cap "7b_divider_magic_1.mux_magic_0.AND2_magic_0.A" "a_11346_28482#" 0.102929
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 796.916
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 84.6775
cap "VDD" "a_7259_44125#" 935.689
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 0.765646
cap "a_46528_10426#" "VDD" 256.879
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A" 249.558
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "a_12995_44912#" 0.0270693
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "a_12956_n10996#" 0.0357662
cap "a_74786_n8135#" "a_73246_n8296#" 1.13879
cap "a_60130_n8136#" "a_60130_n9568#" 1.1198
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "Q03" 144.859
cap "7b_divider_magic_1.P2" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 290.35
cap "a_58940_n18402#" "a_59356_n18849#" 13.0214
cap "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 61.7402
cap "D27G" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 47.4779
cap "Q07" "Q01" 167.906
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "Q26" 0.00878202
cap "a_68660_n15752#" "a_66793_n16137#" 0.0138854
cap "a_70312_n13513#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 29.2303
cap "Q01" "a_15920_n15227#" 1.875
cap "a_69555_n25455#" "VDD" 382.05
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.D" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 243.652
cap "a_7259_54805#" "D10" 5.4798
cap "a_42928_12082#" "a_43228_11254#" 0.00832975
cap "a_44728_10632#" "a_44128_10632#" 41.4735
cap "a_n754_50883#" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 33.4062
cap "a_n754_40261#" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT" 0.000461997
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 422.668
cap "a_15443_n10940#" "D5" 55.3886
cap "a_45028_8148#" "a_44728_8976#" 0.00832975
cap "a_11267_n20493#" "Q02" 0.00669038
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_2.OR_magic_2.A" 0.781882
cap "a_19162_n12339#" "D1" 1.19971
cap "a_69768_n11107#" "Q12" 29.3729
cap "a_30024_n10992#" "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 0.0390099
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 28.4751
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 0.0940318
cap "a_44728_8976#" "a_45028_9804#" 0.00832975
cap "D15" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 3.44208
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 33.0712
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 8.87732
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 0.263129
cap "DN_OUT" "F_IN" 4.4681
cap "D3" "a_8980_n14804#" 4.21615
cap "a_7098_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 1.07536
cap "a_8292_45233#" "a_8336_45777#" 296.58
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 49.0387
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "D3" 0.0158884
cap "a_18405_n24544#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 9.15442
cap "Q11" "a_77222_n13513#" 30.8727
cap "a_38847_n19354#" "a_39047_n18160#" 3.08302
cap "a_14754_n20493#" "a_14754_n20977#" 33.5366
cap "a_22417_n20540#" "a_22617_n20540#" 298.927
cap "D7" "a_14785_38290#" 23.9093
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "a_58590_n7103#" 250.135
cap "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" 50.9568
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_12545_56822#" 1.56769
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_8292_35032#" 0.0162546
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" "a_69555_n20473#" 23.5201
cap "a_66320_n20026#" "a_65904_n20473#" 13.0214
cap "a_20787_n20540#" "D2" 26.1167
cap "VDD" "a_46528_8976#" 256.879
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN" 850.479
cap "Q25" "a_17974_59901#" 4.24708
cap "a_12545_49268#" "D11" 57.5605
cap "a_4838_52887#" "Q21" 0.619501
cap "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" "VDD" 1398.77
cap "a_66024_n22900#" "a_66024_n23347#" 13.685
cap "a_62435_n23347#" "D15" 8.66679
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "a_64106_n14784#" 33.4062
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "a_68660_n15752#" 411.546
cap "a_69768_n15130#" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D" 0.0757386
cap "a_66206_n9990#" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 0.536772
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "Q24" 0.499296
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN" "7b_divider_magic_1.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 0.561448
cap "7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" 1088.91
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 0.0076275
cap "a_17523_n23509#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 0.157042
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 0.834259
cap "a_13534_n8199#" "a_14642_n7166#" 0.0715921
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "LD0" 0.550802
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 515.879
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "a_19162_n7122#" 4.28402
cap "a_14677_50238#" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" 2.34241
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" 0.0206631
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.260883
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D" "a_18618_n11127#" 0.0162546
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 152.679
cap "a_11267_n24544#" "Q02" 0.188317
cap "a_22417_n20540#" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 0.0875897
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 850.479
cap "a_85159_n13513#" "a_85159_n12319#" 20.6349
cap "Q05" "a_12956_n16212#" 18.4929
cap "Q14" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" 184.763
cap "a_10179_48177#" "F_IN" 1.02088
cap "a_77422_n13513#" "D14" 119.23
cap "a_8292_45233#" "D9" 0.251491
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "D5" 187.646
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "a_65904_n20026#" 2.61284
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 1.08097
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "VDD" 1037.31
cap "Q15" "a_81782_n8999#" 0.043828
cap "a_32269_n16212#" "a_32357_n15772#" 475.1
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 0.0269737
cap "a_19162_n15837#" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 29.1581
cap "a_25383_n16157#" "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" 10.6654
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" "a_15186_n7122#" 29.1581
cap "a_18618_n7166#" "Q02" 0.960708
cap "a_17523_n23509#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 1.28136
cap "VDD" "a_25383_n15673#" 758.52
cap "D26G" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.129801
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 26.8939
cap "a_58922_n20957#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 0.00845194
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" 354.121
cap "a_18405_n24544#" "a_18821_n24544#" 2.22258
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 3.1489
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" "D27G" 1.7265
cap "D7" "D9" 2435.7
cap "VCTRL_OBV" "S3" 608.193
cap "Q15" "a_66024_n23347#" 0.378257
cap "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 5987.95
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 164.693
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 61.7402
cap "D16" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 0.423107
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "a_62435_n17918#" 297.328
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 228.422
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 33.844
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_58940_n17918#" 56.9601
cap "a_32467_10269#" "ITAIL_SRC" 0.244802
cap "a_14944_n15271#" "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" 114.524
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.OR_magic_2.A" 2.71322
cap "7b_divider_magic_1.mux_magic_0.IN2" "7b_divider_magic_1.divide_by_2_0.tg_magic_2.IN" 289.418
cap "a_n90_29614#" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 11.1645
cap "Q27" "a_2290_52905#" 5.47501
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" "Q16" 85.4022
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 10.522
cap "a_10152_28482#" "a_11346_28482#" 6.3841
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 120.356
cap "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" "a_70734_n18991#" 467.271
cap "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" 1294.26
cap "a_2376_42855#" "D9" 42.3654
cap "a_15170_n20046#" "Q01" 6.34728
cap "a_68572_n11944#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 2.67185
cap "D16" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" 171.926
cap "7b_divider_magic_1.LD" "a_1882_59889#" 195.205
cap "A1" "a_74786_n14784#" 0.246154
cap "a_43828_9804#" "a_44128_10632#" 0.00832975
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_62833_n24524#" 1.56769
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" 0.16165
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 53.7063
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" 0.523754
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "Q24" 2.29084
cap "D5" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 62.1869
cap "A_MUX_6.IN1" "A_MUX_6.Tr_Gate_1.CLK" 490.79
cap "a_71937_n25018#" "D16G" 63.4746
cap "a_8292_45233#" "D10" 25.724
cap "VDD" "a_12545_59901#" 15.1006
cap "Q25" "a_11368_52799#" 0.640347
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "Q17" 21.2193
cap "a_7772_n24991#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 0.559061
cap "a_17490_52919#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 62.9364
cap "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 1197.47
cap "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 425.069
cap "A_MUX_6.IN1" "a_43228_11460#" 5.11545
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" "D8" 3.96558
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 1345.23
cap "7b_divider_magic_1.LD" "a_7142_56457#" 27.8712
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 8.87732
cap "D7" "D10" 772.998
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "a_65792_n13557#" 124.825
cap "a_70312_n12319#" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 28.4971
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" "D10" 15.7205
cap "a_7440_n13533#" "a_7640_n12339#" 3.08302
cap "a_66094_n10034#" "a_66593_n10920#" 298.579
cap "Q04" "a_7640_n14643#" 2.00497
cap "a_10179_50238#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 483.12
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" "a_69555_n24524#" 1.98628
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "a_86893_n8380#" 2.1871
cap "a_12545_49268#" "a_12992_49268#" 13.8836
cap "7b_divider_magic_0.mux_magic_0.IN2" "a_90197_n19334#" 119.965
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" "D16G" 0.63003
cap "7b_divider_magic_1.OR_magic_2.A" "a_4473_31277#" 43.5374
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.260883
cap "a_n379_45777#" "a_815_45777#" 20.6349
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "Q04" 386.073
cap "a_83419_n11944#" "VDD" 1558.48
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "Q03" 351.728
cap "VDD" "a_816_60433#" 12.3825
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" "a_13534_n8199#" 0.0240125
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 120.356
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" "a_1160_39067#" 47.3767
cap "a_7259_40116#" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 33.411
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "Q17" 2.47338
cap "a_76533_n10436#" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 12.716
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "a_32357_n13416#" 33.4062
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "a_27612_n6747#" 6.05705
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_11746_n7733#" 0.536772
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "a_19162_n9426#" 0.177344
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" 9.71765
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D" "a_14944_n10054#" 36.8088
cap "Q27" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 0.901182
cap "a_76533_n16137#" "a_76688_n15207#" 1.64266
cap "a_85159_n15817#" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 0.926961
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "Q04" 645.884
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D" "a_66593_n10920#" 277.697
cap "Q17" "Q16" 6559.01
cap "a_6032_52887#" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 0.0244163
cap "a_7726_53017#" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 0.536772
cap "a_14754_n20493#" "VDD" 180.71
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 21.3868
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 27.6635
cap "VCO_DFF_C_0.OUT" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 19.0847
cap "a_32357_n13416#" "D3" 85.2366
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 1.84028
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.CLK" 439.52
cap "a_68873_n18991#" "D13" 8.91478
cap "a_15920_n10010#" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 61.7554
cap "a_43828_11460#" "a_44128_12082#" 14.855
cap "a_42928_8770#" "a_42928_8976#" 226.83
cap "a_232_57191#" "VDD" 50.1142
cap "a_3007_37649#" "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" 0.0390099
cap "a_n656_37439#" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT" 186.798
cap "a_187_37545#" "a_1158_37312#" 278.439
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 178.133
cap "a_14754_n20046#" "VDD" 1.39645
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" 235.64
cap "a_73567_n20520#" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 200.265
cap "a_3119_45777#" "LD2" 3.28691
cap "a_4463_36036#" "a_4935_38147#" 0.063369
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "VDD" 1169.73
cap "Q24" "a_10437_59883#" 0.0631949
cap "a_n886_49663#" "a_308_49663#" 6.3841
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 1370.76
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT" 152.678
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "LD2" 2.20985
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 1.14709
cap "a_77422_n12319#" "a_76272_n9990#" 0.770164
cap "a_17043_56822#" "a_17043_56406#" 2.22258
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "a_14935_56388#" 84.5766
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" "a_7098_55913#" 124.825
cap "S4" "VCTRL_IN" 548.226
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 0.0488519
cap "a_44428_8148#" "CP_1_0.VCTRL" 4.45281
cap "a_44128_8770#" "A_MUX_6.IN1" 9.09517
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN" "VDD" 1176.63
cap "Q14" "P12" 314.629
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" "a_14677_50238#" 115.581
cap "VDD" "a_42628_10426#" 289.464
cap "a_11267_n20977#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 0.00845194
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "Q05" 5.75863
cap "a_3075_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" 254.823
cap "a_308_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 1.84418
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "D16" 5.10446
cap "a_89997_n19334#" "D12" 196.37
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "a_58590_n13513#" 0.102929
cap "a_5525_59889#" "a_4838_60433#" 3.08302
cap "A_MUX_6.IN1" "a_42928_10426#" 4.4693
cap "a_4331_59889#" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 256.858
cap "a_4463_54859#" "VDD" 929.303
cap "D2" "a_11285_n22436#" 11.0152
cap "D5" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 82.6638
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 0.334792
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 3.2019
cap "a_68873_n23489#" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" 0.727304
cap "a_69089_n23489#" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" 192.149
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "Q02" 1.18243
cap "7b_divider_magic_1.P2" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" 0.0611724
cap "VDD" "a_25383_n10456#" 759.891
cap "Q22" "a_15866_56804#" 0.0248372
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 0.694294
cap "a_62417_n20026#" "D17G" 641.63
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" "VDD" 2259.14
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 1203.15
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 26.8939
cap "a_2509_53017#" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 111.922
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 167.438
cap "Q06" "D0" 2172.31
cap "a_45628_11460#" "a_45028_11460#" 41.4735
cap "VDD" "7b_divider_magic_0.mux_magic_0.OR_magic_0.B" 1185.32
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "a_15443_n16157#" 0.00322445
cap "a_12956_n14804#" "a_12956_n16212#" 475.1
cap "a_22096_n14643#" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D" 0.0757386
cap "a_10179_50238#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 22.6809
cap "A1" "7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN" 610.454
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 401.006
cap "a_7098_49879#" "a_8292_49879#" 6.3841
cap "a_60130_n11944#" "Q17" 2.54136
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 0.00878202
cap "a_17490_56406#" "D11" 0.571351
cap "D2" "a_26072_n12339#" 0.539529
cap "a_34009_n12339#" "a_33465_n12383#" 296.58
cap "D27G" "Q24" 320.338
cap "a_18618_n13577#" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 0.108368
cap "a_22096_n13533#" "a_23636_n11964#" 0.114283
cap "VCO_DFF_C_0.VCO_C_0.OUT" "VCTRL_OBV" 47.0749
cap "a_11285_n18869#" "a_11701_n18869#" 0.581635
cap "VDD" "a_44728_8976#" 256.893
cap "VDD" "a_22296_n7122#" 60.8554
cap "a_8292_49879#" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 127.709
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D" 5.92624
cap "a_17723_n19011#" "D1" 8.91478
cap "Q01" "a_26272_n12339#" 1.9119
cap "a_64596_n11944#" "Q17" 19.7161
cap "D16G" "Q12" 250.294
cap "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" 2794.59
cap "a_60130_n8136#" "VDD" 941.272
cap "a_7098_45233#" "a_8292_45233#" 6.3841
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_62851_n18849#" 1.56769
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "a_62435_n18849#" 101.76
cap "a_80639_n15130#" "VDD" 995.234
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "F_IN" 412.798
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.DFF_magic_0.D" 538.875
cap "Tappered_Buffer_8.IN" "VDD_TEST" 1798.85
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "Q24" 0.303069
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 1.78686
cap "a_81174_n10972#" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 1.07804
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_2.CLK" 0.1012
cap "a_22880_10947#" "PFD_T2_0.FIN" 101.65
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT" 529.739
cap "a_7593_52257#" "a_7726_53017#" 6.51961
cap "a_13476_52919#" "D26G" 7.86298
cap "a_22417_n25038#" "VDD" 894.887
cap "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 1077.69
cap "a_45928_10426#" "a_45928_10632#" 226.83
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "a_58590_n12319#" 256.858
cap "a_30033_n14643#" "a_29489_n15150#" 295.691
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D" "a_23636_n14804#" 123.245
cap "a_12545_56406#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 101.994
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 21.3423
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D" "a_81640_n11999#" 103.487
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "a_81440_n11999#" 0.715869
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 0.0236328
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "Q03" 0.528581
cap "a_27480_10186#" "A_MUX_3.Tr_Gate_1.CLK" 706.297
cap "a_45028_8148#" "a_45628_8148#" 41.4735
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" "VDD" 1247.1
cap "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 2021.99
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "a_11416_n15837#" 250.568
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 2.04409
cap "a_22880_10947#" "PFD_T2_0.INV_mag_1.IN" 9.27349
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" "D27G" 298.799
cap "a_1882_55913#" "a_2043_54805#" 1.13879
cap "a_68660_n8179#" "D16G" 12.7456
cap "a_91537_n17765#" "a_91537_n19173#" 475.1
cap "a_77422_n13513#" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 0.0244163
cap "D15" "a_62566_n15817#" 0.756049
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "a_15866_60299#" 62.9031
cap "a_12545_60317#" "D7" 1.56769
cap "Q25" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 0.37261
cap "D7" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 1185.41
cap "a_17537_45456#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 29.2303
cap "7b_divider_magic_2.p3_gen_magic_0.P3" "7b_divider_magic_2.CLK" 233.508
cap "Q04" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 207.04
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 148.797
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 3.1489
cap "a_80733_n23674#" "VDD" 976.244
cap "Q16" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 0.605225
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" "D0" 7.31752
cap "a_84615_n15130#" "Q13" 0.462496
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 5.61021
cap "Q11" "a_69768_n15130#" 15.6268
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "D27G" 16.7612
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "a_17422_n10995#" 0.42215
cap "a_3119_48911#" "LD2" 2.42414
cap "D17G" "a_61877_n7267#" 0.0550929
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "Q12" 237.332
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 1197.5
cap "a_14754_n20493#" "a_14754_n20046#" 14.2326
cap "a_20787_n20540#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 48.4453
cap "7b_divider_magic_0.OR_magic_1.VOUT" "VDD" 7837.24
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 1198.23
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "a_15170_n20046#" 0.584411
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" 0.0367759
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" 0.00159248
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" 0.235097
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "a_73767_n20520#" 131.511
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 84.6775
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 0.226609
cap "7b_divider_magic_1.LD" "a_n886_45233#" 0.663505
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" "Q16" 61.4942
cap "a_27735_n10992#" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 22.193
cap "D14" "a_62435_n22416#" 11.0152
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "Q03" 0.193236
cap "D16" "a_65904_n24524#" 13.6086
cap "VDD" "a_44128_10632#" 256.893
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_11267_n20046#" 2.8032
cap "D15" "a_69768_n15130#" 2.24825
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 3.1489
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" "LD2" 1.10749
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "a_77222_n12319#" 127.709
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "D14" 977.851
cap "DN" "CP_1_0.VCTRL" 0.106635
cap "Q14" "a_69555_n20473#" 84.2585
cap "Q15" "a_65904_n20473#" 80.4818
cap "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 0.388329
cap "VDD" "a_42763_5679#" 1202.51
cap "a_76533_n10920#" "VDD" 720.715
cap "a_n754_50883#" "D8" 36.5009
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 140.507
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D" "a_2526_50451#" 0.108308
cap "A1" "a_84948_n8380#" 18.4743
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN" "7b_divider_magic_2.OR_magic_2.VOUT" 610.454
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "a_78762_n6727#" 6.05705
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" "a_70312_n7102#" 29.1581
cap "a_73246_n7102#" "a_74786_n6727#" 0.798276
cap "a_68660_n8179#" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 121.41
cap "Q11" "a_74786_n8135#" 43.5939
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" "Q07" 251.358
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 1.20652
cap "a_13476_52919#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 462.433
cap "PFD_T2_0.INV_mag_0.OUT" "a_22881_9554#" 2.18898
cap "a_22879_10704#" "PFD_T2_0.FDIV" 0.0553119
cap "7b_divider_magic_1.LD" "a_n90_33487#" 472.292
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_11285_n23367#" 1.7157
cap "D16" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 48.2474
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "a_73446_n9406#" 29.3324
cap "a_17523_n19011#" "D2" 0.174216
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "a_15186_n13533#" 0.177344
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_7098_59889#" 0.108368
cap "a_28293_n16212#" "a_29489_n16344#" 0.798276
cap "a_77422_n13513#" "a_76533_n15653#" 0.539346
cap "LD1" "D16G" 16.6111
cap "a_7743_55349#" "Q26" 17.5232
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" "F_IN" 12.7204
cap "a_84615_n13557#" "a_84615_n15130#" 3.29081
cap "D15" "a_81183_n14623#" 119.23
cap "a_62566_n14623#" "a_64106_n16192#" 0.114283
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 0.523754
cap "a_44128_8770#" "a_43828_9598#" 0.00832975
cap "Q15" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 134.824
cap "a_65904_n20473#" "a_66440_n18849#" 0.124905
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 21.3868
cap "D9" "a_17043_56406#" 0.185217
cap "a_43228_9598#" "a_43528_10426#" 0.00832975
cap "a_22296_n10620#" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 3.28691
cap "Q04" "Q01" 51.2877
cap "a_65904_n24971#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" 3.76345
cap "a_70934_n18991#" "VDD" 16.8745
cap "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" 425.59
cap "a_62417_n25455#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 84.5687
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 0.823212
cap "a_4463_35404#" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 0.0357662
cap "a_17490_56406#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 16.4329
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 1202.71
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 0.279597
cap "a_n754_50883#" "a_308_49663#" 1.13879
cap "a_4463_50251#" "a_4331_49663#" 0.798276
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D" "a_8292_49879#" 0.0162546
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" "Q17" 24.8927
cap "a_77552_n9990#" "a_76688_n9990#" 8.62162
cap "a_58922_n20026#" "Q17" 344.23
cap "a_25122_n10010#" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 27.7833
cap "a_76533_n10920#" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 0.352489
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "D3" 9.57569
cap "a_22096_n9426#" "a_22096_n8316#" 3.29081
cap "a_17510_n10555#" "D1" 131.694
cap "a_4463_50251#" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 397.486
cap "a_14677_48177#" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" 555.72
cap "a_10179_48177#" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 114.993
cap "a_11267_n24544#" "a_11683_n24544#" 2.22258
cap "Q22" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 0.0121863
cap "a_11267_n25475#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 84.5687
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" 54.3226
cap "a_n754_44037#" "a_n754_44237#" 475.1
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "a_8980_n11964#" 397.486
cap "a_10179_50238#" "Q24" 20.7849
cap "a_69768_n15130#" "D13" 2.06849
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" "F_IN" 1.11442
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "Q26" 3.89923
cap "a_30216_n9019#" "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT" 116.956
cap "a_22296_n8316#" "7b_divider_magic_2.CLK" 136.054
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" "LD0" 5.00315
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.D" 151.93
cap "Q07" "D4" 831.106
cap "a_18618_n15150#" "a_19162_n14643#" 297.874
cap "a_15443_n10940#" "Q02" 97.8894
cap "DN" "OUT21" 680.856
cap "Q06" "a_10727_n7287#" 0.362674
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 1.1198
cap "D17G" "a_58940_n18402#" 15.8737
cap "a_25122_n15227#" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 0.0193783
cap "LD1" "a_58790_n15817#" 4.28402
cap "A1" "a_85159_n14623#" 266.432
cap "Q16" "a_77222_n8296#" 0.123216
cap "a_67070_n15207#" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 0.0915423
cap "a_25122_n10010#" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 654.223
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 178.133
cap "a_68660_n13396#" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 0.0240125
cap "a_61877_n12483#" "a_64684_n13396#" 1.52664
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "a_26272_n13533#" 0.0546428
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 329.006
cap "Q01" "a_23636_n13372#" 17.0295
cap "a_35743_n8400#" "a_37671_n8400#" 0.00807715
cap "a_45928_8976#" "CP_1_0.VCTRL" 0.994828
cap "a_45628_9598#" "A_MUX_6.IN1" 37.5485
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "D0" 169.811
cap "a_13039_45456#" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" 0.680697
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" 1.44652
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" "VDD" 1372.06
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "D17G" 87.98
cap "a_7772_n20977#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 83.208
cap "D5" "a_17422_n6747#" 5.21505
cap "OUT11" "VDD_TEST" 1212.49
cap "a_73567_n20520#" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 43.7146
cap "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 1035.97
cap "a_14677_48177#" "D11" 25.7237
cap "a_2043_58781#" "a_1882_59889#" 1.13879
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" "F_IN" 0.597014
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" "a_14642_n8360#" 124.825
cap "RES_74k_1.M" "a_43528_12082#" 1.7642
cap "7b_divider_magic_1.LD" "VDD" 19992.5
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.DFF_magic_0.D" 1339
cap "a_12992_52919#" "VDD" 180.71
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "F_IN" 2.37856
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" "a_308_53639#" 124.825
cap "a_n754_54859#" "a_n886_53639#" 0.0715921
cap "a_13039_47086#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 28.4821
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 74.9758
cap "a_23837_9553#" "VDD" 1.1012
cap "a_8137_6071#" "VDD_TEST" 6002.66
cap "a_14754_n24991#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" 368.412
cap "a_7772_n25475#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" 337.655
cap "a_22417_n25038#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" 200.265
cap "VDD" "a_58790_n9407#" 12.3825
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 15.6168
cap "D13" "a_66094_n10034#" 0.165478
cap "a_83419_n16192#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 2.67185
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "D4" 4.76744
cap "a_65792_n8340#" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 0.210312
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 3.70019
cap "a_12545_56406#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 34.857
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "a_7098_55913#" 1.84418
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 0.256159
cap "D5" "a_15186_n13533#" 125.325
cap "7b_divider_magic_2.OR_magic_2.A" "a_36596_n11974#" 297.24
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "A1" 14.675
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "a_13476_59901#" 83.208
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "Q02" 98.7091
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_1.OR_magic_2.VOUT" 1325.66
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D" "Q01" 0.355453
cap "VDD" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" 463.977
cap "a_11267_n24991#" "a_11701_n23367#" 0.125579
cap "a_58940_n23347#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 2.74056
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 0.0236328
cap "Q15" "a_81440_n11999#" 1.97488
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 18.3584
cap "a_81366_n8999#" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT" 116.956
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "a_76688_n15207#" 61.7554
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 0.536897
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" "D5" 108.956
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" "D3" 2.24899
cap "a_308_41257#" "a_815_41801#" 295.691
cap "a_n379_41801#" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 119.965
cap "a_61877_n7267#" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D" 38.3615
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 959.714
cap "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 1150.01
cap "D13" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D" 12.2653
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "D2" 0.44423
cap "a_80941_n13148#" "a_81183_n14623#" 0.539346
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" "P02" 0.351176
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.OR_magic_2.A" 1.03563
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" "D2" 267.588
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "D3" 20.3052
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 1.18243
cap "Q25" "a_4463_50883#" 32.8444
cap "a_12545_49268#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 0.413975
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 11.1092
cap "Q01" "a_17510_n13416#" 5.12455
cap "a_59338_n20026#" "D12" 1.56769
cap "VDD" "a_42628_11460#" 255.107
cap "VDD" "a_22296_n12339#" 60.8554
cap "VDD" "a_10284_27286#" 1547.6
cap "D26G" "a_7726_52153#" 11.6607
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D" 4.57147
cap "VDD" "a_30416_n9019#" 21.0346
cap "DN" "VDD_TEST" 2209.7
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 0.0109723
cap "a_11267_n24991#" "a_11267_n25475#" 33.5366
cap "a_20787_n25038#" "a_20987_n25038#" 298.927
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "VDD" 1495.77
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 0.561448
cap "VDD" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" 801.74
cap "a_45928_8976#" "a_46228_8148#" 0.00832975
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "Q26" 7.88163
cap "D4" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 16.5675
cap "7b_divider_magic_1.DFF_magic_0.D" "7b_divider_magic_1.OR_magic_1.VOUT" 1.87988
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "A1" 0.102424
cap "a_17043_49684#" "Q24" 1.05812
cap "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT" 1148.58
cap "A1" "Q16" 130.8
cap "Q21" "a_4331_53639#" 0.849881
cap "Q25" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 428.297
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "a_5525_53639#" 1.84418
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" 0.0462925
cap "Q15" "a_66206_n15207#" 1.66186
cap "D15" "a_73446_n15817#" 4.10419
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_11701_n23367#" 1.56769
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" "a_17723_n23509#" 65.451
cap "a_15170_n20046#" "D4" 0.0767978
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "a_66024_n17918#" 80.1622
cap "VDD" "a_45628_8148#" 256.947
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "Q12" 1.18243
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" "a_80372_n11061#" 19.0831
cap "a_81366_n8999#" "Q13" 1.67003
cap "a_64684_n8179#" "a_64596_n6727#" 475.1
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "a_69768_n7146#" 2.87988
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 0.0940318
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" "a_6032_48911#" 1.03371
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.0400411
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 15.726
cap "a_2042_50987#" "a_2290_52905#" 0.063369
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 1.18243
cap "a_25122_n15227#" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 654.223
cap "a_2527_59325#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 397.486
cap "a_15186_n8316#" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 0.177344
cap "a_11267_n24544#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 0.521714
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" 3.02221
cap "a_17523_n19011#" "a_17422_n16212#" 0.0867034
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_5525_49663#" 195.205
cap "D26G" "a_7098_49879#" 241.098
cap "a_2527_55349#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 172.782
cap "a_2043_54805#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 33.4062
cap "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 1212.54
cap "Q23" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 0.294261
cap "a_65904_n24524#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 102.455
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 1.03823
cap "a_187_37545#" "Q24" 0.0755434
cap "D26G" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 2.29383
cap "S2" "PFD_T2_0.INV_mag_1.IN" 1.44666
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 1197.92
cap "Q05" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 0.61424
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "Q01" 9.90749
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "D1" 1.00828
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "a_73446_n8296#" 29.2303
cap "Q11" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" 44.6164
cap "a_4331_53639#" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 0.110281
cap "a_2376_52257#" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 40.7593
cap "LD2" "D8" 511.709
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "a_2290_52905#" 507.209
cap "a_17043_60317#" "Q25" 1.19636
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "Q13" 0.795262
cap "a_68660_n10535#" "a_67070_n9990#" 0.0212284
cap "a_60130_n9568#" "a_58590_n10601#" 0.0715921
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "a_58790_n10601#" 0.926961
cap "VDD" "a_25538_n15227#" 4.06596
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "Q01" 7.09733
cap "a_232_56327#" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 0.536772
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 15.7439
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "a_25122_n10010#" 0.0959117
cap "VCO_DFF_C_0.OUTB" "a_44716_1837#" 0.800527
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 259.832
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" "a_81566_n8999#" 1.38376
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" "a_81782_n8999#" 50.2318
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "D4" 974.355
cap "VDD" "a_66793_n16137#" 720.769
cap "a_17490_56406#" "a_17974_56406#" 33.5366
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" "Q04" 8.10875
cap "Q14" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 2.45698
cap "a_11701_n18869#" "D2" 1.56769
cap "7b_divider_magic_1.LD" "a_816_60433#" 29.2303
cap "VCO_DFF_C_0.VCO_C_0.OUTB" "a_41879_n196#" 720.282
cap "a_62896_n12929#" "Q16" 1.43703
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 693.767
cap "a_12545_49268#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 143.706
cap "VDD" "Q06" 9416
cap "D15" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" 28.7971
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "VDD" 1086.1
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 6.45251
cap "a_15648_47944#" "Q24" 9.16683
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 8.12539
cap "a_308_49663#" "LD2" 195.205
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 7.52872
cap "a_14754_n24991#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.162923
cap "a_25122_n15227#" "a_26402_n15227#" 6.51961
cap "a_25383_n15673#" "a_25538_n15227#" 234.773
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "D8" 78.4588
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "a_11368_52799#" 101.994
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" "D8" 0.055918
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "a_10921_52799#" 0.0225536
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" "Q03" 2.40538
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" "D12" 16.0443
cap "a_7259_36140#" "F_IN" 62.2146
cap "a_13534_n13416#" "a_11746_n12949#" 0.0118519
cap "SD01" "SD0_1" 71.1736
cap "D15" "a_84615_n12363#" 4.47143
cap "a_22296_n8316#" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 0.177344
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "a_815_45777#" 1.03371
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 708.435
cap "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 1312.55
cap "a_46528_12082#" "A_MUX_6.IN1" 272.488
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D" 0.00878202
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.D" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 845.902
cap "A1" "RES_74k_1.M" 621.981
cap "a_11285_n17938#" "Q05" 8.79091
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "Q04" 0.189142
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_60130_n9568#" 1.37059
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "VDD" 1198.2
cap "a_7098_39008#" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 0.102929
cap "a_44728_10632#" "a_44728_10426#" 226.83
cap "D15" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 162.62
cap "a_7593_52257#" "Q25" 7.7238
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "D16G" 127.136
cap "D7" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D" 5.45892
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "Q04" 1.08761
cap "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A" "D4" 191.053
cap "D13" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 2.10188
cap "a_65792_n8340#" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 27.6289
cap "a_62417_n20957#" "a_62417_n20473#" 33.5366
cap "a_72137_n20520#" "a_71937_n20520#" 298.927
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT" "a_1158_37312#" 192.149
cap "a_69555_n20957#" "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" 613.346
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_33465_n13577#" 195.205
cap "a_69555_n20957#" "VDD" 378.994
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 63.6441
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 0.155498
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_11616_n14643#" 7.5146
cap "7b_divider_magic_2.CLK" "a_32269_n16212#" 6.46061
cap "a_10179_50238#" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 0.0439826
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "VDD" 4246.04
cap "Q25" "a_1160_39067#" 0.0456214
cap "a_8980_n16212#" "VDD" 1549.04
cap "Q21" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" 44.6164
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "D12" 0.205183
cap "a_17523_n23509#" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" 0.206513
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "a_19584_n23509#" 2.01338
cap "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN" 1176.63
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "D12" 528.728
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" "F_IN" 4.37313
cap "a_90197_n19334#" "7b_divider_magic_0.mux_magic_0.AND2_magic_0.A" 1.03371
cap "7b_divider_magic_0.mux_magic_0.IN1" "VDD" 6480.47
cap "a_60130_n13352#" "a_62032_n12929#" 0.0212284
cap "a_1926_56457#" "F_IN" 1.2671
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "D27G" 59.0692
cap "a_1882_55913#" "Q26" 0.254361
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 382.009
cap "CP_1_0.VCTRL" "a_44128_8976#" 0.994828
cap "S3" "a_29818_7696#" 720.927
cap "DN_INPUT" "a_27423_7180#" 4.83787
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 7.54095
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "Q16" 10.3805
cap "a_5525_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 0.102929
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "a_77422_n8296#" 7.41457
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 10.7244
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 0.6945
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 0.36883
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 21.4279
cap "7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" 0.0400411
cap "D16" "a_69555_n20026#" 57.5605
cap "a_61616_n12929#" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 0.0632272
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "Q16" 289.037
cap "a_17523_n23509#" "D1" 2.76885
cap "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 1199.27
cap "A_MUX_0.Tr_Gate_1.CLK" "a_45158_5339#" 706.297
cap "a_62833_n20026#" "Q16" 0.790995
cap "UP" "F_IN" 501.134
cap "a_17422_n11964#" "a_17510_n13416#" 475.1
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" "a_22096_n12339#" 250.568
cap "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A" "a_73767_n25018#" 0.383791
cap "a_58922_n24971#" "a_58922_n25455#" 33.5366
cap "7b_divider_magic_2.DFF_magic_0.D" "D3" 40.0934
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 35.7433
cap "a_3076_55913#" "a_4935_56558#" 0.0233204
cap "VDD" "a_70312_n9406#" 3.88275
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" "a_17422_n16212#" 16.3445
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" "VDD" 1089.88
cap "a_73246_n9406#" "D12" 237.466
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" "VDD" 1336.34
cap "a_32357_n13416#" "a_33465_n12383#" 0.0715921
cap "Q04" "a_28381_n15772#" 126.109
cap "D14" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 0.0326425
cap "a_19784_n23509#" "VDD" 17.7799
cap "D7" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" -1.69148e-17
cap "a_4838_60433#" "F_IN" 0.713784
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" "a_17510_n13416#" 7.14438
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "D27G" 4.84743
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 289.037
cap "A1" "7b_divider_magic_2.CLK" 1260.07
cap "G_sink_up" "SD0_1" 1277.12
cap "G_sink_dn" "G1_1" 0.419679
cap "ITAIL_SRC" "UP" 84.8792
cap "VDD" "a_44716_1837#" 1261.65
cap "Q25" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" 0.0754568
cap "a_22617_n20540#" "D0" 23.1334
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D" "VDD" 1390.96
cap "a_36596_n13382#" "7b_divider_magic_2.CLK" 19.5831
cap "a_7640_n13533#" "LD0" 29.2303
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 63.6441
cap "a_10882_n12949#" "a_8980_n13372#" 0.0212284
cap "a_7640_n13533#" "D6" 9.15797
cap "a_83507_n13396#" "a_83507_n15752#" 1.1198
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 0.244608
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 2.04409
cap "D26G" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D" 43.8693
cap "Q27" "a_5525_59889#" 9.70029
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "a_8292_59889#" 250.568
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 1381.25
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 53.7063
cap "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 1176.63
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 258.261
cap "D5" "Q03" 279.943
cap "a_89997_n18140#" "D12" 0.395954
cap "a_4518_56714#" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 38.0988
cap "a_22296_n8316#" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 29.2303
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" "Q01" 44.6164
cap "Q14" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 8.10875
cap "a_62435_n23347#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 0.580475
cap "Q22" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 67.342
cap "a_76272_n9990#" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 0.715869
cap "a_44728_8770#" "a_45028_8148#" 14.855
cap "Q27" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 13.153
cap "VDD" "a_5525_49663#" 870.968
cap "a_60130_n13352#" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 18.9829
cap "a_2042_44125#" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 33.4062
cap "a_65792_n13557#" "D16G" 269.556
cap "a_14874_n18422#" "VDD" 180.668
cap "LD1" "a_86893_n8380#" 35.3977
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 0.00878202
cap "a_58940_n22416#" "Q12" 14.3026
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 4.98104
cap "VDD" "a_11150_50782#" 14.3113
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D" "a_61877_n11999#" 103.487
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "a_64596_n11944#" 172.782
cap "a_60130_n13352#" "a_61616_n12929#" 2.1175
cap "a_43528_10426#" "a_43828_9804#" 14.855
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 0.60703
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "a_12545_49684#" 1.56769
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" 0.134098
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "Q03" 24.8981
cap "a_44128_10426#" "a_44428_9804#" 14.855
cap "a_44728_10426#" "a_45028_9804#" 14.855
cap "a_33465_n16344#" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 127.709
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_2.mux_magic_0.IN1" 0.0653809
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "a_12956_n10996#" 172.782
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 1.1198
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 0.0940318
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 0.536913
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "VDD" 1291.55
cap "a_64106_n16192#" "a_62566_n15817#" 0.798276
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "a_62766_n15817#" 29.1581
cap "a_7743_39580#" "Q23" 1.20496
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "a_7098_55913#" 0.102929
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "7b_divider_magic_2.DFF_magic_0.D" 465.16
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "D1" 1.79281
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" "A1" 21.4279
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "P12" 1.42502
cap "A_MUX_6.IN1" "a_43228_11254#" 0.696983
cap "a_7790_n23367#" "D6" 0.40889
cap "Q14" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 13.3287
cap "Q15" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 3.75586
cap "a_12545_49268#" "Q24" 368.362
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 1.18243
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 3.1489
cap "a_232_56327#" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 111.922
cap "a_5448_57191#" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D" 4.51368
cap "a_7743_50451#" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 0.0357662
cap "Q23" "a_4935_38147#" 4.22452
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" "Q05" 256.383
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" "Q04" 1.56888
cap "VDD_TEST" "UP_OUT" 15198.2
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "a_4838_41801#" 29.1581
cap "VDD" "a_42628_8148#" 256.879
cap "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 2033.72
cap "Q06" "a_25383_n10456#" 0.491948
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" "Q06" 157.759
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" "a_22417_n20540#" 43.7146
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 13.6989
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" "a_20787_n20540#" 0.522577
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 0.281888
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 3.1489
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "Q13" 0.426605
cap "A1" "a_69768_n9913#" 31.5905
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 84.6775
cap "a_77422_n13513#" "A1" 0.398849
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "a_6032_41801#" 7.5146
cap "a_19162_n15837#" "a_19162_n14643#" 20.6349
cap "a_61877_n6783#" "VDD" 763.01
cap "VDD" "a_10921_56388#" 232.641
cap "Q04" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" 11.534
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT" "D12" 29.6551
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 105.145
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "a_15419_52799#" 62.9364
cap "a_62566_n14623#" "a_64106_n14784#" 1.13879
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 21.1452
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 194.738
cap "a_2043_58781#" "VDD" 934.818
cap "VDD" "a_42628_9804#" 256.879
cap "a_73446_n14623#" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 1.03371
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 0.585421
cap "a_30490_n12019#" "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 0.352489
cap "a_32357_n13416#" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 18.9829
cap "Q27" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 26.9628
cap "Q23" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 1.40001
cap "a_7640_n13533#" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 1.03371
cap "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 3524.16
cap "P12" "D12" 529.938
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" "a_7790_n23367#" 1.01221
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "a_11285_n22920#" 0.00712218
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" "VDD" 1330.04
cap "a_18618_n11127#" "D1" 12.9531
cap "Q11" "a_73446_n12319#" 0.619501
cap "VDD" "a_17537_45456#" 24.7716
cap "a_12995_46542#" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" 126.816
cap "a_89997_n19334#" "a_91537_n17765#" 0.114283
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "Q07" 32.9745
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D" 1.71075
cap "a_18618_n15150#" "a_17510_n15772#" 1.13879
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "Q24" 1.01311
cap "a_73246_n7102#" "Q16" 0.376878
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "Q23" 0.256069
cap "Q05" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 306.951
cap "Q04" "D4" 298.048
cap "a_58590_n15817#" "a_58790_n15817#" 296.58
cap "VDD" "a_33798_n8400#" 2818.32
cap "a_15443_n16157#" "a_15920_n15227#" 153.097
cap "a_14935_56388#" "Q26" 44.5467
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN" 0.0488519
cap "a_15866_56388#" "D27G" 0.184931
cap "D5" "a_19162_n14643#" 172.043
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "D17G" 24.8147
cap "a_22879_10704#" "DN_INPUT" 0.0667628
cap "D9" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 0.420609
cap "LD1" "a_60130_n16192#" 2.67185
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_81053_n12929#" 111.922
cap "D16" "a_62566_n14623#" 232.882
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 17.787
cap "a_64106_n9568#" "Q16" 251.361
cap "a_68660_n10535#" "a_66593_n10920#" 0.819512
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 1.08097
cap "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 1320.46
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" "a_23636_n10995#" 0.0357662
cap "7b_divider_magic_0.mux_magic_0.IN1" "7b_divider_magic_0.mux_magic_0.OR_magic_0.B" 0.106231
cap "VDD" "a_58590_n10601#" 974.816
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D" "Q26" 17.745
cap "Q22" "F_IN" 390.047
cap "VDD" "a_308_41257#" 981.867
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 0.0269737
cap "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A" "a_17043_49684#" 62.9031
cap "a_4935_56558#" "a_7098_55913#" 0.30255
cap "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 2027.42
cap "a_1881_49879#" "F_IN" 31.5905
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "a_2290_41559#" 1.15626
cap "a_2509_52153#" "D26G" 5.13897
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 0.104945
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 412.252
cap "Q25" "a_12545_53335#" 0.030204
cap "Q21" "D8" 723.103
cap "Q07" "7b_divider_magic_2.CLK" 864.187
cap "a_11285_n18869#" "a_11267_n20493#" 0.0642581
cap "a_45028_11254#" "a_45328_12082#" 0.00832975
cap "a_42928_12082#" "RES_74k_1.M" 50.4276
cap "D16" "a_62851_n18849#" 2.13684
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 0.761433
cap "a_22096_n14643#" "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" 1.07536
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_4935_56558#" 508.198
cap "VDD" "a_70312_n8296#" 12.3825
cap "a_67070_n15207#" "a_66593_n16137#" 153.097
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 4.70085
cap "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 1043.01
cap "a_22880_9797#" "a_22881_9554#" 145.11
cap "a_22967_8787#" "PFD_T2_0.FDIV" 226.423
cap "a_62833_n24524#" "VDD" 4.20181
cap "a_8206_n18869#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 0.609565
cap "a_11285_n18422#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 82.0659
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" "7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN" 1161.7
cap "Q01" "a_18618_n12383#" 0.849881
cap "D2" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 29.3245
cap "a_76688_n9990#" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D" 4.51368
cap "a_15056_n10010#" "D1" 0.438681
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" 5.00315
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 0.118736
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" "Q16" 123.63
cap "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 400.5
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" 3.02221
cap "Q11" "a_65904_n20026#" 60.9315
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "Q13" 2.83134
cap "a_58590_n9407#" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 124.825
cap "a_2509_41671#" "D9" 0.433231
cap "Q21" "a_308_49663#" 15.0778
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "a_66320_n20026#" 1.56769
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 1311.16
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" 37.1441
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q" "D8" 439.579
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" "D10" 11.2749
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "VDD" 1391.86
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "VDD" 1074.65
cap "A1" "7b_divider_magic_0.OR_magic_2.A" 574.317
cap "a_45928_10426#" "a_45328_10426#" 41.4735
cap "A1" "D3" 157.735
cap "a_28381_n15772#" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 33.4062
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "Q26" 23.2172
cap "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 4174.19
cap "a_58940_n22900#" "a_58940_n22416#" 33.5366
cap "a_62435_n23347#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" 300.299
cap "a_58940_n23347#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 11.5238
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 3.14795
cap "a_14785_38090#" "a_14785_38290#" 475.1
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.D" 1278.88
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" "a_23636_n14804#" 8.89762
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_10179_48177#" 0.767197
cap "a_7440_n7123#" "D0" 9.58374
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "7b_divider_magic_2.CLK" 38.1107
cap "VDD" "a_1158_38089#" 21.0346
cap "a_n753_58893#" "D27G" 42.2101
cap "Q11" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" 147.161
cap "Q23" "LD2" 0.559832
cap "a_32357_n15772#" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 33.4062
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "a_74786_n10975#" 0.00151341
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 0.5395
cap "Q22" "a_308_53639#" 2.59711
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" "D14" 135.017
cap "a_14944_n10054#" "D1" 0.165478
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_10437_56388#" 58.2401
cap "a_4935_56558#" "a_5448_56327#" 29.194
cap "VDD" "S3" 3845.26
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "F_IN" 1330.87
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" "a_14642_n13577#" 0.210312
cap "G2_1" "ITAIL" 5610.45
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "a_11416_n9427#" 1.84418
cap "D26G" "a_11368_52799#" 12.3503
cap "7b_divider_magic_0.OR_magic_1.VOUT" "7b_divider_magic_0.mux_magic_0.IN1" 7.22557
cap "Q14" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 1.01311
cap "Q15" "a_68660_n15752#" 0.593383
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 2.38774
cap "Q25" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 0.494576
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "a_23636_n11964#" 0.42215
cap "a_62435_n23347#" "D16" 78.881
cap "Q05" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 428.297
cap "S4" "VCO_DFF_C_0.VCO_C_0.OUTB" 15.1807
cap "A1" "a_16980_n2227#" 0.0646544
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" "Q12" 1.08207
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 1.13108
cap "a_62435_n22900#" "Q16" 33.472
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 42.9649
cap "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 3.41905
cap "Q25" "a_12545_56406#" 0.300915
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" "D15" 4.05218
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D" "Q24" 1.44496
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 422.668
cap "a_7259_58781#" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 121.41
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 412.364
cap "a_42628_9804#" "a_42628_10426#" 14.86
cap "Q14" "a_68673_n23489#" 0.497892
cap "Q15" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" 0.514264
cap "7b_divider_magic_1.DFF_magic_0.D" "a_6032_34064#" 2.28086
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "a_4838_34064#" 22.0494
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_66336_n13513#" 7.5146
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "Q23" 144.859
cap "a_45628_9598#" "a_45628_9804#" 226.83
cap "a_73446_n8296#" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 0.177344
cap "a_74786_n13352#" "a_73246_n13513#" 1.13879
cap "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT" 1234.82
cap "VDD" "a_44728_8770#" 255.107
cap "Q23" "a_7098_35032#" 0.462496
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 1.18243
cap "a_12545_49684#" "D11" 2.23218
cap "D14" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 14.4682
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_8206_n23367#" 0.609565
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_11285_n22920#" 76.5645
cap "LD1" "a_58790_n12319#" 3.28691
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "D12" 0.845411
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" "a_10179_50238#" 115.581
cap "VDD" "a_43528_10426#" 256.893
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.mux_magic_0.AND2_magic_0.A" 0.0168354
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 63.6441
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 0.605288
cap "VDD" "a_44728_10426#" 256.893
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT" "7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN" 850.479
cap "a_7593_42855#" "F_IN" 4.83823
cap "a_7726_42535#" "F_IN" 1.96344
cap "a_45928_10632#" "a_46228_11460#" 0.00832975
cap "a_7726_52153#" "a_7259_50987#" 0.0212284
cap "Q23" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 0.426605
cap "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" "D0" 0.223116
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 0.699775
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 4.32808
cap "a_309_59889#" "a_n378_60433#" 2.89001
cap "a_11416_n9427#" "7b_divider_magic_2.CLK" 0.295301
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 1286.52
cap "a_25706_n567#" "VCO_DFF_C_0.VCO_C_0.OUTB" 1535.14
cap "VCO_DFF_C_0.VCO_C_0.OUT" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 0.590689
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_10882_n12949#" 61.7554
cap "a_14874_n17938#" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 0.0345645
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "Q12" 1.08207
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "a_66336_n7102#" 0.109856
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 1.07492
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "Q12" 18.0658
cap "a_65904_n20026#" "D13" 0.50722
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 0.0109723
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" 45.4562
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "D6" 59.0692
cap "a_73446_n10600#" "a_73446_n9406#" 20.6349
cap "a_15648_48721#" "a_15648_47944#" 325.606
cap "a_11150_47944#" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 192.149
cap "a_4518_37799#" "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" 27.7698
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_7098_39008#" 0.465165
cap "Q04" "a_22096_n15837#" 0.604791
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "VDD" 2166.94
cap "a_60130_n8136#" "a_61877_n6783#" 0.0138854
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "D4" 0.423107
cap "a_15290_n23367#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 1.56769
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" "D1" 18.2192
cap "a_14874_n23367#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 101.994
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "D16G" 0.689526
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_17043_56406#" 11.5238
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_14935_56388#" 55.8374
cap "D7" "a_11853_29026#" 32.4119
cap "a_66336_n12319#" "D16G" 6.05973
cap "a_15290_n18869#" "Q01" 1.2829
cap "a_7726_52153#" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 0.0915423
cap "7b_divider_magic_1.mux_magic_0.IN2" "7b_divider_magic_1.mux_magic_0.AND2_magic_0.A" 13.917
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "a_n379_48911#" 0.926961
cap "a_7259_50987#" "a_7098_49879#" 1.13879
cap "a_22966_11778#" "a_23836_10693#" 32.4136
cap "DN" "a_32731_10265#" 2.25968
cap "PFD_T2_0.INV_mag_0.OUT" "a_22879_10704#" 304.974
cap "a_73246_n9406#" "Q12" 0.568891
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" "D13" 218.493
cap "a_29222_n11081#" "Q07" 0.431399
cap "a_11368_56804#" "D9" 1.56769
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" 2.58711
cap "Q21" "a_6032_41801#" 13.1085
cap "a_7259_50987#" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 33.411
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_14935_59883#" 56.9601
cap "Q25" "a_7507_41559#" 0.857754
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" "a_80639_n15130#" 0.102929
cap "a_79443_n16192#" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 172.782
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" "D0" 2.38083
cap "VDD" "a_17490_59901#" 179.897
cap "a_2955_52430#" "VDD" 720.769
cap "D1" "a_14642_n8360#" 297.514
cap "a_22096_n8316#" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 0.108368
cap "VDD" "a_17510_n8199#" 928.742
cap "F_IN" "a_7142_38040#" 67.3607
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 73.1921
cap "a_7098_49879#" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 1.17054
cap "Q15" "a_58922_n24971#" 0.763605
cap "Q14" "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A" 464.4
cap "a_22417_n25038#" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 3.35916
cap "a_7743_39580#" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 172.782
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "7b_divider_magic_2.CLK" 48.0078
cap "a_33465_n15150#" "7b_divider_magic_2.DFF_magic_0.D" 0.641028
cap "Q04" "a_29791_n13168#" 3.43756
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 133.807
cap "a_58922_n24524#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 11.5238
cap "Q23" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 1.43754
cap "Q27" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 36.4484
cap "7b_divider_magic_1.DFF_magic_0.D" "Q23" 320.089
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 17.787
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 178.077
cap "a_8292_59889#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 2.1017
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" "a_26072_n8316#" 124.825
cap "a_15170_n20046#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 0.609565
cap "D15" "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" 31.4097
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 232.55
cap "a_84615_n13557#" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D" 0.0757386
cap "a_22617_n20540#" "VDD" 24.8179
cap "a_17422_n11964#" "a_18618_n12383#" 0.798276
cap "a_17510_n13416#" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 0.20708
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "a_4463_44237#" 33.411
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 0.676377
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "Q02" 93.7751
cap "VDD" "a_34009_n12339#" 57.905
cap "VDD" "7b_divider_magic_2.OR_magic_1.VOUT" 7837.24
cap "a_7440_n9427#" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 124.825
cap "a_7440_n15837#" "Q02" 0.242544
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 1.94407
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "D17G" 3.75679
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "Q06" 10.0761
cap "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 0.765646
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" "a_18618_n12383#" 26.3483
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 428.297
cap "a_45928_12082#" "A_MUX_6.IN1" 227.689
cap "a_68572_n11944#" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 10.8562
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" "D11" 5.10446
cap "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 1082.43
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" 346.79
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" "a_30216_n9019#" 382.594
cap "Q07" "D3" 37.316
cap "a_12992_49268#" "a_12545_49684#" 13.0214
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 0.0986865
cap "a_13476_49268#" "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" 613.346
cap "a_2042_44125#" "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" 8.05631
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 21.4653
cap "a_n754_44037#" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 397.486
cap "D2" "a_25122_n15227#" 33.5402
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" "Q13" 0.4142
cap "a_73446_n14623#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 29.2303
cap "a_7142_34064#" "F_IN" 197.428
cap "a_7743_39580#" "D10" 21.3047
cap "VDD" "a_10179_48177#" 1225.36
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 6.18423
cap "a_58922_n20026#" "a_58940_n18849#" 190.683
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" "a_70734_n23489#" 2.01338
cap "a_68673_n23489#" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" 0.206513
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "Q23" 0.34485
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 213.91
cap "a_n754_40261#" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 0.0240125
cap "a_n754_40061#" "a_n886_41257#" 0.798276
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 0.6945
cap "VDD" "VCO_DFF_C_0.VCO_C_0.OUT" 723.147
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 0.011678
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "D9" 2.02529
cap "a_7790_n23367#" "Q05" 582.233
cap "a_46228_11254#" "a_46528_10632#" 14.855
cap "a_7593_52257#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.0525523
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" "Q02" 2586.22
cap "a_7440_n8317#" "Q02" 3.18272
cap "a_23636_n8155#" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 0.20708
cap "a_4935_38147#" "D10" 19.5306
cap "a_32467_10269#" "VDD" 1101.82
cap "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 1195.45
cap "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" "a_34443_2598#" 756.281
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "LD1" 0.765646
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" "a_74786_n16192#" 15.2126
cap "a_17523_n19011#" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" 0.206513
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "a_816_60433#" 0.781194
cap "a_78762_n13352#" "VDD" 948.786
cap "VDD_TEST" "SD0_1" 848.001
cap "VDD" "a_10921_52799#" 180.668
cap "Q13" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 20.6976
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 0.515223
cap "7b_divider_magic_1.mux_magic_0.OR_magic_0.B" "a_11346_28482#" 124.825
cap "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" 318.497
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 0.175217
cap "D26G" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 44.1818
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 0.676341
cap "a_17523_n19011#" "a_19584_n19011#" 0.0601293
cap "Q02" "Q03" 2437.09
cap "D15" "a_59356_n18849#" 1.56769
cap "VDD" "PFD_T2_0.INV_mag_1.OUT" 704.908
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 0.250154
cap "a_12956_n14804#" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 1.34217
cap "a_46528_10426#" "a_46228_9598#" 0.00832975
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 1235.33
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" "a_815_41801#" 0.0244163
cap "Q23" "a_12992_59901#" 0.00669038
cap "Q27" "a_11368_59883#" 42.0341
cap "VDD" "a_13446_n6747#" 1547.6
cap "7b_divider_magic_1.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 0.0432134
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 951.485
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT" "7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN" 850.479
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_26072_n12339#" 0.395954
cap "a_14677_50238#" "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" 0.168326
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 1.08423
cap "a_2376_42855#" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 0.169391
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "a_5525_41257#" 0.465165
cap "D1" "a_14874_n22436#" 16.6847
cap "a_59356_n23347#" "Q13" 0.0248372
cap "a_10466_n12949#" "a_8980_n13372#" 2.1175
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" "D10" 11.8223
cap "7b_divider_magic_1.P2" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 0.494819
cap "a_3007_39938#" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 0.598489
cap "a_30767_n12949#" "Q03" 0.992139
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 40.6214
cap "a_18618_n13577#" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 124.825
cap "D4" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" 31.7476
cap "D27G" "a_15866_59883#" 0.40889
cap "Q22" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" 0.168949
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 2367.58
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" 318.497
cap "D14" "a_77422_n8296#" 0.860309
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "a_66793_n16137#" 0.129046
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "a_62766_n15817#" 0.853007
cap "a_64106_n14784#" "a_62566_n15817#" 0.0715921
cap "Q02" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 0.221469
cap "a_77222_n13513#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 195.131
cap "a_58922_n25455#" "VDD" 414.69
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 3.19271
cap "D13" "a_68660_n10535#" 131.694
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "D10" 6.66128
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 287.141
cap "a_2526_50451#" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 0.42215
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D" "a_7259_50987#" 123.245
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" 0.699775
cap "a_8980_n6748#" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D" 0.108308
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 5.93923
cap "a_7772_n20493#" "Q02" 1.39375
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "a_58590_n9407#" 0.971367
cap "a_44728_8770#" "a_44728_8976#" 226.83
cap "a_14677_48177#" "Q24" 21.8872
cap "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" 4.45016
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "D1" 222.046
cap "a_80941_n13148#" "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" 111.042
cap "A1" "a_81440_n11999#" 1.72295
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "a_18618_n16344#" 127.709
cap "a_44128_10426#" "a_44128_8976#" 2.39464
cap "a_44728_8976#" "a_44728_10426#" 2.39464
cap "Q27" "F_IN" 864.187
cap "a_11616_n9427#" "a_10727_n7287#" 0.539346
cap "D15" "a_70734_n18991#" 3.83936
cap "A1" "F_IN" 17047.4
cap "a_46228_9598#" "a_46528_8976#" 14.855
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 260.041
cap "D3" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 12.496
cap "D2" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 0.420609
cap "D4" "a_7440_n13533#" 241.39
cap "a_81174_n10972#" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" 54.1328
cap "a_76272_n15207#" "a_76688_n15207#" 153.097
cap "Q14" "Q13" 493.273
cap "a_73246_n10600#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 1.49755
cap "Q11" "a_73246_n13513#" 21.212
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "D14" 0.368469
cap "a_38847_n19354#" "7b_divider_magic_2.mux_magic_0.OR_magic_0.B" 124.825
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.D" "LD1" 81.0905
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 17.0983
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_4331_34816#" 0.137072
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" "a_69971_n20026#" 2.93915
cap "A1" "ITAIL_SRC" 9005.09
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "VDD" 1233.26
cap "VDD" "a_46228_9598#" 256.893
cap "a_11267_n20493#" "D2" 0.048778
cap "Q25" "a_15419_59883#" 0.744802
cap "Q15" "a_66320_n24524#" 0.0248372
cap "a_66320_n20026#" "VDD" 1.79784
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "a_14874_n18422#" 0.223974
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "a_8206_n18869#" 62.9031
cap "a_11267_n20977#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 413.945
cap "a_58940_n23347#" "D15" 57.1242
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 0.0785991
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 0.156483
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT" 314.503
cap "7b_divider_magic_1.LD" "a_2043_58781#" 1.15224
cap "a_7640_n7123#" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 0.926961
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" 292.173
cap "LD2" "D9" 272.148
cap "D16" "a_62566_n15817#" 19.4515
cap "a_12545_53335#" "D11" 0.0767978
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 1199.31
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 84.6775
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 457.711
cap "a_7772_n20046#" "D3" 40.8561
cap "a_65792_n7146#" "a_65792_n8340#" 6.3841
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 10.522
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.0155505
cap "a_22096_n9426#" "a_22096_n10620#" 6.3841
cap "a_17510_n10555#" "a_18618_n11127#" 0.0715921
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 0.6945
cap "a_73246_n10600#" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 0.395954
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 1.68307
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "a_12995_44912#" 0.0875897
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 0.104945
cap "a_84615_n13557#" "a_85159_n12319#" 3.08302
cap "Q14" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 25.2495
cap "Q15" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 512.826
cap "Q04" "a_15443_n16157#" 0.0176392
cap "D11" "a_15419_56388#" 40.033
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "Q26" 310.169
cap "Q23" "Q21" 187.477
cap "Q27" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 17.3264
cap "a_17510_n15772#" "D5" 42.5238
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" 0.235893
cap "a_25383_n16157#" "a_23636_n14804#" 0.0138854
cap "VDD" "a_8980_n10996#" 1549.04
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "VDD" 2862.18
cap "Q14" "a_80588_n11061#" 20.3914
cap "a_32269_n16212#" "a_33465_n15150#" 0.114283
cap "a_28293_n16212#" "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" 1.71524
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "a_15290_n18869#" 1.56769
cap "PFD_T2_0.Buffer_V_2_0.IN" "a_25557_8739#" 182.366
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "a_14874_n18869#" 101.994
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "a_58790_n15817#" 29.1581
cap "a_60130_n16192#" "a_58590_n15817#" 0.798276
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D" "a_68572_n16192#" 0.108308
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "Q02" 2.78477
cap "VDD" "a_7640_n15837#" 55.9487
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 1.77735
cap "7b_divider_magic_0.OR_magic_2.A" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 6.36314
cap "P12" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 0.211662
cap "a_22096_n13533#" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 1.04775
cap "D2" "a_25122_n10010#" 42.3654
cap "Q02" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 1.06511
cap "D16G" "Q16" 68.0214
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 9.57691
cap "a_11267_n24544#" "D2" 0.184931
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "D9" 135.017
cap "D7" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 1511.59
cap "VDD" "a_68572_n10975#" 1545.69
cap "a_69768_n11107#" "a_69768_n9913#" 6.3841
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 226.233
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 155.982
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" 17.0983
cap "D7" "7b_divider_magic_1.P2" 529.938
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 258.261
cap "OUT11" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" 0.279622
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" "7b_divider_magic_2.OR_magic_2.A" 1.35901
cap "Q27" "a_308_53639#" 0.52437
cap "a_14874_n23367#" "D5" 0.184931
cap "a_18550_11273#" "a_20945_11785#" 9.69791
cap "a_84615_n15130#" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 124.825
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "D9" 69.738
cap "Q21" "a_6032_48911#" 11.1334
cap "Q25" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 3.11914
cap "Q04" "7b_divider_magic_2.CLK" 1390.62
cap "a_25557_8739#" "PFD_T2_0.INV_mag_1.IN" 33.8951
cap "a_22296_n10620#" "D0" 4.52013
cap "LD2" "D10" 103.31
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "D17G" 45.9039
cap "D16" "a_62417_n20957#" 50.0211
cap "a_11267_n24991#" "Q02" 0.00669038
cap "a_58590_n9407#" "a_58790_n10601#" 3.08302
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" "7b_divider_magic_2.OR_magic_1.VOUT" 618.927
cap "a_43828_9804#" "a_43828_11254#" 2.39464
cap "a_44428_9804#" "a_44428_11254#" 2.39464
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "Q26" 20.702
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.OR_magic_2.A" 0.116218
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 21.3868
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" 850.662
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" 10.7937
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "a_62417_n24524#" 101.994
cap "DIV_OUT2" "S6" 591.023
cap "a_8980_n9588#" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 1.37059
cap "CP_1_0.VCTRL" "A_MUX_6.Tr_Gate_1.CLK" 422.156
cap "a_7790_n18869#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 0.734657
cap "VDD" "a_4518_37151#" 728.288
cap "VDD" "a_7440_n7123#" 970.145
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "Q01" 264.836
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 251.575
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "a_66593_n16137#" 0.00322445
cap "a_17537_45456#" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" 0.680697
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" 1.42384
cap "VDD" "a_19162_n7122#" 55.9487
cap "D14" "a_77422_n7102#" 1.38259
cap "a_7743_59325#" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 0.0357662
cap "a_76272_n9990#" "a_76533_n10436#" 298.579
cap "a_13476_52919#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.089597
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" "D1" 0.0508538
cap "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 1171.34
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "a_78762_n6727#" 397.486
cap "a_4838_48911#" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 28.4971
cap "a_12545_56406#" "D11" 78.6245
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.OR_magic_2.A" 318.013
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "a_17043_53335#" 1.56769
cap "A1" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 569.363
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" "Q17" 0.62361
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "Q16" 0.0199136
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 1.49191
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "D10" 216.484
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 0.0238793
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "a_32357_n15772#" 0.000580358
cap "a_91537_n19173#" "7b_divider_magic_0.mux_magic_0.AND2_magic_0.A" 0.0240125
cap "a_91537_n17765#" "a_89997_n18140#" 0.798276
cap "7b_divider_magic_2.CLK" "a_23636_n13372#" 43.5939
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" 280.766
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" "a_15643_n16157#" 11.14
cap "a_7098_35032#" "D10" 11.8881
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_34009_n14643#" 29.33
cap "a_4463_58693#" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 19.5391
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 19.309
cap "7b_divider_magic_2.OR_magic_2.VOUT" "a_29583_n22286#" 0.267576
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT" 529.739
cap "a_70312_n10600#" "D13" 3.49877
cap "a_76533_n10920#" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 347.37
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "a_84948_n8380#" 13.653
cap "D26G" "a_4463_50883#" 6.16079
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 4.70085
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_0.DFF_magic_0.D" 13.1909
cap "7b_divider_magic_0.mux_magic_0.IN2" "a_89997_n19334#" 222.898
cap "a_62435_n17918#" "Q12" 3.54926
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "Q02" 497.407
cap "a_38847_n18160#" "a_39047_n18160#" 296.58
cap "a_30033_n14643#" "Q03" 0.482939
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "D10" 25.9664
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "VDD" 1213.82
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" 0.0400411
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "VDD" 1480.23
cap "VDD" "a_8980_n14804#" 934.818
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" "a_13534_n8199#" 411.546
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 4.32808
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 0.0444988
cap "a_58590_n13513#" "Q17" 9.70029
cap "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" "a_44716_n517#" 17.4691
cap "a_12956_n9588#" "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" 4.2199
cap "a_17510_n10555#" "a_14944_n10054#" 0.063369
cap "a_22096_n9426#" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 124.825
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" "Q12" 50.7067
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D" "a_30490_n12019#" 103.487
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "a_30290_n12019#" 0.715869
cap "a_10727_n6803#" "a_10882_n7733#" 1.64266
cap "a_8172_52430#" "a_7726_52153#" 1.64266
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" "D8" 147.62
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_1.p3_gen_magic_0.P3" 0.0597747
cap "a_84615_n16324#" "a_83507_n15752#" 0.0715921
cap "a_73246_n15817#" "a_74786_n16192#" 0.798276
cap "a_73446_n15817#" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 29.1581
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "Q04" 5.77709
cap "P12" "a_87746_n13362#" 477.217
cap "D26G" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 410.028
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_5525_53639#" 195.131
cap "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" "VDD" 1398.77
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 245.811
cap "a_30490_n12019#" "a_30767_n12949#" 1.64266
cap "VCO_DFF_C_0.OUT" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 1.0161
cap "a_7259_36140#" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 0.000580358
cap "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 1085.08
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "D3" 981.19
cap "a_42928_8770#" "a_42628_8770#" 41.4735
cap "VDD" "a_11616_n9427#" 108.543
cap "a_n698_56914#" "VDD" 763.01
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" "a_7098_39008#" 1.84418
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" "a_1158_38089#" 65.451
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" 0.0985277
cap "a_187_37545#" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.D" 0.169594
cap "a_5448_37306#" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D" 4.51368
cap "a_11267_n20046#" "VDD" 41.3704
cap "a_n379_45777#" "LD2" 34.1202
cap "a_7259_36140#" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 0.12323
cap "VDD" "PFD_T2_0.INV_mag_0.IN" 4743.13
cap "a_29438_n11081#" "Q01" 5.73827
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" "a_15419_56388#" 415.425
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "a_14935_56388#" 0.0132051
cap "S4" "A_MUX_0.Tr_Gate_1.CLK" 403.059
cap "a_44128_8770#" "CP_1_0.VCTRL" 1.33976
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "VDD" 1083.64
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" "VDD" 1198.59
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN" "A1" 625.14
cap "a_1881_45233#" "a_1925_45777#" 297.874
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 0.0488519
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "Q24" 0.846118
cap "Q25" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 476.265
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 0.281888
cap "Q21" "a_5525_41257#" 30.8727
cap "a_58922_n24971#" "Q17" 80.4818
cap "7b_divider_magic_1.P2" "a_4473_31077#" 172.93
cap "Q22" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 0.0121863
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 0.676341
cap "a_19162_n9426#" "7b_divider_magic_2.CLK" 10.6277
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" "VDD" 1648.25
cap "VDD" "a_7440_n12339#" 974.857
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 58.4653
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_7440_n15837#" 2.1017
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "a_15443_n16157#" 0.0525523
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_2.CLK" 0.240962
cap "LD2" "a_2509_53017#" 0.828906
cap "7b_divider_magic_1.DFF_magic_0.D" "D10" 40.0934
cap "7b_divider_magic_1.mux_magic_0.IN2" "7b_divider_magic_1.OR_magic_2.VOUT" 0.310012
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "D0" 2.13373
cap "7b_divider_magic_2.mux_magic_0.IN2" "D0" 275.564
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 2.6711
cap "VDD" "a_62435_n18849#" 32.5171
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 409.334
cap "a_73446_n12319#" "a_73446_n13513#" 20.6349
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 1.08207
cap "A1" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 1305.47
cap "Q13" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 14.299
cap "a_5448_38170#" "F_IN" 0.0137736
cap "a_308_49663#" "a_n379_48911#" 3.08302
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 1065.93
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 1224.69
cap "a_65792_n12363#" "Q17" 5.3135
cap "Q07" "a_11616_n10621#" 9.30918
cap "a_17510_n10555#" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 0.0240125
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" "D12" 79.1916
cap "a_26072_n12339#" "a_26072_n13533#" 6.3841
cap "D2" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 1.34649
cap "a_73246_n9406#" "a_74786_n10975#" 0.114283
cap "a_8980_n10996#" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 0.423218
cap "VDD" "a_44428_9598#" 256.893
cap "VDD" "a_27612_n6747#" 1555.53
cap "a_83419_n16192#" "a_84615_n15130#" 0.114283
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" "VDD" 1198.29
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "a_76688_n15207#" 4.08948
cap "VDD" "a_22296_n14643#" 17.9161
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "VDD" 1228.87
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "Q01" 298.279
cap "a_62435_n17918#" "a_62435_n18402#" 33.5366
cap "a_29222_n11081#" "Q04" 7.28401
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 1.1198
cap "a_70312_n14623#" "VDD" 12.3825
cap "Q01" "a_26272_n13533#" 13.1085
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" "F_IN" 24.8167
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "a_8980_n14804#" 1.37059
cap "a_84948_n8380#" "a_86893_n8380#" 0.450618
cap "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 11.4705
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_10466_n12949#" 654.223
cap "a_7790_n17938#" "D6" 17.1589
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "D10" 1.02905
cap "a_7593_52257#" "D26G" 64.6372
cap "a_14754_n24991#" "VDD" 180.71
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 84.2867
cap "D7" "a_3075_45233#" 0.251491
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 11.2692
cap "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT" 1147.71
cap "a_25122_n15227#" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 0.715869
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 20.5737
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "a_83419_n11944#" 172.782
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 1.08097
cap "Q25" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 12.1244
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "Q03" 6.19838
cap "a_69768_n15130#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 195.205
cap "a_45028_8148#" "a_45328_8770#" 14.855
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" "VDD" 1250.77
cap "a_73246_n12319#" "A1" 0.356393
cap "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 4246.04
cap "a_n754_40061#" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 397.486
cap "a_n378_60433#" "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" 121.558
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 0.536913
cap "LD0" "a_11416_n10621#" 0.395954
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "Q26" 3.94817
cap "a_7098_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 0.0479619
cap "D15" "a_83507_n15752#" 23.9453
cap "a_7259_36140#" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 1.15224
cap "a_7772_n25475#" "Q07" 0.28069
cap "7b_divider_magic_1.p3_gen_magic_0.P3" "F_IN" 233.508
cap "a_4838_60433#" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 0.926961
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 15.6168
cap "a_43528_8976#" "A_MUX_6.IN1" 11.2561
cap "D10" "a_12992_59901#" 0.530867
cap "a_5525_34816#" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 0.102929
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.CLK" 16.7031
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" "Q03" 0.00857769
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" "a_62417_n24524#" 35.4222
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_58922_n24524#" 2.82892
cap "a_66024_n22900#" "VDD" 180.668
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "Q04" 1.34086
cap "7b_divider_magic_2.p3_gen_magic_0.P3" "D0" 139.604
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" "Q05" 0.0440626
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "a_20987_n20540#" 119.965
cap "a_81183_n14623#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 27.8712
cap "a_n281_56558#" "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" 111.265
cap "a_815_48911#" "LD2" 29.3324
cap "a_13534_n13416#" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 4.96563
cap "a_45628_11254#" "a_45628_11460#" 226.83
cap "Q04" "D3" 741.648
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 1.22587
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_2.DFF_magic_0.D" 0.801965
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" 5987.99
cap "D7" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D" 8.40538
cap "OUT01" "a_49118_n8724#" 1707.29
cap "LD0" "a_27612_n8155#" 0.0160195
cap "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" "D14" 108.918
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_1.divide_by_2_1.tg_magic_2.IN" 258.261
cap "a_62435_n22900#" "a_62435_n22416#" 33.5366
cap "a_66024_n23347#" "D16G" 0.184931
cap "VDD" "a_32357_n13416#" 942.913
cap "D16G" "a_69768_n9913#" 0.0327961
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 74.2145
cap "a_11267_n20493#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 368.39
cap "a_20787_n20540#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 22.9045
cap "D14" "VDD" 6256.59
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 1201.63
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "Q01" 0.794493
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_7772_n20493#" 0.613588
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 15.9818
cap "a_n698_56914#" "a_232_57191#" 1.64266
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 7.97595
cap "Q21" "D9" 1188.52
cap "D26G" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" 18.8031
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D" "a_2376_42855#" 277.971
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" "a_11683_n20046#" 62.9031
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 0.00878202
cap "A1" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 4.07904
cap "Q11" "a_68572_n16192#" 1.19368
cap "D16" "a_62417_n24524#" 3.76581
cap "VDD" "a_43828_11254#" 256.893
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 3.85123
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 0.780656
cap "D15" "a_60130_n14784#" 4.21615
cap "a_74786_n13352#" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 411.546
cap "a_11683_n24544#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 0.609565
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 243.44
cap "Q14" "a_69971_n20026#" 3.39888
cap "VDD" "a_5525_53639#" 981.828
cap "a_12545_49684#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 2.93915
cap "Q15" "VDD" 20743.4
cap "VDD_TEST" "D12" 8.89327
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_2.p3_gen_magic_0.P3" 289.418
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 154.301
cap "a_4463_50251#" "D8" 42.5458
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 0.0940318
cap "a_8172_52430#" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D" 103.487
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "a_74786_n8135#" 13.9416
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 0.00878202
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "a_74786_n6727#" 0.0357662
cap "A1" "7b_divider_magic_0.DFF_magic_0.D" 1337.89
cap "a_22096_n13533#" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 0.108368
cap "a_27612_n13372#" "a_26072_n13533#" 1.13879
cap "a_12545_52919#" "a_11368_52799#" 186.236
cap "PFD_T2_0.INV_mag_0.OUT" "a_22967_8787#" 70.3551
cap "UP_INPUT" "a_29875_10702#" 269.534
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_2.IN" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" 964.759
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN" 0.561448
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D" 8.5118
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 258.261
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "a_66094_n10034#" 6.63997
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "D2" 0.173429
cap "D14" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 207.773
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D" "a_4331_59889#" 0.0162546
cap "a_7743_59325#" "a_8292_59889#" 0.798276
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" "a_4463_44037#" 0.0357662
cap "D15" "a_68572_n16192#" 14.3579
cap "a_81053_n12929#" "a_81183_n14623#" 5.6505
cap "a_22096_n15837#" "a_22296_n15837#" 296.58
cap "a_2043_54805#" "Q26" 251.361
cap "a_n754_54859#" "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" 3.63226
cap "a_23837_9553#" "PFD_T2_0.INV_mag_1.OUT" 0.0134897
cap "Q15" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 1.0071
cap "Q14" "a_58940_n17918#" 0.0631949
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" "a_71150_n18991#" 2.31167
cap "D7" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 0.453539
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 21.3587
cap "a_17490_56406#" "a_15866_56388#" 0.284021
cap "D9" "a_11368_56388#" 54.0674
cap "D7" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" 28.1106
cap "a_68673_n23489#" "D12" 12.4112
cap "a_26402_n10010#" "Q01" 2.2751
cap "a_66440_n18849#" "VDD" 1.79784
cap "Q22" "a_2526_50451#" 43.7407
cap "a_73767_n25018#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" 0.765157
cap "a_58922_n24971#" "a_59338_n24524#" 13.0214
cap "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" 1.1655
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "VDD" 1031.02
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "D17G" 1.18243
cap "a_69768_n9913#" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 0.0479619
cap "D15" "D17G" 936.843
cap "a_2526_50451#" "a_1881_49879#" 0.114283
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_37671_n8400#" 309.157
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "Q17" 13.153
cap "Q21" "D10" 73.8365
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "D1" 66.205
cap "Q23" "a_8336_60433#" 0.0590765
cap "Q27" "a_7142_60433#" 8.75356
cap "a_22617_n25038#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" 0.765157
cap "a_14677_48177#" "a_15648_48721#" 518.76
cap "a_7772_n25475#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 56.9601
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "a_15170_n24544#" 1.56769
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" 37.1671
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" 1337.19
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" "a_8980_n11964#" 19.5391
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "a_8980_n13372#" 0.0240125
cap "a_38847_n18160#" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 2.06622
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "F_IN" 0.240962
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 2.0852
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT" 1.43027
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" "7b_divider_magic_2.CLK" 74.279
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "a_70934_n18991#" 0.387435
cap "a_68673_n18991#" "a_69089_n18991#" 278.439
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 468.71
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 2.47403
cap "a_7743_55349#" "Q25" 18.4929
cap "a_n754_54227#" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 397.486
cap "D14" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 0.505333
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D" "a_61877_n12483#" 38.3615
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "D4" 94.5839
cap "D15" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 20.7586
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT" "7b_divider_magic_0.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 0.0400411
cap "a_74786_n9567#" "D12" 46.4338
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 26.6558
cap "a_60130_n9568#" "Q17" 10.4242
cap "a_68572_n11944#" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 172.782
cap "a_61877_n12483#" "a_61877_n11999#" 14.1428
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 0.0253804
cap "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "D0" 9.34698
cap "a_68572_n16192#" "D13" 15.2906
cap "OUT" "VDD_TEST" 14736.9
cap "a_46228_11254#" "a_45628_11254#" 41.4735
cap "VDD" "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" 1398.77
cap "a_n753_58693#" "a_309_59889#" 0.114283
cap "a_815_45777#" "F_IN" 136.054
cap "a_n754_44237#" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 0.20708
cap "UP_INPUT" "UP" 1362.98
cap "a_73767_n25018#" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 15.9811
cap "a_44428_9598#" "a_44728_8976#" 14.855
cap "RES_74k_1.M" "A_MUX_6.IN1" 429.462
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "D12" 0.062697
cap "a_10882_n7733#" "a_11746_n7733#" 8.62162
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "VDD" 2184.58
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 0.695681
cap "a_2042_50987#" "F_IN" 9.6
cap "a_2043_54805#" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 4.2199
cap "a_12995_46542#" "D9" 26.1167
cap "OUTB" "VDD_TEST" 14779.2
cap "Q25" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 0.518273
cap "a_29875_10702#" "VDD" 1334.53
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 0.834259
cap "a_11267_n24991#" "a_11683_n24544#" 13.0214
cap "a_78762_n8135#" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 33.4062
cap "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" 237.891
cap "a_22417_n25038#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" 253.703
cap "7b_divider_magic_2.CLK" "a_7440_n13533#" 2.30237
cap "VDD" "a_22296_n10620#" 60.8522
cap "a_79443_n16192#" "Q13" 1.20496
cap "a_73446_n15817#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 3.28691
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "a_7142_56457#" 16.9668
cap "a_7259_58781#" "D10" 4.21615
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 5.93923
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "a_60130_n8136#" 33.4062
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "a_60130_n6728#" 172.782
cap "a_12545_60317#" "a_12992_59901#" 13.0214
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "a_10921_59883#" 0.70242
cap "D7" "a_11368_59883#" 0.369824
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "D10" 2.73104
cap "VDD" "a_1160_39283#" 1103.22
cap "a_58940_n22900#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 0.70242
cap "a_7259_36140#" "VDD" 928.742
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "a_64596_n6727#" 397.486
cap "Q14" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 207.04
cap "a_81174_n10972#" "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" 0.0390099
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "a_60130_n16192#" 0.0357662
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D" "a_66094_n15251#" 37.9425
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "F_IN" 38.1107
cap "a_43528_8976#" "a_43828_9598#" 14.855
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 2.0852
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT" 1.43027
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 848.152
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 5.35056
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "D3" 0.331649
cap "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" "a_70734_n23489#" 0.0376419
cap "a_n886_41257#" "a_n379_41801#" 296.58
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 254.525
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "a_22617_n20540#" 17.1094
cap "Q21" "a_n379_45777#" 0.0563855
cap "a_66206_n9990#" "Q12" 2.01689
cap "a_77422_n7102#" "Q17" 32.9243
cap "VDD" "a_70734_n23489#" 1228.17
cap "a_8292_45233#" "F_IN" 0.192208
cap "D13" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 40.2656
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "P02" 312.261
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "D2" 125.742
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.OR_magic_2.A" 31.1716
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.22946
cap "a_14944_n15271#" "a_15186_n13533#" 0.539346
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "D3" 6.66128
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 4.2613
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "a_66024_n22416#" 52.7962
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 1.86408
cap "a_14874_n18869#" "a_15290_n18869#" 0.581635
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.00604581
cap "VDD" "a_27612_n11964#" 1556.76
cap "VDD" "7b_divider_magic_1.mux_magic_0.OR_magic_0.A" 1229.22
cap "D26G" "a_12545_53335#" 1.56769
cap "a_2955_52430#" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D" 103.487
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_58940_n22416#" 84.5687
cap "a_19162_n9426#" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 24.8038
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_2.IN" "VDD" 1221.29
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 63.6441
cap "VDD" "a_11150_47944#" 18.1466
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "Q26" 0.467231
cap "D7" "F_IN" 1790.57
cap "a_45928_8976#" "a_45928_8770#" 226.83
cap "a_58590_n13513#" "A1" 2.30237
cap "7b_divider_magic_1.DFF_magic_0.D" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 11.0094
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT" "7b_divider_magic_1.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 152.678
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" "F_IN" 26.7606
cap "a_12545_49684#" "Q24" 3.39888
cap "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" 4150.7
cap "a_4463_54859#" "a_5525_53639#" 1.13879
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 1312.55
cap "a_43528_8770#" "a_43828_8148#" 14.855
cap "a_1926_56457#" "VDD" 108.543
cap "Q14" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 1.46326
cap "a_50708_569#" "VCO_DFF_C_0.OUT" 211.459
cap "VDD" "a_45328_8770#" 255.107
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" "Q13" 11.3072
cap "a_17939_n23509#" "D2" 1.83931
cap "a_7593_52257#" "Q24" 0.0176392
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 0.0109723
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 2.17332
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 61.7402
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 164.693
cap "Q21" "a_7098_45233#" 15.5873
cap "Q22" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 18.0658
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 25.8949
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 204.094
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 0.0488519
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" "Q13" 0.0121863
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "D4" 56.6789
cap "VDD" "UP" 3433.35
cap "D26G" "a_3075_49879#" 0.0214988
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "a_7440_n15837#" 0.170328
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "a_17422_n16212#" 0.0252215
cap "a_84615_n12363#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 0.395954
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 1.1198
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" "D3" 20.7586
cap "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 1154.91
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "a_33465_n16344#" 250.568
cap "a_1160_39067#" "Q24" 20.3914
cap "D26G" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 0.227033
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "a_17043_59901#" 11.5238
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" "D3" 1.76417
cap "D2" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 2.33437
cap "VDD" "a_4838_60433#" 55.9455
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_84615_n15130#" 0.108368
cap "Q05" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 3.67989
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "Q01" 18.9031
cap "a_815_52887#" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 0.0244163
cap "a_2509_53017#" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 0.536772
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "a_308_53639#" 0.471535
cap "LD2" "a_2290_52905#" 6.63997
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" 1.10749
cap "a_62766_n9407#" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 7.5146
cap "Q27" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 24.8927
cap "a_73246_n9406#" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D" 0.0757386
cap "D15" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 2.73104
cap "a_18618_n15150#" "Q01" 15.6268
cap "a_1925_48911#" "F_IN" 10.6277
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" "a_29438_n11081#" 47.3767
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" "a_29222_n11081#" 19.0831
cap "a_7440_n10621#" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 250.568
cap "VCO_DFF_C_0.OUTB" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 23.3741
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" "a_80588_n11061#" 0.256684
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 13.3454
cap "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 2942.72
cap "VDD" "a_10727_n12503#" 1068.64
cap "VCO_DFF_C_0.VCO_C_0.OUTB" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 652.154
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 178.133
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "Q16" 1.43126
cap "a_62435_n23347#" "a_62851_n23347#" 0.581635
cap "PFD_T2_0.Buffer_V_2_1.IN" "PFD_T2_0.FIN" 6.69225
cap "Q16" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 6.69286
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 1235.33
cap "7b_divider_magic_2.CLK" "a_18618_n12383#" 16.1737
cap "LD0" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 84.7085
cap "a_13039_47086#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 2.53785
cap "7b_divider_magic_2.mux_magic_0.IN2" "VDD" 2009.92
cap "D26G" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 211.324
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" "Q24" 308.871
cap "a_12545_53335#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 62.9031
cap "a_65904_n20473#" "D16G" 230.93
cap "a_15419_52799#" "D8" 237.144
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "Q03" 0.426605
cap "a_22417_n20540#" "Q04" 57.4771
cap "D15" "a_58922_n24524#" 0.257838
cap "a_22966_11778#" "a_24436_11277#" 1.77191
cap "PFD_T2_0.Buffer_V_2_1.IN" "PFD_T2_0.INV_mag_1.IN" 38.8374
cap "Q03" "a_30632_n9019#" 0.076198
cap "a_7743_35604#" "F_IN" 6.46061
cap "Q22" "a_n886_45233#" 0.960708
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "Q03" 1285.41
cap "Q14" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.84349
cap "a_8336_48911#" "a_7098_49879#" 3.08302
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "a_8292_49879#" 250.568
cap "a_64106_n14784#" "a_64684_n13396#" 0.162616
cap "a_8980_n10996#" "Q06" 14.805
cap "a_23837_9553#" "PFD_T2_0.INV_mag_0.IN" 8.71612
cap "Q21" "a_815_48911#" 6.53316
cap "a_85159_n15817#" "a_85159_n14623#" 20.6349
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "Q07" 674.903
cap "a_73246_n13513#" "a_73446_n13513#" 297.874
cap "a_77422_n8296#" "a_77222_n8296#" 295.691
cap "Q13" "D12" 153.356
cap "a_8336_48911#" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 0.926961
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 1.1198
cap "a_4463_50883#" "a_7259_50987#" 1.1198
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 4.34228
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "Q04" 0.303069
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "a_7142_38040#" 16.9668
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" "VDD" 1204.15
cap "a_7640_n10621#" "LD0" 3.87406
cap "D16" "a_72137_n25018#" 3.23573
cap "D26G" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 43.0957
cap "a_68673_n23489#" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 0.00766449
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.D" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT" 785.36
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" "D3" 28.7971
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_22296_n13533#" 29.3324
cap "a_11746_n12949#" "a_11616_n14643#" 5.6505
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" "VDD" 777.051
cap "a_4463_58893#" "Q27" 20.9413
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "D5" 0.227033
cap "a_58922_n20957#" "VDD" 412.374
cap "a_71150_n18991#" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 192.149
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" 1.44652
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 0.155498
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_11416_n14643#" 0.465165
cap "D16G" "a_66793_n10920#" 39.5094
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "LD2" 442.906
cap "D5" "a_15056_n15227#" 0.798429
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 0.0347775
cap "a_15186_n7122#" "D1" 5.81029
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "VDD" 1230.57
cap "Q25" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 0.0010292
cap "a_22096_n7122#" "a_22096_n8316#" 6.3841
cap "a_25383_n10940#" "a_25122_n10010#" 651.048
cap "a_18618_n11127#" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 250.568
cap "a_22096_n10620#" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 254.823
cap "a_76533_n10920#" "D14" 59.3531
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" 4.67756
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "D12" 0.152341
cap "a_68660_n8179#" "a_69768_n8340#" 1.13879
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 20.5737
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" 910.296
cap "a_14754_n24544#" "Q05" 319.473
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" "Q04" 227.896
cap "a_43828_11254#" "a_44128_10632#" 14.855
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "D12" 0.490956
cap "a_4473_31077#" "F_IN" 22.884
cap "a_89997_n19334#" "7b_divider_magic_0.mux_magic_0.AND2_magic_0.A" 0.102929
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT" 964.754
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 148.692
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 3.11259
cap "a_76533_n15653#" "VDD" 758.52
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "A1" 31.4852
cap "VCTRL2" "a_34443_2598#" 6385.51
cap "a_5448_57191#" "Q26" 0.680492
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "F_IN" 52.9243
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" "7b_divider_magic_1.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 3.2019
cap "A_MUX_4.Tr_Gate_1.CLK" "DN_INPUT" 19.36
cap "a_60130_n13352#" "Q16" 10.505
cap "a_15056_n10010#" "a_14944_n10054#" 29.1771
cap "a_3075_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 250.568
cap "a_73446_n7102#" "a_73446_n8296#" 20.6349
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 149.272
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 653.619
cap "D13" "a_66336_n8296#" 124.895
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 0.60703
cap "a_62417_n20473#" "D17G" 242.57
cap "7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 468.71
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT" "7b_divider_magic_1.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 0.0400411
cap "a_14874_n22920#" "Q05" 0.0651351
cap "D16" "a_65904_n20026#" 0.0639422
cap "a_58790_n12319#" "Q16" 3.98598
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "a_11267_n20046#" 34.857
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 17.8806
cap "A1" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 1325.43
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" "D1" 147.619
cap "VDD" "a_70312_n7102#" 55.9487
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 242.917
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_7593_42855#" 0.0161355
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "D6" 37.4051
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "a_17510_n13416#" 33.4062
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" "a_17422_n11964#" 0.0357662
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "a_10727_n12503#" 11.6117
cap "a_69971_n24524#" "a_69555_n24971#" 13.0214
cap "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A" "a_71937_n25018#" 203.234
cap "a_22096_n10620#" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 0.137072
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D" 1.25741
cap "a_3120_56457#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 29.1581
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" "a_6032_34064#" 2.00497
cap "a_73246_n10600#" "a_73446_n10600#" 296.58
cap "7b_divider_magic_2.p3_gen_magic_0.P3" "VDD" 2634
cap "Q14" "a_78885_n10972#" 2.37179
cap "Q04" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 2.45698
cap "D14" "a_70934_n18991#" 2.44861
cap "7b_divider_magic_0.OR_magic_2.A" "7b_divider_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 0.781882
cap "a_15290_n23367#" "VDD" 1.79784
cap "D7" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 9.34698
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "a_17493_46542#" 20.3208
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "D4" 124.791
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "a_n378_60433#" 0.926961
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 17.8806
cap "G_source_dn" "SD0_1" 43.2649
cap "G_sink_up" "A3" 180.356
cap "G_sink_dn" "ITAIL_SINK" 300.871
cap "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 2590.71
cap "A1" "D0" 280.472
cap "7b_divider_magic_2.OR_magic_2.A" "7b_divider_magic_2.CLK" 574.317
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 1.08097
cap "7b_divider_magic_0.OR_magic_2.A" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 0.113056
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "D17G" 9.79512
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 0.099064
cap "Q23" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 24.8981
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_0.DFF_magic_0.D" 0.801965
cap "a_7440_n10621#" "a_8980_n9588#" 0.0715921
cap "a_7640_n10621#" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 0.926961
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D" 0.00878202
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "a_7743_44669#" 0.0357662
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 19.312
cap "a_7790_n22920#" "Q07" 0.00502506
cap "VDD" "a_8292_55913#" 994.468
cap "VDD" "a_11616_n15837#" 108.724
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "a_5525_59889#" 0.102929
cap "VDD" "Q17" 8546.37
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 27.934
cap "a_n698_56914#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 0.129046
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 1.10749
cap "Q14" "a_71150_n18991#" 7.21857
cap "a_62435_n22900#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 0.00669038
cap "a_66793_n10920#" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 349.856
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "Q06" 592.642
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 178.077
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_2.CLK" 5.19243
cap "Q22" "VDD" 9488.35
cap "a_60130_n11944#" "a_60130_n13352#" 475.1
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D" 1.71075
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 3.70019
cap "VDD" "a_1881_49879#" 869.919
cap "a_11285_n18422#" "VDD" 232.641
cap "Q01" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 17.1242
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.D" "a_84948_n8380#" 7.37528
cap "a_15920_n10010#" "a_15643_n10940#" 1.64266
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "Q17" 25.5609
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_2.IN" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" 964.759
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" 0.561448
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 6.06244
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 0.544662
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_7142_38040#" 27.8712
cap "a_7440_n10621#" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 28.2166
cap "a_17422_n16212#" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 0.0357662
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "a_61616_n12929#" 0.00322445
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "a_61877_n11999#" 0.129046
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "Q03" 24.7026
cap "Q27" "a_7142_56457#" 4.61308
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "a_32357_n15772#" 0.0240125
cap "a_14944_n15271#" "Q03" 0.0858024
cap "a_8980_n9588#" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 0.20708
cap "a_68873_n18991#" "a_69089_n18991#" 325.606
cap "P02" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 0.0611724
cap "a_11267_n20046#" "Q06" 328.342
cap "D15" "a_70312_n15817#" 3.80916
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "a_64684_n13396#" 33.4062
cap "a_7593_52257#" "a_7259_50987#" 2.1175
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 5.93923
cap "a_7772_n20046#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 8.79888
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 124.099
cap "a_4463_40261#" "Q27" 1.05264
cap "a_3007_39938#" "Q23" 190.794
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "A1" 13.9028
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" "Q17" 33.0105
cap "7b_divider_magic_0.mux_magic_0.IN2" "P12" 0.403301
cap "OUT01" "VCO_DFF_C_0.VCO_C_0.OUTB" 67.4312
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "D5" 216.668
cap "Q14" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" 2.58427
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 4.91547
cap "Q11" "a_66094_n15251#" 60.1972
cap "Q01" "a_23636_n11964#" 2.14613
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 0.61424
cap "a_74786_n8135#" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 33.4062
cap "Q23" "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" 1.77418
cap "a_4463_54227#" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 2.80146
cap "Q16" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 0.474262
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "D5" 0.233516
cap "a_80733_n22266#" "7b_divider_magic_0.p3_gen_magic_0.P3" 175.33
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "a_7593_42855#" 0.715869
cap "a_7593_52257#" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 40.3614
cap "a_23636_n9587#" "a_25122_n10010#" 2.1175
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" "a_15643_n10940#" 12.3743
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 14.9175
cap "a_13039_47086#" "VDD" 50.0787
cap "D16G" "a_66206_n15207#" 0.798429
cap "a_8980_n16212#" "a_8980_n14804#" 475.1
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" "Q06" 0.467231
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 27.934
cap "Q06" "a_7440_n12339#" 25.4391
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 0.281888
cap "a_7259_44125#" "a_7593_42855#" 2.1175
cap "a_36685_10901#" "S5" 706.916
cap "A1" "a_60130_n9568#" 10.6225
cap "a_73446_n12319#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 3.57465
cap "a_81917_n12929#" "A1" 0.570697
cap "a_7259_44125#" "a_7726_42535#" 0.0212284
cap "a_22296_n8316#" "VDD" 17.2892
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 1345.23
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 8.48573
cap "7b_divider_magic_0.OR_magic_2.VOUT" "D12" 126.371
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_7142_34064#" 29.33
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "a_14874_n18869#" 0.181219
cap "D15" "a_66094_n15251#" 0.789688
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 4.10049
cap "a_62766_n14623#" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 0.0546428
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 26.5939
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "VDD" 1034.94
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 396.278
cap "a_39080_11413#" "A_MUX_6.IN1" 269.452
cap "Q17" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 0.761433
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "Q12" 93.7751
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 292.916
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "a_11616_n15837#" 119.965
cap "Q06" "a_27612_n6747#" 56.3341
cap "a_14944_n10054#" "a_14642_n8360#" 0.30255
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 5.93923
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "D5" 81.1671
cap "Q27" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 7.8319
cap "VDD" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 2157.43
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" "a_70934_n23489#" 0.387435
cap "a_68673_n23489#" "a_69089_n23489#" 278.439
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "a_7790_n22920#" 0.00669038
cap "a_11701_n18869#" "D6" 0.689742
cap "A1" "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" 681.588
cap "a_73246_n15817#" "VDD" 984.262
cap "D15" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 758.407
cap "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 1090.98
cap "Q11" "a_78762_n11944#" 50.4829
cap "a_10179_50238#" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" 2.34241
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "a_17510_n10555#" 409.177
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "a_12956_n9588#" 33.4062
cap "a_18618_n15150#" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 124.825
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "Q16" 0.452636
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_25122_n15227#" 0.0161355
cap "Q14" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 11.3676
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "Q16" 35.8552
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" "F_IN" 2.43772
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" "Q26" 41.2956
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" "D9" 7.30049
cap "VDD" "7b_divider_magic_2.DFF_magic_0.D" 8742.69
cap "a_46828_9598#" "A_MUX_6.IN1" 119.667
cap "Q21" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 639.572
cap "a_12992_56406#" "Q26" 83.5885
cap "a_62417_n25455#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" 423.185
cap "a_72137_n25018#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 119.965
cap "DN" "DN_INPUT" 1309.48
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 5.35056
cap "D16" "a_58590_n14623#" 49.0109
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 1.71684
cap "a_73246_n14623#" "a_73446_n14623#" 297.874
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "a_64106_n10976#" 172.782
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "a_66593_n10920#" 0.00479054
cap "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 1198.29
cap "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 2033.69
cap "a_n698_56714#" "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" 27.7748
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "F_IN" 48.0078
cap "VDD" "a_7593_42855#" 969.202
cap "VDD" "a_7726_42535#" 4.06596
cap "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 211.999
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "Q24" 273.868
cap "a_4331_41257#" "a_2290_41559#" 0.172985
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" "a_308_41257#" 124.825
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "a_n379_41801#" 0.853007
cap "a_7507_52905#" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 6.63997
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "D26G" 106.841
cap "DIV_OUT2" "VDD" 114.112
cap "a_22096_n14643#" "a_23636_n14804#" 1.13879
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "D8" 2.22617
cap "a_12956_n9588#" "7b_divider_magic_2.CLK" 0.0980484
cap "a_26072_n12339#" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 127.709
cap "a_22296_n15837#" "D3" 4.10419
cap "a_18618_n9933#" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 0.0479619
cap "Q07" "D0" 342.707
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D" "a_4518_56714#" 277.015
cap "VDD" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" 697.395
cap "Q27" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 188.354
cap "a_4838_34064#" "a_4331_34816#" 296.58
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 2.58711
cap "a_22880_9797#" "a_22967_8787#" 372.041
cap "a_59338_n24524#" "VDD" 1.79784
cap "a_7790_n18422#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 62.9364
cap "a_77222_n12319#" "VDD" 988.302
cap "a_65904_n24971#" "a_66024_n23347#" 0.367836
cap "a_7790_n22436#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 0.0081675
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 0.258005
cap "a_27735_n10992#" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 47.1388
cap "VDD" "a_43528_12082#" 256.893
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 160.701
cap "a_15186_n8316#" "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" 0.0244163
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" 10.6618
cap "Q14" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 1.46326
cap "a_58922_n20026#" "a_59338_n20026#" 2.22258
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 0.0435077
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "a_65904_n20026#" 101.994
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "a_58922_n20473#" 62.9364
cap "a_n886_53639#" "a_n379_52887#" 296.58
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "D8" 78.8264
cap "a_308_53639#" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 0.102929
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q" "a_2290_52905#" 12.8949
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" "F_IN" 3.07195
cap "a_23636_n8155#" "a_22096_n8316#" 1.13879
cap "a_90197_n19334#" "VDD" 12.3825
cap "VDD" "a_7142_38040#" 87.8728
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 178.133
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "F_IN" 0.0715917
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "Q26" 15.7563
cap "7b_divider_magic_1.P2" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 0.147939
cap "a_1160_39283#" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" 0.0894
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" "a_187_37545#" 615.138
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 0.0780768
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "D14" 0.420609
cap "a_22096_n13533#" "D2" 0.400136
cap "a_62435_n22900#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" 0.164951
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT" "Q12" 0.0363911
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 1325.43
cap "a_27735_n10992#" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 0.00175341
cap "D26G" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 59.8765
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_7142_48911#" 29.2303
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "a_22296_n14643#" 1.03371
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "D1" 64.1409
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "D0" 9.25578
cap "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 412.378
cap "D16" "a_70734_n18991#" 0.0486354
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" "D27G" 239.634
cap "a_33465_n15150#" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 1.84418
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" 0.0273428
cap "a_77222_n12319#" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 5.44072
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 18.19
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 1.04961
cap "a_7507_41559#" "Q24" 0.283255
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 251.575
cap "a_66336_n7102#" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 119.965
cap "a_2526_44669#" "D9" 16.4055
cap "SD2_1" "G1_1" 2489.17
cap "Q04" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 1.10079
cap "Q05" "a_27612_n13372#" 5.55466
cap "Q27" "a_n886_45233#" 0.751775
cap "A1" "VCO_DFF_C_0.OUTB" 14.9207
cap "a_1926_56457#" "7b_divider_magic_1.LD" 27.8712
cap "Q14" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 1.01311
cap "a_n753_58893#" "a_n281_56558#" 0.791749
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 2.37081
cap "a_17523_n19011#" "Q05" 0.0754568
cap "Q25" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 0.61424
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 2.73556
cap "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 9.27252
cap "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 213.91
cap "a_4463_54859#" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 1.34217
cap "a_5525_59889#" "a_7098_59889#" 3.29081
cap "a_22879_10704#" "a_22880_10947#" 145.11
cap "D16G" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 45.6949
cap "VDD" "a_77222_n8296#" 981.867
cap "Q14" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" 9.44507
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "LD1" 1.14709
cap "UP_INPUT" "A1" 6.09412
cap "VDD" "a_10727_n12019#" 762.294
cap "a_45628_9598#" "a_45328_10426#" 0.00832975
cap "Q13" "Q12" 2437.09
cap "VDD" "a_7142_34064#" 12.3825
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "a_8206_n23367#" 62.9031
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_7790_n22920#" 62.9364
cap "Q23" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 0.193236
cap "7b_divider_magic_1.LD" "a_4838_60433#" 3.28691
cap "a_20987_n20540#" "D4" 1.36812
cap "a_2509_42535#" "D9" 3.37741
cap "a_4463_40261#" "a_5448_38170#" 0.00658955
cap "a_45928_10632#" "a_45928_12082#" 2.39464
cap "a_10179_50238#" "D8" 37.9597
cap "a_10882_n12949#" "a_11746_n12949#" 8.62162
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "a_27612_n13372#" 33.4062
cap "a_18405_n25475#" "a_18405_n24991#" 33.5366
cap "7b_divider_magic_1.mux_magic_0.OR_magic_0.A" "a_10284_27286#" 397.486
cap "7b_divider_magic_1.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" 0.091719
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 2.6711
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" 197.962
cap "Q01" "D5" 897.31
cap "a_7440_n9427#" "7b_divider_magic_2.CLK" 240.177
cap "Q24" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 0.00878202
cap "7b_divider_magic_1.p3_gen_magic_0.P3" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 310.837
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "D4" 44.7619
cap "a_22296_n8316#" "a_22296_n7122#" 20.6349
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "Q12" 0.760196
cap "a_73567_n20520#" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 0.0875897
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 58.6453
cap "Q14" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 1.62173
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "a_n754_50883#" 411.547
cap "a_7772_n20046#" "D0" 57.3013
cap "a_5448_38170#" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 0.536772
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_29489_n15150#" 195.131
cap "a_10284_27286#" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" 0.792112
cap "7b_divider_magic_1.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.mux_magic_0.IN2" 1.18243
cap "Q04" "a_18618_n16344#" 1.31497
cap "a_62032_n7713#" "VDD" 50.1142
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" "a_77222_n8296#" 0.210312
cap "a_20945_11785#" "F_IN" 0.000340461
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 0.823212
cap "a_43828_11460#" "a_43528_10632#" 0.00832975
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 37.1671
cap "a_80588_n11061#" "Q12" 270.744
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 0.494819
cap "a_14754_n24544#" "D1" 0.184931
cap "a_84615_n12363#" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 250.568
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT" 536.86
cap "7b_divider_magic_1.OR_magic_1.VOUT" "7b_divider_magic_1.mux_magic_0.AND2_magic_0.A" 1.34064
cap "VDD" "a_32269_n16212#" 1547.6
cap "a_4463_50883#" "a_4331_49663#" 0.0715921
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "a_5525_49663#" 124.825
cap "a_15170_n24544#" "D4" 1.43019
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT" 163.268
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN" "7b_divider_magic_2.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 0.0488519
cap "a_45328_8770#" "a_45628_8148#" 14.855
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 179.157
cap "a_14874_n22920#" "D1" 237.144
cap "a_4463_50883#" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 33.4062
cap "a_18618_n7166#" "a_18618_n8360#" 6.3841
cap "VDD" "a_14935_59883#" 414.333
cap "a_7507_52905#" "VDD" 757.756
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_4838_41801#" 0.109856
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 1318.35
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "a_68660_n8179#" 33.4062
cap "LD1" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT" 163.948
cap "a_58922_n20026#" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" 92.3862
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 0.00878202
cap "a_22617_n25038#" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" 2.63455
cap "a_8980_n6748#" "7b_divider_magic_2.CLK" 2.00141
cap "a_30033_n14643#" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 0.0546428
cap "a_17043_53335#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 62.9031
cap "D7" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 0.418623
cap "D10" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.112832
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" "a_71150_n23489#" 2.31167
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "D0" 41.7084
cap "Q23" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 585.715
cap "a_34009_n15837#" "a_34009_n14643#" 20.6349
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q" "D12" 168.66
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 3.1489
cap "a_7098_59889#" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 124.825
cap "Q27" "VDD" 8536.11
cap "a_81053_n12929#" "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" 166.762
cap "A1" "VDD" 40746.1
cap "Q07" "a_10727_n7287#" 0.51912
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "Q02" 52.9822
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "a_18618_n12383#" 127.709
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 228.683
cap "a_7259_40116#" "a_7098_39008#" 1.13879
cap "a_7743_39580#" "a_8292_39008#" 0.798276
cap "VDD" "a_36596_n13382#" 1155.57
cap "D7" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 3.88917
cap "Q06" "a_27612_n11964#" 0.401787
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 21.3868
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "D17G" 1007.18
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 3.42779
cap "a_17490_52919#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 83.4159
cap "a_14944_n10054#" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 1.18723
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "Q05" 0.494576
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "Q04" 5.24023
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" "Q05" 536.266
cap "D7" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" -2.00108e-17
cap "VDD" "a_19784_n19011#" 16.8745
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 63.6441
cap "LD1" "Q13" 10.4526
cap "a_15648_50005#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 6.56382
cap "D7" "a_14677_50238#" 12.4112
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "a_15648_50005#" 44.6014
cap "LD2" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 2.17332
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" 0.0387644
cap "a_65792_n8340#" "Q12" 2.59711
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "D3" 1.02905
cap "VDD" "a_7142_48911#" 12.3825
cap "a_66024_n23347#" "a_66440_n23347#" 0.581635
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" 4.67756
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 0.597014
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" 910.296
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "a_62435_n18849#" 0.580475
cap "a_62766_n9407#" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 0.177344
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_5448_38170#" 0.828906
cap "a_12545_52919#" "a_12545_53335#" 2.22258
cap "a_7593_52257#" "a_8172_52430#" 651.048
cap "LD0" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 0.765646
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" "D10" 31.4097
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" 4.67756
cap "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 673.517
cap "VCTRL_OBV" "a_34443_2598#" 0.609967
cap "a_64684_n8179#" "a_65792_n7146#" 0.0715921
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "LD1" 0.550802
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" 910.296
cap "a_62566_n15817#" "a_62766_n15817#" 296.58
cap "a_62896_n12929#" "VDD" 85.8991
cap "D15" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 3.61141
cap "7b_divider_magic_1.LD" "a_8292_55913#" 0.395954
cap "VDD_TEST" "A3" 36.2849
cap "Q13" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 2.60823
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "a_70734_n18991#" 0.972716
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 0.0462925
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "a_19584_n19011#" 0.0173437
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 291.732
cap "D26G" "a_12995_44912#" 0.983142
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" "a_26272_n8316#" 0.0546428
cap "D15" "a_58940_n18402#" 230.93
cap "a_15920_n10010#" "D5" 5.13897
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_2.CLK" 22.0161
cap "D16" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" 31.7476
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_2.IN" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 964.759
cap "a_n379_48911#" "a_815_48911#" 20.6349
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" "a_308_41257#" 0.210312
cap "Q06" "a_10727_n12503#" 37.8838
cap "Q27" "a_12545_59901#" 344.23
cap "Q23" "a_10437_59883#" 1.31527
cap "a_11267_n20977#" "D6" 7.86298
cap "7b_divider_magic_1.LD" "Q22" 11240.4
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "D0" 0.467465
cap "7b_divider_magic_2.CLK" "a_26272_n13533#" 0.398849
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN" 163.87
cap "7b_divider_magic_1.OR_magic_1.VOUT" "a_10152_28482#" 0.436305
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" "D3" 113.388
cap "a_5525_45233#" "a_4463_44037#" 0.114283
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 2.20985
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 3.1489
cap "a_4463_44237#" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 0.12323
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "a_4331_41257#" 0.0783374
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_5525_49663#" 0.108368
cap "a_62435_n17918#" "Q16" 4.42998
cap "a_10466_n12949#" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 0.00322445
cap "a_58940_n22900#" "Q13" 80.4818
cap "LD1" "a_62766_n9407#" 27.8712
cap "a_10727_n12019#" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 0.129046
cap "D17G" "a_58790_n8297#" 192.595
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 1.18243
cap "a_11368_60299#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 0.609565
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 178.133
cap "a_4463_40061#" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 397.486
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" 0.0327229
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 0.263561
cap "7b_divider_magic_0.mux_magic_0.AND2_magic_0.A" "a_89997_n18140#" 211.659
cap "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 1072.95
cap "D2" "Q03" 1975.84
cap "D5" "a_17422_n11964#" 1.16808
cap "D4" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 25.8373
cap "Q22" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" 1.00156
cap "a_22096_n9426#" "Q01" 0.3821
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" 44.9193
cap "D7" "a_2042_44125#" 46.4452
cap "a_73246_n13513#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 195.205
cap "a_74786_n10975#" "a_74786_n9567#" 475.1
cap "a_68873_n23489#" "D13" 0.026328
cap "a_73567_n25018#" "VDD" 894.887
cap "D13" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 66.205
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 163.87
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" "D5" 140.591
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "a_8980_n6748#" 172.782
cap "a_2526_50451#" "a_2042_50987#" 472.779
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" "D5" 0.671881
cap "a_44728_8770#" "a_44428_9598#" 0.00832975
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "Q24" 1.46326
cap "7b_divider_magic_2.CLK" "a_19375_n2567#" 942.251
cap "A1" "a_83419_n11944#" 0.203241
cap "a_13039_47086#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 2.51306
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "F_IN" 12.6351
cap "Q23" "D27G" 1153.94
cap "a_2042_44125#" "a_2376_42855#" 2.1175
cap "a_44428_9598#" "a_44728_10426#" 0.00832975
cap "D15" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" 7.29321
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "a_11416_n15837#" 0.170328
cap "a_11416_n9427#" "a_10727_n7287#" 0.30255
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "D2" 0.135247
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "VDD" 1195.12
cap "a_68660_n15752#" "D16G" 42.5238
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 178.133
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "D14" 0.135247
cap "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" "a_22617_n20540#" 0.383791
cap "a_7772_n20493#" "a_7772_n20977#" 33.5366
cap "a_2526_50451#" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 0.842196
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "LD2" 4.70085
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 120.356
cap "a_62417_n20026#" "a_62417_n20473#" 14.2326
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" "a_69555_n20026#" 143.706
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "VDD" 1345.23
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 3.2019
cap "a_232_57191#" "Q27" 0.114601
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "Q23" 1.22469
cap "a_62833_n20026#" "VDD" 5.19067
cap "D7" "a_815_41801#" 119.23
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "a_11285_n18422#" 415.425
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "a_7790_n18422#" 368.409
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" "D16G" 0.514264
cap "D7" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 79.1916
cap "a_11267_n20977#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 0.210161
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 0.235097
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 0.0536772
cap "a_18405_n20977#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 54.2281
cap "a_62766_n14623#" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 0.177344
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 1.08097
cap "VCTRL_OBV" "A_MUX_6.IN1" 104.723
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 168.844
cap "a_7640_n7123#" "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" 121.558
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "7b_divider_magic_2.CLK" 13.9028
cap "a_7640_n7123#" "a_7440_n8317#" 2.89001
cap "VDD" "a_4838_41801#" 101.16
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 468.71
cap "7b_divider_magic_1.DFF_magic_0.D" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 25.7337
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 125.157
cap "Q01" "a_26072_n8316#" 3.42048
cap "a_60130_n8136#" "a_62032_n7713#" 0.0212284
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "D5" 29.9652
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 850.479
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 693.767
cap "a_70312_n10600#" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 2.42414
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" "F_IN" 86.4389
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "a_8336_45777#" 0.926961
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 16.4212
cap "D11" "a_14935_56388#" 38.5407
cap "Q15" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 14.7583
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "a_1926_60433#" 1.03371
cap "Q27" "a_4463_54859#" 39.0807
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "Q25" 0.349033
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 228.683
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "D5" 6.8041
cap "a_29489_n16344#" "a_29489_n15150#" 6.3841
cap "a_22096_n15837#" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 127.709
cap "a_68673_n18991#" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" 22.6809
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_62417_n20026#" 2.8032
cap "a_7259_44125#" "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 8.89762
cap "a_29222_n11081#" "a_29438_n11081#" 913.551
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" "D12" 1185.41
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" "VDD" 1085.79
cap "VDD" "Q07" 8536.72
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D" "Q02" 1.09742
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "a_10727_n7287#" 509.882
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q" "a_17510_n8199#" 1.37059
cap "D16" "a_58790_n13513#" 170.704
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D" 422.668
cap "VDD" "a_15920_n15227#" 4.06596
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 18.819
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "a_68572_n10975#" 0.00151341
cap "a_74786_n14784#" "a_76688_n15207#" 0.0212284
cap "a_n698_56714#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 0.00322445
cap "a_4463_54227#" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 0.0357662
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D" "D11" 3.82845
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 0.820271
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 792.359
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 0.00764402
cap "D13" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" 5.91631
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D" 0.204806
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 8.87732
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 33.0712
cap "P12" "7b_divider_magic_0.mux_magic_0.AND2_magic_0.A" 9.93257
cap "a_n886_49663#" "F_IN" 0.657594
cap "a_19584_n19011#" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 114.993
cap "Q06" "a_11616_n15837#" 36.1146
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "a_68673_n18991#" 314.776
cap "a_12956_n14804#" "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" 4.90098
cap "a_17510_n15772#" "a_14944_n15271#" 0.063369
cap "D16" "a_60130_n14784#" 56.2256
cap "a_13039_45456#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 29.2303
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "D9" 2.13373
cap "S1" "a_20945_11785#" 14.7749
cap "A_MUX_1.Tr_Gate_1.CLK" "a_18550_11273#" 2.56685
cap "D15" "OUT1" 319.272
cap "Q25" "a_4838_48911#" 120.013
cap "a_32939_9624#" "CP_1_0.VCTRL" 513.103
cap "PFD_T2_0.Buffer_V_2_0.IN" "PFD_T2_0.INV_mag_1.IN" 595.234
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D" "a_25122_n15227#" 277.971
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" "D17G" 8.94259
cap "a_60130_n8136#" "A1" 16.0524
cap "Q04" "D0" 135.174
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_12545_56406#" 11.5238
cap "D16" "a_72137_n20520#" 1.36812
cap "A_MUX_3.Tr_Gate_1.CLK" "DN_INPUT" 12.8917
cap "A1" "a_80639_n15130#" 86.7033
cap "a_43528_10426#" "a_43828_11254#" 0.00832975
cap "a_17043_56822#" "D27G" 2.36111
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" 457.715
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "Q26" 7.82485
cap "OUT01" "a_22967_8787#" 0.0396263
cap "a_11285_n18422#" "Q06" 0.0177118
cap "PFD_T2_0.INV_mag_0.IN" "PFD_T2_0.INV_mag_1.OUT" 404.331
cap "PFD_T2_0.INV_mag_1.IN" "PFD_T2_0.FIN" 6.86693
cap "VDD" "a_5448_38170#" 79.4464
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 1283.7
cap "a_73246_n12319#" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 127.709
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "Q16" 20.4996
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 2163.16
cap "D14" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 493.287
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.00604581
cap "a_18405_n24544#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" 1.98628
cap "a_11267_n24991#" "D2" 0.301304
cap "a_17523_n19011#" "D1" 37.9597
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 2942.8
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 0.374254
cap "D16" "D17G" 662.729
cap "VDD" "a_42928_12082#" 256.893
cap "A1" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 691.325
cap "a_19584_n19011#" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 0.132816
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" 0.424783
cap "a_65792_n12363#" "D16G" 18.719
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 0.00878202
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN" "D10" 2.67297
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT" 163.268
cap "a_n753_58693#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 397.486
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 5.07359
cap "a_66094_n10034#" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 114.43
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_2.CLK" 30.1955
cap "7b_divider_magic_2.OR_magic_2.VOUT" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" 569.332
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" "D16G" 410.028
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "D10" 20.2203
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "a_65792_n13557#" 0.102929
cap "D26G" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 8.14176
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_0.DFF_magic_0.D" 381.951
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "Q02" 0.0253804
cap "a_58940_n17918#" "Q12" 0.248094
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 8.12539
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 15.7993
cap "Q25" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 1.40178
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "Q02" 67.342
cap "a_17723_n23509#" "a_17939_n23509#" 325.606
cap "7b_divider_magic_2.mux_magic_0.AND2_magic_0.A" "a_40387_n17785#" 0.0357662
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 79.5548
cap "a_17510_n10555#" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 0.0100496
cap "a_7743_44669#" "D10" 16.74
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "a_62766_n14623#" 0.0244163
cap "a_80733_n23674#" "A1" 0.0212934
cap "D13" "OUT1" 341.084
cap "a_12545_49268#" "D8" 0.299835
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "a_33798_n8400#" 5.81468
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.DFF_magic_0.D" 90.2659
cap "Q27" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 0.761433
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "VDD" 1168.57
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 1198.59
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "a_10466_n7733#" 654.223
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_66593_n16137#" 654.223
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 2.6711
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" 197.962
cap "Q17" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 77.8795
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "Q13" 0.528581
cap "a_2955_42690#" "Q26" 0.0112572
cap "a_18618_n9933#" "a_19162_n9426#" 292.79
cap "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" "a_44716_1837#" 854.752
cap "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" "a_44716_n517#" 736.731
cap "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" "a_41879_n196#" 902.378
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "a_32269_n11964#" 172.782
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 1.08097
cap "Q23" "a_10179_50238#" 12.1126
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "F_IN" 18.9069
cap "7b_divider_magic_1.DFF_magic_0.D" "7b_divider_magic_1.P2" 627.139
cap "a_83419_n16192#" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 397.486
cap "a_73246_n7102#" "VDD" 983.138
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 17.9506
cap "7b_divider_magic_0.OR_magic_2.A" "P12" 921.344
cap "A1" "7b_divider_magic_0.OR_magic_1.VOUT" 20.8368
cap "a_15170_n20046#" "VDD" 1.79784
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 0.0309488
cap "D26G" "a_2376_52257#" 55.3886
cap "a_4838_52887#" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 119.965
cap "7b_divider_magic_1.p3_gen_magic_0.P3" "VDD" 2634.06
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" 880.467
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" "a_17523_n23509#" 379.438
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "a_30767_n12949#" 4.08948
cap "a_14642_n13577#" "a_15186_n13533#" 295.691
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" "D3" 15.7205
cap "a_32269_n11964#" "a_33465_n13577#" 0.114283
cap "a_7743_35604#" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 0.189923
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "D3" 216.484
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "D2" 47.0086
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D" "D0" 8.27074
cap "a_33465_n13577#" "a_34009_n13533#" 297.874
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" "D12" 331.417
cap "Q11" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 17.1242
cap "VDD" "a_11416_n9427#" 1018.76
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 3.1489
cap "LD0" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 0.560134
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT" 407.22
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D" 422.668
cap "a_4518_37799#" "a_5448_37306#" 153.097
cap "a_7772_n20046#" "VDD" 15.1006
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_8292_45233#" 1.47476
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "Q24" 0.0306876
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "LD0" 0.550802
cap "D6" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 4.84743
cap "a_29438_n11081#" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 0.142405
cap "a_15419_56388#" "a_15866_56388#" 13.6652
cap "Q11" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 639.57
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" "a_17043_56406#" 92.3862
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" "a_14935_56388#" 297.328
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D" 102.91
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "a_12992_56406#" 62.9364
cap "a_70934_n23489#" "VDD" 17.7799
cap "VDD" "a_64106_n9568#" 941.381
cap "a_308_45233#" "a_n379_45777#" 3.08302
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT" "VDD" 1148.54
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D" "a_1881_49879#" 0.0757386
cap "a_7098_49879#" "D8" 2.06849
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "a_26272_n8316#" 0.177344
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 86.4389
cap "a_12995_44912#" "Q24" 57.4771
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_17490_59901#" 0.559061
cap "D7" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 528.728
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 8.09164
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 0.962247
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "D8" 14.8269
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "a_7259_50987#" 0.0240125
cap "a_66024_n23347#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 6.37791
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 0.686046
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 405.441
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "Q07" 117.308
cap "a_73446_n15817#" "a_73246_n14623#" 3.08302
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 0.0666982
cap "Q12" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 1.00191
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "D4" 91.2948
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "VDD" 1038.45
cap "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 1096.62
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 1.68307
cap "D10" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 49.0438
cap "a_19375_n2567#" "D3" 293.955
cap "a_58922_n20473#" "a_59356_n18849#" 0.304324
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "D15" 0.32407
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 0.155498
cap "VDD" "a_58940_n18849#" 15.0701
cap "Q01" "Q02" 505.051
cap "a_45628_9598#" "a_45028_9598#" 41.4735
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "a_77222_n13513#" 0.465165
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "a_83507_n15752#" 1.15224
cap "a_3075_49879#" "a_4331_49663#" 7.74672
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 396.278
cap "a_3075_45233#" "LD2" 0.395954
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 15.7265
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 2443.35
cap "Q07" "a_25383_n10456#" 0.412498
cap "a_22096_n9426#" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 0.102929
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "D12" 169.811
cap "D5" "D4" 29.6419
cap "a_7790_n18869#" "a_8206_n18869#" 2.22258
cap "a_69768_n9913#" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 0.102929
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "a_62566_n10601#" 127.709
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 16.3363
cap "7b_divider_magic_2.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_2.mux_magic_0.OR_magic_0.A" 1.08097
cap "a_7259_54805#" "VDD" 942.542
cap "a_2290_41559#" "Q26" 0.491948
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "Q12" 0.0253804
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" "VDD" 5299.66
cap "a_3075_45233#" "a_4331_45233#" 7.74672
cap "a_11267_n20493#" "D6" 242.57
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "a_62851_n18849#" 76.0813
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_59356_n18849#" 1.56769
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_58940_n18849#" 101.994
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 6.18342
cap "a_6032_45777#" "F_IN" 171.966
cap "a_4331_59889#" "Q26" 25.4391
cap "a_7098_59889#" "F_IN" 223.113
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" "D1" 39.2734
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 1.1198
cap "a_16980_n2227#" "a_19375_n2567#" 9.69791
cap "a_10466_n12949#" "a_11746_n12949#" 6.51961
cap "7b_divider_magic_0.DFF_magic_0.D" "a_86893_n8380#" 549.726
cap "Q14" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 1.10079
cap "Q15" "a_78762_n13352#" 5.55466
cap "a_11683_n20046#" "D6" 3.71035
cap "UP" "S3" 360.815
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 1.08097
cap "7b_divider_magic_2.p3_gen_magic_0.P3" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 0.384591
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 0.0940318
cap "a_19784_n23509#" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 0.0189879
cap "a_20000_n23509#" "a_19584_n23509#" 278.439
cap "a_66320_n24524#" "D16G" 1.56769
cap "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A" "VDD" 1401.97
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 401.006
cap "D7" "a_n886_45233#" 3.93911
cap "a_n754_50883#" "F_IN" 15.9349
cap "a_68673_n18991#" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 0.0439826
cap "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" 4.27709
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 368.584
cap "D13" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 997.708
cap "PFD_T2_0.INV_mag_0.OUT" "A_MUX_3.Tr_Gate_1.CLK" 0.0543009
cap "a_44728_8770#" "a_45328_8770#" 41.4735
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "VDD" 1091.24
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" "A1" 23.3832
cap "VDD" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" 2548.74
cap "a_7098_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 1.84418
cap "a_19162_n10620#" "Q02" 29.8395
cap "a_11416_n14643#" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 124.825
cap "LD1" "a_62566_n10601#" 0.395954
cap "D9" "D27G" 12.1292
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" "Q26" 10.0761
cap "Q22" "a_10921_56388#" 80.4818
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "D13" 54.8202
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "D16G" 9.02347
cap "7b_divider_magic_1.LD" "Q27" 163.697
cap "LD0" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 1.14709
cap "a_8292_45233#" "a_7259_44125#" 0.0715921
cap "a_7098_45233#" "a_7743_44669#" 0.114283
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "D16G" 55.8306
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "Q12" 0.0398086
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" 0.561448
cap "a_80639_n16324#" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 127.709
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_2.IN" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" 964.759
cap "a_7743_35604#" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 2.67185
cap "a_11267_n24544#" "D6" 57.7747
cap "a_22880_10947#" "a_22967_8787#" 0.000621981
cap "a_7743_39580#" "F_IN" 27.841
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" "Q26" 61.4942
cap "a_11285_n22920#" "D4" 40.033
cap "a_4463_58693#" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D" 0.108308
cap "a_n753_58893#" "a_n698_56714#" 2.1175
cap "Q25" "a_8292_59889#" 0.290953
cap "a_43528_8976#" "CP_1_0.VCTRL" 0.994828
cap "a_43228_9598#" "A_MUX_6.IN1" 37.8425
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_10921_59883#" 62.9364
cap "D10" "a_10437_59883#" 8.88817
cap "a_5525_34816#" "a_7098_35032#" 3.29081
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 0.572112
cap "a_66094_n10034#" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 12.8949
cap "Q15" "a_58922_n25455#" 4.24708
cap "a_11267_n20977#" "Q05" 0.188265
cap "a_62435_n22900#" "VDD" 221.27
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" "D0" 53.2495
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "a_18405_n20493#" 23.5201
cap "a_15170_n20046#" "a_14754_n20493#" 13.0214
cap "a_58590_n15817#" "Q13" 0.882062
cap "A1" "a_58790_n9407#" 124.984
cap "a_67070_n9990#" "a_66593_n10920#" 153.097
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D" "a_74786_n9567#" 123.245
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "D9" 53.0925
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "a_14642_n7166#" 127.709
cap "a_18618_n7166#" "LD0" 0.663505
cap "a_22096_n10620#" "D2" 2.28358
cap "Q23" "a_187_37545#" 1.67003
cap "VDD" "a_815_45777#" 17.2892
cap "LD0" "a_11746_n7733#" 0.828906
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" "a_10882_n7733#" 0.0915423
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" "a_30234_n6845#" 89.9795
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT" "a_27612_n8155#" 0.000461997
cap "a_4935_38147#" "F_IN" 1.96181
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 0.794493
cap "D6" "a_11746_n7733#" 0.438681
cap "a_26072_n7122#" "a_27612_n8155#" 0.0715921
cap "VDD" "a_26272_n12339#" 101.16
cap "a_11267_n20493#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 0.000179239
cap "a_20787_n20540#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 8.18216
cap "a_18405_n20493#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 83.4159
cap "a_15170_n20046#" "a_14754_n20046#" 2.22258
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 0.305474
cap "D15" "a_83507_n13396#" 85.2366
cap "a_84615_n16324#" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" 2.93418
cap "a_69768_n13557#" "VDD" 870.968
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "VDD" 1030.91
cap "VDD" "a_2042_50987#" 921.449
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 4.70085
cap "a_70312_n8296#" "a_70312_n7102#" 20.6349
cap "a_11150_48721#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 0.387435
cap "Q21" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 30.3436
cap "Q25" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 134.824
cap "Q17" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 24.8927
cap "A1" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 229.45
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" "D17G" 1.80604
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D" 6.0765
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "Q03" 0.222624
cap "Q06" "a_10727_n12019#" 12.4897
cap "a_65792_n7146#" "a_66336_n7102#" 296.58
cap "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 0.702439
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_7772_n20046#" 0.477183
cap "a_90197_n19334#" "7b_divider_magic_0.mux_magic_0.IN1" 2.00497
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_4473_31077#" 25.4395
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 1.08097
cap "a_11616_n14643#" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 0.0244163
cap "a_7259_40116#" "Q25" 1.26975
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 1.1198
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 0.332964
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 3.38928
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "D14" 81.2035
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_0.OR_magic_1.VOUT" 0.240962
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 6.90037
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 6.18342
cap "Q15" "a_66320_n20026#" 0.030204
cap "Q14" "a_69555_n20026#" 368.362
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 2164.9
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "a_30033_n14643#" 16.9668
cap "D10" "D27G" 936.843
cap "a_69768_n11107#" "VDD" 975.054
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 10.7244
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 0.6945
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D" "D8" 138.672
cap "Q22" "a_308_41257#" 0.0192177
cap "Q11" "a_77222_n7102#" 0.0162546
cap "D2" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 1.18243
cap "a_29791_n13168#" "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 111.042
cap "7b_divider_magic_2.mux_magic_0.AND2_magic_0.A" "D0" 401.829
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 0.854143
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "Q24" 2.22147
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 1.13108
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "D3" 0.569866
cap "a_8292_45233#" "VDD" 984.262
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_2.IN" "7b_divider_magic_2.OR_magic_1.VOUT" 1.11442
cap "D5" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 106.841
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 0.105244
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "a_8980_n11964#" 0.423218
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 6.19382
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "a_1882_59889#" 0.108368
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" "a_2042_44125#" 0.0240125
cap "a_58590_n14623#" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 1.84418
cap "a_15920_n10010#" "Q02" 30.1227
cap "D15" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D" 17.8893
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "D9" 0.663548
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "D10" 1.31478
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 1.8688
cap "a_43828_11460#" "a_43228_11460#" 41.4735
cap "a_n753_58693#" "a_n753_58893#" 475.1
cap "Q14" "a_68673_n18991#" 20.7849
cap "Q15" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" 97.036
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" "a_68873_n18991#" 9.90974
cap "a_12545_60317#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 0.00684873
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 245.811
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" "a_12992_56406#" 9.28579
cap "a_17523_n19011#" "a_17723_n19011#" 518.76
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" "D12" 5.76331
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "a_17939_n19011#" 44.6014
cap "a_26402_n10010#" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 0.828906
cap "7b_divider_magic_1.DFF_magic_0.D" "a_5525_34816#" 0.725215
cap "a_91537_n19173#" "VDD" 925.565
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "a_4331_34816#" 15.7241
cap "a_71937_n25018#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" 1.28008
cap "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 212.029
cap "D7" "VDD" 9036.36
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "D17G" 1.76417
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 4.34228
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 1294.6
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 156.699
cap "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 244.13
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "Q17" 100.986
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 0.0109723
cap "Q25" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 1.0071
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "D11" 12.5905
cap "a_10179_48177#" "a_11150_47944#" 278.439
cap "a_20787_n25038#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" 1.28008
cap "a_7772_n24544#" "a_8188_n24544#" 2.22258
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 259.832
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "a_14754_n24544#" 101.994
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" 0.523754
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 1.08097
cap "VDD" "a_2376_42855#" 970.461
cap "a_15186_n8316#" "7b_divider_magic_2.CLK" 9.90682
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" "a_69089_n18991#" 24.7297
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "a_68873_n18991#" 104.391
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 0.452636
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" "Q02" 146.928
cap "a_61616_n7713#" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 654.223
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" "a_77222_n8296#" 124.825
cap "a_7259_54805#" "a_4463_54859#" 0.076053
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "a_14874_n22920#" 0.0225536
cap "D5" "a_22096_n15837#" 0.410629
cap "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 400.5
cap "D15" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 20.2203
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" 61.7402
cap "7b_divider_magic_1.p3_gen_magic_0.P3" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 289.418
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" 290.498
cap "a_73446_n9406#" "D12" 167.668
cap "a_11150_48721#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 11.3618
cap "a_66336_n12319#" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 29.1581
cap "D2" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 187.796
cap "a_68660_n15752#" "a_69768_n16324#" 0.0715921
cap "7b_divider_magic_2.DFF_magic_0.D" "a_33798_n8400#" 571.085
cap "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" "D0" 2.64551
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 1.08097
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "D2" 26.1461
cap "VDD" "a_1925_48911#" 3.88275
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "D11" 0.145562
cap "a_77552_n9990#" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 0.536772
cap "a_32467_10269#" "UP" 67.9066
cap "DN" "Tappered_Buffer_7.IN" 365.202
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 0.0462925
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "a_28293_n16212#" 0.168908
cap "a_85159_n12319#" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 0.926961
cap "a_80941_n13148#" "a_83507_n13396#" 0.063369
cap "a_n754_54227#" "a_n754_54859#" 475.1
cap "a_10179_50238#" "D9" 0.174216
cap "a_12995_46542#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 48.4453
cap "a_50528_5246#" "VDD_TEST" 14507.9
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 31.4603
cap "a_14754_n24991#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" 3.76345
cap "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" 425.59
cap "PFD_T2_0.INV_mag_1.OUT" "UP" 70.5346
cap "VDD" "Q04" 13000.5
cap "a_58590_n7103#" "a_60130_n6728#" 0.798276
cap "a_7259_58781#" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 411.547
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 33.0712
cap "D7" "a_12545_59901#" 57.3013
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 1.18243
cap "a_7743_35604#" "VDD" 1547.6
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 0.022733
cap "a_64106_n14784#" "a_66094_n15251#" 1.52664
cap "LD2" "F_IN" 1073.01
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 0.494819
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" "a_22617_n20540#" 0.680697
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 155.709
cap "a_43228_9598#" "a_43828_9598#" 41.4735
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" 1.42384
cap "Q02" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 28.1726
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "D3" 0.331649
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" "D2" 9.69697
cap "a_14874_n18869#" "D5" 12.3503
cap "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" 0.0387644
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 0.0218593
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" "a_n886_41257#" 250.568
cap "a_6032_41801#" "a_7726_41671#" 5.6505
cap "a_7507_41559#" "a_8172_42690#" 14.1428
cap "a_4331_45233#" "F_IN" 0.356393
cap "VDD" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" 1336.3
cap "Q05" "a_25122_n15227#" 0.033721
cap "Q04" "a_25383_n15673#" 0.283255
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT" "7b_divider_magic_0.OR_magic_1.VOUT" 413.055
cap "a_18618_n15150#" "D3" 2.24825
cap "a_19375_n2567#" "F_IN" 0.000340461
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 111.426
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 0.118736
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "D11" 85.8516
cap "a_66024_n17918#" "VDD" 375.573
cap "VDD" "a_23636_n13372#" 928.742
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 2.2167
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 2.11801
cap "a_2509_52153#" "D8" 0.00313653
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" 52.9499
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" "a_58940_n22416#" 453.903
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 192.521
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "a_20000_n19011#" 192.149
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN" "VDD" 1176.63
cap "a_12545_60317#" "D27G" 0.62055
cap "a_45628_9598#" "a_45928_8770#" 0.00832975
cap "a_10179_50238#" "D10" 7.65907
cap "D14" "a_62435_n18849#" 54.067
cap "VDD" "a_76688_n9990#" 4.06596
cap "a_7098_35032#" "F_IN" 270.346
cap "A1" "a_70312_n9406#" 10.6277
cap "VDD" "a_4473_31077#" 1585.93
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 0.291686
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "VDD" 1392.6
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "a_11701_n23367#" 76.0813
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "a_62435_n17918#" 84.5687
cap "a_13039_45456#" "F_IN" 0.0219475
cap "a_61616_n7713#" "D12" 2.09691
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" "a_81366_n8999#" 615.138
cap "a_11701_n23367#" "D3" 5.51297
cap "a_10659_29026#" "a_11853_29026#" 20.6349
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 0.0447438
cap "A_MUX_3.Tr_Gate_1.CLK" "UP1" 490.841
cap "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 226.233
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "F_IN" 118.625
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "Q26" 0.295947
cap "a_44728_10632#" "A_MUX_6.IN1" 1.55514
cap "VDD_TEST" "a_50810_1389#" 6138.82
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 4.70085
cap "D16" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 0.498256
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 1.1198
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "D3" 20.2203
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D" 1386.23
cap "a_3007_37649#" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 1.07804
cap "Q15" "a_62435_n18849#" 45.5586
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" "a_65904_n24524#" 0.474674
cap "a_62417_n24524#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" 92.3862
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D" 1.71075
cap "a_4463_36036#" "a_5448_37306#" 0.0212284
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" "Q24" 0.553255
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "a_13476_59901#" 56.9601
cap "D2" "a_11416_n15837#" 2.46221
cap "7b_divider_magic_2.OR_magic_2.A" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 6.36314
cap "P02" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 0.211662
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "a_66336_n8296#" 27.8712
cap "Q04" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 1.36216
cap "LD2" "a_308_53639#" 195.131
cap "a_7743_55349#" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 2.54706
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "Q25" 76.9576
cap "Q21" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 147.161
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" "a_76688_n9990#" 0.0915423
cap "a_62566_n9407#" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 0.465165
cap "a_17043_49268#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 101.994
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 1.12793
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" "a_86893_n8380#" 6.97641
cap "a_61877_n6783#" "a_62032_n7713#" 1.64266
cap "Q11" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 0.24935
cap "Q23" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 0.233365
cap "VDD" "a_17510_n13416#" 928.742
cap "D14" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 4.02032
cap "P12" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 655.215
cap "VCO_DFF_C_0.VCO_C_0.OUTB" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 702.94
cap "DN1" "DN_INPUT" 466.166
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D" 0.355453
cap "Q25" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D" 2.90279
cap "a_10437_52799#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 384.189
cap "LD0" "a_11746_n12949#" 0.828906
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" 0.561448
cap "a_90197_n18140#" "7b_divider_magic_0.mux_magic_0.OR_magic_0.A" 0.926961
cap "a_91537_n19173#" "7b_divider_magic_0.mux_magic_0.OR_magic_0.B" 411.546
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 9.89518
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT" "7b_divider_magic_0.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 0.0400411
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 26.3837
cap "VDD" "a_19162_n9426#" 3.88275
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "A1" 12.6351
cap "D12" "a_69768_n7146#" 0.168545
cap "Q05" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 21.4751
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "VDD" 1091.24
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 1.77054
cap "a_11150_48721#" "Q24" 8.46959
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 21.3587
cap "a_11368_52799#" "D8" 54.1846
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "a_66024_n23347#" 0.746967
cap "a_11267_n20493#" "Q05" 0.0213629
cap "a_42628_11460#" "a_42928_12082#" 14.855
cap "D16G" "VDD" 6528.9
cap "7b_divider_magic_1.DFF_magic_0.D" "F_IN" 1927.11
cap "a_68660_n13396#" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 0.0100496
cap "a_77422_n13513#" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 0.0546428
cap "Q14" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 0.846118
cap "Q15" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 0.494576
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" "Q02" 176.093
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" "a_8336_38040#" 29.1581
cap "a_78762_n13352#" "Q17" 1.05264
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" "a_17974_59901#" 69.7847
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "a_17490_59901#" 62.7352
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "a_26272_n7122#" 1.09453
cap "a_13534_n8199#" "a_14642_n8360#" 1.13879
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D" "a_15443_n10940#" 277.697
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 86.6906
cap "Q07" "Q06" 6558.48
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" "a_17043_53335#" 0.17295
cap "VDD_TEST" "RES_74k_1.M" 673.829
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "Q16" 310.169
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 21.3868
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "a_88821_n8380#" 309.157
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "Q04" 2.29084
cap "D16" "a_69555_n24971#" 240.275
cap "a_43228_8148#" "a_43528_8976#" 0.00832975
cap "a_66024_n22900#" "Q15" 0.0651351
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 0.0076275
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_15186_n13533#" 27.8712
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_22096_n13533#" 195.205
cap "D13" "a_67070_n9990#" 0.00313653
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 10.522
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "VDD" 1026.88
cap "a_2043_58781#" "Q27" 10.4242
cap "a_4463_58893#" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 0.0240125
cap "a_11368_59883#" "a_12992_59901#" 0.510241
cap "D7" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 46.0174
cap "a_73567_n20520#" "VDD" 881.771
cap "a_n886_49663#" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 250.568
cap "a_70934_n18991#" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" 1.38376
cap "a_71150_n18991#" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 109.08
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_7440_n14643#" 0.108368
cap "a_15648_47944#" "D9" 1.83931
cap "D5" "a_15443_n16157#" 64.6372
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 0.155498
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "VDD" 1220.41
cap "a_45028_8148#" "A_MUX_6.IN1" 228.951
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "a_22096_n8316#" 0.102929
cap "a_17422_n6747#" "a_18618_n8360#" 0.114283
cap "Q15" "D14" 625.29
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" "a_69768_n8340#" 0.102929
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "a_88821_n8380#" 31.4893
cap "Q11" "a_73246_n8296#" 15.4052
cap "Q14" "a_77222_n13513#" 0.0272569
cap "a_11267_n24544#" "Q05" 689.995
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" "a_14874_n22436#" 296.627
cap "a_17974_49268#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 54.2281
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 9.55811
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 100.94
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" "Q04" 64.0854
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "a_62032_n12929#" 0.0915423
cap "a_58790_n15817#" "VDD" 55.9487
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "D12" 9.80647
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 179.225
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D" "D16" 3.82845
cap "a_60130_n13352#" "a_58590_n13513#" 1.13879
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" "A1" 31.8982
cap "VCTRL2" "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 197.838
cap "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 387.723
cap "a_8292_59889#" "D11" 1.66322
cap "a_232_56327#" "D27G" 0.438681
cap "A_MUX_6.IN1" "a_43828_9804#" 12.0155
cap "a_7098_59889#" "a_7142_60433#" 297.874
cap "a_1882_55913#" "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" 0.210312
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "VDD" 1176.44
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" 52.9499
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "a_18405_n20046#" 1.98628
cap "D2" "a_19584_n23509#" 18.0197
cap "A_MUX_6.IN1" "a_45028_9804#" 11.8546
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "Q16" 20.0315
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" "a_15648_50005#" 24.7297
cap "a_308_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 0.102929
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 14.6709
cap "a_58922_n25455#" "Q17" 0.28069
cap "a_58590_n13513#" "a_58790_n12319#" 3.08302
cap "D4" "Q02" 94.7262
cap "VDD" "a_23636_n10995#" 1547.6
cap "a_58922_n20473#" "D17G" 2.13344
cap "D16" "a_62417_n20026#" 78.6245
cap "a_187_37545#" "D10" 11.7271
cap "7b_divider_magic_1.OR_magic_1.VOUT" "7b_divider_magic_1.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 0.240962
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_1.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 0.183756
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "Q16" 0.00878202
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 0.264383
cap "a_4331_53639#" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 222.898
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 0.0199136
cap "a_8980_n16212#" "Q07" 9.82111
cap "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 2163.16
cap "D7" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 24.5614
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 1.08097
cap "a_69555_n24524#" "a_69555_n24971#" 13.8836
cap "7b_divider_magic_2.DFF_magic_0.D" "7b_divider_magic_2.OR_magic_1.VOUT" 1.87988
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_232_57191#" 4.08948
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_0.mux_magic_0.IN1" 4.00275
cap "a_58940_n17918#" "a_58590_n15817#" 0.0646604
cap "a_5448_57191#" "a_4518_56714#" 153.097
cap "a_1882_55913#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 0.102929
cap "a_17510_n15772#" "a_17422_n16212#" 475.1
cap "a_14944_n15271#" "a_15056_n15227#" 29.1771
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" "a_12956_n16212#" 2.54706
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" "VDD" 2027.39
cap "a_69768_n9913#" "a_69768_n8340#" 3.29081
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" "a_33465_n12383#" 250.568
cap "a_85159_n13513#" "7b_divider_magic_0.DFF_magic_0.D" 2.28086
cap "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 4.70085
cap "Q13" "a_85159_n14623#" 2.00497
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 0.175217
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "a_70312_n15817#" 3.28691
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN" "VDD" 2018.68
cap "a_18405_n20977#" "D4" 27.2214
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "a_60130_n10976#" 0.423218
cap "G_source_dn" "A3" 1.49602
cap "A0" "ITAIL_SINK" 0.174406
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "D11" 44.8106
cap "D27G" "a_17043_59901#" 0.428685
cap "VCO_DFF_C_0.VCO_C_0.OUTB" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 17.8893
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_62032_n7713#" 4.08948
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 1320.46
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 2.4598
cap "D5" "7b_divider_magic_2.CLK" 660.394
cap "a_10882_n12949#" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 0.0915423
cap "Q27" "a_308_41257#" 1.10337
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "D17G" 0.984915
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 1304.74
cap "7b_divider_magic_2.OR_magic_2.A" "D0" 256.323
cap "a_7640_n10621#" "a_7640_n9427#" 20.6349
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 1.1198
cap "a_79531_n15752#" "VDD" 1008.12
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" "a_4463_44237#" 0.0240125
cap "UP_OUT" "Tappered_Buffer_7.IN" 21.1354
cap "PFD_T2_0.INV_mag_0.IN" "UP" 0.0906152
cap "VDD" "a_17043_56406#" 43.3592
cap "a_44128_12082#" "a_44728_12082#" 41.4735
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 1230.37
cap "Tappered_Buffer_8.IN" "a_6505_4677#" 232.012
cap "a_15186_n8316#" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 27.8712
cap "Q14" "a_68873_n18991#" 9.57199
cap "a_58940_n22900#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" 0.530867
cap "Q11" "a_77552_n15207#" 2.33116
cap "A1" "a_70312_n8296#" 130.31
cap "7b_divider_magic_1.DFF_magic_0.D" "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" 67.487
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "VDD" 2444.57
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 515.879
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_2.CLK" 1341.53
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "a_8336_34064#" 29.1581
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "LD0" 412.707
cap "Q23" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D" 0.405884
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 1.06511
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "a_60130_n11944#" 397.486
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 163.163
cap "a_58590_n12319#" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D" 0.0162546
cap "a_46228_9804#" "a_46528_10632#" 0.00832975
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "D6" 99.6308
cap "7b_divider_magic_2.mux_magic_0.AND2_magic_0.A" "VDD" 1300.41
cap "Q01" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 14.855
cap "a_81440_n11999#" "a_81640_n11999#" 651.048
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "Q13" 6.23412
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "a_58790_n8297#" 0.781194
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.D" "7b_divider_magic_0.DFF_magic_0.D" 5.52196
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" "Q03" 196.949
cap "a_66094_n15251#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 6.63997
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D" "a_25383_n10456#" 36.9626
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" 10.522
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "Q17" 89.8381
cap "7b_divider_magic_0.OR_magic_2.VOUT" "7b_divider_magic_0.mux_magic_0.IN2" 0.310012
cap "a_25122_n15227#" "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" 39.6048
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "a_61616_n12929#" 38.0988
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT" "Q16" 0.0105677
cap "a_19584_n19011#" "Q03" 7.85812
cap "F_IN" "a_3120_60433#" 4.48625
cap "a_1926_60433#" "Q26" 2.00497
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "a_33465_n15150#" 0.102929
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D" "Q03" 0.405884
cap "a_11416_n9427#" "Q06" 0.254361
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 0.0940318
cap "a_7772_n20046#" "Q06" 1.91565
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 1.18243
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_2.OR_magic_2.A" 0.148872
cap "D15" "a_77552_n15207#" 1.48808
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "a_64596_n11944#" 0.0357662
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "Q13" 5.75863
cap "a_7640_n7123#" "a_7640_n8317#" 14.1626
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "A1" 52.9243
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "a_77222_n8296#" 0.066768
cap "a_7142_60433#" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 0.177344
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D" 3.73925
cap "a_22417_n20540#" "a_20987_n20540#" 0.321289
cap "a_4518_56714#" "Q26" 12.6714
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 86.1504
cap "PFD_T2_0.INV_mag_0.OUT" "DN1" 0.795113
cap "a_32731_10265#" "a_32939_9624#" 0.0466153
cap "Q23" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT" 0.00159768
cap "A0" "G_sink_dn" 1.329
cap "ITAIL_SRC" "G_sink_up" 0.366253
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "D5" 1132.78
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_0.p3_gen_magic_0.P3" 0.0597747
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_5525_53639#" 0.471535
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" "VDD" 1375.81
cap "a_12956_n14804#" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 408.812
cap "a_8980_n16212#" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 172.782
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" 7.53313
cap "VCO_DFF_C_0.OUTB" "A_MUX_6.IN1" 15.7128
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "Q13" 3.76426
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" 20.1073
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" 0.0282917
cap "a_4518_56914#" "a_4935_56558#" 14.1428
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 0.494819
cap "Q21" "F_IN" 1167.5
cap "Q25" "Q26" 353.381
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 1208.63
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" "VDD" 1458.42
cap "Q13" "Q16" 40.6387
cap "7b_divider_magic_0.OR_magic_2.A" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 2.71322
cap "D14" "a_70734_n23489#" 18.0197
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "a_14754_n20046#" 0.355222
cap "a_62566_n14623#" "a_62766_n14623#" 295.691
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" "a_60130_n14784#" 33.4062
cap "D15" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D" 2.04441
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" "LD2" 168.844
cap "a_78762_n13352#" "a_77222_n12319#" 0.0715921
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 20.6866
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 3.47241
cap "a_39080_11413#" "CP_1_0.VCTRL" 938.71
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 3.19271
cap "D7" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 0.490956
cap "VDD" "a_34443_2598#" 0.37374
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" 9.27252
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 1.08097
cap "VDD" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" 802.505
cap "P12" "7b_divider_magic_0.DFF_magic_0.D" 627.139
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" "a_69089_n23489#" 24.7297
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" "a_68873_n23489#" 104.391
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" "D3" 31.4097
cap "D7" "7b_divider_magic_1.LD" 647.077
cap "D15" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 73.0697
cap "Q11" "a_74786_n13352#" 17.0295
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "a_17043_52919#" 0.474674
cap "a_12545_49268#" "D9" 0.638822
cap "a_17490_52919#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 368.412
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "Q16" 0.336891
cap "Q14" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 195.082
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q" "F_IN" 70.1364
cap "a_n886_53639#" "Q26" 0.376878
cap "a_7790_n18869#" "Q03" 305.462
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 0.0076275
cap "a_66206_n15207#" "a_67070_n15207#" 8.62162
cap "a_46528_10426#" "A_MUX_6.IN1" 48.0904
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "Q21" 0.258005
cap "Q25" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 512.826
cap "a_80588_n11061#" "Q16" 0.00326981
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 2.87783
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 0.39669
cap "a_13476_56406#" "D27G" 7.86298
cap "a_43828_9598#" "a_43828_9804#" 226.83
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "VDD" 1077.7
cap "a_72137_n25018#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" 28.4821
cap "a_69555_n24971#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 23.5201
cap "a_65904_n24971#" "a_66320_n24524#" 13.0214
cap "a_69555_n25455#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 54.2281
cap "VDD" "a_7440_n13533#" 870.349
cap "D16" "a_68873_n23489#" 28.9476
cap "a_17490_56406#" "a_17043_56822#" 13.0214
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" "a_12545_56822#" 62.9031
cap "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 0.0109723
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 8.59682
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" "D17G" 4.17036
cap "a_n754_50883#" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 0.0240125
cap "a_69768_n15130#" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 1.17054
cap "a_76533_n10920#" "a_76688_n9990#" 1.64266
cap "a_68660_n10535#" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 7.1852
cap "a_73246_n9406#" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 1.84418
cap "a_60130_n9568#" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 0.20708
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 1.08097
cap "a_25122_n10010#" "a_25538_n10010#" 153.097
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 333.934
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "a_85159_n15817#" 29.1581
cap "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 4273.07
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D" "D27G" 3.66258
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" "a_15170_n24544#" 62.9031
cap "a_15419_59883#" "a_15866_59883#" 14.2326
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "F_IN" 8.34986
cap "a_2509_41671#" "a_815_41801#" 5.6505
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 1.08097
cap "a_2955_42690#" "a_2290_41559#" 14.1428
cap "a_4331_41257#" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 0.140684
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "a_4838_52887#" 29.1581
cap "D16G" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 26.7486
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D" "D13" 139.063
cap "a_n754_40261#" "Q26" 153.058
cap "a_24437_9224#" "VDD" 272.173
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" "a_17510_n8199#" 0.0240125
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "D9" 0.369833
cap "Q25" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 25.7156
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "a_23636_n13372#" 411.546
cap "a_7790_n18869#" "a_7772_n20493#" 0.510241
cap "a_19162_n15837#" "D3" 3.80916
cap "a_44728_10632#" "a_44428_11460#" 0.00832975
cap "D14" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 178.236
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 0.205299
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "a_232_57191#" 61.7554
cap "a_90846_3167#" "OUT11" 1719.76
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" 17.5944
cap "D7" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" 2.64551
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 0.250154
cap "Q27" "a_17490_59901#" 80.4818
cap "VDD" "a_20945_11785#" 1191.03
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" "Q17" 26.9628
cap "Q25" "a_12992_56406#" 0.0213629
cap "a_61616_n7713#" "Q12" 0.0157291
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "Q03" 947.715
cap "D7" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT" 0.00928094
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 45.4891
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 7.08699
cap "a_46528_8976#" "A_MUX_6.IN1" 58.7629
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "VDD" 1166.33
cap "a_11285_n23367#" "a_11701_n23367#" 0.581635
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "VDD" 1235.05
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "Q01" 143.901
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 0.231228
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 0.00468212
cap "a_60130_n6728#" "D17G" 0.224578
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "a_58590_n8297#" 124.825
cap "D16" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 4.76744
cap "Q11" "a_69768_n12363#" 0.849881
cap "VDD" "A_MUX_6.IN1" 22645.4
cap "Q14" "a_62566_n15817#" 1.31497
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 517.621
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "a_62833_n20026#" 0.609565
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 243.03
cap "a_308_53639#" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 27.6289
cap "a_12995_46542#" "F_IN" 4.30985
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "a_17493_44912#" 0.087059
cap "a_89997_n19334#" "VDD" 870.349
cap "A1" "DN_OUT" 0.103045
cap "a_6505_4677#" "a_8137_6071#" 2106.1
cap "a_29791_n13168#" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D" 37.9425
cap "a_4463_40061#" "a_4331_41257#" 0.798276
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "D5" 0.0356815
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 3.76975
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "D27G" 152.778
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" "a_1160_39067#" 656.196
cap "D5" "D3" 1089.34
cap "a_29791_n13168#" "a_30767_n12949#" 234.773
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" "D14" 0.420609
cap "D7" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 5.07386
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "D11" 0.36787
cap "a_36596_n13382#" "7b_divider_magic_2.OR_magic_1.VOUT" 127.033
cap "a_73246_n14623#" "a_73246_n13513#" 3.29081
cap "7b_divider_magic_1.DFF_magic_0.D" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" 849.379
cap "a_7098_49879#" "D10" 2.24825
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 412.252
cap "a_14754_n24991#" "a_15290_n23367#" 0.124905
cap "a_80639_n15130#" "a_79531_n15752#" 1.13879
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q" "D0" 168.66
cap "D16" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" 6.5582
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "D10" 20.3052
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 15.7439
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "a_76272_n9990#" 0.0959117
cap "a_14785_38090#" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 0.109379
cap "a_18405_n25475#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 54.2281
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 4.97249
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "a_22096_n12339#" 127.709
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 1.08097
cap "Q12" "a_69768_n7146#" 0.960708
cap "Q01" "a_26402_n15227#" 2.33116
cap "a_58591_6073#" "VCO_DFF_C_0.OUTB" 1787.95
cap "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 0.134098
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "7b_divider_magic_1.LD" 120.356
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "D3" 0.112832
cap "D14" "a_76533_n15653#" 0.220954
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 21.4751
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "Q05" 0.119519
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "Q04" 10.5773
cap "a_8206_n23367#" "Q02" 0.743773
cap "7b_divider_magic_1.DFF_magic_0.D" "a_791_26924#" 3.92862
cap "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 793.283
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" "a_19584_n23509#" 0.00766449
cap "a_44728_10632#" "a_45328_10632#" 41.4735
cap "Q25" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 0.33692
cap "VDD" "a_86893_n8380#" 2840.84
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "LD1" 312.086
cap "VDD" "a_18618_n12383#" 975.013
cap "a_77422_n8296#" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 0.0546428
cap "a_78762_n13352#" "A1" 5.09262
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 0.0780768
cap "a_29875_10702#" "UP" 919.989
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_2.CLK" 1314.09
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "a_11285_n22920#" 415.425
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "a_7790_n22920#" 368.409
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 0.279597
cap "a_81782_n8999#" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT" 192.149
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT" "D0" 0.00928094
cap "Q15" "a_76533_n15653#" 0.857754
cap "a_11285_n22920#" "D3" 104.154
cap "a_18405_n20493#" "D4" 243.335
cap "a_n379_41801#" "D9" 1.38259
cap "a_68660_n8179#" "a_69768_n7146#" 0.0715921
cap "D9" "a_7726_41671#" 0.438681
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D" "a_2042_50987#" 123.245
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "a_8336_48911#" 29.1581
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 1312.55
cap "a_4463_50883#" "D8" 124.049
cap "7b_divider_magic_1.OR_magic_2.A" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" 7.98385
cap "a_14785_38290#" "7b_divider_magic_1.OR_magic_2.VOUT" 120.136
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "D5" 92.9339
cap "a_15170_n24544#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.105166
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" 49.0387
cap "a_69768_n12363#" "D13" 12.9531
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" "a_2290_41559#" 0.0087521
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 0.00878202
cap "7b_divider_magic_1.P2" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.06965
cap "a_64684_n8179#" "Q12" 161.26
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "Q12" 1.50838
cap "a_30290_n12019#" "a_30024_n10992#" 0.002101
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "D0" 0.409434
cap "D14" "Q17" 59.8899
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" 1294.26
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_19162_n14643#" 29.2303
cap "a_58590_n7103#" "a_58790_n7103#" 296.58
cap "7b_divider_magic_1.mux_magic_0.OR_magic_0.A" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" 1.29363
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" "a_61877_n6783#" 0.352489
cap "LD1" "a_61616_n7713#" 0.00262398
cap "a_70312_n10600#" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 150.56
cap "a_76272_n9990#" "D12" 28.916
cap "a_42628_9598#" "a_42928_8976#" 14.855
cap "a_14874_n22920#" "a_14874_n22436#" 33.5366
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" 90.2565
cap "Q11" "a_80372_n11061#" 201.217
cap "a_84615_n12363#" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D" 0.0162546
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" "D8" 0.0508538
cap "D16" "OUT1" 470.103
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 414.202
cap "a_7743_50451#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 0.134342
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D" "D9" 0.57086
cap "a_58922_n20026#" "Q13" 2.07447
cap "VDD" "a_22296_n15837#" 60.8522
cap "a_3076_55913#" "a_3120_56457#" 296.58
cap "a_14944_n15271#" "Q01" 60.1972
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "a_23636_n10995#" 0.42215
cap "Q04" "Q06" 265.604
cap "a_22096_n10620#" "a_23636_n9587#" 0.0715921
cap "Q13" "a_81782_n8999#" 0.076198
cap "a_22296_n10620#" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 0.926961
cap "a_25383_n10940#" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 0.129046
cap "a_7440_n13533#" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 124.825
cap "VDD" "a_69768_n16324#" 973.255
cap "a_17490_56406#" "D9" 0.301304
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 1.1198
cap "Q15" "Q17" 946.439
cap "LF_OFFCHIP" "S5" 5395.26
cap "D7" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" 4.2037
cap "ITAIL_SRC" "CP_1_0.VCTRL" 1651.87
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "a_68572_n6727#" 2.67185
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 1.08097
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.D" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 1278.88
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 1.20652
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 3.12871
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" 1.77911
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" "LD2" 412.364
cap "7b_divider_magic_1.OR_magic_2.A" "7b_divider_magic_1.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 1.2767
cap "a_22417_n25038#" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" 43.7146
cap "a_20787_n25038#" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" 0.536171
cap "D10" "a_7726_41671#" 1.48808
cap "a_25122_n15227#" "a_25383_n16157#" 651.048
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "a_11368_53215#" 0.609565
cap "a_15866_53215#" "a_15866_52799#" 0.581635
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 0.235097
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "A1" 1.88533
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" "a_68873_n23489#" 9.90974
cap "a_8980_n6748#" "D0" 3.23673
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 7.49248
cap "a_5448_57191#" "D11" 7.39482
cap "a_3076_55913#" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 29.1122
cap "7b_divider_magic_1.P2" "7b_divider_magic_1.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 1.42502
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "a_28381_n15772#" 0.671747
cap "G1_1" "ITAIL" 617.641
cap "a_5525_59889#" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 124.825
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "VDD" 1294.37
cap "Q27" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 77.8795
cap "a_73246_n15817#" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 3.2965
cap "Q07" "a_17510_n8199#" 6.68489
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "Q02" 0.629262
cap "a_13534_n13416#" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 0.0240125
cap "a_42628_10426#" "A_MUX_6.IN1" 101.511
cap "a_65792_n7146#" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 127.709
cap "a_60130_n6728#" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D" 0.108308
cap "LD1" "a_69768_n7146#" 0.663505
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 5.93923
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 0.0462925
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.183756
cap "a_4463_40261#" "a_4935_38147#" 1.30219
cap "D16G" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 82.6638
cap "VDD" "7b_divider_magic_2.OR_magic_2.A" 5403.69
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 981.945
cap "LD1" "a_58790_n10601#" 3.87406
cap "a_60130_n16192#" "VDD" 1549.04
cap "Q11" "D15" 73.8365
cap "a_45328_10632#" "a_45028_9804#" 0.00832975
cap "VDD" "a_43828_9598#" 256.893
cap "a_17490_52919#" "Q21" 0.0185844
cap "Q01" "a_23636_n16212#" 1.19368
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D" "D10" 2.04441
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "Q22" 58.5454
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "Q04" 273.868
cap "a_20987_n25038#" "D4" 3.23573
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "Q05" 0.349033
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "a_4935_38147#" 12.9922
cap "D15" "a_81566_n8999#" 3.19802
cap "VDD" "a_15290_n18869#" 1.79784
cap "OUT21" "F_IN" 976.207
cap "a_58940_n22416#" "VDD" 414.333
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 152.679
cap "a_14677_50238#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 22.6809
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "a_14677_50238#" 483.12
cap "a_25556_11637#" "DN_INPUT" 23.4892
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "VDD" 1092.51
cap "a_77422_n7102#" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 29.1581
cap "a_78762_n8135#" "Q12" 0.512714
cap "a_29791_n13168#" "a_30033_n14643#" 0.539346
cap "a_58940_n17918#" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 0.0605559
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 1314.19
cap "a_73246_n15817#" "D14" 0.251491
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" "a_66024_n22416#" 296.627
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 100.94
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 9.55811
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_62435_n18402#" 0.00669038
cap "a_89997_n19334#" "7b_divider_magic_0.mux_magic_0.OR_magic_0.B" 124.825
cap "a_62566_n9407#" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 1.84418
cap "OUT21" "ITAIL_SRC" 545.582
cap "A_MUX_6.IN1" "a_44728_8976#" 10.8438
cap "a_58590_n9407#" "D17G" 19.2072
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "a_7142_56457#" 0.177344
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 1.1198
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 0.765646
cap "a_29489_n16344#" "Q03" 0.392818
cap "a_7593_52257#" "D8" 0.913837
cap "7b_divider_magic_2.CLK" "Q02" 390.046
cap "a_19784_n23509#" "Q04" 4.58489
cap "D16" "a_71937_n20520#" 0.597687
cap "a_19162_n7122#" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 29.1581
cap "a_23636_n6747#" "a_22096_n7122#" 0.798276
cap "a_26072_n7122#" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 250.568
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" "Q02" 0.823212
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "a_17510_n8199#" 121.41
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT" "D10" 31.5893
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "a_14874_n17938#" 296.627
cap "VCTRL_OBV" "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 9.12069
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" 292.173
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 9.55811
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 100.94
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "VDD" 1205.3
cap "a_72137_n25018#" "a_73767_n25018#" 3.33314
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" "D12" 46.0174
cap "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 1401.13
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 21.4653
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_6032_45777#" 29.3324
cap "a_8292_59889#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 0.170328
cap "a_n886_49663#" "VDD" 970.307
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 0.0347775
cap "Q15" "a_73246_n15817#" 2.87342
cap "Q23" "a_5448_37306#" 0.992139
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D" "7b_divider_magic_2.CLK" 0.154003
cap "D16" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 25.8373
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 0.242465
cap "a_8336_60433#" "F_IN" 4.48625
cap "D11" "Q26" 1172.84
cap "a_3075_49879#" "a_3119_48911#" 296.58
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "Q24" 295.23
cap "Q05" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 3.11914
cap "Q04" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 0.695795
cap "Q11" "D13" 723.103
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 86.6202
cap "a_73246_n7102#" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 0.0162546
cap "Q05" "a_30024_n10992#" 530.63
cap "7b_divider_magic_2.CLK" "a_30767_n12949#" 0.0141043
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "D0" 1585.64
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "D13" 17.4062
cap "7b_divider_magic_1.OR_magic_1.VOUT" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 5.19243
cap "7b_divider_magic_0.OR_magic_1.VOUT" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 0.180586
cap "a_3075_45233#" "a_2526_44669#" 0.798276
cap "a_42628_11254#" "a_42928_10426#" 0.00832975
cap "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" "7b_divider_magic_2.CLK" 1.28197
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 1.51625
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "a_3119_48911#" 0.926961
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "a_2955_42690#" 347.37
cap "D16G" "a_66793_n16137#" 12.3017
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "a_23636_n9587#" 411.546
cap "Q23" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 24.7026
cap "LD1" "a_62566_n9407#" 195.131
cap "a_10466_n12949#" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 38.0988
cap "a_17043_60317#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" 1.56769
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 1.1198
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 1.1198
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 8.87732
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 1204.15
cap "a_26072_n13533#" "Q03" 0.153776
cap "Q07" "a_13446_n6747#" 26.618
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 1.18243
cap "a_22096_n9426#" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 195.205
cap "D5" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 0.141241
cap "D4" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 85.7965
cap "Q22" "a_1160_39283#" 175.473
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 33.8485
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" "a_11150_48721#" 65.451
cap "D7" "a_17537_45456#" 4.82738
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 1.84028
cap "a_87746_n11954#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 25.4395
cap "a_62566_n10601#" "Q16" 0.524212
cap "a_65904_n24971#" "VDD" 180.71
cap "D15" "D13" 84.0752
cap "a_815_41801#" "LD2" 27.8712
cap "m1_53133_19897#" "RES_74k_1.M" 781.545
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "D12" 5.24826
cap "a_77222_n12319#" "D14" 0.539529
cap "a_84615_n12363#" "a_85159_n12319#" 296.58
cap "7b_divider_magic_2.CLK" "S7" 525.902
cap "a_74786_n11944#" "a_73246_n13513#" 0.114283
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "a_77222_n13513#" 27.6289
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "D11" 56.6789
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" "7b_divider_magic_0.mux_magic_0.IN2" 323.71
cap "a_19375_n2567#" "D0" 10.9144
cap "a_18618_n15150#" "a_18618_n16344#" 6.3841
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 4.19825
cap "a_13039_47086#" "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" 29.2303
cap "a_2526_44669#" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D" 0.108308
cap "a_45028_9804#" "a_45628_9804#" 41.4735
cap "VDD_TEST" "F_IN" 739.708
cap "D5" "F_IN" 949.109
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 0.0488519
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_4935_38147#" 6.76679
cap "a_60130_n13352#" "VDD" 941.272
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "D16G" 6.8041
cap "Q15" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" 0.809306
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 0.00878202
cap "a_84615_n15130#" "a_83507_n15752#" 1.13879
cap "a_76533_n15653#" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 113.665
cap "Q14" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" 69.6433
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_14935_56388#" 0.00755646
cap "A_MUX_6.IN1" "a_44128_10632#" 1.55514
cap "a_43528_12082#" "a_43828_11254#" 0.00832975
cap "VDD_TEST" "ITAIL_SRC" 1206.37
cap "a_65904_n20026#" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" 92.3862
cap "a_58790_n12319#" "VDD" 55.9455
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "D2" 140.407
cap "a_22417_n20540#" "D5" 0.983142
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "Q06" 107.549
cap "Q15" "a_59338_n24524#" 1.19636
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 1370.76
cap "D7" "a_308_41257#" 222.898
cap "a_59338_n20026#" "VDD" 1.79784
cap "D7" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 53.2495
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_0.DFF_magic_0.D" 300.914
cap "a_14754_n20977#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 56.9601
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "7b_divider_magic_2.CLK" 52.9243
cap "VCTRL_OBV" "CP_1_0.VCTRL" 2134.75
cap "PFD_T2_0.INV_mag_0.OUT" "a_23836_10693#" 0.071877
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_22096_n10620#" 1.49755
cap "VDD" "a_2509_41671#" 75.0109
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_1.divide_by_2_0.tg_magic_2.IN" 693.767
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "a_26072_n8316#" 195.131
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "D2" 0.290491
cap "a_6505_4677#" "UP_OUT" 3.33659
cap "Q16" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 197.438
cap "LD1" "a_78762_n8135#" 0.0160195
cap "VDD" "a_44428_11460#" 255.107
cap "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 1096.65
cap "a_14754_n20493#" "a_15290_n18869#" 0.124905
cap "a_45028_11460#" "a_45328_12082#" 14.855
cap "A1" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 0.183396
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 155.987
cap "D15" "a_80941_n13148#" 19.5306
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 0.169696
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "a_2290_41559#" 509.133
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D" "a_2509_42535#" 4.51368
cap "D11" "a_12992_56406#" 50.1274
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" "a_7098_55913#" 0.210312
cap "DN" "S2" 17.628
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" "A1" 1.18243
cap "a_14677_48177#" "D9" 18.0197
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" 148.797
cap "a_26402_n15227#" "a_28381_n15772#" 0.00658955
cap "Q04" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 11.3676
cap "VDD" "a_12956_n9588#" 941.381
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "Q02" 0.820271
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" 44.9193
cap "a_68660_n15752#" "a_67070_n15207#" 0.0212284
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 1392.49
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_65792_n13557#" 0.465165
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 1.08097
cap "a_7743_59325#" "D11" 2.91838
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 163.163
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 5.93923
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" "a_19584_n19011#" 467.271
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" "D5" 375.41
cap "D14" "a_77222_n8296#" 3.01648
cap "P12" "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" 1.93067
cap "7b_divider_magic_0.OR_magic_2.A" "7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.0758007
cap "a_85159_n15817#" "VDD" 55.9487
cap "a_17493_46542#" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" 0.536171
cap "Q07" "a_8980_n10996#" 2.9351
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" 355.698
cap "a_17510_n15772#" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D" 123.245
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "D9" 1.34649
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" "a_30416_n9019#" 1.38376
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" "a_30632_n9019#" 50.2318
cap "Q07" "a_7640_n15837#" 10.0478
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" "Q27" 37.595
cap "S1" "A_MUX_1.Tr_Gate_1.CLK" 403.971
cap "a_8292_35032#" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" 2.93418
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" "7b_divider_magic_1.OR_magic_2.VOUT" 618.63
cap "a_29222_n11081#" "Q02" 175.473
cap "DN" "a_6958_10708#" 6.43706
cap "a_22879_10704#" "PFD_T2_0.Buffer_V_2_1.IN" 32.4987
cap "PFD_T2_0.INV_mag_0.OUT" "a_25556_11637#" 0.566247
cap "a_26402_n10010#" "D0" 0.438681
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "A1" 6.10061
cap "a_73246_n10600#" "D12" 0.251491
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 8.19591
cap "PFD_T2_0.Buffer_V_2_0.IN" "a_22881_9554#" 36.9183
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 1.29361
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" "Q26" 121.259
cap "a_20903_8375#" "S6" 14.7749
cap "a_25557_8739#" "a_22967_8787#" 0.440175
cap "VDD" "a_14785_38090#" 1559.09
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_2043_58781#" 1.37059
cap "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 6536.76
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 1.08097
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 1178.13
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" "Q12" 1.16743
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" "Q17" 6.97709
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "Q16" 43.7521
cap "a_17493_46542#" "D11" 1.6237
cap "a_22881_9554#" "PFD_T2_0.FIN" 0.0224319
cap "a_n379_48911#" "F_IN" 4.94166
cap "a_309_59889#" "a_n885_59889#" 6.3841
cap "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 1317.07
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "D1" 218.493
cap "VDD" "a_6032_45777#" 19.146
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "D11" 0.498256
cap "a_5448_56327#" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 171.357
cap "VDD" "a_45328_10632#" 256.893
cap "Q02" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 0.760196
cap "VDD" "a_7098_59889#" 870.349
cap "A1" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 565.79
cap "a_58922_n20957#" "Q17" 2.76865
cap "Q21" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 98.3017
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "LD0" 412.378
cap "a_33465_n12383#" "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 229.598
cap "Q07" "a_19162_n7122#" 26.3382
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "D6" 105.674
cap "a_17510_n15772#" "a_15643_n16157#" 0.0138854
cap "7b_divider_magic_0.OR_magic_2.VOUT" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 5.19243
cap "D26G" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 293.54
cap "a_22881_9554#" "PFD_T2_0.INV_mag_1.IN" 230.833
cap "a_30033_n14643#" "7b_divider_magic_2.CLK" 67.3607
cap "a_7440_n15837#" "LD0" 2.87988
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "D4" 41.3407
cap "D4" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D" 3.82845
cap "a_17490_52919#" "a_17974_52919#" 33.5366
cap "a_7440_n15837#" "D6" 16.8186
cap "D7" "7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT" 2.24657
cap "a_2955_52430#" "a_2042_50987#" 0.0138854
cap "a_11285_n23367#" "a_11285_n22920#" 13.6652
cap "a_29583_n23694#" "a_29583_n22286#" 475.1
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT" 779.035
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 0.0462925
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" 0.183756
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 400.447
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 0.0536772
cap "Q25" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 14.7583
cap "VDD" "a_n754_50883#" 928.742
cap "S6" "A_MUX_2.Tr_Gate_1.CLK" 403.107
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "Q02" 127.548
cap "a_14874_n18422#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 62.9364
cap "a_58922_n24971#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 62.7352
cap "a_73567_n25018#" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 0.087059
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 6.90037
cap "7b_divider_magic_0.OR_magic_2.VOUT" "7b_divider_magic_0.OR_magic_2.A" 2.66961
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D" "Q03" 0.279267
cap "Q02" "D3" 616.499
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.DFF_magic_0.D" 19.5515
cap "Q27" "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" 33.0105
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 254.525
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_2.IN" "VDD" 1225.54
cap "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT" 1148.54
cap "a_8980_n8156#" "a_10727_n6803#" 0.0138854
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 1.20652
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" "Q06" 0.000208068
cap "Q17" "a_70312_n7102#" 26.3382
cap "VDD" "a_11368_56804#" 3.61323
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" 49.0387
cap "a_66320_n24524#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.105166
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "Q13" 0.528581
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 286.828
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" 11.4705
cap "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" "a_41879_1284#" 708.494
cap "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 403.288
cap "D7" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 9.25578
cap "a_17043_53335#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.105166
cap "a_73246_n15817#" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 257.189
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "VDD" 1382.93
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 17.7532
cap "a_2509_52153#" "a_2509_53017#" 8.62162
cap "A1" "D14" 1761
cap "a_2955_52430#" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 349.856
cap "a_7507_52905#" "a_5525_53639#" 0.30255
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "a_4331_53639#" 250.568
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "LD2" 35.1822
cap "OUT21" "S1" 106.054
cap "a_7743_39580#" "VDD" 1589.65
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "VDD" 6797.67
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" "a_8336_38040#" 0.926961
cap "a_7772_n20977#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 0.00755646
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D" "D3" 84.0698
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "a_33465_n13577#" 124.825
cap "7b_divider_magic_1.DFF_magic_0.D" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 300.914
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 1.77054
cap "a_66094_n15251#" "a_66336_n13513#" 0.539346
cap "a_30767_n12949#" "D3" 9.93466
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_62566_n14623#" 0.465165
cap "VDD" "a_7440_n9427#" 870.349
cap "a_62851_n23347#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 1.56769
cap "a_62435_n23347#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 101.76
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_4518_37799#" 654.279
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "a_7440_n7123#" 250.135
cap "LD0" "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" 50.9568
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 2.11801
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 2.2167
cap "Q07" "a_8980_n14804#" 14.0017
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "VDD" 1172.14
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_4331_45233#" 2.87988
cap "D6" "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" 298.799
cap "a_42628_11460#" "A_MUX_6.IN1" 51.2565
cap "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" "VCTRL2" 344.103
cap "a_7440_n8317#" "LD0" 195.205
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "a_68660_n10535#" 0.0100496
cap "a_4463_58693#" "Q26" 16.4044
cap "VDD" "a_22966_11778#" 2836.2
cap "a_12956_n16212#" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 172.782
cap "a_23636_n6747#" "a_23636_n8155#" 475.1
cap "VDD" "a_4935_38147#" 773.859
cap "a_26072_n7122#" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 127.709
cap "D6" "a_7440_n8317#" 422.475
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" "a_67070_n15207#" 4.08948
cap "Q27" "a_5525_53639#" 4.14588
cap "a_66440_n23347#" "VDD" 1.79784
cap "VDD" "a_73246_n9406#" 883.878
cap "LD0" "Q03" 10.4526
cap "a_85159_n13513#" "VDD" 12.3825
cap "Q15" "A1" 234.638
cap "a_3075_49879#" "D8" 12.9531
cap "D6" "Q03" 1153.94
cap "Q07" "a_11616_n9427#" 14.6246
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 1.08097
cap "D5" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.207682
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "a_7142_56457#" 0.0546428
cap "A_MUX_6.IN1" "a_45628_8148#" 230.37
cap "a_15866_60299#" "a_15419_59883#" 13.0214
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 20.1073
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_14935_59883#" 84.5766
cap "a_8292_59889#" "Q24" 229.72
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "D26G" 2335.2
cap "D26G" "a_11368_53215#" 1.14645
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 402.15
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "D8" 40.2656
cap "a_4463_58893#" "a_4935_56558#" 0.791749
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_7098_35032#" 195.205
cap "Q06" "a_7440_n13533#" 2.09785
cap "a_49016_n7441#" "DIV_OUT" 4083.87
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 0.0940318
cap "7b_divider_magic_2.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.mux_magic_0.IN1" 1.28866
cap "a_13039_45456#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 131.511
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 0.424783
cap "D26G" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 82.6638
cap "S7" "D3" 106.185
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 155.709
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "D15" 1.31478
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 1229.36
cap "Q01" "a_22096_n7122#" 0.356393
cap "VDD" "a_89997_n18140#" 970.451
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "Q02" 3802.07
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 86.0615
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "a_73246_n13513#" 0.108368
cap "Q22" "a_1881_49879#" 93.828
cap "D16G" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 60.2829
cap "a_n886_45233#" "LD2" 33.6377
cap "LD0" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 2.20985
cap "VDD" "a_8980_n6748#" 1548.78
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "a_17422_n10995#" 397.486
cap "D6" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 4.17036
cap "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "D12" 9.34698
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "D6" 1007.18
cap "Q07" "a_7440_n12339#" 0.990987
cap "a_73246_n9406#" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 0.854005
cap "a_58790_n7103#" "D17G" 10.3269
cap "a_7790_n18422#" "a_7790_n18869#" 14.2326
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 8.96213
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" "Q07" 153.27
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "Q24" 0.193317
cap "VDD" "a_45628_9804#" 256.893
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "VDD" 1220.41
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q" "Q26" 197.438
cap "Q21" "a_2042_44125#" 0.17029
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "F_IN" 1341.53
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.D" "VDD" 1610.19
cap "a_7772_n20493#" "D6" 2.13344
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" "a_66024_n18402#" 414.681
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "a_58940_n18849#" 92.3862
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_58940_n18402#" 82.4182
cap "a_7259_40116#" "Q24" 126.109
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 73.8201
cap "Q01" "a_19162_n13533#" 11.1334
cap "a_791_26924#" "OUT21" 1723.93
cap "a_n841_25530#" "PRE_SCALAR" 4107.12
cap "Q01" "D2" 1188.52
cap "a_1882_59889#" "a_3120_60433#" 3.08302
cap "a_5525_59889#" "D27G" 11.9251
cap "a_8980_n9588#" "LD0" 1.15224
cap "S7" "a_16980_n2227#" 719.47
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 198.291
cap "a_8980_n9588#" "D6" 36.2926
cap "a_78885_n10972#" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 0.395981
cap "a_81440_n11999#" "Q13" 2.09135
cap "LD2" "a_n90_33487#" 1.62331
cap "a_8188_n20046#" "D6" 0.62055
cap "Q07" "a_27612_n6747#" 16.2342
cap "a_78885_n10972#" "Q16" 287.109
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 178.133
cap "a_29438_n11081#" "VDD" 184.963
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 658.909
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 0.379543
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 160.701
cap "a_19784_n23509#" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" 162.912
cap "a_20000_n23509#" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" 24.7297
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_7507_52905#" 507.93
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "a_8292_55913#" 222.898
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "a_17537_47086#" 0.174673
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" "Q03" 1.46632
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 0.0439826
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" "a_70734_n18991#" 38.495
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 192.521
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D" 2.84674
cap "a_5525_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 124.825
cap "UP_INPUT" "a_27480_10186#" 0.000340461
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" "a_8980_n14804#" 411.546
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 1.29361
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 0.597014
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" "D27G" 136.009
cap "a_17974_56406#" "Q26" 0.318976
cap "Q21" "a_815_41801#" 3.57007
cap "Q11" "a_77422_n12319#" 1.9119
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 411.842
cap "a_17939_n23509#" "D1" 0.0163268
cap "a_1881_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 0.0479619
cap "a_5525_45233#" "a_4463_44237#" 1.13879
cap "LD0" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 312.086
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q" "a_25383_n10456#" 12.716
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" 10.522
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" "a_79531_n15752#" 0.0240125
cap "a_7772_n24544#" "D6" 0.428685
cap "7b_divider_magic_1.DFF_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 1046.72
cap "D6" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 295.852
cap "a_4463_40061#" "Q26" 0.41068
cap "a_5448_37306#" "D10" 9.93466
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 3.1489
cap "a_4463_58893#" "a_7259_58781#" 1.1198
cap "a_2043_58781#" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 121.41
cap "a_11368_60299#" "a_10921_59883#" 13.0214
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "Q24" 0.193317
cap "F_IN" "7b_divider_magic_1.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 1305.63
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" 7.97595
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" 0.400234
cap "a_68673_n18991#" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 2.34241
cap "D7" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 2.13373
cap "a_22617_n20540#" "Q04" 11.4035
cap "Q14" "a_72137_n25018#" 34.8915
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 1.21278
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT" "VDD" 1147.68
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "a_76688_n9990#" 61.7554
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "a_18821_n20046#" 2.93915
cap "a_22096_n15837#" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 0.137072
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 0.988434
cap "a_4935_56558#" "a_7142_56457#" 0.539346
cap "a_8980_n8156#" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 33.4062
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" 1.75787
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "LD0" 0.550802
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "a_7440_n7123#" 0.137072
cap "Q05" "a_15186_n13533#" 0.387556
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "a_69768_n13557#" 1.84418
cap "Q27" "a_1160_39283#" 0.431399
cap "Q23" "a_1160_39067#" 186.943
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 4.8156
cap "VDD_TEST" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" 1.81045
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" "a_4838_41801#" 1.35959
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" "Q23" 17.7494
cap "LD0" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 0.695681
cap "a_62851_n18849#" "Q12" 0.0248372
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "D10" 3.44208
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" "F_IN" 13.9303
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 21.3403
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 1294.6
cap "a_18821_n20046#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 1.56769
cap "a_14754_n20493#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 83.4159
cap "a_7772_n20493#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 368.249
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 981.478
cap "a_81917_n12929#" "a_81640_n11999#" 1.64266
cap "P12" "VDD" 4845.83
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "VDD" 2843.35
cap "a_10727_n12503#" "a_10727_n12019#" 14.1428
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "a_17043_49684#" 0.609565
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "a_2376_42855#" 0.00322445
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 5.93923
cap "VDD" "a_26272_n13533#" 85.5957
cap "a_11416_n9427#" "a_11616_n9427#" 295.691
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "a_8980_n9588#" 33.4062
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 0.0238793
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 0.49334
cap "Q25" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 147.163
cap "7b_divider_magic_2.mux_magic_0.IN1" "D0" 52.2091
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "Q04" 20.1032
cap "a_66336_n8296#" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 0.0244163
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" "a_8188_n20046#" 62.9031
cap "a_7259_44125#" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 18.9829
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "a_14754_n20046#" 4.63062
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 15.5117
cap "Q17" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 37.595
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" "D17G" 308.21
cap "A1" "a_70734_n23489#" 1.03328
cap "Q11" "a_64106_n16192#" 7.5049
cap "D16" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 53.6316
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "Q12" 0.820271
cap "D16" "a_61877_n12483#" 0.0550929
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 0.638857
cap "a_8188_n24544#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 0.609565
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" "Q25" 0.809306
cap "a_4463_40261#" "Q21" 110.009
cap "a_11416_n14643#" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 0.210312
cap "a_7772_n24544#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" 83.8811
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 277.105
cap "a_44428_11460#" "a_44128_10632#" 0.00832975
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" "Q16" 38.8276
cap "a_25556_11637#" "UP1" 140.799
cap "a_6958_10708#" "UP_OUT" 227.496
cap "a_7142_60433#" "a_8336_60433#" 20.6349
cap "a_11285_n18869#" "D4" 75.5969
cap "VDD" "LD2" 21102
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 3.70019
cap "a_11267_n24991#" "D6" 244.131
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "Q26" 21.9146
cap "VDD_TEST" "a_791_26924#" 6189.6
cap "a_43228_8148#" "VCTRL_OBV" 2.12477
cap "Q23" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" 196.949
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "a_77222_n7102#" 2.55723
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "a_26072_n13533#" 124.825
cap "a_25383_n15673#" "a_26272_n13533#" 0.539346
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 0.854143
cap "a_30033_n14643#" "D3" 119.23
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "D17G" 4.93697
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 3.07576
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" "Q17" 251.358
cap "7b_divider_magic_1.LD" "a_n886_49663#" 0.663505
cap "a_4331_45233#" "VDD" 987.844
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN" "7b_divider_magic_2.OR_magic_1.VOUT" 610.454
cap "D5" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 2.6816
cap "a_1926_56457#" "Q27" 14.6246
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "a_n754_44037#" 0.0357662
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 15.6168
cap "a_58590_n14623#" "a_58790_n14623#" 297.874
cap "VDD" "a_19375_n2567#" 1181.19
cap "D15" "a_64106_n16192#" 7.36385
cap "a_18618_n16344#" "a_19162_n15837#" 296.58
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 0.0155505
cap "a_59338_n24524#" "Q17" 0.0248372
cap "a_4518_56914#" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 0.129046
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "Q16" 12.3465
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT" 796.916
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 0.0462925
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 0.183756
cap "a_17490_52919#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" 11.7918
cap "a_10437_52799#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 80.1701
cap "a_12992_59901#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 368.249
cap "Q14" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" 27.7503
cap "a_65904_n20026#" "a_66024_n18849#" 186.236
cap "a_27480_10186#" "VDD" 1183.73
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "a_17723_n19011#" 65.451
cap "a_11616_n9427#" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 7.5146
cap "7b_divider_magic_1.DFF_magic_0.D" "a_n90_33487#" 571.085
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 63.6441
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "VDD" 2843.35
cap "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 1374.83
cap "A1" "UP" 2439.35
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" 1.13844
cap "Q13" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 16.8486
cap "D7" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 1.18243
cap "VDD" "a_7098_35032#" 870.349
cap "a_19162_n8316#" "a_18618_n8360#" 297.874
cap "a_2043_54805#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 0.0240125
cap "OUT21" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 37.9813
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "Q24" 11.3676
cap "a_77552_n9990#" "a_76272_n9990#" 6.51961
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_0.mux_magic_0.OR_magic_0.A" 1.29363
cap "a_69768_n11107#" "a_68572_n10975#" 0.798276
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 242.917
cap "VDD" "a_13039_45456#" 24.8179
cap "a_62435_n23347#" "Q12" 301.691
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" 0.358315
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" 0.190631
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 341.24
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 1196.39
cap "7b_divider_magic_1.mux_magic_0.AND2_magic_0.A" "a_11853_29026#" 1.03371
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 2182.96
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" "a_66024_n18849#" 290.608
cap "a_30290_n12019#" "Q03" 2.09135
cap "a_74786_n8135#" "D12" 35.2463
cap "a_7790_n22436#" "Q03" 0.28069
cap "a_62566_n14623#" "LD1" 195.131
cap "D5" "a_18618_n16344#" 0.30666
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 25.6013
cap "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_1.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 0.561448
cap "a_62435_n18402#" "a_62851_n18849#" 11.5142
cap "a_22096_n13533#" "a_22096_n12339#" 6.3841
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" "a_22296_n13533#" 1.03371
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "a_26072_n13533#" 0.102929
cap "a_68660_n13396#" "a_69768_n12363#" 0.0715921
cap "Q26" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 45.457
cap "F_IN" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 10.5178
cap "D26G" "Q26" 75.185
cap "Q01" "a_17422_n16212#" 1.19368
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "D0" 0.913783
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 178.133
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN" "P02" 8.20745
cap "a_60130_n11944#" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 0.423218
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_2.OR_magic_2.A" 1.2767
cap "a_72137_n25018#" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" 2.2799
cap "a_73767_n25018#" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" 0.680697
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D" "a_10882_n7733#" 4.51368
cap "a_85159_n12319#" "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" 121.217
cap "a_42628_8148#" "A_MUX_6.IN1" 274.331
cap "Q17" "a_77222_n8296#" 1.10337
cap "D15" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 0.615678
cap "a_7772_n24991#" "a_8188_n24544#" 13.0214
cap "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" 1.1655
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "Q02" 505.575
cap "Q11" "a_73446_n13513#" 10.754
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 246.829
cap "VDD" "a_26402_n10010#" 75.0109
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_17490_56406#" 83.4159
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 3.62189
cap "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 0.605288
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "a_60130_n6728#" 0.0357662
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "Q24" 0.42244
cap "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" "a_69555_n20473#" 368.47
cap "Q21" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 10.7648
cap "a_17490_49268#" "D11" 240.275
cap "a_7726_53017#" "Q25" 1.66186
cap "D26G" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 55.8306
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "Q21" 192.281
cap "a_6032_52887#" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 0.177344
cap "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 1168.57
cap "a_42628_9804#" "A_MUX_6.IN1" 58.6838
cap "a_69555_n20473#" "VDD" 180.677
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_0.divide_by_2_0.tg_magic_2.IN" 693.767
cap "7b_divider_magic_0.OR_magic_2.VOUT" "7b_divider_magic_0.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 0.240962
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT" "7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN" 850.479
cap "7b_divider_magic_1.DFF_magic_0.D" "VDD" 8742.73
cap "a_68660_n15752#" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 33.4062
cap "Q14" "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" 181.724
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 0.276282
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" "Q24" 0.815394
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 0.183756
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 0.0462925
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.0400411
cap "a_15866_53215#" "D11" 2.31289
cap "Q01" "a_23636_n8155#" 43.5939
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "D3" 1168.38
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "D2" 1.02638
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 1.9941e-05
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D" "Q24" 0.741015
cap "A_MUX_3.Tr_Gate_1.CLK" "S2" 415.155
cap "a_7593_42855#" "a_7726_42535#" 153.097
cap "D14" "a_70934_n23489#" 0.811542
cap "a_6032_41801#" "a_7507_41559#" 0.539346
cap "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 1169.71
cap "a_62032_n7713#" "Q17" 0.114601
cap "a_308_45233#" "F_IN" 246.817
cap "Q04" "a_7640_n15837#" 120.791
cap "Q05" "a_7440_n15837#" 0.290953
cap "VDD_TEST" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 14.8706
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "D5" 26.7486
cap "A1" "a_76533_n15653#" 8.3426
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "D2" 0.420609
cap "S7" "F_IN" 1326.46
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_62417_n20473#" 0.00698006
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "D11" 91.2948
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 0.0462925
cap "a_66336_n8296#" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 16.9668
cap "a_62435_n17918#" "VDD" 496.897
cap "a_22296_n15837#" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 29.1581
cap "a_22096_n15837#" "a_23636_n16212#" 0.798276
cap "a_11285_n23367#" "Q02" 301.691
cap "a_40387_n17785#" "a_40387_n19193#" 475.1
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" "a_19784_n19011#" 162.912
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" "a_20000_n19011#" 24.7297
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_11285_n22436#" 0.00755646
cap "a_42628_11254#" "a_43228_11254#" 41.4735
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "a_11683_n24544#" 0.737541
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_8188_n24544#" 0.0146199
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" "a_14754_n24544#" 37.4484
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "D8" 2.71879
cap "D26G" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 140.591
cap "a_2509_52153#" "a_2290_52905#" 234.773
cap "a_62417_n20957#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 0.00845194
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" "a_68673_n23489#" 483.12
cap "Q02" "a_30234_n6845#" 0.0992285
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "VDD" 1289
cap "A1" "a_70312_n7102#" 4.94166
cap "7b_divider_magic_0.OR_magic_1.VOUT" "a_89997_n18140#" 0.436305
cap "Q14" "a_71150_n23489#" 9.16683
cap "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 1303.81
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN" "F_IN" 631.126
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 228.683
cap "a_81174_n10972#" "D15" 6.63099
cap "a_15648_50782#" "D11" 28.9476
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "VDD" 1392.52
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" "a_14874_n22920#" 414.681
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "F_IN" 0.305474
cap "a_32731_10265#" "ITAIL_SRC" 28.8727
cap "a_68673_n18991#" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 10.9953
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" 229.069
cap "Q07" "a_27612_n11964#" 2.78186
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 258.261
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 178.077
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "Q16" 107.549
cap "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 18.873
cap "a_70734_n18991#" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 114.993
cap "Q21" "a_n886_45233#" 0.356393
cap "D7" "a_n698_56914#" 3.20935
cap "Q22" "a_14935_59883#" 14.3026
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" "D10" 0.433167
cap "7b_divider_magic_1.LD" "a_7098_59889#" 195.205
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "a_66320_n24524#" 0.609565
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 245.981
cap "a_4463_36036#" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 18.9829
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "a_4518_37799#" 0.715869
cap "A1" "Q17" 864.187
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "a_10921_59883#" 0.00669038
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_11368_59883#" 11.5238
cap "Q05" "Q03" 1457.18
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" "Q01" 30.3436
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "a_74786_n11944#" 172.782
cap "VDD" "a_12992_59901#" 180.71
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "a_11368_52799#" 9.40801
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 232.55
cap "Q25" "a_15866_52799#" 0.378257
cap "Q21" "a_14935_52799#" 13.8269
cap "Q22" "Q27" 1944.55
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 0.36883
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_0.DFF_magic_0.D" 0.0250829
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 9.35509
cap "Q11" "a_68660_n13396#" 5.12455
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 1314.19
cap "D14" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" 295.321
cap "7b_divider_magic_2.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_2.OR_magic_1.VOUT" 1.34064
cap "a_78762_n6727#" "Q16" 56.3341
cap "Q21" "a_7259_44125#" 10.6473
cap "a_74786_n13352#" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 0.0100496
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 118.656
cap "a_58940_n23347#" "a_59356_n23347#" 2.22258
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT" "a_80733_n23674#" 0.0186161
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN" 61.7402
cap "7b_divider_magic_0.OR_magic_2.VOUT" "7b_divider_magic_0.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 1325.66
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" 290.498
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 48.6752
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_11616_n10621#" 119.965
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 401.655
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" "a_64106_n10976#" 1.91483
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "a_74786_n9567#" 33.4062
cap "Q01" "a_14642_n12383#" 0.849881
cap "D12" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 0.152341
cap "Q05" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 0.256935
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "Q05" 13.0294
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A" 0.235893
cap "a_12995_46542#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 22.9045
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "D16G" 0.141241
cap "D26G" "a_17493_46542#" 63.4746
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "a_88821_n8380#" 11.2968
cap "a_66320_n20026#" "D16G" 1.56769
cap "a_14874_n18422#" "a_15290_n18869#" 11.5142
cap "7b_divider_magic_1.OR_magic_2.A" "7b_divider_magic_1.mux_magic_0.IN2" 10.8229
cap "7b_divider_magic_2.mux_magic_0.OR_magic_0.A" "a_40387_n19193#" 33.4062
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "Q03" 3.76426
cap "Q07" "a_10727_n12503#" 57.6089
cap "a_1925_45777#" "a_3119_45777#" 20.6349
cap "D7" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" -1.57066e-17
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" "7b_divider_magic_0.OR_magic_2.A" 1.35901
cap "a_62435_n22900#" "D14" 230.937
cap "D27G" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 45.9039
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" "a_n885_59889#" 231.148
cap "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" "Q04" 173.355
cap "a_81640_n11999#" "VDD" 728.288
cap "Q14" "a_70734_n18991#" 19.778
cap "Q15" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" 0.0754568
cap "a_34009_n15837#" "Q03" 146.333
cap "a_18618_n7166#" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 127.709
cap "a_78762_n13352#" "a_79531_n15752#" 0.789858
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" "a_12995_44912#" 43.7146
cap "VDD" "a_3120_60433#" 55.9487
cap "a_4838_48911#" "a_4331_49663#" 296.58
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" "a_5525_49663#" 0.102929
cap "a_62896_n12929#" "Q17" 4.90989
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" "a_n656_37439#" 0.0241525
cap "a_30290_n12019#" "a_30490_n12019#" 651.048
cap "a_24436_11277#" "DN_INPUT" 2.39505
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" "a_15419_59883#" 0.530867
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 88.9636
cap "a_12956_n9588#" "Q06" 251.361
cap "a_17510_n10555#" "a_15443_n10940#" 0.819512
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 1.08097
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" 0.0367759
cap "a_22967_8787#" "PFD_T2_0.Buffer_V_2_1.IN" 7.0106e-05
cap "Q23" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 67.579
cap "Q13" "7b_divider_magic_0.DFF_magic_0.D" 320.089
cap "a_4838_48911#" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 0.926961
cap "a_2042_50987#" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 0.0100496
cap "P12" "7b_divider_magic_0.OR_magic_1.VOUT" 14.5661
cap "a_20987_n20540#" "VDD" 50.0787
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 9.35509
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 43.7521
cap "VCO_DFF_C_0.OUT" "a_44716_n517#" 2.45436
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "LD0" 1.4604
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 316.329
cap "D16" "a_69971_n24524#" 4.60489
cap "Q27" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 79.5548
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "D16G" 43.3879
cap "a_43228_8148#" "a_43228_9598#" 2.39464
cap "a_4935_56558#" "VDD" 1069.93
cap "a_62896_n7713#" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 111.922
cap "a_62417_n20957#" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 413.945
cap "a_72137_n20520#" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" 119.965
cap "D7" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT" 29.6551
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_36596_n11974#" 25.4395
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" "LD2" 30.3401
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "VDD" 1066.94
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" "a_8292_35032#" 127.709
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 290.498
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "a_n90_33487#" 7.46685
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "Q27" 5.7243
cap "a_68873_n18991#" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 0.727304
cap "a_12545_59901#" "a_12992_59901#" 14.2326
cap "a_69089_n18991#" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" 192.149
cap "a_18618_n9933#" "D5" 0.0327961
cap "7b_divider_magic_2.CLK" "a_26402_n15227#" 2.00031
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 2.20985
cap "D16G" "a_68572_n10975#" 4.90861
cap "a_7593_52257#" "D10" 0.0251182
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "a_15866_56388#" 101.76
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" "D9" 295.321
cap "a_45028_8148#" "CP_1_0.VCTRL" 4.45281
cap "a_44728_8770#" "A_MUX_6.IN1" 9.09517
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "VDD" 1034.94
cap "a_18618_n15150#" "VDD" 870.968
cap "a_26402_n10010#" "a_25383_n10456#" 29.1771
cap "a_81174_n10972#" "a_80941_n13148#" 0.474012
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "a_69768_n8340#" 124.825
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "a_73246_n8296#" 196.342
cap "Q15" "a_69768_n13557#" 41.817
cap "a_7772_n24544#" "Q05" 685.124
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 179.225
cap "a_14754_n20977#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.089597
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" "Q04" 0.42244
cap "a_67070_n15207#" "VDD" 4.06596
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "D12" 1102.84
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 0.00468212
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "a_58590_n13513#" 1.84418
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "D16" 6.30092
cap "a_73246_n15817#" "A1" 0.192208
cap "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" "VCTRL_OBV" 3312.03
cap "a_4331_59889#" "D11" 0.251491
cap "A_MUX_6.IN1" "a_43528_10426#" 3.02412
cap "a_5525_59889#" "a_6032_60433#" 297.874
cap "Q21" "VDD" 6505.65
cap "D2" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" 20.0117
cap "D3" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 6.88331
cap "A_MUX_6.IN1" "a_44728_10426#" 2.61184
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "Q16" 712.769
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 3.24908
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" "a_14677_50238#" 379.438
cap "a_17537_47086#" "a_17493_46542#" 298.927
cap "a_70934_n23489#" "a_70734_n23489#" 518.76
cap "a_71150_n23489#" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" 44.1046
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 0.0109723
cap "7b_divider_magic_1.P2" "7b_divider_magic_1.mux_magic_0.AND2_magic_0.A" 9.93257
cap "VDD" "a_15643_n10940#" 720.769
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 0.0890197
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" "D17G" 1.7265
cap "a_15170_n24544#" "VDD" 1.79784
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_2.CLK" 0.735628
cap "Q06" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 0.146628
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" "D10" 3.78972
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 197.438
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "D0" 0.588714
cap "D7" "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" 3.432
cap "a_69555_n24524#" "a_69971_n24524#" 2.22258
cap "a_68660_n13396#" "D13" 124.049
cap "a_36596_n13382#" "7b_divider_magic_2.DFF_magic_0.D" 3.74372
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "a_68572_n16192#" 0.134342
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 0.230674
cap "a_232_56327#" "a_n281_56558#" 29.194
cap "a_15648_50782#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 104.391
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 14.9207
cap "a_14944_n15271#" "a_15443_n16157#" 298.579
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "a_17422_n16212#" 172.782
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D" "a_33465_n12383#" 0.0162546
cap "a_84615_n13557#" "7b_divider_magic_0.DFF_magic_0.D" 0.725215
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "a_77552_n15207#" 0.828906
cap "a_11701_n23367#" "VDD" 2.90921
cap "a_10179_50238#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 379.438
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" "a_n379_48911#" 29.1581
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "Q17" 25.8949
cap "G_source_up" "SD01" 11.6283
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "D3" 6.48037
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" "D11" 97.4034
cap "D2" "D4" 3473.91
cap "D27G" "a_11368_59883#" 3.76981
cap "Q26" "Q24" 265.604
cap "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 399.696
cap "VDD" "a_26272_n7122#" 87.7034
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 1224.68
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 12.7204
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 1.08097
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" "a_2376_42855#" 27.7833
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "D17G" 333.879
cap "A1" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 863.562
cap "Q01" "a_14642_n13577#" 20.2181
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "Q17" 79.5548
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 1231.79
cap "Q23" "a_7507_41559#" 0.0801229
cap "D5" "D0" 3214.71
cap "a_14677_50238#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 1.28136
cap "LF_OFFCHIP" "ITAIL_SINK" 8.91584
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" "VDD" 1237.59
cap "VDD" "a_11368_56388#" 32.5171
cap "VDD" "7b_divider_magic_2.mux_magic_0.IN1" 6480.47
cap "a_11267_n24991#" "Q05" 0.574988
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_0.DFF_magic_0.D" 25.8156
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" "D10" 2.17792
cap "a_68572_n10975#" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 0.842196
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 2.38774
cap "a_7259_58781#" "VDD" 934.818
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 178.133
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN" 163.87
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_2.CLK" 5.19243
cap "a_10437_52799#" "D26G" 18.6228
cap "a_11267_n25475#" "VDD" 476.011
cap "a_43828_8148#" "a_44428_8148#" 41.4735
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "a_60130_n11944#" 19.5391
cap "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 1087.97
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "a_60130_n13352#" 0.0240125
cap "a_46228_9804#" "a_46228_11254#" 2.39464
cap "a_25122_n15227#" "a_23636_n14804#" 2.1175
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "a_81440_n11999#" 0.0193783
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" "a_83507_n13396#" 0.0240125
cap "m1_30034_1474#" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 103.452
cap "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 1092.51
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 1.68307
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "a_58790_n12319#" 29.1581
cap "a_65792_n12363#" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 250.568
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "a_64596_n11944#" 2.80146
cap "D27G" "F_IN" 690.38
cap "a_232_56327#" "a_n754_54859#" 0.0135693
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 0.0447438
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" "Q26" 123.63
cap "a_7440_n9427#" "Q06" 1.38721
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" 3.94242
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 254.525
cap "D15" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 23.6023
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 7.08699
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" "Q13" 144.859
cap "D7" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 0.467465
cap "G_source_dn" "F_IN" 1.8543
cap "Q23" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 80.9145
cap "Q05" "a_30490_n12019#" 0.825891
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "a_62417_n24524#" 0.521714
cap "Q16" "a_69768_n7146#" 0.376878
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "Q05" 0.33692
cap "Q11" "a_64106_n14784#" 17.0586
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "Q26" 6.69286
cap "a_58790_n10601#" "Q16" 129.837
cap "Q01" "a_15186_n12339#" 0.619501
cap "7b_divider_magic_2.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 0.92627
cap "G_source_dn" "ITAIL_SRC" 408.77
cap "G_source_up" "G_sink_up" 38.074
cap "7b_divider_magic_1.LD" "LD2" 809.257
cap "a_66094_n10034#" "Q12" 8.17994
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "D16G" 43.0957
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" "a_17422_n10995#" 20.6362
cap "a_12995_46542#" "VDD" 955.319
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "a_7440_n14643#" 0.102929
cap "VCO_DFF_C_0.OUTB" "CP_1_0.VCTRL" 994.642
cap "Q11" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" 340.481
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" "a_14642_n12383#" 24.8142
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" 26.6558
cap "a_24437_9224#" "PFD_T2_0.INV_mag_1.OUT" 0.479172
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" 0.0328813
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "OUT21" 0.0652547
cap "a_74786_n13352#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 1.15224
cap "a_22879_10704#" "PFD_T2_0.FIN" 44.5916
cap "LD0" "a_11416_n15837#" 0.395954
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 3.2019
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_1.divide_by_2_0.tg_magic_2.IN" 258.261
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_2.CLK" 1306.89
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "F_IN" 6.12229
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "Q26" 10.3805
cap "a_19584_n19011#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" 38.495
cap "a_15186_n8316#" "VDD" 85.5957
cap "D14" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" 20.0117
cap "D15" "a_64106_n14784#" 5.4798
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" "LD2" 0.0873614
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 6.77092
cap "LD1" "a_62566_n15817#" 0.395954
cap "VDD" "a_45928_10632#" 256.893
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" "Q03" 381.325
cap "a_22879_10704#" "PFD_T2_0.INV_mag_1.IN" 58.8382
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D" "Q12" 102.91
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 422.668
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 0.0328813
cap "D7" "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" 0.223116
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A" 1.1655
cap "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 795.083
cap "a_4935_56558#" "a_4463_54859#" 1.52664
cap "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 1027.21
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" "a_66024_n23347#" 290.608
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" 1370.76
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT" 152.678
cap "a_7790_n18422#" "D6" 15.8737
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_30767_n12949#" 61.7554
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" "a_29903_n12949#" 166.762
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "D3" 25.9664
cap "D15" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" 207.056
cap "Q11" "D16" 214.328
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 1.13108
cap "D3" "a_30632_n9019#" 5.6362
cap "a_17043_52919#" "a_15866_52799#" 186.236
cap "Q23" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 351.728
cap "D16" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 138.991
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "D3" 193.126
cap "D14" "a_76688_n9990#" 3.37741
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_15056_n15227#" 0.828906
cap "a_64684_n8179#" "Q16" 0.648848
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 0.145653
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 254.525
cap "Q14" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" 90.745
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "Q16" 631.271
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" "a_29489_n16344#" 250.568
cap "a_4463_54227#" "Q26" 2.83146
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 100.946
cap "D16G" "a_70312_n14623#" 172.043
cap "a_58922_n24971#" "Q13" 0.00669038
cap "a_29438_n11081#" "Q06" 0.00326981
cap "a_11416_n15837#" "a_11416_n14643#" 6.3841
cap "D9" "a_15419_56388#" 230.937
cap "a_43828_9598#" "a_43528_10426#" 0.00832975
cap "a_25383_n10940#" "Q01" 0.139239
cap "a_72137_n25018#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" 0.174673
cap "a_69971_n24524#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 2.93915
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" "VDD" 1250.77
cap "a_65904_n25455#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 56.9601
cap "VDD" "a_23636_n11964#" 1547.6
cap "a_17490_56406#" "a_15866_56804#" 0.125579
cap "a_58790_n14623#" "D17G" 9.15797
cap "D16" "D15" 80.17
cap "a_7743_50451#" "a_8292_49879#" 0.798276
cap "a_73246_n7102#" "Q17" 0.751775
cap "a_62566_n9407#" "Q16" 0.254361
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 15.726
cap "a_73446_n10600#" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 29.1581
cap "a_73246_n10600#" "a_74786_n10975#" 0.798276
cap "A1" "a_62032_n7713#" 2.89074
cap "7b_divider_magic_0.mux_magic_0.IN1" "a_89997_n18140#" 390.529
cap "VDD" "a_66206_n9990#" 75.0109
cap "7b_divider_magic_1.OR_magic_2.A" "7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN" 305.12
cap "a_2042_44125#" "a_2526_44669#" 475.1
cap "a_17493_46542#" "Q24" 33.5477
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" "a_3119_48911#" 29.1581
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "a_6032_41801#" 16.9668
cap "D16G" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 211.324
cap "a_5525_41257#" "a_7507_41559#" 0.30255
cap "a_20903_8375#" "VDD" 1234
cap "UP_INPUT" "OUT21" 17.3161
cap "a_69768_n12363#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 2.87988
cap "a_11150_50005#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 45.6133
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 0.0963656
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "a_308_53639#" 1.84418
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "Q02" 9.62195
cap "D7" "7b_divider_magic_1.mux_magic_0.OR_magic_0.A" 0.0109723
cap "a_26402_n15227#" "D3" 1.48808
cap "D2" "a_22096_n15837#" 0.251491
cap "a_22096_n9426#" "D0" 237.466
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "a_n698_56914#" 349.856
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D" "a_n281_56558#" 38.3615
cap "a_68572_n16192#" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 16.3445
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 1.71075
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 197.962
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" 10.3328
cap "a_64106_n9568#" "Q17" 165.253
cap "a_60130_n9568#" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 0.0240125
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "a_60130_n10976#" 397.486
cap "Q27" "a_14935_59883#" 0.13538
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" "D13" 162.821
cap "Q23" "a_15419_59883#" 80.4818
cap "VDD" "A_MUX_1.Tr_Gate_1.CLK" 1863.9
cap "a_30216_n9019#" "Q03" 1.67003
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "VDD_TEST" 2.90163
cap "D7" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" 1.01106
cap "a_66024_n22900#" "D16G" 0.0708568
cap "a_14874_n18422#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 0.0185844
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" "a_14642_n13577#" 0.489335
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT" 98.8933
cap "a_46528_8976#" "CP_1_0.VCTRL" 0.676555
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "VDD" 1043.01
cap "a_46228_9598#" "A_MUX_6.IN1" 38.5211
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 0.109395
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "Q06" 38.8675
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "VDD" 1325.42
cap "a_58590_n7103#" "a_58590_n8297#" 6.3841
cap "a_89214_1773#" "A1" 6.5433
cap "a_76272_n9990#" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D" 277.971
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 0.258005
cap "a_73567_n20520#" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 6.77327
cap "a_4463_58693#" "a_4331_59889#" 0.798276
cap "VDD" "CP_1_0.VCTRL" 3845.76
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" "Q26" 0.336891
cap "a_2042_44125#" "a_2509_42535#" 0.0212284
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.DFF_magic_0.D" 477.933
cap "D10" "a_15419_56388#" 104.154
cap "D14" "D16G" 659.94
cap "LD0" "a_7640_n8317#" 29.2303
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" "a_33798_n8400#" 29.5973
cap "7b_divider_magic_2.CLK" "a_35743_n8400#" 303.031
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 0.536913
cap "a_17974_52919#" "VDD" 416.991
cap "Q17" "a_58940_n18849#" 42.0341
cap "D6" "a_7640_n8317#" 192.595
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "D9" 4.02032
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 1.25741
cap "A_MUX_2.Tr_Gate_1.CLK" "VDD" 1983.91
cap "a_11267_n25475#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" 423.185
cap "a_20987_n25038#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" 119.965
cap "D16" "D13" 2985
cap "a_14754_n20977#" "D5" 7.86298
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "Q13" 351.728
cap "a_84615_n16324#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 3.95869
cap "a_78762_n8135#" "Q16" 153.058
cap "a_10921_56388#" "a_11368_56804#" 11.5142
cap "a_7743_55349#" "a_7098_55913#" 0.114283
cap "a_7259_54805#" "a_8292_55913#" 0.0715921
cap "a_10437_56388#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 84.5766
cap "a_12545_56406#" "D9" 0.185217
cap "a_15866_52799#" "D11" 63.4268
cap "7b_divider_magic_2.OR_magic_2.A" "7b_divider_magic_2.OR_magic_1.VOUT" 58.1981
cap "D1" "Q03" 108.995
cap "a_17043_60317#" "a_17043_59901#" 2.22258
cap "7b_divider_magic_2.mux_magic_0.IN1" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" 321.16
cap "a_7743_35604#" "a_7259_36140#" 475.1
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "a_4463_36036#" 411.547
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" "7b_divider_magic_0.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 152.679
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN" "7b_divider_magic_0.divide_by_2_0.tg_magic_2.IN" 0.6945
cap "a_80639_n15130#" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 124.825
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" "Q17" 0.572531
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" "7b_divider_magic_0.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 194.738
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 178.133
cap "D0" "a_26072_n8316#" 222.898
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 4.91547
cap "Q15" "D16G" 1569.29
cap "a_14754_n25475#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 56.9601
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 1.08097
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q" "a_2290_41559#" 12.716
cap "Q12" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 2.78477
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 5.19944
cap "Q04" "a_27612_n11964#" 3.03936
cap "Q23" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 0.0548784
cap "Q05" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 0.470571
cap "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 1357.17
cap "VDD_TEST" "VCO_DFF_C_0.OUTB" 4273.53
cap "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" 0.0273428
cap "P12" "7b_divider_magic_0.mux_magic_0.IN1" 47.4671
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_1.LD" 400.5
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "D3" 3.44208
cap "a_7593_42855#" "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 39.6048
cap "a_14944_n15271#" "D3" 0.789688
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" "a_7726_42535#" 0.0915423
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 9.37042
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" "a_15186_n12339#" 27.8268
cap "a_7790_n22920#" "Q02" 4.22547
cap "a_74786_n14784#" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 0.000642059
cap "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" "a_70734_n23489#" 467.271
cap "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" 1296.4
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" 0.0206631
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" "a_19584_n23509#" 0.157042
cap "a_44728_10632#" "a_45028_11254#" 14.855
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 7139.92
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 0.156483
cap "a_1882_59889#" "a_3076_59889#" 6.3841
cap "VDD" "OUT21" 786.011
cap "D26G" "a_15866_53215#" 0.105166
cap "D16G" "a_66440_n18849#" 1.14645
cap "VDD" "a_69768_n8340#" 870.968
cap "Q14" "a_72137_n20520#" 3.17359
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 0.381132
cap "a_23636_n9587#" "Q01" 0.17029
cap "a_46528_10632#" "a_46828_11254#" 14.86
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 1237.3
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" "Q12" 81.1805
cap "a_46528_8976#" "a_46228_8148#" 0.00832975
cap "D4" "a_11616_n14643#" 122.17
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "D10" 1.65595
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_2.CLK" 1.04918
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 0.021403
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "D0" 17.1452
cap "a_62417_n24524#" "Q12" 0.188317
cap "D15" "a_80639_n16324#" 31.0009
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN" "7b_divider_magic_1.divide_by_2_0.tg_magic_2.IN" 0.6945
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "a_19784_n23509#" 0.387435
cap "a_18821_n20046#" "D4" 2.23218
cap "VDD" "a_46228_8148#" 259.003
cap "a_17523_n23509#" "a_17939_n23509#" 278.439
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" "D9" 29.3245
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" "a_69768_n7146#" 250.568
cap "D9" "a_7507_41559#" 0.220954
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "D8" 66.205
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 178.133
cap "a_30033_n14643#" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 7.5146
cap "a_5448_38170#" "a_7142_38040#" 5.6505
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" 46.3918
cap "a_4463_58893#" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 411.353
cap "a_42928_12082#" "a_43528_12082#" 41.4735
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" "D4" 1103.3
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 2.47403
cap "Q14" "D17G" 320.338
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "Q12" 3.33701
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 0.381238
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "a_n885_59889#" 127.709
cap "a_11150_48721#" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" 162.912
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "a_58790_n7103#" 28.5026
cap "a_23636_n16212#" "D3" 16.74
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.0635789
cap "a_42628_9598#" "a_42628_8770#" 14.86
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "D3" 3.61141
cap "a_11285_n23367#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 101.76
cap "VDD" "a_8336_60433#" 55.9487
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "a_80372_n11061#" 0.145553
cap "a_22096_n10620#" "a_22096_n12339#" 7.74672
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 192.281
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" "a_2290_52905#" 1.18723
cap "Q22" "a_2042_50987#" 128.92
cap "a_4473_31277#" "7b_divider_magic_1.OR_magic_1.VOUT" 126.529
cap "VDD" "a_19162_n15837#" 55.9455
cap "a_2042_50987#" "a_1881_49879#" 1.13879
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_1926_56457#" 16.9668
cap "Q11" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 0.135542
cap "a_1882_55913#" "a_3076_55913#" 6.3841
cap "a_24437_9224#" "PFD_T2_0.INV_mag_0.IN" 71.8696
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D" "Q01" 3.73925
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 258.261
cap "a_26402_n10010#" "Q06" 0.0963677
cap "a_7440_n13533#" "a_7440_n12339#" 6.3841
cap "VDD" "a_76688_n15207#" 4.06596
cap "Q15" "a_79531_n15752#" 1.26975
cap "Q14" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 0.553255
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "a_78762_n13352#" 411.546
cap "7b_divider_magic_1.LD" "a_3120_60433#" 3.87406
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "D1" 2.10188
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 0.0343567
cap "PFD_T2_0.INV_mag_0.IN" "a_20945_11785#" 0.111732
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 3.2019
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" "7b_divider_magic_0.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 194.738
cap "VCO_DFF_C_0.OUT" "VCO_DFF_C_0.VCO_C_0.OUTB" 7.03066
cap "a_12545_49268#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 1.98628
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" 910.296
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 39.6666
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 178.133
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "Q11" 206.465
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 237.332
cap "LD0" "a_7640_n12339#" 3.28691
cap "a_81917_n12929#" "Q13" 0.992139
cap "Q11" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 98.3017
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "VDD" 1074.65
cap "D15" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 812.086
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 5.76341
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" 1.80535
cap "a_1881_49879#" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 0.0479619
cap "D10" "a_7507_41559#" 42.867
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" "a_14935_52799#" 296.627
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "a_69768_n16324#" 0.0556409
cap "7b_divider_magic_1.LD" "a_4935_56558#" 6.63997
cap "a_65904_n24524#" "a_66024_n23347#" 186.236
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" "a_73246_n8296#" 1.84418
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 1.08097
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 0.011678
cap "G1_1" "SD0_1" 351.227
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" 333.934
cap "VDD_TEST" "VDD" 1157.13
cap "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN" 850.479
cap "a_13534_n13416#" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 411.546
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 24.8927
cap "a_18618_n9933#" "Q02" 93.828
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 1.75787
cap "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 0.550802
cap "a_58590_n7103#" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 0.137072
cap "a_4463_58893#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 0.0100627
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 1311.59
cap "VDD" "D5" 6553.95
cap "a_4463_40261#" "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" 2.96165
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" "a_1158_37312#" 50.2318
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 0.544662
cap "a_15866_52799#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 0.732777
cap "Q13" "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" 0.025932
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" "Q05" 0.0754568
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" "Q04" 50.8646
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "VDD" 1230.57
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "D15" 103.31
cap "a_45028_11254#" "a_45028_9804#" 2.39464
cap "7b_divider_magic_1.LD" "Q21" 3.76547
cap "a_12545_52919#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 4.63062
cap "a_12992_52919#" "Q21" 22.0221
cap "a_17043_52919#" "Q25" 319.473
cap "Q01" "a_15643_n16157#" 3.12389
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 111.06
cap "D7" "Q22" 1216.72
cap "a_18405_n24991#" "D4" 240.275
cap "a_62417_n25455#" "Q16" 0.318976
cap "a_17510_n15772#" "Q05" 0.593383
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "Q04" 1.01311
cap "a_69555_n20957#" "a_69555_n20473#" 33.5366
cap "a_68673_n23489#" "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" 0.168326
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" 292.916
cap "VDD" "a_40387_n19193#" 925.565
cap "a_68673_n23489#" "VDD" 1217.23
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 10.522
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 0.6945
cap "LD1" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" 55.0516
cap "LD2" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 15.3263
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "VDD" 1088.54
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 653.619
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 0.0444988
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 3.1489
cap "Q21" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" 0.114767
cap "VDD" "a_10659_29026#" 55.9487
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "a_58940_n18402#" 0.00669038
cap "a_65904_n20957#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.089597
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "Q26" 631.271
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" "D8" 15.9088
cap "a_81053_n12929#" "D15" 0.609083
cap "CP_1_0.VCTRL" "a_44728_8976#" 0.994828
cap "A_MUX_6.IN1" "a_44428_9598#" 37.1455
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "a_6032_41801#" 0.177344
cap "a_15056_n10010#" "a_15443_n10940#" 6.51961
cap "D10" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 101.094
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.P3" 0.494819
cap "D13" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 32.6509
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 0.702439
cap "a_62896_n12929#" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 0.536772
cap "a_17490_52919#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.162923
cap "7b_divider_magic_2.CLK" "a_22096_n7122#" 222.898
cap "a_14874_n23367#" "Q05" 0.378257
cap "D16" "a_62417_n20473#" 50.1274
cap "7b_divider_magic_1.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN" 0.0488519
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 0.00878202
cap "a_23636_n6747#" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 0.0357662
cap "Q02" "D0" 1214.76
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" "D13" 0.055918
cap "a_83507_n15752#" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 33.4062
cap "a_45158_5339#" "VCTRL_OBV" 938.71
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 28.4751
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 179.157
cap "a_70312_n12319#" "VDD" 55.9487
cap "a_62417_n24971#" "a_62417_n25455#" 33.5366
cap "a_71937_n25018#" "a_72137_n25018#" 298.927
cap "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A" "a_69555_n25455#" 613.346
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.513923
cap "VDD" "a_74786_n9567#" 935.689
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 6.18423
cap "a_11285_n22920#" "VDD" 221.27
cap "a_17043_49268#" "VDD" 1.39645
cap "a_1882_59889#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 124.825
cap "Q22" "a_1925_48911#" 72.9571
cap "Q23" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 66.4864
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 0.0343567
cap "a_6032_60433#" "F_IN" 0.713784
cap "a_7142_60433#" "D27G" 9.15797
cap "a_1881_49879#" "a_1925_48911#" 292.79
cap "Q05" "a_11416_n15837#" 15.1322
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "D13" 503.834
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 0.00878202
cap "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 920.686
cap "7b_divider_magic_1.LD" "a_7259_58781#" 1.15224
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" "VDD" 632.561
cap "7b_divider_magic_2.CLK" "a_19162_n13533#" 125.152
cap "D2" "7b_divider_magic_2.CLK" 1920.08
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "D13" 11.3608
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 1.4604
cap "D2" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 0.505333
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "D16" 54.9648
cap "D16G" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 43.9152
cap "a_14944_n10054#" "a_15443_n10940#" 298.579
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_4463_50251#" 2.67185
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 61.7402
cap "a_7640_n12339#" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 29.1581
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "a_14642_n12383#" 250.568
cap "a_13446_n11964#" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 2.80146
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_8980_n13372#" 18.9829
cap "a_22880_10947#" "a_23836_10693#" 51.4087
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 178.077
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_2.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 260.041
cap "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 1307.95
cap "a_4518_56714#" "D11" 33.7795
cap "P02" "Q03" 16.4513
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "Q01" 192.281
cap "VDD" "a_12545_56822#" 5.19067
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 228.683
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "D10" 0.569866
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 880.467
cap "D26G" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 42.4105
cap "D7" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 16.6493
cap "a_80941_n13148#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 6.91378
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" "a_74786_n9567#" 8.05631
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" "a_70312_n9406#" 0.0546428
cap "a_76272_n9990#" "Q16" 0.0353316
cap "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A" "VDD" 1402.31
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "a_73246_n9406#" 0.0479619
cap "D15" "a_81384_n6825#" 3.42448
cap "a_308_41257#" "LD2" 195.131
cap "a_73246_n10600#" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D" 0.0162546
cap "VDD" "a_n379_48911#" 55.9487
cap "a_43828_8148#" "a_44128_8976#" 0.00832975
cap "a_4463_44037#" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 172.782
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 848.152
cap "a_58590_n7103#" "D12" 9.75198
cap "7b_divider_magic_2.CLK" "a_25706_n567#" 62.3448
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "D14" 1.34649
cap "Q25" "D11" 1145.44
cap "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 1166.33
cap "S7" "D0" 1401.92
cap "a_27735_n10992#" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 0.395981
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 0.0444988
cap "a_43828_9804#" "a_44128_10426#" 14.855
cap "a_12995_46542#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 8.18216
cap "a_4463_44037#" "a_4463_44237#" 475.1
cap "a_17493_46542#" "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A" 203.234
cap "a_n754_44237#" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 121.41
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" "Q03" 0.373042
cap "a_45028_9804#" "a_45328_10426#" 14.855
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" 58.6453
cap "a_45328_8976#" "a_45928_8976#" 41.4735
cap "7b_divider_magic_2.OR_magic_1.VOUT" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT" 413.055
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "VDD" 1233.55
cap "a_67070_n15207#" "a_66793_n16137#" 1.64266
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "a_23636_n11964#" 172.782
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "Q06" 3.94817
cap "Q01" "a_18618_n8360#" 15.0778
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "a_35743_n8400#" 375.78
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_12992_56406#" 82.793
cap "a_73246_n7102#" "A1" 222.898
cap "A_MUX_6.IN1" "a_43828_11254#" 0.160861
cap "VDD_TEST" "G_source_up" 8622.57
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "VDD" 1328.5
cap "a_14754_n20493#" "D5" 230.93
cap "a_17490_49268#" "Q24" 87.5987
cap "a_4838_34064#" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 0.926961
cap "a_11267_n20977#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 56.9601
cap "a_73446_n12319#" "Q12" 119.965
cap "a_7640_n7123#" "7b_divider_magic_2.CLK" 0.460878
cap "a_1926_56457#" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 7.5146
cap "a_232_56327#" "a_n698_56714#" 6.51961
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "Q22" 405.259
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "D0" 1.09338
cap "7b_divider_magic_1.DFF_magic_0.D" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 13.1969
cap "a_14754_n20046#" "D5" 121.335
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "D2" 0.650189
cap "LD1" "a_62896_n7713#" 0.828906
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" "a_62032_n7713#" 0.0915423
cap "a_80733_n23674#" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 0.0108405
cap "a_5525_41257#" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 27.6289
cap "VDD" "a_43228_8148#" 256.893
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 0.0343567
cap "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_2.IN" 1225.54
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "a_11616_n10621#" 29.1581
cap "a_12956_n10996#" "a_11416_n10621#" 0.798276
cap "a_23636_n9587#" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 0.0240125
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "a_23636_n10995#" 397.486
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "a_20000_n19011#" 2.31167
cap "a_44728_12082#" "a_45328_12082#" 41.4735
cap "a_11368_60299#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 62.9031
cap "D10" "a_15419_59883#" 239.075
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 6.42797
cap "A1" "a_64106_n9568#" 0.0980484
cap "a_81053_n12929#" "a_80941_n13148#" 29.1771
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "D9" 2.33437
cap "a_14677_48177#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 0.00766449
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D" "a_8172_42690#" 103.487
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "a_62417_n20026#" 34.857
cap "a_22296_n15837#" "a_22296_n14643#" 20.6349
cap "a_28293_n16212#" "a_29489_n15150#" 0.114283
cap "Q04" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 195.082
cap "a_n753_58893#" "a_n885_59889#" 0.0715921
cap "VDD" "a_22096_n9426#" 883.878
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 199.577
cap "a_45928_10426#" "a_45628_11254#" 0.00832975
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" "a_60130_n16192#" 172.782
cap "a_11701_n23367#" "Q06" 1.99135
cap "a_64106_n14784#" "a_64106_n16192#" 475.1
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_2.IN" "7b_divider_magic_1.mux_magic_0.IN1" 302.824
cap "a_73246_n14623#" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D" 0.0757386
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" "a_70312_n15817#" 151.041
cap "a_79531_n15752#" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 3.89426
cap "a_7259_54805#" "a_7507_52905#" 1.52664
cap "A1" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 14.3986
cap "a_72137_n20520#" "a_73767_n20520#" 3.33314
cap "a_7640_n13533#" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 0.177344
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" "D5" 465.386
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 30.8377
cap "a_81183_n15817#" "VDD" 97.9418
cap "a_14642_n13577#" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 0.102929
cap "VDD" "a_2526_44669#" 1547.6
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "a_15648_47944#" 192.149
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D" 1.71075
cap "a_33465_n16344#" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 3.95869
cap "a_7259_54805#" "Q27" 4.31798
cap "VDD" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT" 2568.21
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" "A1" 6.94455
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 3.01724
cap "a_3076_55913#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 127.709
cap "D16G" "Q17" 78.7548
cap "a_15866_56388#" "Q26" 34.0733
cap "a_11267_n25475#" "Q06" 0.318976
cap "a_43828_9598#" "a_44428_9598#" 41.4735
cap "a_43228_9804#" "a_42928_10632#" 0.00832975
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 1.95244
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" "D27G" 308.21
cap "PFD_T2_0.Buffer_V_2_0.IN" "a_22967_8787#" 31.1411
cap "a_22966_11778#" "PFD_T2_0.INV_mag_1.OUT" 2.24633
cap "7b_divider_magic_2.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_2.mux_magic_0.IN2" 16.2273
cap "a_66094_n15251#" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 114.524
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_66206_n15207#" 111.922
cap "a_73246_n14623#" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 1.84418
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "D10" 29.2666
cap "VDD" "a_26072_n8316#" 981.867
cap "a_62566_n14623#" "Q16" 1.64057
cap "VDD" "a_2509_42535#" 4.06596
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "D11" 138.991
cap "a_40387_n17785#" "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" 0.0582827
cap "PFD_T2_0.FDIV" "S1" 0.934669
cap "a_22967_8787#" "PFD_T2_0.FIN" 0.0114813
cap "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 1088.54
cap "D26G" "a_7726_53017#" 0.798429
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_6032_52887#" 27.8712
cap "a_22417_n25038#" "D5" 18.8372
cap "Q23" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 3.76426
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "a_29489_n16344#" 222.898
cap "a_74786_n6727#" "a_74786_n8135#" 475.1
cap "a_22096_n7122#" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 127.709
cap "a_10727_n7287#" "Q02" 1.22641
cap "a_77222_n7102#" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 127.709
cap "D17G" "a_58590_n8297#" 422.475
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 0.0323933
cap "VDD" "a_3076_59889#" 974.816
cap "VDD" "a_45028_11254#" 256.893
cap "a_2955_42690#" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 0.129046
cap "A1" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" 670.428
cap "Q25" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.156199
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "a_12545_53335#" 0.584411
cap "D4" "a_10882_n12949#" 7.39482
cap "a_26072_n12339#" "a_27612_n13372#" 0.0715921
cap "a_45628_11254#" "a_45328_12082#" 0.00832975
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" "a_20000_n23509#" 2.31167
cap "a_90197_n18140#" "D12" 3.28691
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 4.58696
cap "D14" "a_69768_n16324#" 0.41258
cap "a_12956_n14804#" "a_11416_n15837#" 0.0715921
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "a_11616_n15837#" 0.853007
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "a_15643_n16157#" 0.129046
cap "a_22967_8787#" "PFD_T2_0.INV_mag_1.IN" 855.041
cap "Q16" "a_62851_n18849#" 0.887855
cap "a_76533_n15653#" "a_79531_n15752#" 1.30219
cap "VDD" "Q13" 9298.96
cap "a_15186_n12339#" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 29.1581
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 155.709
cap "a_58790_n15817#" "Q17" 10.0478
cap "a_8336_34064#" "a_8292_35032#" 296.58
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" "7b_divider_magic_2.OR_magic_2.VOUT" 618.63
cap "a_29583_n23694#" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" 0.184535
cap "VDD" "a_4463_50251#" 1547.87
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_17422_n11964#" 2.67185
cap "Q25" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 477.574
cap "PFD_T2_0.FDIV" "S6" 530.847
cap "a_11285_n18869#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 9.40801
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "VDD" 1087.37
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" 249.232
cap "VDD" "a_8336_56457#" 108.724
cap "Q17" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 4.58696
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" 46.3918
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "Q13" 6.19838
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "D9" 283.946
cap "Q21" "a_5525_49663#" 21.2604
cap "Q25" "a_8292_49879#" 2.87342
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" 211.999
cap "Q15" "a_69768_n16324#" 2.87342
cap "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 546.189
cap "a_n379_52887#" "D8" 6.07495
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.160986
cap "a_4463_44037#" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 0.42215
cap "a_n90_31542#" "F_IN" 466.005
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "VDD" 1228.68
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "VDD" 1035.97
cap "A1" "a_69768_n13557#" 259.136
cap "a_3007_39938#" "VDD" 1109.46
cap "a_34009_n12339#" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 29.1581
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 0.011678
cap "7b_divider_magic_1.DFF_magic_0.D" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 538.875
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_1.OR_magic_2.VOUT" 569.486
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "D2" 171.916
cap "a_10437_56388#" "Q26" 4.42998
cap "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 1077.7
cap "a_187_37545#" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" 1.15275
cap "Q13" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 0.00857769
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_58590_n14623#" 0.108368
cap "a_29903_n12949#" "a_30767_n12949#" 8.62162
cap "D2" "D3" 7590.5
cap "VDD" "a_80588_n11061#" 184.963
cap "7b_divider_magic_2.CLK" "a_14642_n7166#" 0.657594
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.D" "LD0" 81.0905
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_62435_n22416#" 0.00755646
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 26.9628
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "Q07" 494.615
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 1.08097
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.D" 588.509
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 6.90037
cap "a_2527_59325#" "F_IN" 1.18975
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" "a_23636_n8155#" 411.546
cap "a_7440_n15837#" "a_7440_n14643#" 6.3841
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "a_8980_n14804#" 0.20708
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" 7140.02
cap "Q27" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 4.58696
cap "D15" "a_58922_n20473#" 0.530867
cap "a_73246_n15817#" "D16G" 0.410629
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 1.09085
cap "OUT11" "OUT1" 680.168
cap "VDD" "a_62766_n9407#" 108.543
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT" "Q03" 0.00159768
cap "a_69768_n11107#" "A1" 16.1737
cap "a_84615_n13557#" "VDD" 870.349
cap "a_4331_49663#" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 26.3483
cap "a_42628_11254#" "RES_74k_1.M" 0.817688
cap "Q07" "a_11416_n9427#" 35.6869
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 178.133
cap "a_8980_n10996#" "a_7440_n9427#" 0.114283
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "a_7640_n9427#" 1.03371
cap "CP_1_0.VCTRL" "a_45628_8148#" 4.45281
cap "A_MUX_6.IN1" "a_45328_8770#" 9.25202
cap "a_7772_n20046#" "Q07" 344.23
cap "D26G" "a_15866_52799#" 0.184931
cap "Q22" "a_17043_56406#" 0.188317
cap "Q11" "a_76533_n10436#" 12.6421
cap "7b_divider_magic_2.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" 2.50699
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 14.6011
cap "Q14" "a_66094_n15251#" 1.12549
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 0.056336
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 0.854143
cap "D26G" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 45.6949
cap "D2" "a_16980_n2227#" 260.905
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 1.72371
cap "a_62435_n23347#" "Q16" 34.0733
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 1317.8
cap "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" "VCO_DFF_C_0.VCO_C_0.OUTB" 915.41
cap "VCTRL2" "a_25706_n567#" 5691.09
cap "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 4.09366
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "D15" 49.0438
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 1203.18
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D" "a_n698_56714#" 277.015
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 422.668
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "Q22" 2.81298
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "D10" 6.48037
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 2.73556
cap "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 1086.52
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "a_17510_n8199#" 411.546
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "a_17422_n6747#" 397.486
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "a_22096_n7122#" 33.6377
cap "a_10466_n7733#" "Q02" 0.0157291
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_10727_n7287#" 12.4638
cap "7b_divider_magic_1.DFF_magic_0.D" "7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT" 61.2502
cap "a_77422_n8296#" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 16.9668
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "D14" 1.18243
cap "D7" "Q27" 355.696
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "a_77222_n13513#" 1.84418
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 1.77054
cap "LD0" "a_7640_n14643#" 29.2303
cap "D6" "a_7640_n14643#" 9.15797
cap "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" "D12" 2.64551
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "D6" 29.8744
cap "a_12992_49268#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 83.4159
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" "Q24" 10.5773
cap "VDD" "a_44128_10426#" 256.893
cap "7b_divider_magic_1.LD" "a_8336_60433#" 4.28402
cap "VDD" "a_45328_10426#" 256.893
cap "a_76533_n16137#" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D" 103.487
cap "a_17043_52919#" "D11" 13.6086
cap "a_n886_41257#" "Q26" 0.457387
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" "D1" 5.91631
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" "Q12" 0.700357
cap "a_7726_41671#" "F_IN" 2.00031
cap "a_46528_10632#" "a_46228_11460#" 0.00832975
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "D6" 1.7265
cap "a_n886_45233#" "a_308_45233#" 6.3841
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" "Q24" 1.56888
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "D2" 271.834
cap "Q01" "a_26072_n13533#" 30.8727
cap "Q01" "a_18618_n13577#" 21.2604
cap "a_1882_59889#" "D27G" 19.2072
cap "a_17510_n15772#" "D1" 44.0379
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "7b_divider_magic_2.CLK" 0.0715917
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "LD0" 4.70085
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 20.7776
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 2.24897
cap "a_12956_n9588#" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 1.34675
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_2.CLK" 3.23681
cap "Q14" "a_78762_n11944#" 3.03936
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "D6" 4.01375
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 0.470571
cap "a_62435_n23347#" "a_62417_n24971#" 0.284021
cap "a_77422_n12319#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 0.109856
cap "a_4518_37151#" "a_4935_38147#" 14.1428
cap "a_76533_n10920#" "a_74786_n9567#" 0.0138854
cap "a_65792_n8340#" "VDD" 981.82
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "D0" 0.0050523
cap "a_19584_n19011#" "D4" 0.0486354
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "LD2" 0.0109723
cap "a_7098_39008#" "Q24" 0.125787
cap "a_17723_n23509#" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" 0.0189879
cap "a_10921_56388#" "a_11368_56388#" 13.6652
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_15419_56388#" 0.00669038
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_15866_56388#" 2.64991
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_32357_n15772#" 1.15224
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" "a_30024_n10992#" 896.11
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" 39.6666
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 28.1726
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 0.0462925
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN" 0.0488519
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "a_5525_41257#" 1.84418
cap "a_7440_n14643#" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 1.84418
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" 933.17
cap "a_45628_8148#" "a_46228_8148#" 41.4735
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 0.173872
cap "Q21" "a_308_41257#" 3.42048
cap "a_68660_n10535#" "Q12" 128.92
cap "a_14874_n23367#" "D1" 54.067
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "a_17490_59901#" 82.8376
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 0.00327014
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" "D0" 3.432
cap "a_79443_n16192#" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 397.486
cap "a_25383_n10456#" "a_26072_n8316#" 0.30255
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "D6" 3.75679
cap "a_14935_52799#" "a_15419_52799#" 33.5366
cap "a_11368_52799#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 290.608
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 1203.02
cap "a_6032_52887#" "VDD" 85.5957
cap "a_27480_10186#" "PFD_T2_0.INV_mag_1.OUT" 0.992034
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "D10" 248.686
cap "S2" "a_25556_11637#" 5.40752
cap "a_58590_n8297#" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D" 0.0757386
cap "D17G" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 65.8448
cap "a_n753_58693#" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D" 0.108308
cap "VDD" "Q02" 9487.21
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "a_4331_34816#" 5.90237
cap "a_17723_n23509#" "D4" 28.9476
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 0.901395
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" 3.29086
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 17.0606
cap "7b_divider_magic_0.OR_magic_2.VOUT" "VDD" 7515.91
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" "D11" 6.86089
cap "Q14" "a_69555_n24971#" 87.5987
cap "Q15" "a_65904_n24971#" 80.4818
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "a_18405_n20046#" 143.706
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_2.CLK" 2.4598
cap "a_67070_n9990#" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 0.0915423
cap "a_8980_n6748#" "a_7440_n7123#" 0.798276
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D" "LD0" 0.817727
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" "7b_divider_magic_2.DFF_magic_0.D" 0.204307
cap "Q23" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 1.69136
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D" "D6" 3.66258
cap "a_8980_n8156#" "a_7440_n8317#" 1.13879
cap "7b_divider_magic_2.CLK" "a_10882_n7733#" 2.89074
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "a_18618_n16344#" 0.0556409
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 178.133
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" "a_2509_41671#" 166.796
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "D0" 123.255
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D" 1392.3
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 0.340206
cap "a_81917_n12929#" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 4.08948
cap "a_11267_n20493#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 82.793
cap "a_18405_n20046#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 8.71041
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 80.5515
cap "D15" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 15.7205
cap "a_84615_n13557#" "a_83419_n11944#" 0.114283
cap "a_18405_n20977#" "VDD" 378.994
cap "a_10466_n7733#" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 0.0193783
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "a_7259_44125#" 33.4062
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "a_7743_44669#" 172.782
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "a_33465_n12383#" 7.20937
cap "VDD" "a_30767_n12949#" 4.9774
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 178.133
cap "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" "VDD" 12514.2
cap "a_19784_n19011#" "Q04" 8.46959
cap "Q25" "a_17974_56406#" 0.188265
cap "a_7259_44125#" "a_7743_44669#" 475.1
cap "a_68660_n8179#" "a_68660_n10535#" 1.1198
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_11683_n20046#" 1.56769
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 0.0435077
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 1.77911
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 0.00878202
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" "D17G" 1684.14
cap "D16" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 4.49087
cap "a_58590_n7103#" "Q12" 0.956803
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 7.5454
cap "a_15443_n10940#" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 0.0627893
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 0.00327014
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 8.59682
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" 1.22587
cap "a_22966_11778#" "PFD_T2_0.INV_mag_0.IN" 806.365
cap "a_7772_n24991#" "D6" 0.121497
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" "LD2" 2.97717
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "a_1926_60433#" 0.177344
cap "a_17490_49268#" "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A" 368.47
cap "a_77422_n7102#" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 119.965
cap "a_17422_n16212#" "D3" 14.3579
cap "a_30033_n14643#" "a_29903_n12949#" 5.6505
cap "a_80639_n15130#" "Q13" 0.156178
cap "7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "F_IN" 1325.66
cap "Q25" "a_1158_37312#" 0.043828
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "D5" 42.4105
cap "a_308_45233#" "VDD" 883.878
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "Q27" 100.986
cap "D15" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 12.1156
cap "VDD" "S7" 3373.68
cap "a_7743_55349#" "D9" 0.029189
cap "a_13476_52919#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 84.5687
cap "a_17043_59901#" "a_15419_59883#" 1.20657
cap "a_10921_59883#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 368.409
cap "a_23636_n8155#" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 33.4062
cap "a_32731_10265#" "VDD" 5232.81
cap "a_11416_n9427#" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 0.465165
cap "a_8980_n9588#" "a_8980_n8156#" 1.1198
cap "VDD" "a_15419_52799#" 180.668
cap "a_58922_n24971#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" 301.501
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 9.35509
cap "Q13" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 65.2885
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 0.694294
cap "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 1176.63
cap "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" "a_19584_n23509#" 555.72
cap "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 23.1207
cap "a_19162_n8316#" "D1" 40.1361
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" "7b_divider_magic_1.mux_magic_0.IN1" 4.49267
cap "a_17523_n19011#" "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" 0.0439826
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" "7b_divider_magic_0.DFF_magic_0.D" 0.235285
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "a_36596_n11974#" 0.431421
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 1231.86
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "a_4838_60433#" 29.1581
cap "a_58940_n23347#" "Q12" 0.568137
cap "a_22617_n25038#" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 0.27401
cap "a_7772_n24991#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" 301.501
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 1391.86
cap "a_58590_n9407#" "a_60130_n10976#" 0.114283
cap "a_58790_n9407#" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 1.03371
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "D6" 45.9039
cap "7b_divider_magic_1.mux_magic_0.IN2" "7b_divider_magic_1.mux_magic_0.IN1" 3.89514
cap "VDD" "a_7743_44669#" 1547.6
cap "a_2376_42855#" "a_4838_41801#" 0.770164
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "a_17493_44912#" 3.35916
cap "D17G" "D12" 661.324
cap "D14" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 29.3245
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "Q06" 7.82485
cap "a_58590_n14623#" "LD1" 195.205
cap "D15" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 13.8728
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 3.16133
cap "a_22096_n13533#" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 0.102929
cap "a_18618_n13577#" "a_17422_n11964#" 0.114283
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "a_19162_n13533#" 0.177344
cap "Q26" "a_15866_59883#" 0.707945
cap "D27G" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 65.2276
cap "a_2509_52153#" "F_IN" 1.90539
cap "a_68660_n15752#" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 0.0240125
cap "a_73446_n13513#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 29.3324
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D" 6.0765
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "D0" 0.610532
cap "a_7743_55349#" "D10" 7.36385
cap "a_44728_10632#" "a_44428_11254#" 14.855
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" "a_18618_n13577#" 0.796514
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" 0.901395
cap "Q06" "D5" 68.2527
cap "a_7743_50451#" "a_7259_50987#" 475.1
cap "a_45028_8148#" "a_45028_9598#" 2.39464
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "P02" 1.42502
cap "7b_divider_magic_2.mux_magic_0.IN2" "7b_divider_magic_2.OR_magic_2.A" 10.8229
cap "OUT01" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 39.8127
cap "a_70312_n10600#" "Q12" 29.8395
cap "a_71937_n25018#" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" 126.816
cap "DN" "ITAIL_SINK" 4.43254
cap "A1" "D16G" 660.277
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 0.109095
cap "a_42628_8148#" "CP_1_0.VCTRL" 4.45281
cap "a_45028_9598#" "a_45028_9804#" 226.83
cap "D15" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 14.268
cap "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 212.029
cap "D2" "F_IN" 488.484
cap "a_8292_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 257.189
cap "a_1881_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 124.825
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "Q02" 14.2077
cap "Q11" "a_66336_n13513#" 11.8161
cap "a_20987_n20540#" "a_22617_n20540#" 3.33314
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "D14" 61.0611
cap "LD1" "a_58590_n7103#" 1.05731
cap "a_7743_50451#" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 16.3445
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 20.5849
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D" "a_4331_34816#" 0.0162546
cap "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" "a_69971_n20026#" 62.9031
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" "a_71937_n20520#" 228.332
cap "Q25" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 97.036
cap "a_12992_49268#" "D11" 243.335
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN" 287.141
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 152.678
cap "D26G" "Q25" 1569.29
cap "a_69971_n20026#" "VDD" 1.79784
cap "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 1169.73
cap "a_66024_n22900#" "a_66440_n23347#" 11.5142
cap "7b_divider_magic_0.OR_magic_2.VOUT" "7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN" 610.454
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 422.668
cap "a_62851_n23347#" "D15" 5.51297
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 178.133
cap "a_67070_n9990#" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 0.118248
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN" "7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN" 287.141
cap "7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" 228.683
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 0.0076275
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 0.283464
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "Q24" 20.1032
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" "a_n90_31542#" 6.97641
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "a_14642_n7166#" 0.395954
cap "Q01" "LD0" 3.76547
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 0.0439826
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 157.053
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 61.7402
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "a_17493_44912#" 253.703
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "a_23636_n8155#" 13.9416
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" "D3" 7.61464
cap "a_73567_n20520#" "A1" 2.52714
cap "Q16" "a_62566_n15817#" 58.4056
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "D2" 53.0925
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" 0.00767638
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.22946
cap "Q07" "Q04" 45.6635
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" "Q02" 0.0121863
cap "7b_divider_magic_0.OR_magic_2.A" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 0.148872
cap "D14" "a_73246_n9406#" 1.99757
cap "Q05" "a_15056_n15227#" 1.66186
cap "a_77422_n13513#" "a_77222_n13513#" 295.691
cap "Q15" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" 3.61855
cap "a_14677_48177#" "F_IN" 1.03328
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "D5" 211.324
cap "Q01" "a_26272_n8316#" 3.57007
cap "A1" "a_58790_n15817#" 4.48625
cap "a_22096_n14643#" "a_22096_n13533#" 3.29081
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" 0.631141
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "a_69555_n20473#" 0.0299234
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "a_65904_n20026#" 0.355222
cap "a_29489_n16344#" "a_28381_n15772#" 0.0715921
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" "D11" 139.294
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 5.93923
cap "a_11285_n22920#" "Q06" 33.472
cap "a_58940_n17918#" "VDD" 414.69
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" 0.0556793
cap "a_32269_n16212#" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 397.486
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" "a_17723_n19011#" 0.0189879
cap "a_25557_8739#" "DN1" 139.997
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 0.276282
cap "VDD" "a_30033_n14643#" 87.8728
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_81440_n11999#" 654.223
cap "a_4838_52887#" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 27.8268
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "a_2290_52905#" 0.711898
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" 45.4562
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" "a_27612_n8155#" 0.0240125
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 38.1107
cap "VDD" "a_62566_n10601#" 1018.83
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 0.0462925
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.183756
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "F_IN" 2.24897
cap "7b_divider_magic_2.p3_gen_magic_0.P3" "7b_divider_magic_2.OR_magic_2.A" 218.409
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_68660_n15752#" 18.2711
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "a_62435_n17918#" 128.084
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 140.508
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 159.647
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_58940_n17918#" 84.5687
cap "D7" "7b_divider_magic_1.p3_gen_magic_0.P3" 139.604
cap "Q27" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 24.8927
cap "a_11285_n23367#" "D2" 54.067
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_1.mux_magic_0.IN1" 0.0653809
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 400.5
cap "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 0.349992
cap "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" "a_70734_n18991#" 380.985
cap "S5" "A_MUX_6.Tr_Gate_1.CLK" 397.37
cap "a_36685_10901#" "LF_OFFCHIP" 271.184
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "D17G" 0.00627402
cap "a_68660_n13396#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 1.15224
cap "D16" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" 139.294
cap "7b_divider_magic_1.LD" "a_3076_59889#" 2.87988
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "D3" 13.8728
cap "A1" "a_79531_n15752#" 151.892
cap "a_44128_10426#" "a_44128_10632#" 226.83
cap "a_62417_n20957#" "Q16" 14.9985
cap "a_4463_35404#" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 2.15008
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 0.544662
cap "a_58922_n24524#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" 92.4546
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" 15.7993
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_12545_59901#" 0.477183
cap "D5" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 2.36602
cap "7b_divider_magic_2.mux_magic_0.IN1" "7b_divider_magic_2.OR_magic_1.VOUT" 7.22557
cap "7b_divider_magic_2.mux_magic_0.OR_magic_0.A" "a_39047_n19354#" 0.177344
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" "Q01" 10.7648
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D" 422.668
cap "a_73567_n25018#" "D16G" 18.8372
cap "a_66094_n15251#" "a_66593_n16137#" 298.579
cap "VDD" "a_10437_59883#" 414.69
cap "a_60130_n16192#" "Q17" 9.82111
cap "Q25" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 149.813
cap "Q21" "a_10921_52799#" 80.7649
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "Q27" 20.7776
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 0.00878202
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 97.2129
cap "a_68572_n10975#" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 0.0357662
cap "a_17974_52919#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 84.5687
cap "a_15920_n10010#" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D" 4.51368
cap "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 1178.13
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 0.134703
cap "A_MUX_6.IN1" "a_43528_12082#" 227.186
cap "a_4838_48911#" "D8" 1.19971
cap "P12" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 28.1097
cap "VDD" "a_13534_n13416#" 929.299
cap "a_14874_n18422#" "D5" 16.8459
cap "a_58940_n22416#" "Q17" 0.13538
cap "7b_divider_magic_1.LD" "a_8336_56457#" 0.109856
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "D16G" 2.6816
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "D10" 162.556
cap "a_58940_n22900#" "a_58940_n23347#" 14.2326
cap "7b_divider_magic_0.OR_magic_2.VOUT" "a_80733_n23674#" 120.136
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_22096_n15837#" 1.47476
cap "D4" "a_10466_n12949#" 33.7795
cap "a_66094_n10034#" "Q16" 0.0106524
cap "a_73446_n9406#" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 0.177344
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" "a_66593_n10920#" 40.7593
cap "D12" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D" 5.69313
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 0.264383
cap "Q04" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 1.08761
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "Q05" 7.18246
cap "a_64684_n13396#" "a_65792_n13557#" 1.13879
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "a_86893_n8380#" 2.97563
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "D0" 28.169
cap "D26G" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 0.233516
cap "a_89997_n19334#" "a_90197_n19334#" 297.874
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 258.261
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 8.19591
cap "7b_divider_magic_1.OR_magic_2.A" "7b_divider_magic_1.OR_magic_1.VOUT" 58.1981
cap "a_14935_52799#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 52.7962
cap "a_58922_n25455#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 84.5687
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_60130_n14784#" 121.41
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "Q05" 149.813
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "VDD" 1205.92
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 1.16743
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" 1.21422
cap "Q14" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" 40.3984
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 3.70019
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 400.5
cap "VDD" "D27G" 5810.4
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "Q26" 27.337
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 178.077
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "Q17" 7.21174
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "a_30290_n12019#" 0.0193783
cap "a_44716_1837#" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 0.0105899
cap "a_41879_n196#" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 277.136
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 310.613
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" "a_32357_n13416#" 0.0240125
cap "a_13534_n8199#" "a_11746_n7733#" 0.0135693
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" 17.9506
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "a_15443_n10940#" 0.00479054
cap "Q17" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 84.3034
cap "a_70312_n8296#" "a_69768_n8340#" 297.874
cap "a_18405_n20493#" "VDD" 180.677
cap "a_7726_53017#" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 171.3
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_7790_n22436#" 56.9601
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.D" 588.509
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 4.54864
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.CLK" 863.562
cap "a_69089_n18991#" "D13" 6.39561
cap "D16" "a_69555_n24524#" 81.2964
cap "Q27" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 31.0636
cap "a_42928_8770#" "a_43228_9598#" 0.00832975
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "VDD" 1493.1
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT" 98.8933
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "a_60130_n9568#" 411.546
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "a_70734_n23489#" 0.157042
cap "a_72137_n20520#" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 28.4821
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_29791_n13168#" 6.91378
cap "Q22" "a_n886_49663#" 0.960708
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" "LD2" 48.6752
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "VDD" 1037.31
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 152.678
cap "a_2042_50987#" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 9.03921
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 1.21173
cap "a_11150_48721#" "D9" 2.44861
cap "a_15866_56804#" "a_15419_56388#" 11.5142
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "a_17043_56406#" 101.994
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 6.99894
cap "S4" "VCTRL_OBV" 523.14
cap "a_44728_8770#" "CP_1_0.VCTRL" 1.33976
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" "VDD" 1077.69
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 0.0327229
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "Q05" 501.97
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "Q04" 44.1998
cap "a_308_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 124.825
cap "a_4331_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" 28.6974
cap "a_42928_10632#" "a_43528_10632#" 41.4735
cap "a_58590_n12319#" "D16" 0.251491
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "a_58590_n13513#" 1.00939
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "VDD" 1392.49
cap "a_5525_59889#" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 1.00939
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "VDD" 1228.89
cap "D2" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.663548
cap "D5" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 293.54
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 1.04961
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 7.32853
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "a_14677_48177#" 114.947
cap "a_69089_n23489#" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" 2.71595
cap "a_70934_n23489#" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" 65.451
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 5.07359
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 5987.95
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 5.34585
cap "a_11683_n24544#" "VDD" 4.20181
cap "VDD" "a_8980_n11964#" 1548.78
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" "D17G" 136.009
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" "D10" 20.7586
cap "a_69768_n12363#" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 26.3483
cap "a_2509_53017#" "a_2376_52257#" 6.51961
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "D10" 30.0189
cap "Q06" "a_26072_n8316#" 0.123216
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "Q07" 3.32143
cap "a_45628_11460#" "a_45328_12082#" 14.855
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 8.48573
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "a_13534_n13416#" 1.34217
cap "a_39047_n19354#" "D0" 32.4119
cap "7b_divider_magic_2.OR_magic_2.A" "7b_divider_magic_2.DFF_magic_0.D" 393.99
cap "a_12956_n14804#" "a_15056_n15227#" 0.0118519
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D" "a_15443_n16157#" 277.971
cap "A1" "7b_divider_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 1305.63
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 15.253
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 409.714
cap "a_5448_37306#" "F_IN" 0.0141043
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 8.96213
cap "a_60130_n13352#" "Q17" 20.9413
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_15186_n13533#" 7.5146
cap "VCO_DFF_C_0.VCO_C_0.OUTB" "VCTRL_IN" 2.72087
cap "D27G" "a_12545_59901#" 1.64214
cap "a_25706_n567#" "VCTRL_OBV" 0.609967
cap "VDD" "a_45028_9598#" 256.893
cap "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 1169.81
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 2166.94
cap "a_84615_n16324#" "a_84615_n15130#" 6.3841
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 1.98837
cap "A1" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 703.054
cap "a_17939_n19011#" "D1" 6.39561
cap "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" 2021.3
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "a_62851_n18849#" 0.609565
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "a_66024_n18402#" 82.7102
cap "a_59338_n20026#" "Q17" 3.34944
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" "VDD" 2794.59
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "F_IN" 5.19243
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_2.DFF_magic_0.D" 300.914
cap "a_7772_n24991#" "Q05" 0.763605
cap "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A" "Q04" 464.4
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_2.CLK" 670.428
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 4.70085
cap "a_43828_8148#" "a_44128_8770#" 14.855
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 4.20104
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 1312.55
cap "a_19584_n19011#" "7b_divider_magic_2.CLK" 1.02088
cap "a_20987_n25038#" "VDD" 54.0958
cap "a_17043_52919#" "D26G" 57.1242
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_2.IN" "7b_divider_magic_2.mux_magic_0.IN2" 289.418
cap "a_4838_34064#" "a_6032_34064#" 20.6349
cap "a_45928_10426#" "a_46228_11254#" 0.00832975
cap "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN" 1176.63
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 1.08097
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 0.956221
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "a_81440_n11999#" 0.00322445
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D" "a_83507_n13396#" 123.245
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "a_81640_n11999#" 0.129046
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "Q13" 0.268921
cap "a_n754_40061#" "VDD" 1555.53
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "A1" 2.24897
cap "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 1088.54
cap "Q25" "Q24" 5116.02
cap "a_15443_n16157#" "a_15643_n16157#" 651.048
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "a_11616_n15837#" 29.1581
cap "a_12956_n16212#" "a_11416_n15837#" 0.798276
cap "a_n378_60433#" "F_IN" 0.460878
cap "a_1882_55913#" "a_2527_55349#" 0.114283
cap "a_3076_55913#" "a_2043_54805#" 0.0715921
cap "a_816_60433#" "D27G" 192.595
cap "A1" "A_MUX_6.IN1" 1207.16
cap "a_12545_60317#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 0.609565
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 155.987
cap "a_73446_n7102#" "a_73246_n8296#" 3.08302
cap "a_6032_60433#" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 0.177344
cap "Q05" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 147.667
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 30.8377
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" "a_66320_n24524#" 0.17295
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" "VDD" 2495.55
cap "Q16" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 0.336891
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT" "D0" 29.6551
cap "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" "a_20987_n20540#" 29.2303
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "Q05" 11.0335
cap "Q11" "a_73246_n14623#" 15.5873
cap "a_232_57191#" "D27G" 7.39482
cap "a_n281_56558#" "F_IN" 47.1089
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "a_17422_n10995#" 0.00151341
cap "D17G" "Q12" 2133.33
cap "D7" "a_2376_42855#" 28.916
cap "G_source_up" "G_source_dn" 2271.68
cap "a_66024_n22900#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 82.7102
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "a_27612_n8155#" 33.4062
cap "a_22417_n20540#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 200.265
cap "a_70312_n13513#" "VDD" 12.3825
cap "VDD" "a_10179_50238#" 1216.81
cap "Q11" "a_65904_n20957#" 7.19694
cap "a_42628_8148#" "a_43228_8148#" 41.4735
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "a_58922_n20957#" 331.604
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" 0.0449257
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" 0.0106166
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" 0.229636
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 3.12289
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 3.21987
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "a_69555_n20957#" 81.4982
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" 0.0265491
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "a_4518_56714#" 0.0632272
cap "Q02" "a_22296_n12339#" 119.965
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 1.20652
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" "Q16" 0.000208068
cap "D26G" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" 59.955
cap "D14" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.663548
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "Q02" 132.818
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 0.988434
cap "D16" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 134.52
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "a_58590_n10601#" 250.568
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "a_11267_n20046#" 0.521714
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 3.02221
cap "VDD" "a_44428_11254#" 256.893
cap "D15" "a_73246_n14623#" 2.24825
cap "a_1160_39283#" "LD2" 0.145553
cap "a_74786_n13352#" "a_74786_n11944#" 475.1
cap "a_78762_n13352#" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 0.0240125
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 20.4507
cap "a_62417_n24524#" "Q16" 315.146
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" "Q03" 17.7494
cap "a_62435_n17918#" "D14" 8.80258
cap "a_32467_10269#" "CP_1_0.VCTRL" 0.588024
cap "Q14" "a_71937_n20520#" 18.7709
cap "Q17" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 25.2324
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "Q12" 52.9822
cap "VDD" "a_45158_5339#" 1371.57
cap "a_78885_n10972#" "VDD" 1109.46
cap "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 1068.41
cap "a_15866_53215#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.609565
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 18.819
cap "A1" "a_86893_n8380#" 302.798
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" 163.87
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_2.OR_magic_2.VOUT" 1305.47
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 0.334792
cap "a_34009_n12339#" "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 121.217
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" "Q07" 0.173016
cap "a_27480_10186#" "a_29875_10702#" 9.69791
cap "a_13039_45456#" "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" 0.383791
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 3.29086
cap "D16" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 10.3093
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN" "7b_divider_magic_0.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 260.041
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" "a_15186_n13533#" 16.9668
cap "Q22" "a_6032_45777#" 2.00497
cap "Q15" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.000793856
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "Q16" 7.88163
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_8292_59889#" 0.0162546
cap "D15" "a_84615_n15130#" 11.8881
cap "a_n754_54859#" "F_IN" 16.4265
cap "LD1" "a_58790_n13513#" 29.2303
cap "a_58590_n14623#" "a_58590_n15817#" 6.3841
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 1.1198
cap "D11" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 41.3407
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "a_80639_n15130#" 27.6289
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "Q25" 0.49334
cap "D26G" "D11" 29.0015
cap "Q15" "a_62435_n17918#" 8.79091
cap "Q14" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.189142
cap "a_17043_60317#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 0.0146199
cap "D9" "a_14935_56388#" 11.0152
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "D12" 0.859469
cap "Q05" "Q01" 827.913
cap "a_72137_n25018#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 0.790586
cap "a_62417_n24971#" "a_62417_n24524#" 14.2326
cap "a_69555_n24524#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 143.691
cap "a_71150_n18991#" "VDD" 18.1466
cap "a_62417_n25455#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 56.9601
cap "a_7259_36140#" "a_7098_35032#" 1.13879
cap "a_17490_56406#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 368.39
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 1158.92
cap "LD1" "a_60130_n14784#" 1.15224
cap "a_4463_50251#" "a_5525_49663#" 0.114283
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "Q17" 0.901182
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "Q17" 188.354
cap "a_25383_n10456#" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 111.454
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 3.94242
cap "a_78885_n10972#" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 47.1388
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "D1" 40.2656
cap "a_83419_n16192#" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 0.0357662
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" "a_81183_n15817#" 29.1581
cap "a_17537_47086#" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" 2.2799
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 5.76341
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" "a_15170_n24544#" 0.687529
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" "a_11683_n24544#" 62.9031
cap "a_11267_n25475#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 56.9601
cap "Q22" "a_11368_56804#" 0.0248372
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "a_8980_n13372#" 33.4062
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "a_8980_n11964#" 172.782
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "Q24" 645.884
cap "D16G" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" 18.8031
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "F_IN" 4.07904
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "Q26" 1.08273
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "a_66024_n18849#" 9.40801
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" "LD0" 10.0334
cap "a_30216_n9019#" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.D" 0.169594
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.CLK" 1553.07
cap "Q07" "a_7440_n13533#" 9.70029
cap "Q06" "Q02" 1378.34
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 0.0109723
cap "D17G" "a_62435_n18402#" 0.0166098
cap "a_17493_46542#" "a_17493_44912#" 0.339748
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "a_7142_45777#" 1.03371
cap "a_25383_n15673#" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 12.8949
cap "D2" "a_18618_n16344#" 0.41258
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "a_14874_n23367#" 0.746967
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 0.104413
cap "a_50708_569#" "OUT" 4081.42
cap "a_25383_n10456#" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 509.373
cap "a_69768_n9913#" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D" 0.0757386
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" "Q03" 11.3072
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 1330.87
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 46.2473
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "D7" 1.09338
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" "VDD" 6519.12
cap "a_68572_n11944#" "VDD" 1547.87
cap "LD1" "D17G" 1050.07
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "a_58590_n8297#" 0.102929
cap "a_7772_n20977#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 56.9601
cap "D5" "a_17510_n8199#" 12.7456
cap "a_50708_569#" "OUTB" 2.37955
cap "a_72137_n20520#" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 2.26936
cap "VDD" "a_17043_49684#" 1.79784
cap "a_73567_n20520#" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" 125.851
cap "a_17537_47086#" "D11" 3.23573
cap "a_2527_59325#" "a_1882_59889#" 0.114283
cap "a_2043_58781#" "a_3076_59889#" 0.0715921
cap "a_4838_45777#" "F_IN" 4.54264
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 0.135945
cap "a_n754_44237#" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 1.37059
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "a_14642_n8360#" 1.84418
cap "D10" "a_14935_56388#" 21.2417
cap "a_27480_10186#" "UP" 938.71
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "a_32269_n16212#" 0.189923
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" "7b_divider_magic_0.mux_magic_0.OR_magic_0.A" 2.50699
cap "a_69768_n13557#" "D16G" 0.400136
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "Q23" 6.23412
cap "a_44728_8976#" "a_45028_9598#" 14.855
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" "7b_divider_magic_2.DFF_magic_0.D" 849.379
cap "7b_divider_magic_2.CLK" "a_18618_n8360#" 243.306
cap "a_13476_52919#" "VDD" 413.936
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "Q26" 0.336891
cap "a_n754_54859#" "a_308_53639#" 1.13879
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 4.9971
cap "DN_OUT" "VDD_TEST" 14637.7
cap "PFD_T2_0.FDIV" "VDD" 1972.01
cap "a_20987_n25038#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" 28.4821
cap "a_18405_n24991#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" 23.5201
cap "a_14754_n24991#" "a_15170_n24544#" 13.0214
cap "a_58591_6073#" "A1" 227.496
cap "a_22617_n20540#" "D5" 0.760489
cap "a_22296_n14643#" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 0.177344
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" 1161.7
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "a_60130_n9568#" 8.48316
cap "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 1203.02
cap "D13" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 64.0663
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" "Q13" 80.9145
cap "a_80639_n16324#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 1.47476
cap "7b_divider_magic_1.P2" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 28.1097
cap "LD0" "D4" 847.178
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "a_74786_n9567#" 18.9829
cap "a_12545_56406#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 92.3862
cap "a_10437_56388#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 297.328
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "a_8292_55913#" 127.709
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 0.221469
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" "D11" 68.3704
cap "7b_divider_magic_2.OR_magic_2.A" "a_36596_n13382#" 43.5326
cap "P02" "a_36596_n11974#" 172.93
cap "D6" "D4" 889.588
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" 0.0502605
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 15.3263
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_1.OR_magic_2.VOUT" 0.240962
cap "a_4463_35404#" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 172.782
cap "VDD" "a_187_37545#" 1213.07
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" "7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN" 10.522
cap "Q15" "a_81640_n11999#" 0.825891
cap "a_69768_n11107#" "D16G" 0.0214988
cap "a_4331_53639#" "Q26" 0.0500884
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "Q03" 0.474861
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "a_77552_n15207#" 111.922
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 0.36883
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "D5" 45.6949
cap "OUT01" "7b_divider_magic_2.CLK" 4231.75
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" "D3" 2.17792
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" 26.3837
cap "Q12" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D" 1.09742
cap "a_61877_n7267#" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 509.882
cap "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 3524.16
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" 0.104413
cap "a_19584_n19011#" "D3" 3.83936
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" "P02" 1.93067
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D" "D3" 2.04441
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 7.61694
cap "Q25" "a_7259_50987#" 0.593383
cap "a_12992_49268#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 0.0299234
cap "Q01" "a_22096_n12339#" 0.849881
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 0.100301
cap "a_17723_n19011#" "a_17939_n19011#" 325.606
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.0155505
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" 11.1092
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 2182.51
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 2.4627
cap "VDD" "a_10284_27486#" 925.565
cap "D26G" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 127.136
cap "VDD" "a_30632_n9019#" 23.092
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 20.5737
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 155.271
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "D1" 200.027
cap "a_20787_n25038#" "a_22617_n25038#" 1.07047
cap "a_22417_n25038#" "a_20987_n25038#" 0.321289
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 10.522
cap "a_46528_10632#" "a_46528_12082#" 2.39464
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "VDD" 2862.18
cap "a_46228_11254#" "a_46828_11254#" 41.4735
cap "a_66336_n8296#" "Q12" 0.502252
cap "VDD" "a_15648_47944#" 20.6125
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D" 1407.56
cap "a_46228_9598#" "a_46228_8148#" 2.39464
cap "D4" "a_11416_n14643#" 232.882
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" "D4" 2.58248
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "A1" 0.250963
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.OR_magic_1.VOUT" 0.180586
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN" 260.041
cap "Q15" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 7.18246
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 0.735628
cap "a_n886_49663#" "Q27" 22.848
cap "VDD" "7b_divider_magic_1.mux_magic_0.AND2_magic_0.A" 1303.23
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 1.18243
cap "Q25" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 536.266
cap "Q21" "a_5525_53639#" 20.2181
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" 315.989
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "D0" 7.52223
cap "Q15" "a_67070_n15207#" 1.60035
cap "Q14" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D" 0.741015
cap "D15" "a_76533_n16137#" 13.1102
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "a_17723_n23509#" 104.391
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" "a_17939_n23509#" 24.7297
cap "D26G" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 0.0356815
cap "VDD" "a_45928_8770#" 255.107
cap "a_18405_n20046#" "D4" 57.5605
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "D1" 17.4062
cap "a_4838_48911#" "a_6032_48911#" 20.6349
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 228.683
cap "a_25383_n15673#" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 509.882
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 0.204806
cap "a_15186_n8316#" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 16.9668
cap "a_2043_58781#" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 0.0100627
cap "a_2527_59325#" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 0.00151552
cap "a_4463_58693#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 0.00151552
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" 0.263561
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" 0.0327229
cap "a_42928_12082#" "A_MUX_6.IN1" 227.622
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" "D4" 295.34
cap "a_8292_49879#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 0.0556409
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_7098_49879#" 195.205
cap "D26G" "a_8292_49879#" 0.30666
cap "a_69768_n11107#" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 0.137072
cap "7b_divider_magic_0.OR_magic_1.VOUT" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" 618.927
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 1.18243
cap "a_2527_55349#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 397.486
cap "VDD" "a_7440_n10621#" 974.816
cap "a_33465_n16344#" "a_34009_n15837#" 296.58
cap "Q27" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 6.97709
cap "a_65904_n24524#" "a_66320_n24524#" 2.22258
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" "D12" 1.75314
cap "a_11150_50005#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 44.6014
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 0.0109723
cap "S2" "a_24436_11277#" 0.214929
cap "VDD" "a_6032_60433#" 12.3825
cap "a_14874_n17938#" "Q01" 1.25043
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "a_70312_n8296#" 0.177344
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 35.1822
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 3.1489
cap "a_2376_52257#" "a_2290_52905#" 298.651
cap "a_815_52887#" "D8" 124.918
cap "a_4331_53639#" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 24.8142
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 0.0447438
cap "VDD" "a_26402_n15227#" 75.0109
cap "a_12956_n14804#" "Q01" 17.0586
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "a_25383_n10456#" 1.18723
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 15.9999
cap "Q11" "a_74786_n11944#" 2.14613
cap "a_81366_n8999#" "a_81566_n8999#" 518.76
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" "a_81782_n8999#" 44.6014
cap "Q05" "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" 25.7156
cap "D4" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 16.6814
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "D4" 134.29
cap "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 1303.52
cap "Q14" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 0.499296
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "Q04" 4.09212
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 0.30389
cap "a_7790_n18869#" "D3" 100.642
cap "a_74786_n13352#" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 121.41
cap "VCO_DFF_C_0.VCO_C_0.OUTB" "a_44716_n517#" 0.0938577
cap "7b_divider_magic_1.LD" "D27G" 1048.93
cap "PFD_T2_0.INV_mag_0.IN" "A_MUX_1.Tr_Gate_1.CLK" 0.00722255
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 1370.76
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 152.678
cap "Q01" "a_25538_n10010#" 14.8365
cap "a_12992_49268#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 23.5201
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 1401.13
cap "Q22" "LD2" 3802.07
cap "a_81053_n12929#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 0.828906
cap "a_39047_n19354#" "VDD" 12.3825
cap "D15" "a_81366_n8999#" 11.7271
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "a_58922_n20026#" 101.994
cap "a_1881_49879#" "LD2" 195.205
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" "Q24" 161.45
cap "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" 7.71153
cap "a_25383_n15673#" "a_26402_n15227#" 29.1771
cap "a_17422_n16212#" "a_18618_n16344#" 0.798276
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D" "a_22096_n15837#" 0.0162546
cap "a_12545_53335#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 0.17295
cap "a_11368_53215#" "D8" 1.56769
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "a_11368_52799#" 0.746967
cap "a_58790_n12319#" "A1" 0.713784
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" "Q26" 0.000208068
cap "a_61877_n7267#" "D12" 1.2598
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" "a_77222_n8296#" 0.102929
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" "F_IN" 35.1181
cap "Q22" "a_4331_45233#" 228.457
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 226.233
cap "Q23" "a_4331_41257#" 0.0489314
cap "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 63.6441
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 0.169696
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 1.1198
cap "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D" 0.817727
cap "a_2043_58781#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 411.547
cap "LD1" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 1.4604
cap "a_14677_48177#" "a_14677_50238#" 0.0601293
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "a_10179_50238#" 0.12787
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "Q05" 0.851811
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "Q04" 0.193317
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_62766_n9407#" 16.9668
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "VDD" 1220.41
cap "a_4935_38147#" "a_7142_38040#" 0.539346
cap "a_45028_11254#" "a_44728_10426#" 0.00832975
cap "a_8292_39008#" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 250.568
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 0.550802
cap "D15" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 0.141803
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "Q21" 46.0829
cap "a_12545_52919#" "Q25" 303.229
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 0.0109723
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" 4.15445
cap "a_66024_n17918#" "D16G" 18.6228
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "Q22" 288.947
cap "D7" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 41.7084
cap "a_18821_n24544#" "D4" 4.60489
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "Q05" 2.37081
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "Q04" 1.01311
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 0.10971
cap "D13" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 418.473
cap "a_65792_n8340#" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 0.102929
cap "a_73767_n20520#" "a_71937_n20520#" 1.07047
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 0.022733
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "D3" 812.086
cap "D11" "Q24" 298.048
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" "VDD" 632.391
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 693.767
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 850.479
cap "a_11150_50005#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 6.56382
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "VDD" 1096.58
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" "F_IN" 670.428
cap "7b_divider_magic_2.CLK" "a_29489_n16344#" 43.6617
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 1.09071
cap "a_14944_n15271#" "VDD" 756.544
cap "Q21" "a_1160_39283#" 201.217
cap "Q25" "a_3007_37649#" 530.63
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 0.175217
cap "a_17523_n23509#" "a_19584_n23509#" 0.0601293
cap "a_44128_10632#" "a_44428_11254#" 14.855
cap "VDD" "a_10152_28482#" 970.451
cap "a_n90_29614#" "F_IN" 3.33906
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" "VDD" 1197.27
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D" "a_62032_n12929#" 4.51368
cap "a_85159_n15817#" "A1" 7.58492
cap "a_3076_55913#" "Q26" 0.524212
cap "a_3119_48911#" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 150.56
cap "OUT21" "7b_divider_magic_1.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 3.4113
cap "DN_INPUT" "a_29818_7696#" 274.88
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 3.2019
cap "a_62032_n12929#" "a_61877_n11999#" 1.64266
cap "a_28293_n16212#" "Q03" 1.20496
cap "a_70312_n12319#" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 0.926961
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 307.048
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 5.06159
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_2.DFF_magic_0.D" 7.88182
cap "7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_1.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 0.0343567
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN" "7b_divider_magic_1.OR_magic_2.VOUT" 681.764
cap "a_64684_n13396#" "Q16" 141.338
cap "PFD_T2_0.INV_mag_0.IN" "OUT21" 0.0611911
cap "a_22096_n7122#" "D0" 3.03929
cap "a_42763_5679#" "a_45158_5339#" 9.69791
cap "VDD" "a_78762_n6727#" 1555.53
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 244.494
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "VDD" 2182.84
cap "D26G" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 1.48254
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_7726_41671#" 0.828906
cap "VDD" "a_73446_n9406#" 19.146
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT" "VDD" 1147.68
cap "a_12545_49268#" "VDD" 1.39645
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" "D12" 1.01106
cap "Q05" "a_28381_n15772#" 1.26975
cap "Q04" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 0.553255
cap "a_20000_n23509#" "VDD" 20.6125
cap "D7" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 15.7459
cap "a_n90_31542#" "a_n90_33487#" 0.450618
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 287.141
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" "F_IN" 3.87646
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "D27G" 8.12873
cap "Q06" "a_13534_n13416#" 141.338
cap "G_sink_dn" "SD0_1" 35.1532
cap "Q11" "a_73446_n7102#" 0.0563855
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "a_81384_n6825#" 221.427
cap "VDD" "a_41879_n196#" 1166.09
cap "a_7726_52153#" "VDD" 4.06596
cap "a_7772_n20977#" "D0" 98.169
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" "a_22296_n12339#" 30.205
cap "a_18618_n13577#" "7b_divider_magic_2.CLK" 259.136
cap "7b_divider_magic_2.CLK" "a_26072_n13533#" 1.32997
cap "a_13039_47086#" "a_13039_45456#" 3.33314
cap "a_n886_45233#" "a_n754_44037#" 0.798276
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 163.87
cap "D2" "D0" 6914.49
cap "VDD" "a_43828_11460#" 255.107
cap "D26G" "a_n754_50251#" 5.33286
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D" 0.00878202
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 1.71075
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 3.70019
cap "VDD_TEST" "DIV_OUT" 15026.8
cap "VDD" "a_23636_n16212#" 1547.6
cap "Q23" "a_8292_59889#" 0.882062
cap "Q27" "a_7098_59889#" 42.8678
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" 457.715
cap "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 1088.95
cap "a_58940_n18402#" "D12" 0.530867
cap "a_4518_56914#" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 11.4054
cap "a_19162_n8316#" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 0.177344
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 35.1822
cap "OUT01" "D3" 1277.94
cap "Q14" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 4.09212
cap "a_58940_n22900#" "a_58922_n24524#" 1.20657
cap "a_66024_n22900#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 0.0225536
cap "a_62435_n23347#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 1.7157
cap "a_4838_34064#" "D10" 4.52013
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 0.00878202
cap "a_76272_n9990#" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 0.00322445
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" "a_73446_n9406#" 2.00497
cap "a_66793_n10920#" "a_66094_n10034#" 13.4336
cap "Q27" "a_n754_50883#" 6.68489
cap "VDD" "a_7098_49879#" 870.968
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 422.668
cap "a_2526_44669#" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 397.486
cap "a_11285_n18869#" "VDD" 32.5171
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "D12" 9.46061
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D" "a_23636_n10995#" 0.108308
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "D14" 187.796
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 2.04409
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "Q12" 497.407
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 1230.61
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D" "a_61616_n12929#" 277.971
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_61877_n11999#" 349.856
cap "a_43528_10426#" "a_44128_10426#" 41.4735
cap "a_12995_46542#" "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" 203.234
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "Q03" 91.4691
cap "Q23" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 0.528581
cap "a_44128_10426#" "a_44728_10426#" 41.4735
cap "a_44728_10426#" "a_45328_10426#" 41.4735
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_2.IN" "7b_divider_magic_2.mux_magic_0.IN1" 302.824
cap "a_70934_n18991#" "a_71150_n18991#" 325.606
cap "a_64596_n11944#" "a_64684_n13396#" 475.1
cap "a_45328_8976#" "a_45628_9598#" 14.855
cap "a_61877_n11999#" "a_61616_n12929#" 651.048
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "VDD" 3806.14
cap "a_11267_n20046#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 101.994
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "a_8292_55913#" 250.568
cap "a_7259_40116#" "Q23" 21.3709
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "a_18618_n8360#" 195.205
cap "a_66793_n10920#" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D" 103.487
cap "Q01" "D1" 723.103
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "A1" 307.048
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "A1" 150.844
cap "a_62417_n20026#" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 92.3862
cap "a_43228_11460#" "a_42928_10632#" 0.00832975
cap "Q15" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 5.75863
cap "a_12992_49268#" "Q24" 84.2585
cap "Q01" "a_19162_n12339#" 0.619501
cap "a_73246_n10600#" "a_73246_n12319#" 7.74672
cap "a_73567_n20520#" "D16G" 0.983142
cap "D15" "OUT11" 388.484
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "Q22" 0.0398086
cap "a_5448_57191#" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 61.7554
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 18.8666
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" "Q05" 0.809306
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" "Q04" 69.6433
cap "a_7640_n7123#" "D0" 17.4685
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "Q24" 0.193317
cap "a_7790_n23367#" "Q03" 302.541
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 251.575
cap "a_4331_41257#" "a_5525_41257#" 6.3841
cap "VDD" "a_42928_8770#" 255.107
cap "VDD" "a_n90_31542#" 2840.84
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 9.15685
cap "a_22296_n9426#" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 1.03371
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "a_17723_n19011#" 9.90974
cap "a_11683_n24544#" "Q06" 1.58221
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 5.74071
cap "Q06" "a_8980_n11964#" 16.4044
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" "a_20987_n20540#" 2.26936
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" "a_22417_n20540#" 125.851
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "a_7593_42855#" 654.279
cap "a_78762_n13352#" "Q13" 147.827
cap "a_85159_n13513#" "A1" 2.64703
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "a_7726_42535#" 61.7554
cap "a_61616_n7713#" "VDD" 1060.43
cap "Q04" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" 90.745
cap "a_80733_n22266#" "D12" 11.3244
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" "Q24" 1.18522
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 2.42624
cap "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" "S3" 0.179622
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 15.4095
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "a_15866_52799#" 101.994
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "a_15419_52799#" 0.0225536
cap "a_58590_n14623#" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 0.102929
cap "A_MUX_3.Tr_Gate_1.CLK" "PFD_T2_0.INV_mag_1.IN" 0.691995
cap "a_60130_n14784#" "a_58590_n15817#" 0.0715921
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 152.679
cap "D16G" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 502.888
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "a_14874_n17938#" 52.7962
cap "a_2527_59325#" "VDD" 1549.04
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 3.68139
cap "Q22" "a_12992_59901#" 1.39375
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 0.295947
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" "D5" 2335.2
cap "a_7640_n13533#" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 2.00497
cap "Q27" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 30.9672
cap "Q23" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 6.19838
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "a_7790_n17938#" 0.0605559
cap "a_8292_49879#" "Q24" 1.31497
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_11285_n22920#" 0.00669038
cap "a_83419_n16192#" "VDD" 1547.6
cap "a_14642_n13577#" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 124.825
cap "a_19162_n10620#" "D1" 3.49877
cap "VDD" "a_n754_44037#" 1547.61
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 45.4891
cap "7b_divider_magic_0.mux_magic_0.IN2" "a_90197_n18140#" 4.48625
cap "a_89997_n19334#" "a_91537_n19173#" 1.13879
cap "a_12956_n9588#" "Q07" 165.086
cap "a_17510_n10555#" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 29.4034
cap "a_18618_n15150#" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 1.84418
cap "a_11150_50005#" "Q24" 8.53708
cap "7b_divider_magic_2.mux_magic_0.IN2" "7b_divider_magic_2.mux_magic_0.IN1" 3.89514
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 0.339105
cap "D8" "Q26" 68.2262
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "Q27" 3.32143
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q" "D5" 43.3431
cap "Q05" "D4" 1145.44
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D" "a_76272_n15207#" 277.971
cap "VDD" "a_35743_n8400#" 2840.84
cap "a_74786_n16192#" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 0.178376
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" 1.20152
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.D" "A1" 678.239
cap "a_5448_57191#" "a_5448_56327#" 8.62162
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 254.525
cap "OUT11" "D13" 415.114
cap "a_7098_55913#" "Q26" 1.64057
cap "a_42928_10426#" "a_42928_10632#" 226.83
cap "a_65904_n25455#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 462.433
cap "UP_INPUT" "DN_INPUT" 859.85
cap "D9" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 982.558
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN" 10.522
cap "a_58590_n15817#" "D17G" 16.8186
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "D15" 25.9664
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_81917_n12929#" 61.7554
cap "D16" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 2.85093
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 17.0983
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "a_70312_n14623#" 0.177344
cap "a_64106_n9568#" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 0.0240125
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "a_64106_n10976#" 397.486
cap "VDD" "a_69768_n7146#" 970.307
cap "VDD" "a_58790_n10601#" 55.9487
cap "OUT1" "D12" 254.371
cap "a_n698_56714#" "F_IN" 8.17528
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "Q26" 23.2713
cap "VDD" "a_n379_41801#" 87.7034
cap "a_62417_n20026#" "Q12" 1.35881
cap "D26G" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 43.3879
cap "VDD" "a_7726_41671#" 75.0109
cap "a_3075_49879#" "F_IN" 16.1737
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" "Q25" 0.0754568
cap "a_45628_11460#" "a_46228_11460#" 41.4735
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_2.DFF_magic_0.D" 11.0752
cap "a_14754_n24991#" "D5" 239.559
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 1.08097
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "F_IN" 4.86478
cap "a_7772_n24544#" "a_7790_n23367#" 12.7832
cap "a_8188_n24544#" "a_7790_n22920#" 0.300763
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D" "7b_divider_magic_2.CLK" 3.74637
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "LD0" 0.0109723
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" "a_17723_n23509#" 9.90974
cap "a_29489_n16344#" "D3" 31.0009
cap "D14" "a_76688_n15207#" 7.45878
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 185.326
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D" "7b_divider_magic_2.CLK" 1.20248
cap "a_76272_n15207#" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 0.00322445
cap "VDD" "a_73446_n8296#" 17.2892
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "Q17" 5.7243
cap "7b_divider_magic_0.mux_magic_0.IN1" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" 321.16
cap "a_12992_52919#" "a_13476_52919#" 33.5366
cap "Q25" "a_15866_56388#" 578.984
cap "a_7142_34064#" "a_7098_35032#" 297.874
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 2.20985
cap "a_29583_n23694#" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 0.0108405
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D" 1380.66
cap "a_22967_8787#" "a_22881_9554#" 306.438
cap "a_65904_n24524#" "VDD" 1.39645
cap "a_11285_n18422#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 62.8038
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" "7b_divider_magic_2.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 194.738
cap "a_15920_n10010#" "D1" 0.00313653
cap "7b_divider_magic_1.LD" "a_187_37545#" 10.2211
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 7.61694
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "VDD" 1184.95
cap "Q22" "Q21" 505.051
cap "VDD" "a_17490_56406#" 236.471
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" 0.0327229
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" 0.263561
cap "Q11" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" 122.594
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "Q13" 1285.41
cap "a_4331_41257#" "D9" 0.539529
cap "Q25" "a_4331_49663#" 223.216
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" 15.253
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" "D8" 64.0663
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "D10" 6.88331
cap "a_64684_n8179#" "VDD" 940.557
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "F_IN" 565.944
cap "a_42628_9598#" "a_42928_10426#" 0.00832975
cap "A1" "P12" 244.735
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "VDD" 1480.55
cap "Q25" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 3.38928
cap "a_29791_n13168#" "a_30290_n12019#" 298.579
cap "a_5448_56327#" "Q26" 1.43703
cap "a_10921_56388#" "D27G" 0.0166098
cap "VDD" "7b_divider_magic_1.OR_magic_2.VOUT" 7515.94
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" "a_187_37545#" 382.594
cap "Q06" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 20.702
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "D14" 0.369833
cap "a_62851_n23347#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" 76.0813
cap "a_59356_n23347#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 1.56769
cap "a_58940_n23347#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 101.994
cap "7b_divider_magic_1.OR_magic_2.A" "a_14785_38290#" 33.4113
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.D" 785.36
cap "7b_divider_magic_2.CLK" "LD0" 633.606
cap "a_14677_48177#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 0.157042
cap "D26G" "a_17537_47086#" 13.9252
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" "a_28381_n15772#" 3.89426
cap "a_17422_n11964#" "D1" 42.5458
cap "a_7259_54805#" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 408.812
cap "D6" "7b_divider_magic_2.CLK" 690.38
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" "LD0" 0.60703
cap "a_n753_58693#" "F_IN" 2.00141
cap "a_2043_58781#" "D27G" 36.2926
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" "Q26" 38.8276
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 0.0940318
cap "VDD" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT" 2568.32
cap "a_23636_n8155#" "D0" 35.2463
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "a_25538_n15227#" 4.08948
cap "Q11" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" 366.67
cap "Q27" "LD2" 2367.58
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A" 4.45016
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "a_74786_n10975#" 0.42215
cap "a_14754_n25475#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" 462.433
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 250.347
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 289.618
cap "a_68673_n23489#" "D14" 18.0197
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" "D1" 64.0663
cap "VDD" "a_62566_n9407#" 1018.76
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "Q24" 2.35846
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_10921_56388#" 82.0659
cap "a_4935_56558#" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 11.6117
cap "VDD" "DN_INPUT" 1128.64
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "F_IN" 0.183396
cap "SD2_1" "ITAIL" 1020.54
cap "a_12956_n9588#" "a_11416_n9427#" 1.13879
cap "CP_1_0.VCTRL" "a_45328_8770#" 1.33976
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "a_14935_59883#" 453.903
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 52.9499
cap "S4" "VCO_DFF_C_0.OUTB" 28.6492
cap "a_22417_n20540#" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 0.0726425
cap "D26G" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 216.668
cap "Q22" "a_11368_56388#" 301.691
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "a_76533_n10436#" 6.91378
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_62566_n10601#" 222.898
cap "Q14" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D" 1.44496
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 2.24689
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" "a_19162_n12339#" 28.4971
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.0400411
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "a_23636_n11964#" 0.00151341
cap "A1" "a_19375_n2567#" 269.271
cap "a_61877_n7267#" "Q12" 1.22641
cap "a_7142_45777#" "a_8336_45777#" 20.6349
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 2.20985
cap "a_58940_n23347#" "Q16" 0.707945
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 0.0462925
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 1065.91
cap "a_71937_n20520#" "D12" 0.698035
cap "CP_1_0.VCTRL" "UP" 2.86677
cap "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 7.5629
cap "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" "VCO_DFF_C_0.VCO_C_0.OUT" 791.066
cap "Q25" "a_10437_56388#" 8.79091
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "D15" 2.94875
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 442.906
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D" "LD1" 8.52432
cap "7b_divider_magic_1.DFF_magic_0.D" "a_7142_34064#" 2.28086
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" "a_n90_29614#" 6.97919
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "Q23" 0.0121863
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "Q27" 0.62361
cap "D7" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 0.062697
cap "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 1086.52
cap "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A" "D11" 191.053
cap "Q23" "a_8292_35032#" 249.627
cap "D14" "a_74786_n9567#" 29.4764
cap "a_18618_n9933#" "a_17422_n10995#" 0.114283
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "D12" 0.913783
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 0.0327229
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_0.divide_by_2_1.tg_magic_2.IN" 678.82
cap "7b_divider_magic_1.LD" "a_6032_60433#" 29.2303
cap "a_12545_52919#" "D11" 0.0639422
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "D1" 54.8202
cap "7b_divider_magic_1.p3_gen_magic_0.P3" "a_14785_38090#" 175.33
cap "a_7507_41559#" "F_IN" 8.3426
cap "a_46228_11254#" "a_46228_11460#" 226.83
cap "Q23" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D" 0.279267
cap "a_4463_40061#" "Q24" 3.03936
cap "a_27612_n11964#" "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 0.0111604
cap "a_10284_27286#" "a_10284_27486#" 475.1
cap "D9" "a_7142_45777#" 175.386
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" "a_12995_44912#" 200.265
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "D1" 22.9566
cap "a_30416_n9019#" "a_30632_n9019#" 325.606
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "7b_divider_magic_2.CLK" 4.33089
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "D13" 64.1409
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_11746_n12949#" 111.922
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 22.3567
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_2.CLK" 150.844
cap "Q15" "a_70312_n12319#" 120.013
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" "D13" 200.027
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 405.441
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" 880.467
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "a_17523_n19011#" 379.438
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" "D0" 1511.59
cap "a_n886_49663#" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 0.0162546
cap "a_7743_39580#" "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 1.71524
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 0.909356
cap "a_5448_37306#" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 4.08948
cap "a_15648_48721#" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" 1.38376
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" "a_15648_47944#" 109.08
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 792.359
cap "a_4518_37151#" "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" 0.352489
cap "a_5448_38170#" "a_4935_38147#" 29.1771
cap "a_10284_27286#" "7b_divider_magic_1.mux_magic_0.AND2_magic_0.A" 0.0357662
cap "a_73246_n10600#" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 127.709
cap "Q05" "a_22096_n15837#" 2.87342
cap "a_78762_n8135#" "VDD" 943.739
cap "a_60130_n8136#" "a_61616_n7713#" 2.1175
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" "D12" 15.7459
cap "a_17510_n15772#" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 18.2711
cap "a_15290_n23367#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.609565
cap "a_43828_11460#" "a_44128_10632#" 0.00832975
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "D16G" 1.17476
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_33465_n15150#" 195.205
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 0.096577
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "a_7098_49879#" 124.825
cap "a_7259_50987#" "a_8292_49879#" 0.0715921
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 1.08097
cap "PFD_T2_0.Buffer_V_2_1.IN" "a_23836_10693#" 261.947
cap "OUT21" "UP" 793.701
cap "a_7440_n14643#" "a_7640_n14643#" 297.874
cap "a_32467_10269#" "a_32731_10265#" 491.998
cap "a_45628_8148#" "a_45928_8770#" 14.855
cap "Q21" "a_7593_42855#" 5.60502
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "D13" 244.182
cap "a_7259_58781#" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 1.37059
cap "a_29438_n11081#" "Q07" 0.268
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "Q12" 49.6214
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "D9" 977.844
cap "a_62766_n14623#" "a_61877_n12483#" 0.539346
cap "Q21" "a_7726_42535#" 2.09182
cap "a_10179_50238#" "a_11150_50782#" 518.76
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_15419_59883#" 83.4159
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 178.077
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 12.6351
cap "VDD" "a_17974_59901#" 414.69
cap "a_2509_52153#" "VDD" 4.06596
cap "VDD" "a_22096_n7122#" 983.138
cap "a_68572_n6727#" "a_68660_n8179#" 475.1
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "a_73246_n7102#" 250.568
cap "a_15648_48721#" "D11" 4.09247
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" "Q13" 0.248759
cap "F_IN" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 29.3987
cap "Q14" "a_69971_n24524#" 1.05812
cap "a_8292_49879#" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 257.472
cap "a_7259_40116#" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 411.353
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "LD0" 0.605288
cap "a_8980_n6748#" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 0.0357662
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" "7b_divider_magic_2.CLK" 12.7204
cap "a_25538_n15227#" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 61.7554
cap "Q05" "a_29791_n13168#" 0.787073
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "a_66336_n13513#" 0.177344
cap "a_59338_n24524#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 0.609565
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 277.105
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "D6" 8.12873
cap "Q27" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 494.615
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "D11" 48.2474
cap "a_30033_n15837#" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 29.1581
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "a_32269_n16212#" 0.0357662
cap "a_27612_n6747#" "a_26072_n8316#" 0.114283
cap "a_15170_n20046#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 1.56769
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 37.1441
cap "D15" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D" 84.0698
cap "a_84615_n13557#" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 124.825
cap "a_7772_n20977#" "VDD" 412.374
cap "S4" "VDD" 2921.78
cap "a_17510_n13416#" "a_18618_n12383#" 0.0715921
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "a_4463_44237#" 411.353
cap "VDD" "a_19162_n13533#" 12.3825
cap "VDD" "D2" 6263
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 0.544662
cap "a_12995_46542#" "a_13039_47086#" 298.927
cap "a_14874_n18869#" "Q05" 0.640347
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 1.78686
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 21.3362
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "Q06" 45.457
cap "Q17" "a_66206_n9990#" 1.90299
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D" 17.745
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "Q12" 111.426
cap "LD1" "a_61877_n7267#" 7.50673
cap "a_68660_n13396#" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 7.14438
cap "PFD_T2_0.Buffer_V_2_1.IN" "a_25556_11637#" 172.077
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "Q07" 0.62361
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" "a_30216_n9019#" 322.198
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "D10" 0.331649
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" "a_17493_46542#" 1.28008
cap "a_12545_49268#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 101.994
cap "a_2526_44669#" "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" 12.9151
cap "a_n754_44237#" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 33.411
cap "a_n754_44037#" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 172.782
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 6.42797
cap "D2" "a_25383_n15673#" 0.220954
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 0.909356
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D" "D3" 17.8893
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "F_IN" 26.9758
cap "Q11" "a_66024_n18402#" 80.7649
cap "a_68873_n23489#" "a_69089_n23489#" 325.606
cap "a_7259_40116#" "D10" 12.8234
cap "VDD" "a_14677_48177#" 1228.17
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 0.175217
cap "a_68673_n23489#" "a_70734_n23489#" 0.0601293
cap "a_69768_n9913#" "a_68660_n10535#" 1.13879
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 5.69137
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "Q27" 0.339105
cap "a_n754_40261#" "a_n886_41257#" 0.0715921
cap "a_n754_40061#" "a_308_41257#" 0.114283
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 66.5868
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 155.709
cap "VDD" "a_25706_n567#" 0.37374
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 1312.55
cap "a_25538_n15227#" "a_26402_n15227#" 8.62162
cap "a_7440_n10621#" "Q06" 265.812
cap "a_12545_52919#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.355222
cap "a_10437_52799#" "D8" 8.66679
cap "Q24" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 25.4433
cap "a_7440_n7123#" "Q02" 0.956803
cap "LD0" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 0.550802
cap "D26G" "Q24" 3186.31
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 1.08097
cap "PFD_T2_0.INV_mag_0.OUT" "VDD" 674.744
cap "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 10347.1
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" "a_76688_n15207#" 0.0915423
cap "a_7440_n9427#" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 0.108368
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "D27G" 85.6295
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "VDD" 2249.61
cap "VDD_TEST" "UP" 2644.76
cap "VDD" "a_11368_52799#" 1.39645
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 101.08
cap "D7" "a_2509_41671#" 0.438681
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 0.676341
cap "Q13" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 67.579
cap "a_10284_27286#" "a_10152_28482#" 0.798276
cap "7b_divider_magic_1.mux_magic_0.OR_magic_0.A" "a_10659_29026#" 0.926961
cap "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" 44.9193
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 0.515223
cap "a_33465_n16344#" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" 2.93418
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" 0.0439826
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 0.00878202
cap "a_30290_n12019#" "7b_divider_magic_2.CLK" 1.18133
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 1235.06
cap "a_22417_n25038#" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 0.0197423
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 21.3403
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" "a_2509_42535#" 0.0915423
cap "Q27" "a_12992_59901#" 83.1573
cap "VDD" "a_7640_n7123#" 52.2625
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "D6" 8.94259
cap "7b_divider_magic_1.OR_magic_1.VOUT" "7b_divider_magic_1.mux_magic_0.IN1" 7.00741
cap "7b_divider_magic_1.mux_magic_0.IN2" "a_11346_28482#" 222.898
cap "LD0" "D3" 112.01
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_33465_n12383#" 0.395954
cap "D6" "D3" 936.843
cap "a_2376_42855#" "a_2509_41671#" 6.51961
cap "D1" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" 0.0134958
cap "D16G" "a_69768_n16324#" 0.30666
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 6.69286
cap "a_70312_n7102#" "a_69768_n8340#" 3.08302
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "D10" 1168.37
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 0.0265491
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" 1.20152
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_1.OR_magic_2.VOUT" 1305.47
cap "D15" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 1040.21
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" 21.4977
cap "a_18618_n13577#" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 1.84418
cap "D4" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" 6.93272
cap "D27G" "a_17490_59901#" 0.121497
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 13.153
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 1.1198
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" "a_15648_47944#" 24.7297
cap "D14" "Q13" 1975.84
cap "a_73246_n14623#" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 0.102929
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "Q02" 0.00753021
cap "a_66336_n13513#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 27.8712
cap "Q01" "a_12956_n16212#" 7.5049
cap "a_62417_n25455#" "VDD" 475.769
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.D" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 845.902
cap "a_4463_50251#" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 172.782
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 1.1198
cap "a_n754_50883#" "a_2042_50987#" 1.1198
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 1.71075
cap "a_8980_n8156#" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D" 123.245
cap "a_8980_n6748#" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 2.15008
cap "a_44728_8770#" "a_45028_9598#" 0.00832975
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" "P02" 290.35
cap "a_17537_47086#" "Q24" 34.8915
cap "D4" "D1" 298.595
cap "a_80941_n13148#" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D" 37.9425
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D" "a_18618_n16344#" 0.0162546
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "a_19162_n15837#" 0.926961
cap "a_44128_10426#" "a_44428_9598#" 0.00832975
cap "a_45028_9598#" "a_44728_10426#" 0.00832975
cap "Q23" "Q26" 40.6387
cap "Q17" "a_69768_n8340#" 0.457712
cap "D15" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 2.49037
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 0.991704
cap "a_6505_4677#" "F_IN" 4.56593
cap "a_2043_54805#" "a_2527_55349#" 475.1
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "a_7259_54805#" 33.4062
cap "a_3007_39938#" "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" 47.1388
cap "a_11267_n20046#" "Q02" 1.35881
cap "7b_divider_magic_1.LD" "a_n90_31542#" 35.3977
cap "a_7098_45233#" "a_7142_45777#" 297.874
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" "D3" 1.31034
cap "a_66094_n15251#" "a_65792_n13557#" 0.30255
cap "a_76272_n15207#" "a_77552_n15207#" 6.51961
cap "a_76533_n15653#" "a_76688_n15207#" 234.773
cap "Q14" "a_80372_n11061#" 7.28401
cap "Q15" "Q13" 1457.18
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "D14" 18.5302
cap "D13" "a_66024_n18402#" 228.672
cap "a_38847_n19354#" "a_40387_n17785#" 0.114283
cap "a_11267_n20493#" "a_11267_n20977#" 33.5366
cap "D7" "a_14785_38090#" 11.3244
cap "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" "a_18405_n20977#" 613.346
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "LD1" 409.334
cap "a_n754_50883#" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 121.41
cap "7b_divider_magic_1.OR_magic_2.A" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 1.35901
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_5525_34816#" 0.0479619
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" "Q24" 386.073
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 0.00159248
cap "a_65904_n20026#" "a_65904_n20473#" 14.2326
cap "a_69555_n20026#" "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" 92.3862
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" "a_71937_n20520#" 48.4453
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" "VDD" 1314.19
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN" 163.87
cap "Q25" "a_15866_59883#" 582.233
cap "a_4935_56558#" "Q27" 57.6089
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" "D11" 6.4815
cap "D26G" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 2.6816
cap "a_7507_52905#" "Q21" 60.1972
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 1.08097
cap "a_69555_n20026#" "VDD" 1.39645
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN" "a_84615_n12363#" 0.0281708
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "a_11285_n18869#" 299.004
cap "a_59356_n23347#" "D15" 1.56769
cap "a_69768_n15130#" "a_68660_n15752#" 1.13879
cap "a_60130_n14784#" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 0.0240125
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 0.0462925
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 3.12289
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 0.156483
cap "a_17523_n23509#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 0.0307211
cap "Q01" "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT" 0.162015
cap "7b_divider_magic_1.LD" "a_2527_59325#" 2.67185
cap "a_13534_n8199#" "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" 3.63226
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "LD0" 809.257
cap "D16" "a_62766_n15817#" 7.54005
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_66793_n16137#" 349.856
cap "a_42628_8770#" "a_42928_8976#" 41.4735
cap "Q01" "a_26072_n7122#" 0.0162546
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" "D3" 248.313
cap "a_65792_n7146#" "D13" 18.0315
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 0.0343567
cap "a_22096_n9426#" "a_22296_n10620#" 3.08302
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.0159052
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "a_18618_n11127#" 127.709
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 3.2019
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" "D13" 39.2734
cap "Q14" "Q11" 50.9776
cap "a_73446_n10600#" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 3.28691
cap "a_62435_n17918#" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 0.0679568
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" "a_12995_44912#" 0.020988
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 6.90037
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 1.86408
cap "D15" "a_85159_n12319#" 4.52013
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT" "P12" 0.339947
cap "Q14" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 645.884
cap "Q05" "a_15443_n16157#" 7.7238
cap "Q04" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 1.46326
cap "D11" "a_15866_56388#" 78.881
cap "a_5525_45233#" "D9" 0.400136
cap "Q27" "Q21" 167.906
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "a_26272_n8316#" 27.8712
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "D5" 2.29383
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" "a_65904_n20473#" 11.7918
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "a_62417_n20473#" 9.28579
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_58922_n20473#" 0.172718
cap "a_4463_44237#" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 0.0100496
cap "a_7259_44125#" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 0.000642059
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 158.997
cap "a_68673_n18991#" "VDD" 1216.81
cap "Q15" "a_80588_n11061#" 0.0456214
cap "a_22096_n15837#" "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" 257.189
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 0.0940318
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "a_15290_n18869#" 0.609565
cap "a_20903_8375#" "DIV_OUT2" 0.000340461
cap "PFD_T2_0.Buffer_V_2_0.IN" "DN1" 16.1536
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q" "Q02" 289.618
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "a_15186_n7122#" 0.926961
cap "VDD" "a_17422_n16212#" 1547.6
cap "a_78762_n13352#" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 0.645978
cap "P12" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 0.147939
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_83419_n11944#" 2.15008
cap "D2" "a_25383_n10456#" 26.4111
cap "a_22096_n7122#" "a_22296_n7122#" 296.58
cap "a_10727_n7287#" "a_10882_n7733#" 234.773
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 0.536913
cap "VDD" "a_76272_n9990#" 970.461
cap "a_70312_n10600#" "a_69768_n9913#" 1.51984
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 429.043
cap "Q14" "D15" 741.648
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 1313.39
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 708.435
cap "Q11" "a_66024_n18849#" 319.315
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 84.6775
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "D17G" 99.6308
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "a_58940_n17918#" 453.903
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 228.383
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 5.93923
cap "a_58790_n7103#" "a_58790_n8297#" 14.1626
cap "a_4473_31077#" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 0.263336
cap "7b_divider_magic_1.mux_magic_0.IN2" "7b_divider_magic_1.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 0.0763799
cap "Q27" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 198.309
cap "a_15290_n23367#" "D5" 0.105166
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 290.498
cap "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 318.497
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D" "D9" 3.66258
cap "Q21" "a_7142_48911#" 4.95842
cap "Q25" "a_8336_48911#" 0.448893
cap "DN1" "PFD_T2_0.INV_mag_1.IN" 0.28537
cap "Q05" "7b_divider_magic_2.CLK" 219.429
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "D17G" 0.888178
cap "D16" "a_65904_n20957#" 7.82429
cap "a_58790_n9407#" "a_58790_n10601#" 20.6349
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" "7b_divider_magic_2.OR_magic_1.VOUT" 681.588
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 91.3663
cap "a_44128_10426#" "a_43828_11254#" 0.00832975
cap "a_44728_10426#" "a_44428_11254#" 0.00832975
cap "a_17043_56822#" "Q26" 1.58221
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" 62.334
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" 148.692
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_62417_n24524#" 11.5238
cap "OUT01" "S6" 10.648
cap "a_11285_n18869#" "Q06" 8.91578
cap "a_11616_n9427#" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 16.9668
cap "7b_divider_magic_2.mux_magic_0.OR_magic_0.A" "a_38847_n19354#" 1.84418
cap "a_7790_n18869#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 0.181219
cap "a_11285_n18422#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 0.00712218
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" "a_91537_n17765#" 0.792112
cap "VDD" "a_5448_37306#" 4.9774
cap "VDD" "a_14642_n7166#" 972.364
cap "a_65904_n24971#" "D16G" 239.559
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "a_77222_n12319#" 250.568
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D" "a_66593_n16137#" 277.971
cap "VDD" "a_23636_n8155#" 928.742
cap "a_7743_59325#" "Q23" 0.397871
cap "a_2043_54805#" "a_2509_53017#" 0.0135693
cap "a_7259_58781#" "Q27" 14.0017
cap "a_76272_n9990#" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 27.7833
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" "7b_divider_magic_2.DFF_magic_0.D" 41.1636
cap "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" 0.235893
cap "a_17043_52919#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.355222
cap "a_15920_n10010#" "a_17510_n10555#" 0.0212284
cap "VDD" "a_66336_n7102#" 93.5046
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "D1" 2.71879
cap "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 1096.66
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" "a_78762_n6727#" 172.782
cap "a_10437_56388#" "D11" 50.3734
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT" "P02" 13.9203
cap "7b_divider_magic_2.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_2.OR_magic_2.A" 3.21352
cap "A1" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 5.19243
cap "D17G" "Q16" 999.948
cap "a_91537_n19173#" "a_89997_n18140#" 0.0715921
cap "a_90197_n18140#" "7b_divider_magic_0.mux_magic_0.AND2_magic_0.A" 29.1264
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 0.0250489
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_4838_45777#" 3.57465
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 396.278
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_18618_n16344#" 0.395954
cap "a_4463_58893#" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 8.62469
cap "a_34009_n15837#" "7b_divider_magic_2.CLK" 6.64126
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT" 163.268
cap "Q14" "D13" 471.976
cap "a_78885_n10972#" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 0.00175341
cap "D26G" "a_7259_50987#" 42.5238
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_4463_50883#" 1.15224
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "a_84948_n8380#" 7.46685
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_0.DFF_magic_0.D" 25.8258
cap "7b_divider_magic_1.OR_magic_2.A" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 0.0638526
cap "a_19784_n23509#" "a_20000_n23509#" 325.606
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D" "D10" 17.8893
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "VDD" 1239.49
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" 228.683
cap "VDD" "a_11616_n14643#" 108.856
cap "VDD" "a_n378_60433#" 52.2625
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "a_13534_n8199#" 33.4062
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_80639_n15130#" 0.465165
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT" 163.948
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "F_IN" 246.829
cap "7b_divider_magic_1.P2" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 0.0522531
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" 346.79
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "a_30290_n12019#" 0.00322445
cap "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 1268.58
cap "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 380.655
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" "Q12" 28.1726
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D" "a_32357_n13416#" 123.245
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "a_30490_n12019#" 0.129046
cap "a_17510_n10555#" "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" 7.1852
cap "a_10466_n7733#" "a_10882_n7733#" 153.097
cap "a_22096_n9426#" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 1.84418
cap "a_12545_53335#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 0.609565
cap "a_15866_53215#" "D8" 1.56769
cap "a_84615_n16324#" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 127.709
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "Q05" 5.75863
cap "a_87746_n11954#" "a_87746_n13362#" 475.048
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 0.0914171
cap "D26G" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 131.227
cap "a_18821_n20046#" "VDD" 1.79784
cap "a_6032_52887#" "a_5525_53639#" 295.691
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 120.356
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 155.982
cap "a_30290_n12019#" "D3" 54.1401
cap "a_32357_n13416#" "a_30767_n12949#" 0.0212284
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 3.17086
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.CLK" 703.054
cap "a_66024_n18849#" "D13" 54.1841
cap "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 1085.79
cap "a_62417_n24971#" "D17G" 244.131
cap "a_7790_n22436#" "D3" 7.86298
cap "a_n281_56558#" "VDD" 1071.91
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 1208.63
cap "a_187_37545#" "a_1158_38089#" 518.76
cap "a_n656_37439#" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.D" 460.602
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" 11.1092
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" "a_8292_39008#" 127.709
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT" 1.43027
cap "a_58590_n9407#" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 1.84418
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" "VDD" 1981.27
cap "a_815_45777#" "LD2" 29.2303
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "a_4331_34816#" 127.709
cap "VDD" "UP1" 648.409
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" "a_8292_49879#" 0.0512069
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "a_23636_n16212#" 0.0357662
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT" 850.479
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 63.6441
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" "a_15866_56388#" 300.299
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "a_13476_56406#" 0.00845194
cap "S4" "a_42763_5679#" 719.47
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 4.67756
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 260.041
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" "VDD" 1247.1
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" "a_11150_50005#" 192.149
cap "VDD" "a_42628_11254#" 256.879
cap "Q14" "a_80941_n13148#" 3.43756
cap "a_62566_n14623#" "VDD" 1018.76
cap "a_1881_45233#" "a_3119_45777#" 3.08302
cap "a_42928_10632#" "a_43228_11254#" 14.855
cap "7b_divider_magic_2.CLK" "a_22096_n12339#" 0.356393
cap "a_1882_59889#" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 0.971367
cap "D5" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 341.455
cap "a_309_59889#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 1.84418
cap "Q21" "a_4838_41801#" 1.9119
cap "a_65792_n12363#" "a_66094_n10034#" 0.172985
cap "a_10179_48177#" "a_10179_50238#" 0.0601293
cap "a_15648_50782#" "D8" 0.026328
cap "VDD" "a_17422_n10995#" 1545.69
cap "7b_divider_magic_1.P2" "a_4473_31277#" 477.025
cap "a_8188_n24544#" "VDD" 1.79784
cap "VDD" "a_14642_n12383#" 983.976
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 3.42779
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" "a_66094_n10034#" 1.18723
cap "a_7790_n17938#" "a_7440_n15837#" 0.0646604
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_2.CLK" 610.454
cap "a_815_52887#" "a_2509_53017#" 5.6505
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "D10" 28.8136
cap "LD2" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 84.2867
cap "a_23636_n9587#" "D0" 46.4338
cap "a_38847_n19354#" "D0" 196.37
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "D11" 25.8373
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 0.211349
cap "VDD" "a_62851_n18849#" 3.61323
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 1.08097
cap "A1" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 1.11442
cap "Q13" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 381.325
cap "a_5525_49663#" "a_7098_49879#" 3.29081
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "F_IN" 42.0685
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 1320.46
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "Q17" 7.8319
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 1.08097
cap "a_7142_56457#" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 0.0244163
cap "7b_divider_magic_0.p3_gen_magic_0.P3" "D12" 139.604
cap "D2" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 5.63697
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "a_22296_n13533#" 0.177344
cap "a_68660_n10535#" "a_66793_n10920#" 0.0138854
cap "VDD" "a_10882_n7733#" 50.1142
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 0.0940318
cap "a_n754_54859#" "VDD" 940.562
cap "A1" "a_66206_n9990#" 2.21017
cap "a_14874_n18869#" "D1" 54.1841
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "a_77552_n15207#" 0.536772
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 1198.86
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "VDD" 1197.89
cap "a_5525_45233#" "a_7098_45233#" 3.29081
cap "a_29222_n11081#" "Q05" 0.0242323
cap "a_29438_n11081#" "Q04" 20.3914
cap "a_73446_n14623#" "VDD" 17.9161
cap "a_12995_44912#" "F_IN" 2.52714
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "a_11616_n14643#" 16.9668
cap "a_73246_n8296#" "D12" 2.79779
cap "D7" "LD2" 634.919
cap "D26G" "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A" 93.2839
cap "Q07" "a_26272_n7122#" 32.9243
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "a_13446_n11964#" 0.0357662
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "D6" 9.79512
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" "D0" 4.75888
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_6032_52887#" 7.5146
cap "a_18405_n24991#" "VDD" 180.677
cap "a_12545_52919#" "D26G" 121.335
cap "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 1089.88
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 3.12871
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" 341.24
cap "7b_divider_magic_1.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT" 0.0168354
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" "a_81440_n11999#" 27.7698
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "a_83419_n11944#" 397.486
cap "a_71937_n20520#" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 126.816
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" "Q13" 0.294261
cap "a_7790_n17938#" "Q03" 1.31527
cap "a_73246_n14623#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 195.205
cap "Q25" "a_4518_37799#" 1.97488
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "VDD" 1104.85
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "A1" 0.175396
cap "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 1096.58
cap "a_n754_40261#" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 33.411
cap "a_n754_40061#" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 172.782
cap "a_n378_60433#" "a_816_60433#" 14.1626
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "a_7259_54805#" 0.0240125
cap "LD0" "a_11616_n10621#" 0.109856
cap "D9" "Q26" 120.975
cap "a_7098_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D" 0.0757386
cap "a_8292_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 0.137072
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "a_15643_n10940#" 349.856
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "D16G" 5.04764
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" "D6" 1.80604
cap "D15" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 1.76417
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 5.61021
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "D7" 1585.64
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 4.15445
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 1.1198
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 17.0688
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 9.82259
cap "a_43828_9598#" "A_MUX_6.IN1" 37.3064
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_2.CLK" 4.07904
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" 0.988434
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" 0.138319
cap "D7" "a_13039_45456#" 23.1334
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_58922_n24524#" 0.918841
cap "a_62435_n23347#" "VDD" 26.9156
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "Q05" 477.574
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "Q04" 2.14374
cap "7b_divider_magic_2.OR_magic_2.VOUT" "D0" 126.371
cap "a_76533_n15653#" "Q13" 0.0801229
cap "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" "a_18405_n20493#" 368.47
cap "a_84615_n15130#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 195.205
cap "a_1925_48911#" "LD2" 24.8038
cap "a_11285_n23367#" "D6" 0.184931
cap "a_45628_11254#" "a_45928_12082#" 0.00832975
cap "a_77222_n7102#" "Q12" 0.960708
cap "Q05" "D3" 586.581
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "a_70312_n13513#" 0.177344
cap "VDD" "a_4838_45777#" 60.8554
cap "LD0" "a_30234_n6845#" 23.9828
cap "a_66440_n23347#" "D16G" 0.105166
cap "VDD" "a_14642_n13577#" 981.828
cap "a_11267_n20493#" "a_11683_n20046#" 13.0214
cap "a_22417_n20540#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 255.895
cap "a_77222_n13513#" "VDD" 981.852
cap "VDD" "a_4463_50883#" 928.742
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "Q01" 1.18243
cap "a_17537_47086#" "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A" 29.2303
cap "a_42628_8148#" "a_42928_8770#" 14.855
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" 0.23978
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "a_73567_n20520#" 255.895
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "a_65904_n20957#" 84.5687
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" 24.8167
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "a_n90_31542#" 2.97563
cap "a_n281_56558#" "a_232_57191#" 234.773
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 21.4977
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 4.10049
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "D9" 0.368469
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 249.232
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" 0.965752
cap "Q11" "a_76272_n15207#" 5.60502
cap "A1" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 329.641
cap "D16" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" 1.04092
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_n90_29614#" 309.157
cap "a_73446_n12319#" "a_73246_n12319#" 296.58
cap "a_62032_n12929#" "a_61877_n12483#" 234.773
cap "a_74786_n13352#" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 0.12323
cap "a_11683_n24544#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 1.56769
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" 53.7063
cap "a_58922_n24524#" "Q16" 1.27606
cap "a_74786_n11944#" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 0.42215
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 1229.69
cap "a_7772_n25475#" "D6" 62.7836
cap "D10" "Q26" 1669.99
cap "a_73246_n10600#" "VDD" 987.885
cap "a_61877_n6783#" "a_61616_n7713#" 651.048
cap "A1" "OUT21" 467.262
cap "a_30033_n15837#" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 119.965
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.P3" 0.494819
cap "a_7743_50451#" "D8" 15.2906
cap "a_n754_50883#" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 0.20708
cap "A1" "a_69768_n8340#" 243.306
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "a_70312_n7102#" 0.926961
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 1.57127
cap "a_7790_n18869#" "D0" 0.369824
cap "a_12992_52919#" "a_11368_52799#" 0.367836
cap "a_58922_n20026#" "D17G" 1.64214
cap "a_12545_52919#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 92.3862
cap "PFD_T2_0.INV_mag_0.OUT" "a_23837_9553#" 1.89739
cap "a_22879_10704#" "a_22967_8787#" 0.324308
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_2.IN" "7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN" 0.6945
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" 152.679
cap "Q13" "Q17" 922.044
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 56.2626
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "D2" 159.179
cap "a_7640_n13533#" "a_7640_n12339#" 20.6349
cap "a_42628_11254#" "a_42628_10426#" 14.86
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_4331_59889#" 0.137072
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D" "a_5525_59889#" 0.0757386
cap "a_28293_n16212#" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 0.0357662
cap "a_2527_55349#" "Q26" 26.4101
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 0.0940318
cap "D15" "a_76272_n15207#" 16.3475
cap "D8" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 244.182
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 100.946
cap "a_43828_8148#" "a_43528_8976#" 0.00832975
cap "a_2043_58781#" "a_2527_59325#" 475.1
cap "Q14" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 0.303069
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "a_58590_n10601#" 28.2166
cap "a_42928_8976#" "a_43228_9804#" 0.00832975
cap "a_8336_56457#" "a_8292_55913#" 296.58
cap "D9" "a_12992_56406#" 0.048778
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "D12" 0.453539
cap "a_68873_n18991#" "VDD" 14.3113
cap "VDD" "a_15186_n12339#" 93.5046
cap "a_58922_n25455#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" 69.7847
cap "a_69555_n24971#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 62.9364
cap "a_4463_36036#" "a_4331_34816#" 0.0715921
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "a_5525_34816#" 124.825
cap "a_7743_35604#" "a_7098_35032#" 0.114283
cap "7b_divider_magic_1.DFF_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 7.88182
cap "Q11" "a_66593_n16137#" 7.96693
cap "a_17043_60317#" "VDD" 1.79784
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 4.20104
cap "a_2526_50451#" "a_3075_49879#" 0.798276
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "Q17" 12.6449
cap "a_76533_n10920#" "a_76272_n9990#" 651.048
cap "a_69768_n11107#" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 250.568
cap "a_73246_n10600#" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 254.823
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "D3" 28.8136
cap "a_18618_n9933#" "a_18618_n8360#" 3.29081
cap "Q27" "a_8336_60433#" 10.0478
cap "a_11416_n10621#" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 29.1122
cap "a_2526_50451#" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 397.486
cap "a_14677_48177#" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" 380.985
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" 17.3303
cap "a_7772_n25475#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" 69.7847
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" "a_8980_n13372#" 8.62469
cap "a_7440_n12339#" "a_8980_n11964#" 0.798276
cap "a_15443_n16157#" "D1" 0.913837
cap "a_80588_n11061#" "Q17" 0.268
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "F_IN" 0.0250489
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 3.00122
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT" 3.94555
cap "Q06" "a_22096_n7122#" 0.376878
cap "a_15186_n8316#" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 7.5146
cap "D14" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 11.6483
cap "a_7259_54805#" "Q21" 17.0586
cap "a_4463_54227#" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 172.782
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 178.133
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_61877_n12483#" 509.882
cap "D2" "a_25538_n15227#" 7.45878
cap "a_15056_n15227#" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 111.922
cap "A1" "a_76688_n15207#" 1.96344
cap "D15" "a_66593_n16137#" 0.0251182
cap "a_64106_n16192#" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 2.54706
cap "a_62766_n9407#" "Q17" 14.6246
cap "a_69768_n9913#" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 1.84418
cap "a_68660_n13396#" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 411.546
cap "a_68572_n11944#" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 397.486
cap "a_61877_n12483#" "a_61616_n12929#" 298.579
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" "Q24" 272.319
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" 686.735
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" 0.700357
cap "a_33798_n8400#" "a_35743_n8400#" 0.450618
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" 19.309
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "D0" 16.6493
cap "LD1" "a_77222_n7102#" 0.663505
cap "a_89214_1773#" "VDD_TEST" 14265.6
cap "a_50708_569#" "a_50528_5246#" 0.73987
cap "Q06" "D2" 102.114
cap "VDD" "a_12545_49684#" 1.79784
cap "a_n753_58893#" "a_309_59889#" 1.13879
cap "a_32731_10265#" "UP" 20.9563
cap "a_18618_n11127#" "a_19162_n10620#" 296.58
cap "7b_divider_magic_2.CLK" "D1" 540.284
cap "a_44428_11460#" "A_MUX_6.IN1" 4.41847
cap "a_44428_9598#" "a_45028_9598#" 41.4735
cap "a_7593_52257#" "VDD" 970.365
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" "a_27612_n8155#" 408.997
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "F_IN" 5.64572
cap "a_2527_55349#" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 1.91483
cap "a_n754_54227#" "a_n886_53639#" 0.798276
cap "a_2043_54805#" "a_2290_52905#" 1.51704
cap "Q25" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 0.470571
cap "a_22880_9797#" "VDD" 47.9702
cap "A1" "VDD_TEST" 18356.5
cap "a_50630_6066#" "OUTB" 227.496
cap "a_20987_n25038#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" 0.174673
cap "a_18821_n24544#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" 2.93915
cap "a_78762_n8135#" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 408.997
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 1.90848
cap "A1" "D5" 192.768
cap "VDD" "a_25383_n10940#" 720.715
cap "7b_divider_magic_2.CLK" "a_19162_n12339#" 9.6761
cap "a_73246_n15817#" "Q13" 0.212628
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "D9" 47.0086
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "a_8336_56457#" 119.965
cap "a_7743_59325#" "D10" 8.71091
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "a_60130_n8136#" 411.546
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "a_17043_59901#" 92.4546
cap "D7" "a_12992_59901#" 231.059
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "a_11368_59883#" 0.734657
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_61616_n7713#" 0.0193783
cap "VDD" "a_1160_39067#" 184.963
cap "a_80733_n23674#" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 3.96268
cap "a_58940_n22900#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 0.00669038
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" "VDD" 1197.31
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 147.667
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" 0.109095
cap "a_2376_52257#" "F_IN" 3.54913
cap "a_26072_n12339#" "Q03" 0.0489314
cap "a_58590_n10601#" "a_58790_n10601#" 296.58
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 3.00122
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT" 3.94555
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 653.619
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 149.272
cap "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 0.134098
cap "a_n886_41257#" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 222.898
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" "a_815_41801#" 0.0546428
cap "Q21" "a_815_45777#" 50.153
cap "a_66593_n16137#" "D13" 0.913837
cap "a_67070_n9990#" "Q12" 30.1227
cap "OUT01" "D0" 1359.55
cap "VDD" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 2157.43
cap "a_65792_n8340#" "Q17" 0.52437
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "D2" 4.02032
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" "P02" 655.215
cap "a_12956_n14804#" "D3" 5.4798
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" "a_15186_n13533#" 0.0244163
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 910.296
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 5.26123
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_10727_n12503#" 1.18833
cap "D16" "OUT11" 542.972
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "a_66024_n22416#" 80.1622
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 0.104945
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 1.125
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" 0.0986865
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.276282
cap "VDD" "a_10882_n12949#" 50.2018
cap "VDD" "7b_divider_magic_1.mux_magic_0.OR_magic_0.B" 1185.35
cap "D26G" "a_8172_52430#" 12.3017
cap "a_2509_52153#" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D" 4.51368
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 0.42763
cap "a_22296_n9426#" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 29.3324
cap "a_46228_11254#" "a_46528_12082#" 0.00832975
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" "VDD" 1085.79
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 850.479
cap "VDD" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" 2548.74
cap "a_46228_9598#" "a_45928_8770#" 0.00832975
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "D27G" 0.888304
cap "D4" "a_7440_n14643#" 49.0109
cap "a_70312_n12319#" "A1" 9.6761
cap "7b_divider_magic_1.DFF_magic_0.D" "a_4473_31077#" 15.9686
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 693.767
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 0.279597
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT" "7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN" 850.479
cap "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A" "Q24" 464.4
cap "VDD" "a_n90_29614#" 2818.4
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" 527.821
cap "a_3120_56457#" "VDD" 114.542
cap "a_43528_8770#" "a_44128_8770#" 41.4735
cap "a_50708_569#" "a_50810_1389#" 2106.1
cap "OUT" "VCO_DFF_C_0.OUT" 17.3212
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 0.599388
cap "D15" "a_79443_n16192#" 21.3047
cap "7b_divider_magic_1.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN" 258.261
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" "a_14874_n23367#" 290.608
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 21.1452
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "D1" 11.3608
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "D10" 758.407
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" "Q13" 282.789
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" "a_80372_n11061#" 0.0894
cap "a_19784_n23509#" "D2" 0.811542
cap "a_64684_n8179#" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 0.0240125
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 120.356
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.183756
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 0.0462925
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 17.3264
cap "a_45328_10632#" "A_MUX_6.IN1" 1.712
cap "a_23836_10693#" "PFD_T2_0.INV_mag_1.IN" 17.0454
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "D4" 1007.92
cap "OUTB" "VCO_DFF_C_0.OUT" 3.3961
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "a_17422_n16212#" 0.134342
cap "a_74786_n11944#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 2.67185
cap "a_77222_n12319#" "Q13" 0.0489314
cap "a_15056_n15227#" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 0.536772
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_3075_49879#" 1.49755
cap "a_7440_n15837#" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 0.0162546
cap "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 2033.69
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "Q16" 15.7563
cap "a_11285_n18422#" "Q02" 80.4818
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 981.945
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 26.034
cap "a_3007_37649#" "Q24" 355.7
cap "D26G" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 0.141241
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 1.13108
cap "D2" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 103.449
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" "D3" 659.163
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 3806.94
cap "a_11285_n17938#" "Q01" 0.081433
cap "Q05" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 3.38928
cap "Q11" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" 0.114767
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "a_81366_n8999#" 0.088245
cap "a_815_52887#" "a_2290_52905#" 0.539346
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "a_11368_53215#" 1.56769
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 245.981
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 4.81592
cap "a_2509_53017#" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 171.327
cap "LD2" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 400.5
cap "D7" "Q21" 1903.25
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" "a_74786_n10975#" 0.0357662
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" "a_14677_48177#" 467.271
cap "Q27" "a_n379_48911#" 26.3382
cap "a_64106_n9568#" "a_66206_n9990#" 0.0135693
cap "D15" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 9.57569
cap "a_22096_n14643#" "Q01" 15.5873
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" "F_IN" 66.5868
cap "a_7640_n10621#" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 29.1581
cap "a_7440_n10621#" "a_8980_n10996#" 0.798276
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" "a_29438_n11081#" 656.196
cap "VCO_DFF_C_0.OUTB" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 8.51854
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 85.6397
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" "a_80588_n11061#" 47.3767
cap "a_18618_n11127#" "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" 257.223
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" "a_81566_n8999#" 65.451
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "D4" 7.04488
cap "VDD" "a_62566_n15817#" 994.468
cap "7b_divider_magic_1.LD" "a_n378_60433#" 3.91464
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "a_78762_n11944#" 397.486
cap "VCO_DFF_C_0.VCO_C_0.OUTB" "a_41879_1284#" 121.43
cap "Q21" "a_2376_42855#" 2.47208
cap "a_78762_n11944#" "Q16" 0.401787
cap "a_22966_11778#" "a_20945_11785#" 0.425478
cap "Q16" "a_64106_n10976#" 26.4101
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 39.6666
cap "VDD" "a_23636_n9587#" 935.689
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_64684_n8179#" 1.00409
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 3.16133
cap "D15" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" 12.9926
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_62417_n24971#" 0.0992794
cap "a_38847_n19354#" "VDD" 870.349
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 0.676341
cap "a_15648_48721#" "Q24" 4.58489
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 20.5849
cap "a_15866_52799#" "D8" 54.0674
cap "7b_divider_magic_1.LD" "a_n281_56558#" 7.50673
cap "a_27612_n13372#" "Q03" 147.827
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" "F_IN" 74.2145
cap "a_10437_56388#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 128.084
cap "a_25556_11637#" "PFD_T2_0.INV_mag_1.IN" 2.51229
cap "a_20987_n20540#" "Q04" 3.17359
cap "PFD_T2_0.Buffer_V_2_1.IN" "a_24436_11277#" 618.569
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "a_10882_n12949#" 4.08948
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "F_IN" 3.33214
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 1.1198
cap "D15" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 6.48037
cap "ITAIL_SINK" "A3" 962.748
cap "SD01" "G1_2" 6.21376
cap "a_17523_n19011#" "Q03" 12.1126
cap "Q14" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 2.35846
cap "Q15" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.371838
cap "a_8336_48911#" "a_8292_49879#" 296.58
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" "a_17493_44912#" 125.851
cap "a_15056_n10010#" "a_15920_n10010#" 8.62162
cap "PFD_T2_0.FDIV" "PFD_T2_0.INV_mag_0.IN" 0.00036047
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.D" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 588.509
cap "D16G" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.207682
cap "Q01" "a_23636_n14804#" 10.6473
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "Q05" 2.30931
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "Q04" 0.193317
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_62566_n9407#" 27.6289
cap "a_69768_n15130#" "VDD" 870.968
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" "a_7142_38040#" 0.0244163
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 250.347
cap "D26G" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 99.9892
cap "a_18405_n24544#" "D4" 81.2964
cap "a_65792_n8340#" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 124.825
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_29903_n12949#" 0.828906
cap "a_1158_38089#" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT" 0.0189879
cap "a_30216_n9019#" "D3" 11.7271
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" "7b_divider_magic_0.DFF_magic_0.D" 41.1636
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" "VDD" 2548.74
cap "Q07" "D5" 78.9121
cap "a_62417_n20957#" "VDD" 494.379
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 14.1584
cap "7b_divider_magic_2.CLK" "a_25383_n16157#" 0.000453073
cap "a_7259_50987#" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 9.30131
cap "a_19584_n19011#" "VDD" 1225.36
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" "LD2" 402.15
cap "D5" "a_15920_n15227#" 11.6607
cap "a_68673_n18991#" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 0.12787
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 0.155498
cap "Q25" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" 297.315
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D" "VDD" 1380.66
cap "a_19162_n10620#" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 29.1581
cap "a_22296_n10620#" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 148.845
cap "a_25383_n10940#" "a_25383_n10456#" 14.1428
cap "Q15" "a_70312_n13513#" 66.4272
cap "Q11" "D12" 1889.32
cap "a_17523_n23509#" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" 115.581
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_11285_n22436#" 55.8374
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" 10.3328
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" "a_19584_n23509#" 0.0173437
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" "Q05" 146.141
cap "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 1089.88
cap "a_43828_11254#" "a_44428_11254#" 41.4735
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "D12" 0.480458
cap "a_15866_56804#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 0.609565
cap "a_81183_n14623#" "VDD" 85.9906
cap "a_4473_31277#" "F_IN" 27.121
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT" 152.679
cap "a_89997_n19334#" "a_89997_n18140#" 6.3841
cap "a_81183_n15817#" "A1" 5.45762
cap "a_1882_55913#" "F_IN" 0.295301
cap "a_1926_56457#" "D27G" 119.23
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" "7b_divider_magic_1.divide_by_2_1.tg_magic_2.IN" 0.6945
cap "VCTRL2" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 107.806
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" 0.235893
cap "LD1" "a_61877_n12483#" 6.63997
cap "A_MUX_6.IN1" "a_45628_9804#" 12.2576
cap "A_MUX_4.Tr_Gate_1.CLK" "a_27423_7180#" 706.297
cap "S3" "DN_INPUT" 1235.03
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D" "Q16" 17.745
cap "a_15920_n10010#" "a_14944_n10054#" 234.773
cap "a_15056_n10010#" "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" 171.327
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 289.822
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 1408.71
cap "a_34009_n14643#" "Q03" 2.00497
cap "a_11285_n23367#" "Q05" 578.984
cap "7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 0.183756
cap "Q06" "a_14642_n7166#" 0.376878
cap "a_61877_n11999#" "Q16" 12.4897
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 0.135921
cap "D16" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" 68.3704
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "D1" 162.821
cap "VDD" "a_74786_n8135#" 928.742
cap "a_62417_n20026#" "Q16" 328.342
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "D6" 4.93697
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" "a_17510_n13416#" 0.0240125
cap "a_13534_n13416#" "a_10727_n12503#" 1.52664
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_7507_41559#" 6.63233
cap "D1" "D3" 84.0752
cap "a_42628_11460#" "a_42628_11254#" 226.83
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_4935_56558#" 1.18833
cap "VDD" "a_66094_n10034#" 757.5
cap "7b_divider_magic_2.OR_magic_2.VOUT" "VDD" 7515.91
cap "Q14" "a_81174_n10972#" 355.7
cap "Q05" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 0.30389
cap "Q04" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 0.499296
cap "D15" "D12" 774.612
cap "D14" "a_71150_n18991#" 8.43056
cap "P12" "7b_divider_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 1.42502
cap "a_17723_n23509#" "VDD" 14.3113
cap "D7" "a_12995_46542#" 0.698035
cap "a_17523_n23509#" "D4" 48.2916
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" 3.62189
cap "G_sink_dn" "A3" 165.929
cap "G_sink_up" "G1_2" 584.947
cap "Q26" "a_17043_59901#" 1.27606
cap "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 2871.67
cap "Q25" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" 0.0754568
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "a_73446_n7102#" 34.1202
cap "a_12545_53335#" "VDD" 1.79784
cap "P02" "7b_divider_magic_2.CLK" 244.735
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 0.332964
cap "P12" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 2.49496
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "D17G" 2.16015
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "D16" 97.4034
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 0.244608
cap "D5" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 502.888
cap "a_14944_n10054#" "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" 114.43
cap "D26G" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.186083
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 163.163
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D" "a_7440_n12339#" 0.0162546
cap "VDD" "a_15419_56388#" 221.27
cap "VDD_TEST" "a_49016_n7441#" 14365.5
cap "VDD" "a_15643_n16157#" 720.769
cap "a_7772_n25475#" "Q05" 4.24708
cap "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D" 1388.7
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT" "D12" 2.24657
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" "Q01" 0.114767
cap "a_30216_n9019#" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 0.088245
cap "Q14" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 13.1436
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 3.1489
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D" "a_n885_59889#" 0.0162546
cap "Q22" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 14.2077
cap "A1" "Q13" 879.651
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.CLK" 441.471
cap "a_n698_56714#" "VDD" 1061.59
cap "7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 155.709
cap "a_n754_40261#" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" 0.0757845
cap "a_60130_n11944#" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D" 0.108308
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 5.93923
cap "VDD" "a_3075_49879#" 975.054
cap "Q01" "a_14874_n22436#" 13.8269
cap "a_7790_n18869#" "VDD" 15.0701
cap "a_58940_n17918#" "Q17" 48.8817
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_2.IN" "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" 0.6945
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" 152.679
cap "a_73246_n12319#" "a_73246_n13513#" 6.3841
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "Q12" 67.342
cap "a_4463_54859#" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 4.96563
cap "a_7640_n10621#" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 29.6755
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 401.655
cap "a_7440_n10621#" "a_7440_n12339#" 7.76318
cap "a_7772_n20493#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 62.9364
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 1228.49
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "a_61616_n12929#" 0.715869
cap "a_65792_n12363#" "a_64684_n13396#" 0.0715921
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "Q03" 137.714
cap "a_34009_n15837#" "a_33465_n15150#" 3.08302
cap "a_45028_9598#" "a_45328_8770#" 0.00832975
cap "Q23" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 2.83134
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 1.08097
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" "Q03" 0.4142
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "Q06" 52.1758
cap "a_11616_n9427#" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 0.0546428
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" "Q06" 297.217
cap "a_8188_n20046#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 0.609565
cap "a_14754_n25475#" "VDD" 416.991
cap "a_7593_52257#" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 0.715869
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 239.725
cap "D13" "D12" 2291.89
cap "a_3007_39938#" "Q27" 467.037
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" "Q23" 282.789
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "D1" 503.711
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "A1" 6.12229
cap "a_62566_n10601#" "Q17" 38.5425
cap "a_89997_n19334#" "P12" 0.38963
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_0.OR_magic_2.A" 305.12
cap "a_15170_n20046#" "D5" 1.56769
cap "Q15" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" 46.1302
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 8.94463
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" "Q24" 40.3984
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 46.0829
cap "a_74786_n8135#" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 411.546
cap "Q23" "a_7098_39008#" 0.156178
cap "a_66593_n10920#" "Q12" 97.8894
cap "VDD_TEST" "a_5326_9314#" 14840
cap "Q16" "a_61877_n7267#" 0.362674
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "a_7593_42855#" 0.00322445
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "a_4331_41257#" 250.568
cap "a_23636_n9587#" "a_25383_n10456#" 0.063369
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 382.009
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 15.7265
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "VDD" 4246.16
cap "D16G" "a_67070_n15207#" 11.6607
cap "Q11" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 14.855
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 1.1198
cap "Q06" "a_14642_n12383#" 0.0500884
cap "A1" "a_62766_n9407#" 1.2671
cap "a_39080_11413#" "S5" 6.55579
cap "a_36685_10901#" "A_MUX_6.Tr_Gate_1.CLK" 0.0239302
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 86.0483
cap "a_84615_n13557#" "A1" 9.87877
cap "a_7259_44125#" "a_7507_41559#" 0.791749
cap "VDD" "a_12545_56406#" 41.3704
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "VDD" 30982.1
cap "Q05" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.000793856
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" "D12" 28.1106
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 412.953
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 0.22946
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN" 0.0488519
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 0.452636
cap "a_n753_58693#" "VDD" 1548.78
cap "a_n886_49663#" "a_n754_50883#" 0.0715921
cap "a_70312_n14623#" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 1.03371
cap "Q17" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 185.326
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 4.9971
cap "a_30290_n12019#" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 654.223
cap "Q22" "a_10437_59883#" 0.248094
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" "a_14642_n8360#" 0.210312
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 3.70019
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "D5" 0.689526
cap "Q23" "a_11368_60299#" 0.2057
cap "Q27" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 16.3363
cap "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 1090.98
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "a_7790_n23367#" 0.734657
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" "a_7790_n22920#" 0.530867
cap "a_73446_n15817#" "VDD" 60.8522
cap "A1" "7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 1325.66
cap "D15" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 6.88331
cap "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 1083.64
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 178.133
cap "a_18618_n9933#" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D" 0.0757386
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_25383_n15673#" 6.77932
cap "a_n379_52887#" "F_IN" 0.455412
cap "a_2290_52905#" "Q26" 0.0106524
cap "VDD" "a_18618_n8360#" 870.968
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.780656
cap "Q21" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 0.24935
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.434983
cap "a_13476_56406#" "Q26" 14.9985
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 0.0159052
cap "D9" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 0.0709318
cap "DN" "a_27423_7180#" 938.71
cap "D16" "a_58790_n14623#" 78.3917
cap "a_58590_n13513#" "a_58590_n14623#" 3.29081
cap "a_64106_n14784#" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 4.90098
cap "a_73246_n14623#" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 124.825
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 3.24908
cap "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 1228.89
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN" "7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 260.041
cap "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 1084.87
cap "A1" "a_65792_n8340#" 19.1936
cap "Q22" "D27G" 2133.36
cap "PFD_T2_0.INV_mag_1.OUT" "DN_INPUT" 293.053
cap "a_17490_59901#" "a_17974_59901#" 33.5366
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 1320.04
cap "a_12545_49684#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 0.609565
cap "a_45628_11460#" "a_45928_12082#" 14.855
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 1.18243
cap "VDD" "a_7507_41559#" 758.732
cap "a_4838_52887#" "D26G" 6.05973
cap "a_7507_52905#" "a_6032_52887#" 0.539346
cap "a_2955_52430#" "a_2509_52153#" 1.64266
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 400.5
cap "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A" "D5" 93.2839
cap "OUT01" "VDD" 2214.65
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" "Q02" 1.08207
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 4.70085
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "Q13" 0.306852
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" "a_19162_n14643#" 2.00497
cap "a_15648_50782#" "D9" 0.811542
cap "a_23636_n11964#" "a_23636_n13372#" 475.1
cap "Q25" "D8" 122.824
cap "a_17510_n10555#" "7b_divider_magic_2.CLK" 9.6
cap "a_25383_n16157#" "D3" 13.1102
cap "a_14754_n24544#" "a_14874_n23367#" 186.236
cap "a_44728_10632#" "a_45028_11460#" 0.00832975
cap "D14" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 2.33437
cap "Q07" "a_26072_n8316#" 1.10337
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D" "a_4518_56914#" 103.487
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_4518_56714#" 654.292
cap "a_n698_56714#" "a_232_57191#" 153.097
cap "Q22" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 505.575
cap "a_81183_n14623#" "a_80639_n15130#" 295.691
cap "VDD" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" 1458.42
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D" "a_74786_n14784#" 123.245
cap "Q27" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 7.49101
cap "Q25" "a_7098_55913#" 1.46363
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "Q17" 0.339105
cap "a_4838_34064#" "a_5525_34816#" 3.08302
cap "a_11285_n18869#" "a_11267_n20046#" 73.24
cap "Q06" "a_14642_n13577#" 0.147154
cap "a_22880_9797#" "a_23837_9553#" 42.7678
cap "a_62417_n24524#" "VDD" 43.3592
cap "a_14874_n22920#" "a_14874_n23367#" 13.685
cap "a_7790_n18422#" "a_7790_n17938#" 33.5366
cap "a_7790_n18869#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 11.5238
cap "a_84615_n12363#" "VDD" 975.205
cap "a_65904_n24971#" "a_66440_n23347#" 0.124905
cap "a_7790_n22436#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 0.00755646
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 152.918
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D" 0.00878202
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 2.78477
cap "Q11" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 30.3436
cap "a_2955_42690#" "D9" 59.3531
cap "Q14" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 0.695795
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 3.11914
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "a_59338_n20026#" 62.9031
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "a_58922_n20473#" 83.4159
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 15.5117
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "a_65904_n20026#" 4.63062
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" 175.91
cap "a_n886_53639#" "D8" 18.7599
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 254.525
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" "a_2290_52905#" 114.43
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "Q26" 0.452636
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" "F_IN" 21.0728
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "VDD" 1031
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "a_33465_n12383#" 15.7218
cap "7b_divider_magic_2.OR_magic_2.A" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 0.138934
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "F_IN" 0.0606816
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "Q26" 592.642
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 1333.02
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "D15" 0.578014
cap "a_1160_39067#" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" 0.256684
cap "a_22096_n13533#" "a_22296_n13533#" 297.874
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "D14" 2.02529
cap "a_66024_n22900#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" 414.681
cap "a_58940_n23347#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" 92.3862
cap "a_58940_n22900#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 83.4159
cap "a_7772_n24991#" "a_7790_n23367#" 0.50186
cap "D26G" "a_8336_48911#" 4.52013
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 401.006
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 3.68139
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 178.133
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "D1" 37.1928
cap "LD0" "D0" 645.336
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "a_74786_n14784#" 33.4062
cap "a_32939_9624#" "ITAIL_SINK" 1.2795
cap "LD1" "a_60130_n10976#" 2.67185
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" "a_79531_n15752#" 411.546
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "D27G" 29.8744
cap "a_12992_56406#" "a_13476_56406#" 33.5366
cap "D6" "D0" 666.013
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" "a_32357_n15772#" 411.546
cap "D15" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 7.61464
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 0.142429
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 8.87732
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 1.41532
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" "D14" 7.30049
cap "a_26072_n12339#" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 250.568
cap "a_19162_n12339#" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 0.926961
cap "a_4518_56714#" "a_5448_56327#" 6.51961
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "D2" 0.0326425
cap "a_66336_n7102#" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 29.1581
cap "a_26272_n8316#" "D0" 119.23
cap "a_4463_44037#" "D9" 2.47327
cap "Q04" "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 181.724
cap "Q05" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 12.426
cap "a_3120_56457#" "7b_divider_magic_1.LD" 0.109856
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 23.5534
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 1.49191
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 0.962247
cap "Q25" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 3.11914
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.434983
cap "a_23636_n9587#" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 0.0100496
cap "Q05" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 0.49334
cap "A1" "S7" 1821.05
cap "7b_divider_magic_2.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_2.mux_magic_0.IN1" 479.308
cap "D1" "F_IN" 1209.89
cap "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 702.139
cap "a_70734_n23489#" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 0.0098203
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 0.0218593
cap "D16G" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 0.671881
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "LD1" 1.21173
cap "a_42628_9804#" "a_42628_11254#" 2.39464
cap "Q15" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" 0.0440626
cap "Q14" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" 1.34086
cap "a_70312_n12319#" "a_69768_n13557#" 3.08302
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 2.47403
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "D14" 0.680136
cap "a_80372_n11061#" "Q12" 175.473
cap "VDD" "a_10466_n12949#" 1059.04
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 1291.82
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" "Q25" 46.1302
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" "LD2" 0.118736
cap "7b_divider_magic_2.CLK" "a_7440_n14643#" 223.113
cap "D16G" "a_66206_n9990#" 0.484486
cap "a_7790_n22436#" "a_7790_n22920#" 33.5366
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_7790_n23367#" 11.5238
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" "D0" 331.417
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT" 155.709
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 312.086
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN" 163.87
cap "a_77222_n12319#" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 0.110281
cap "a_2290_41559#" "D9" 26.4111
cap "7b_divider_magic_1.P2" "7b_divider_magic_1.OR_magic_2.A" 921.288
cap "a_46228_11254#" "a_45928_12082#" 0.00832975
cap "a_8172_52430#" "a_7259_50987#" 0.0138854
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "D8" 17.4062
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "a_27612_n13372#" 411.546
cap "7b_divider_magic_1.mux_magic_0.OR_magic_0.A" "a_10284_27486#" 33.411
cap "7b_divider_magic_1.mux_magic_0.OR_magic_0.B" "a_10284_27286#" 172.782
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" 28.9649
cap "a_7640_n9427#" "7b_divider_magic_2.CLK" 124.984
cap "VCO_DFF_C_0.VCO_C_0.OUT" "a_25706_n567#" 938.713
cap "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" "VCO_DFF_C_0.VCO_C_0.OUTB" 2.03825
cap "a_11285_n17938#" "D4" 50.3734
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 0.0447438
cap "Q11" "Q12" 505.051
cap "Q14" "D16" 298.048
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 306.951
cap "a_58940_n23347#" "a_58922_n24971#" 0.50186
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" "D13" 65.2572
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" "D0" 528.728
cap "a_11150_48721#" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 0.0189879
cap "a_n886_49663#" "LD2" 2.87988
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 0.0556793
cap "a_5448_38170#" "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" 166.762
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 3.49039
cap "a_10284_27486#" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" 0.179272
cap "7b_divider_magic_1.mux_magic_0.OR_magic_0.A" "7b_divider_magic_1.mux_magic_0.AND2_magic_0.A" 1.08097
cap "Q05" "a_18618_n16344#" 2.87342
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "a_61616_n7713#" 0.00322445
cap "a_62896_n7713#" "VDD" 85.8991
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "a_61877_n6783#" 0.129046
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_0.mux_magic_0.AND2_magic_0.A" 0.0432134
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 5.93923
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "D16G" 1009.71
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_13476_56406#" 0.0163723
cap "D7" "a_10659_29026#" 3.28691
cap "a_43828_11460#" "a_43828_11254#" 226.83
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 0.190631
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" "D1" 0.055918
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "a_77422_n12319#" 119.965
cap "a_84615_n12363#" "a_83419_n11944#" 0.798276
cap "a_8172_52430#" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 11.14
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_1.mux_magic_0.AND2_magic_0.A" 1.59314
cap "VDD" "a_29489_n16344#" 994.175
cap "a_4463_50883#" "a_5525_49663#" 1.13879
cap "ITAIL_SRC" "S5" 14.5321
cap "a_45328_8770#" "a_45928_8770#" 41.4735
cap "a_25383_n10940#" "Q06" 0.0112572
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" "D9" 159.183
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "Q12" 0.173872
cap "D15" "Q12" 616.499
cap "a_76533_n16137#" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 0.129046
cap "a_78885_n10972#" "Q17" 467.037
cap "a_10921_52799#" "a_11368_52799#" 13.685
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "D0" 0.062697
cap "VDD" "a_15419_59883#" 180.71
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "VDD" 1328.5
cap "PFD_T2_0.INV_mag_0.OUT" "PFD_T2_0.INV_mag_1.OUT" 478.791
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 113.616
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 1382.93
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" "a_68572_n6727#" 0.0357662
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "a_66206_n9990#" 111.922
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" "D11" 0.00684765
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "a_76272_n9990#" 654.223
cap "Q14" "a_69555_n24524#" 303.83
cap "a_8980_n8156#" "7b_divider_magic_2.CLK" 16.0524
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "a_17043_53335#" 0.687529
cap "D7" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" 5.76331
cap "Q04" "D5" 3186.31
cap "Q27" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 117.308
cap "Q23" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 0.795262
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 6.18342
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q" "a_77222_n8296#" 27.6289
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "a_27612_n13372#" 0.0240125
cap "a_7098_59889#" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 1.84418
cap "a_22880_10947#" "VDD" 32.5801
cap "a_81917_n12929#" "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" 0.0915423
cap "a_79443_n16192#" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 0.168908
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 0.0488519
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "a_10466_n12949#" 0.0193783
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" "a_18618_n12383#" 250.568
cap "a_10727_n12503#" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D" 38.3615
cap "Q07" "Q02" 1942.74
cap "a_65792_n7146#" "a_64596_n6727#" 0.798276
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 1088.91
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" "a_7098_39008#" 124.825
cap "a_7259_40116#" "a_8292_39008#" 0.0715921
cap "VDD" "a_18618_n13577#" 870.968
cap "VDD" "a_26072_n13533#" 981.852
cap "Q06" "a_10882_n12949#" 0.680492
cap "Q13" "a_58940_n18849#" 305.462
cap "a_45328_10632#" "a_45628_9804#" 0.00832975
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "D17G" 152.778
cap "a_45928_10426#" "a_46228_9804#" 14.855
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 18.9032
cap "a_14944_n10054#" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 0.840944
cap "a_7743_50451#" "D10" 14.3579
cap "a_17974_52919#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 56.9601
cap "a_10437_52799#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 52.7962
cap "OUT01" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" 0.279622
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "Q04" 0.84349
cap "a_4838_60433#" "a_6032_60433#" 20.6349
cap "VDD" "a_20000_n19011#" 18.1466
cap "a_2509_41671#" "LD2" 0.828906
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" 850.479
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 1.22766
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" 253.798
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" "D10" 2.94875
cap "a_12545_49268#" "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" 92.3862
cap "PFD_T2_0.INV_mag_0.IN" "DN_INPUT" 65.4344
cap "a_73446_n7102#" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 0.926961
cap "D13" "Q12" 256.82
cap "a_12956_n16212#" "D3" 7.36385
cap "a_25383_n15673#" "a_26072_n13533#" 0.30255
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 58.4653
cap "a_4838_34064#" "F_IN" 0.663664
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 1306.35
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_2.OR_magic_2.A" 0.0271528
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" "D10" 6.33938
cap "a_58922_n20026#" "a_58940_n18402#" 1.20657
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" "a_70734_n23489#" 0.0173437
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" 10.3328
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_62435_n22416#" 55.8374
cap "a_68673_n23489#" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" 115.581
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "a_66024_n18402#" 0.0225536
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_62435_n18849#" 2.71484
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 178.133
cap "a_69768_n9913#" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 124.825
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 232.754
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" "Q17" 24.2073
cap "a_7790_n22920#" "Q05" 0.744802
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 84.6908
cap "a_12992_52919#" "a_12545_53335#" 13.0214
cap "a_17043_52919#" "D8" 0.185413
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_7726_52153#" 61.7554
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "Q02" 111.426
cap "LD0" "a_10727_n7287#" 7.50673
cap "D6" "a_10727_n7287#" 0.0550929
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "Q02" 237.332
cap "a_7098_39008#" "D10" 223.879
cap "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" "a_34443_2598#" 1534.37
cap "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 809.113
cap "VCTRL_OBV" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 1627.53
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "a_65792_n7146#" 0.395954
cap "Q11" "LD1" 3.76547
cap "a_73446_n12319#" "VDD" 60.8554
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "a_n378_60433#" 28.5026
cap "a_17523_n19011#" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" 115.581
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" 10.3328
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 0.021403
cap "VDD_TEST" "G1_2" 13898.9
cap "Q13" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" 196.949
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 0.0666982
cap "a_12995_44912#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 255.895
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" "7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 0.561448
cap "7b_divider_magic_1.mux_magic_0.OR_magic_0.A" "a_10152_28482#" 127.709
cap "D26G" "a_17493_44912#" 18.8372
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_0.mux_magic_0.AND2_magic_0.A" 1.59314
cap "Q14" "a_80639_n16324#" 0.055298
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 1.09071
cap "a_46228_9804#" "a_45928_8976#" 0.00832975
cap "D16" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" 6.93272
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "a_10727_n12503#" 0.258333
cap "Q27" "a_10437_59883#" 48.8817
cap "Q23" "a_10921_59883#" 80.4818
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 0.0940318
cap "a_68660_n8179#" "D13" 36.4002
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "Q17" 7.49101
cap "7b_divider_magic_1.LD" "a_n698_56714#" 0.00262398
cap "7b_divider_magic_2.CLK" "a_34009_n13533#" 2.3522
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 163.268
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" "a_10152_28482#" 2.06622
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT" "D3" 31.5893
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 4.70085
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_7098_49879#" 0.0479619
cap "D1" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 78.8264
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" "a_62766_n9407#" 0.0244163
cap "a_10466_n12949#" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 0.715869
cap "a_58590_n8297#" "a_58790_n8297#" 297.874
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "a_69768_n8340#" 0.108368
cap "a_74786_n6727#" "a_73246_n8296#" 0.114283
cap "D15" "LD1" 112.01
cap "a_11368_60299#" "D10" 1.56769
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 3.70019
cap "7b_divider_magic_2.mux_magic_0.IN2" "a_39047_n19354#" 119.965
cap "a_4463_40261#" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 33.411
cap "a_4463_40061#" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 172.782
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 693.767
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT" "7b_divider_magic_1.OR_magic_2.VOUT" 413.149
cap "D4" "a_14874_n22436#" 1.58403
cap "D5" "a_17510_n13416#" 6.16079
cap "a_73446_n12319#" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 30.205
cap "Q22" "a_187_37545#" 0.475611
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 100.986
cap "Q02" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 0.256159
cap "a_85159_n12319#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 3.28691
cap "a_76688_n9990#" "a_74786_n9567#" 0.0212284
cap "a_72137_n25018#" "VDD" 54.0958
cap "a_69089_n23489#" "D13" 0.0163268
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "a_8980_n8156#" 411.546
cap "a_n754_50251#" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 397.486
cap "a_2526_50451#" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 172.782
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "D5" 1.99493
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 0.0218593
cap "a_65904_n24971#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.162923
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 135.857
cap "a_22096_n14643#" "a_22096_n15837#" 6.3841
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "F_IN" 14.675
cap "Q27" "D27G" 777.195
cap "D15" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 2.24899
cap "a_17537_47086#" "a_17493_44912#" 0.321289
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 1.08097
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "D16G" 2.29383
cap "m1_33892_1807#" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 105.8
cap "a_78885_n10972#" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" 897.767
cap "a_81174_n10972#" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" 896.11
cap "Q14" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 3329.19
cap "a_n754_50883#" "LD2" 1.15224
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" "a_62417_n20473#" 368.39
cap "a_64684_n13396#" "VDD" 929.299
cap "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" "D2" 108.918
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 964.754
cap "Q14" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 227.896
cap "Q15" "a_65904_n24524#" 319.473
cap "a_45928_10632#" "A_MUX_6.IN1" 2.2343
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "a_4463_54859#" 0.0240125
cap "a_65904_n20026#" "VDD" 1.39645
cap "D7" "a_2509_42535#" 0.0920906
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "a_11285_n18422#" 0.164951
cap "a_58940_n22900#" "D15" 239.075
cap "a_22617_n20540#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 29.2303
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 0.229636
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 178.133
cap "a_69768_n15130#" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 124.825
cap "a_7640_n7123#" "a_7440_n7123#" 296.58
cap "a_8336_34064#" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 0.926961
cap "a_13446_n6747#" "a_14642_n7166#" 0.798276
cap "a_10727_n6803#" "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" 0.352489
cap "a_10466_n7733#" "LD0" 0.00262398
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT" 102.29
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "7b_divider_magic_2.CLK" 6.12229
cap "a_10466_n7733#" "D6" 33.5313
cap "D8" "D11" 296.912
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 1158.93
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.183756
cap "7b_divider_magic_1.DFF_magic_0.D" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 0.801965
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "a_26072_n7122#" 2.55723
cap "a_11267_n20046#" "D2" 0.184931
cap "a_11150_50005#" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" 2.71595
cap "LD1" "D13" 15.3547
cap "VDD" "a_45028_11460#" 255.107
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "D5" 127.136
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 287.141
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 1370.76
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 152.678
cap "a_77552_n9990#" "Q11" 2.2751
cap "a_4838_48911#" "F_IN" 9.6761
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_0.OR_magic_2.A" 2.09359
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 17.3382
cap "Q14" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 5.77709
cap "D11" "a_7098_55913#" 232.882
cap "a_2376_42855#" "a_2509_42535#" 153.097
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "F_IN" 26.034
cap "a_1881_45233#" "D9" 1.99757
cap "UP_INPUT" "S2" 934.315
cap "Q27" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 24.8417
cap "Q23" "Q25" 1457.18
cap "a_28293_n16212#" "a_28381_n15772#" 475.1
cap "a_22096_n15837#" "a_23636_n14804#" 0.0715921
cap "a_22296_n15837#" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 0.926961
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 0.988434
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" 0.388329
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "a_69555_n20026#" 0.413975
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "a_62417_n20026#" 0.521714
cap "a_7743_44669#" "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 15.2126
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 9.89045
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" "VDD" 632.015
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D" 1388.7
cap "a_68660_n15752#" "a_68572_n16192#" 475.1
cap "a_66094_n15251#" "a_66206_n15207#" 29.1771
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "Q02" 2.81298
cap "a_18618_n7166#" "a_17422_n6747#" 0.798276
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" "a_17510_n8199#" 0.20708
cap "a_58590_n13513#" "a_58790_n13513#" 297.874
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 5.93923
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D" 1381.99
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "a_62566_n10601#" 0.110632
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 0.142429
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "D11" 110.204
cap "a_n698_56714#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 0.715869
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "a_22296_n7122#" 29.1581
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 18.873
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" 0.0556793
cap "a_19584_n19011#" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 0.0115856
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "a_66024_n18849#" 0.746967
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_22296_n12339#" 3.57465
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 0.0985277
cap "a_17510_n15772#" "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" 9.30131
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "a_68673_n18991#" 483.12
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" "D5" 10.0527
cap "D16" "a_62766_n14623#" 122.17
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "D9" 0.0326425
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 964.754
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 0.765646
cap "A_MUX_1.Tr_Gate_1.CLK" "a_20945_11785#" 706.297
cap "PFD_T2_0.FIN" "a_18550_11273#" 918.726
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 4.2613
cap "Q25" "a_6032_48911#" 66.4272
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "D9" 493.287
cap "a_18618_n11127#" "7b_divider_magic_2.CLK" 16.1737
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D" "a_25383_n15673#" 38.3615
cap "DN" "LF_OFFCHIP" 0.976731
cap "PFD_T2_0.INV_mag_0.OUT" "PFD_T2_0.INV_mag_0.IN" 317.783
cap "a_26402_n10010#" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 0.536772
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" "D17G" 370.036
cap "Q05" "D0" 430.153
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" 10.6618
cap "D2" "a_22296_n14643#" 175.386
cap "P02" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 0.00777713
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 0.0109723
cap "a_15866_56804#" "Q26" 1.99135
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 5.76341
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" "a_59338_n24524#" 1.56769
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" 9.32895
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "D27G" 1007.18
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 368.584
cap "DIV_OUT2" "PFD_T2_0.FDIV" 1247.95
cap "a_43828_8148#" "VCTRL_OBV" 2.13268
cap "a_11416_n9427#" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 27.6289
cap "UP1" "PFD_T2_0.INV_mag_1.OUT" 28.79
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 2250.72
cap "VDD" "LD0" 19996.3
cap "a_7790_n18422#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 0.70242
cap "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A" "D16G" 93.2839
cap "a_2526_50451#" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 0.0357662
cap "VDD" "D6" 5822.02
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "Q17" 3.32143
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 1.125
cap "a_62417_n20473#" "Q12" 0.00669038
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D" 399.466
cap "a_n886_49663#" "Q21" 222.965
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D" "a_22096_n9426#" 0.0757386
cap "VDD" "a_26272_n8316#" 85.5957
cap "Q27" "a_n754_40061#" 16.2342
cap "PFD_T2_0.INV_mag_1.IN" "a_24436_11277#" 61.6047
cap "CP_1_0.VCTRL" "A_MUX_6.IN1" 2160.82
cap "VDD" "a_12995_44912#" 881.771
cap "a_5448_56327#" "D11" 0.438681
cap "a_58590_n13513#" "D17G" 11.9251
cap "A1" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 1341.53
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" 0.142429
cap "a_77222_n7102#" "Q16" 0.457387
cap "a_4331_34816#" "D10" 4.47143
cap "a_2043_58781#" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 8.48316
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 3.1489
cap "a_n753_58693#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 172.782
cap "a_n753_58893#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 33.411
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" "D11" 2.58248
cap "a_30033_n15837#" "7b_divider_magic_2.CLK" 5.19602
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" "a_29583_n22286#" 0.109379
cap "7b_divider_magic_2.OR_magic_2.VOUT" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 5.19243
cap "S2" "VDD" 4278.37
cap "a_73246_n10600#" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 0.137072
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "D16G" 106.841
cap "D26G" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 3.598
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 1.20652
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_0.DFF_magic_0.D" 1.83455
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "Q12" 505.575
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 12.4358
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "Q02" 58.5415
cap "a_38847_n18160#" "a_40387_n17785#" 0.798276
cap "7b_divider_magic_2.mux_magic_0.AND2_magic_0.A" "a_40387_n19193#" 0.0240125
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "a_17422_n11964#" 0.42215
cap "Q07" "a_13534_n13416#" 39.0807
cap "a_80733_n22266#" "7b_divider_magic_0.OR_magic_2.A" 379.867
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" "VDD" 7139.92
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "a_35743_n8400#" 2.1871
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" 0.183756
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 5.93923
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" "VDD" 6518.45
cap "VDD" "a_11416_n14643#" 1018.76
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" "a_13446_n6747#" 0.0357662
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 18.8663
cap "a_74786_n13352#" "a_74786_n14784#" 1.1198
cap "Q17" "a_78762_n6727#" 16.2342
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" 28.9649
cap "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" "a_44716_1837#" 342.914
cap "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" "a_44716_n517#" 0.0256711
cap "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 9.77356
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" 15.726
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "a_32269_n11964#" 397.486
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "D8" 925.545
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.P2" 2.49496
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "a_83507_n15752#" 0.0240125
cap "7b_divider_magic_0.OR_magic_2.A" "a_87746_n11954#" 297.24
cap "A1" "a_70312_n13513#" 125.152
cap "a_18405_n20046#" "VDD" 1.39645
cap "D26G" "a_4331_53639#" 18.719
cap "OUT21" "a_20945_11785#" 270.661
cap "a_11267_n20977#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 0.00755646
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "a_17523_n23509#" 314.776
cap "a_32269_n11964#" "D3" 16.3047
cap "a_30290_n12019#" "a_29903_n12949#" 6.51961
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "a_34009_n13533#" 0.177344
cap "a_15056_n10010#" "7b_divider_magic_2.CLK" 2.21017
cap "a_58922_n24971#" "D17G" 0.121497
cap "a_18618_n16344#" "D1" 3.41359
cap "D3" "a_34009_n13533#" 167.668
cap "Q11" "a_66024_n22416#" 13.8269
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 1233.28
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 3.62189
cap "a_4518_37151#" "a_5448_37306#" 1.64266
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 1.18243
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.276282
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" 0.0986865
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" "a_1158_37312#" 44.6014
cap "a_4518_37799#" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D" 277.971
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" "VDD" 6797.67
cap "D8" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 162.821
cap "a_4518_37799#" "Q24" 0.43074
cap "a_7440_n8317#" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 1.84418
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 0.381238
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 254.525
cap "Q11" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 9.90749
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "a_13476_56406#" 84.5687
cap "a_71150_n23489#" "VDD" 20.6125
cap "VDD" "a_68660_n10535#" 921.449
cap "a_308_45233#" "a_815_45777#" 297.874
cap "a_58590_n14623#" "VDD" 870.349
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D" "a_3075_49879#" 0.0162546
cap "a_8292_49879#" "D8" 3.41359
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 23.3832
cap "LD0" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 120.356
cap "D5" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" 45.1999
cap "A_MUX_6.IN1" "a_46228_8148#" 278.846
cap "Q21" "a_2509_41671#" 2.2751
cap "a_17043_60317#" "a_17490_59901#" 13.0214
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 124.099
cap "Q25" "a_5525_41257#" 0.0621058
cap "a_17493_46542#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 8.17367
cap "a_11150_50005#" "D8" 6.39561
cap "a_66440_n23347#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 1.56769
cap "a_66024_n23347#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 101.994
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 7.52872
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "Q07" 25.5609
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 0.676341
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "VDD" 1166.33
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 1291.55
cap "a_14944_n10054#" "7b_divider_magic_2.CLK" 39.0618
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 0.230674
cap "D10" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 0.141803
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 164.693
cap "a_22296_n9426#" "D0" 167.668
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "D15" 0.331649
cap "VDD" "a_59356_n18849#" 1.79784
cap "a_78762_n13352#" "a_77222_n13513#" 1.13879
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 3.05302
cap "a_8336_48911#" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 151.041
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 15.7439
cap "7b_divider_magic_1.OR_magic_2.A" "F_IN" 652.482
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 1198.29
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "Q17" 70.4925
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 33.0105
cap "a_22096_n9426#" "a_23636_n10995#" 0.114283
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" "D12" 53.2495
cap "a_7640_n13533#" "D4" 170.704
cap "a_22096_n13533#" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 1.84418
cap "Q07" "a_8980_n11964#" 2.54136
cap "a_64106_n9568#" "a_62566_n10601#" 0.0715921
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "a_62766_n10601#" 0.926961
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "a_66793_n10920#" 0.129046
cap "a_11285_n18422#" "a_11285_n18869#" 13.6652
cap "a_38847_n18160#" "7b_divider_magic_2.mux_magic_0.OR_magic_0.A" 127.709
cap "a_7743_55349#" "VDD" 1550.17
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" "a_81183_n14623#" 0.0546428
cap "a_4331_49663#" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 127.709
cap "a_58590_n7103#" "VDD" 970.145
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" "Q01" 142.553
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_59356_n18849#" 0.609565
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_62435_n18402#" 82.0659
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" "Q03" 0.294261
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "a_11416_n14643#" 27.6289
cap "a_5525_59889#" "Q26" 2.09785
cap "7b_divider_magic_0.DFF_magic_0.D" "a_88821_n8380#" 385.567
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 12.426
cap "D16G" "Q13" 279.943
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 1.77054
cap "UP" "DN_INPUT" 100.521
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "LD0" 0.135945
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D" "a_10727_n12019#" 103.487
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "a_13446_n11964#" 172.782
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 254.525
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "D6" 0.984915
cap "a_20000_n23509#" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 192.149
cap "a_18821_n24544#" "VDD" 1.79784
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 409.714
cap "D7" "a_308_45233#" 3.47976
cap "a_22096_n14643#" "7b_divider_magic_2.CLK" 0.3821
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "Q26" 0.381132
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 0.056336
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" 152.679
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_15866_56804#" 1.56769
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 178.133
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 0.00878202
cap "D13" "a_66024_n22416#" 16.6847
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "VDD" 1244.56
cap "VDD" "a_70734_n18991#" 1225.36
cap "a_8292_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 127.709
cap "Q04" "Q02" 29.3733
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 1.08097
cap "VDD_TEST" "A_MUX_6.IN1" 644.017
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 66.5868
cap "LD1" "a_62766_n10601#" 0.109856
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" "Q26" 297.217
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "D16G" 2.96606
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "D13" 925.553
cap "Q11" "a_65792_n13557#" 20.2181
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 0.854143
cap "LD0" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 1.21173
cap "a_25538_n10010#" "D0" 0.0920906
cap "a_8292_45233#" "a_7743_44669#" 0.798276
cap "a_4331_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 0.0162546
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_2.IN" "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" 0.6945
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" "D6" 308.21
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" "a_11368_53215#" 76.1554
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 52.9499
cap "Q25" "a_8336_45777#" 0.832036
cap "Q21" "a_6032_45777#" 10.754
cap "a_7259_40116#" "F_IN" 94.9984
cap "a_70312_n7102#" "a_69768_n7146#" 296.58
cap "a_4463_58693#" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 2.15008
cap "a_4463_58893#" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D" 123.245
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_11368_59883#" 101.994
cap "D10" "a_10921_59883#" 230.93
cap "a_25383_n10456#" "a_26272_n8316#" 0.539346
cap "a_68673_n23489#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 1.28136
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 5.35056
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 1.22766
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 245.393
cap "Q15" "a_62417_n25455#" 0.188265
cap "a_58940_n23347#" "VDD" 15.0701
cap "a_29583_n23694#" "7b_divider_magic_2.CLK" 0.0212934
cap "a_14754_n20977#" "Q05" 0.28069
cap "a_18405_n20977#" "Q04" 1.74721
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "D0" 15.1891
cap "a_58790_n15817#" "Q13" 0.0590765
cap "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" "a_18821_n20046#" 62.9031
cap "a_76272_n15207#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 0.0161355
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 10.5178
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" "a_20787_n20540#" 228.332
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q" "a_14642_n7166#" 222.898
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" "D0" 1.2431
cap "VDD" "a_1925_45777#" 19.146
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT" "a_30234_n6845#" 186.798
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" "a_11746_n7733#" 166.79
cap "7b_divider_magic_2.CLK" "a_14642_n8360#" 19.1936
cap "a_69555_n20026#" "D14" 0.638822
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q" "a_26272_n7122#" 119.965
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 178.133
cap "VDD" "a_30290_n12019#" 976.07
cap "7b_divider_magic_2.CLK" "a_23636_n14804#" 0.246154
cap "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 425.069
cap "a_7790_n22436#" "VDD" 414.333
cap "a_73246_n13513#" "VDD" 883.859
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 1201.07
cap "a_14677_48177#" "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" 0.0376419
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 0.561448
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 2.20985
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "a_62417_n20957#" 84.5687
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 35.1755
cap "a_n698_56914#" "a_n281_56558#" 14.1428
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 10.3328
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 159.647
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 15.5117
cap "Q25" "D9" 625.31
cap "a_11267_n20046#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 92.3862
cap "Q17" "a_69768_n7146#" 22.848
cap "A1" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 846.779
cap "a_29489_n15150#" "Q03" 0.156178
cap "D16" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" 0.36787
cap "Q06" "a_10466_n12949#" 12.6714
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_7772_n20046#" 0.918841
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_4473_31277#" 0.048623
cap "a_73446_n12319#" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 29.1581
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" "Q25" 0.30389
cap "a_11267_n24544#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 101.994
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" 850.662
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 272.519
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 1.1198
cap "7b_divider_magic_1.DFF_magic_0.D" "LD2" 465.16
cap "a_68673_n18991#" "D14" 0.174216
cap "PFD_T2_0.INV_mag_0.IN" "UP1" 0.334834
cap "a_61877_n12483#" "Q16" 37.8838
cap "VDD" "a_2376_52257#" 969.667
cap "7b_divider_magic_1.OR_magic_2.A" "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" 1.03563
cap "a_70312_n10600#" "VDD" 54.1659
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_2.CLK" 1325.66
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 3.2019
cap "a_n754_50883#" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 1.37059
cap "a_38847_n18160#" "D0" 0.395954
cap "a_79531_n15752#" "Q13" 21.3709
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "D17G" 1.73337
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" 10.522
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "Q24" 5.63427
cap "a_30033_n15837#" "D3" 30.7933
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 0.0488519
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_2.OR_magic_1.VOUT" 0.240962
cap "a_73246_n13513#" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 1.04775
cap "D14" "a_76272_n9990#" 42.3654
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "a_8980_n13372#" 0.0100627
cap "a_7259_58781#" "a_7098_59889#" 1.13879
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "a_3076_59889#" 0.0162546
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" "a_2526_44669#" 0.0357662
cap "a_58790_n14623#" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 0.177344
cap "a_2043_54805#" "F_IN" 0.0980484
cap "a_n754_54227#" "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" 0.0187687
cap "a_22880_9797#" "PFD_T2_0.INV_mag_1.OUT" 36.9509
cap "a_43828_11460#" "a_43528_12082#" 14.855
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" "a_80639_n15130#" 0.210312
cap "Q15" "a_68673_n18991#" 0.0754568
cap "Q14" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 2.29084
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 0.988434
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" "a_69089_n18991#" 6.56382
cap "D7" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 7.21194
cap "a_12545_60317#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 1.56769
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 0.991704
cap "a_42928_8976#" "a_42928_10426#" 2.39464
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" "a_12992_56406#" 368.39
cap "a_11368_56804#" "a_11368_56388#" 0.581635
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "a_19784_n19011#" 0.387435
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" "D12" 2.86971
cap "a_17523_n19011#" "a_17939_n19011#" 278.439
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 0.0447438
cap "a_90197_n18140#" "VDD" 55.9487
cap "a_18618_n11127#" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 0.395954
cap "a_69971_n24524#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 0.609565
cap "a_58922_n24971#" "a_58922_n24524#" 4.57391
cap "7b_divider_magic_1.DFF_magic_0.D" "a_7098_35032#" 0.641028
cap "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 249.558
cap "a_73567_n25018#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" 1.5049
cap "a_65904_n24971#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 62.9364
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "VDD" 1031.03
cap "a_4463_35404#" "a_4331_34816#" 0.798276
cap "a_60130_n9568#" "D17G" 36.2926
cap "Q11" "a_74786_n14784#" 10.6473
cap "a_n754_50251#" "a_308_49663#" 0.114283
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 42.9649
cap "a_64684_n8179#" "Q17" 49.781
cap "Q25" "D10" 586.581
cap "a_18618_n9933#" "D1" 247.539
cap "Q23" "D11" 43.9791
cap "a_79443_n16192#" "a_80639_n16324#" 0.798276
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "a_7142_60433#" 1.03371
cap "a_10179_48177#" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" 555.72
cap "a_22417_n25038#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" 1.5049
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "a_17537_45456#" 0.27401
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" "a_8188_n24544#" 63.5906
cap "Q22" "a_17490_56406#" 0.00669038
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" 199.577
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "a_14754_n24544#" 11.5238
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" 14.9207
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 17.0688
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" "7b_divider_magic_2.CLK" 0.268621
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "a_68873_n18991#" 1.38376
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "a_69089_n18991#" 45.6133
cap "a_19162_n9426#" "Q02" 72.9571
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 0.452636
cap "a_78762_n6727#" "a_77222_n8296#" 0.114283
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "Q21" 7.09733
cap "a_73446_n13513#" "Q12" 2.00497
cap "D16" "D12" 1744.58
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "a_14874_n22920#" 0.0185844
cap "a_15443_n16157#" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 654.223
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q" "a_14642_n12383#" 0.110281
cap "D15" "a_74786_n14784#" 10.8098
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_0.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 0.183756
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" 0.0462925
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" 796.916
cap "a_62435_n18849#" "a_62851_n18849#" 0.581635
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "D12" 6.10027
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 196.567
cap "a_62566_n9407#" "Q17" 35.6869
cap "Q22" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT" 0.0363911
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "a_69768_n16324#" 127.709
cap "7b_divider_magic_2.DFF_magic_0.D" "a_35743_n8400#" 549.726
cap "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" "D0" 281.465
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "D2" 14.4682
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 254.525
cap "a_45928_10632#" "a_45328_10632#" 41.4735
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 1306.63
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "F_IN" 846.933
cap "a_73567_n25018#" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 3.35916
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 0.561448
cap "a_85159_n12319#" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 29.1581
cap "a_43228_8148#" "A_MUX_6.IN1" 229.312
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "D9" 0.290491
cap "D1" "D0" 121.946
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" "a_n754_54859#" 411.547
cap "a_58591_6073#" "VDD_TEST" 6119.08
cap "a_50630_6066#" "a_50528_5246#" 2106.1
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 1.84028
cap "a_20987_n25038#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 0.790586
cap "a_11267_n24991#" "a_11267_n24544#" 14.2326
cap "a_18405_n24544#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" 143.691
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "a_74786_n8135#" 121.41
cap "a_65792_n8340#" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 0.465165
cap "VDD" "Q05" 20743.2
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 178.133
cap "a_58590_n7103#" "a_60130_n8136#" 0.0715921
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 0.022733
cap "a_7743_59325#" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 172.782
cap "a_7259_58781#" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 33.4062
cap "a_12545_60317#" "a_10921_59883#" 0.300763
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "a_12545_59901#" 101.994
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "D10" 9.57569
cap "a_15056_n10010#" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 0.828906
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 1304.75
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "VDD" 1213.82
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 1.08097
cap "a_68660_n15752#" "a_66094_n15251#" 0.063369
cap "a_815_52887#" "F_IN" 9.90682
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" "a_22617_n20540#" 2.63455
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 14.6709
cap "a_11285_n17938#" "D3" 0.13098
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" "D2" 158.384
cap "a_15290_n18869#" "D5" 1.14645
cap "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" 0.0273428
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" "a_308_41257#" 0.102929
cap "a_7593_42855#" "a_7726_41671#" 6.51961
cap "a_7726_42535#" "a_7726_41671#" 8.62162
cap "VDD" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" 801.759
cap "a_5525_45233#" "F_IN" 241.825
cap "a_78762_n8135#" "Q17" 51.9303
cap "Q05" "a_25383_n15673#" 0.857754
cap "a_22096_n14643#" "D3" 2.24825
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 53.6241
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "D2" 0.369833
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "a_65904_n20473#" 0.162923
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 0.118736
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 7.61694
cap "a_26272_n12339#" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 1.35959
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 0.0163865
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 1.44652
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 1244.55
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "a_14874_n22436#" 0.0932576
cap "D8" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 190.443
cap "a_17523_n23509#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" 22.6809
cap "a_7507_52905#" "a_7726_52153#" 234.773
cap "D26G" "D8" 3286.81
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D" 0.204806
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_11267_n24544#" 0.155496
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 179.225
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 27.6635
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 21.3868
cap "a_14944_n10054#" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 6.63997
cap "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A" "a_20987_n25038#" 29.2303
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 14.1584
cap "a_34009_n15837#" "VDD" 55.9487
cap "VDD" "a_11150_48721#" 16.8745
cap "D7" "D27G" 660.755
cap "D14" "a_62851_n18849#" 1.56769
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 1.1198
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 163.268
cap "a_8292_35032#" "F_IN" 7.29218
cap "VDD" "a_4473_31277#" 1155.57
cap "Q14" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 2.19554
cap "Q21" "LD2" 206.465
cap "Q15" "a_62566_n14623#" 1.46363
cap "a_1882_55913#" "VDD" 1018.76
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 4.10049
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" "F_IN" 229.45
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "a_73246_n14623#" 0.0479619
cap "Q23" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.528581
cap "a_26272_n12339#" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 1.02721
cap "7b_divider_magic_1.mux_magic_0.IN1" "a_11853_29026#" 2.00497
cap "a_64684_n8179#" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 411.546
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D" 0.355453
cap "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 708.435
cap "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 1313.39
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D" "F_IN" 1.20248
cap "Q21" "a_4331_45233#" 0.849881
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "Q07" 89.8381
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D" 10.55
cap "Q22" "a_2509_52153#" 30.1227
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 260.041
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "D4" 48.2474
cap "a_50528_5246#" "VCO_DFF_C_0.OUT" 4.67777
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 113.616
cap "a_15443_n16157#" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 0.0193783
cap "D16" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 85.7965
cap "a_23636_n14804#" "D3" 10.8098
cap "a_66336_n13513#" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 0.0244163
cap "P12" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 0.00777713
cap "D14" "a_73446_n14623#" 175.386
cap "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 4273.07
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 0.0282917
cap "a_3007_37649#" "a_4518_37799#" 0.002101
cap "a_62417_n24524#" "a_62833_n24524#" 2.22258
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 54.3226
cap "a_4463_36036#" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D" 123.245
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" "Q24" 69.6433
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_13476_59901#" 0.0163723
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" "D3" 3.78972
cap "a_45928_10632#" "a_45628_9804#" 0.00832975
cap "P02" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 0.147939
cap "Q05" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 0.638857
cap "a_815_52887#" "a_308_53639#" 295.691
cap "LD2" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 120.356
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" 0.0873614
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "a_15419_52799#" 0.0185844
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 0.142429
cap "Q21" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 0.135542
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "Q21" 298.279
cap "a_4463_54227#" "a_4331_53639#" 0.798276
cap "a_17490_49268#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 62.9364
cap "Q23" "a_8292_49879#" 0.256711
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" "a_88821_n8380#" 6.97919
cap "a_61616_n7713#" "a_62032_n7713#" 153.097
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" "a_29222_n11081#" 0.0894
cap "VCO_DFF_C_0.OUTB" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 493.473
cap "Q11" "a_66336_n12319#" 0.619501
cap "a_n753_58693#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 0.0357662
cap "Q14" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 0.549048
cap "VDD" "a_83507_n15752#" 928.742
cap "VDD" "a_22096_n12339#" 987.844
cap "7b_divider_magic_0.OR_magic_2.A" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" 7.98385
cap "D16" "a_62032_n12929#" 7.39482
cap "VCO_DFF_C_0.VCO_C_0.OUTB" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 623.691
cap "a_11285_n18422#" "D2" 228.672
cap "OUT01" "S3" 118.754
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 45.4891
cap "DN1" "a_27423_7180#" 269.07
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT" 10.522
cap "a_22966_11778#" "A_MUX_1.Tr_Gate_1.CLK" 0.276462
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 400.525
cap "a_14754_n24544#" "Q01" 8.025
cap "a_7790_n23367#" "a_8206_n23367#" 2.22258
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "A1" 3.87646
cap "VDD" "a_22296_n9426#" 19.146
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN" "VDD" 1176.63
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" "a_69555_n24971#" 0.0299234
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 412.364
cap "D26G" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 2.36602
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "D6" 333.879
cap "a_17490_49268#" "a_17974_49268#" 33.5366
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" "Q24" 50.8646
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D" "a_25538_n15227#" 4.51368
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "a_62566_n15817#" 0.170328
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" "D8" 200.027
cap "D7" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.845411
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" "a_4838_45777#" 30.205
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "a_66024_n23347#" 1.59758
cap "a_62435_n23347#" "D14" 54.067
cap "F_IN" "a_n885_59889#" 0.634454
cap "a_14754_n20493#" "Q05" 80.4818
cap "a_18405_n20493#" "Q04" 84.2585
cap "a_58790_n13513#" "VDD" 12.3825
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "F_IN" 822.369
cap "a_14874_n22920#" "Q01" 84.9387
cap "Q14" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 23.7085
cap "Q15" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 0.37261
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "Q03" 5.76882
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" "Q02" 81.1805
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 9.57691
cap "a_7142_48911#" "a_7098_49879#" 297.874
cap "a_91537_n17765#" "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" 0.0582827
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 244.13
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 1.18243
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 0.0742731
cap "a_66094_n15251#" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 12.5285
cap "a_76688_n9990#" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 0.107744
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "a_17974_59901#" 84.5687
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "a_14642_n8360#" 195.131
cap "Q01" "a_27612_n8155#" 126.983
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 84.3034
cap "a_22880_9797#" "PFD_T2_0.INV_mag_0.IN" 93.9324
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" "D26G" 48.2537
cap "a_14754_n20046#" "Q05" 303.229
cap "a_60130_n10976#" "Q16" 14.805
cap "a_69768_n13557#" "a_70312_n13513#" 297.874
cap "a_7142_48911#" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 0.177344
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "a_4463_50883#" 411.547
cap "D14" "a_77222_n13513#" 222.898
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "Q05" 2.35714
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "Q04" 0.193317
cap "a_60130_n14784#" "VDD" 934.818
cap "D16" "a_71937_n25018#" 1.6237
cap "VCO_DFF_C_0.OUT" "a_50810_1389#" 1687.6
cap "a_61616_n7713#" "A1" 8.17528
cap "a_43528_8770#" "a_43528_8976#" 226.83
cap "a_62435_n23347#" "Q15" 578.984
cap "a_65904_n20957#" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" 462.433
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 0.0076275
cap "a_72137_n20520#" "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" 29.2303
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" "D3" 12.9926
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_34009_n12339#" 3.28691
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.OR_magic_1.VOUT" 2.99628
cap "a_14874_n17938#" "VDD" 375.573
cap "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" "a_8292_35032#" 0.00713299
cap "a_2527_59325#" "Q27" 2.9351
cap "a_72137_n20520#" "VDD" 50.0787
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 1.18243
cap "a_n886_49663#" "a_n379_48911#" 296.58
cap "a_70934_n18991#" "a_70734_n18991#" 518.76
cap "a_71150_n18991#" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" 44.1046
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 0.155498
cap "7b_divider_magic_2.CLK" "a_28293_n16212#" 27.841
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 1.06877
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" "D9" 25.6138
cap "a_12956_n14804#" "VDD" 942.537
cap "a_17510_n8199#" "a_18618_n8360#" 1.13879
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "D12" 589.069
cap "a_73246_n10600#" "D14" 2.28358
cap "Q15" "a_77222_n13513#" 0.0621058
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "a_14874_n22436#" 384.189
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 2.45813
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" 1.21422
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" "Q05" 29.5868
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" "a_17043_56822#" 0.737541
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "D12" 0.418623
cap "a_68572_n16192#" "VDD" 1547.6
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" 0.6945
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D" "a_58590_n13513#" 0.0757386
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "a_62896_n12929#" 171.357
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "D16" 110.195
cap "a_83419_n16192#" "A1" 7.73131
cap "VCTRL2" "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 27.2508
cap "a_17523_n19011#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" 22.6809
cap "a_7098_59889#" "a_8336_60433#" 3.08302
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "D27G" 170.101
cap "D2" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 7.30294
cap "A_MUX_6.IN1" "a_44128_10426#" 2.61184
cap "A_MUX_6.IN1" "a_45328_10426#" 2.76869
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "Q16" 13.6989
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "a_10179_48177#" 0.0115856
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 5.69137
cap "a_81384_n6825#" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" 0.0255289
cap "D16" "a_61616_n12929#" 33.7795
cap "VDD" "a_25538_n10010#" 4.06596
cap "a_n656_37439#" "D10" 3.42448
cap "D16" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 1103.3
cap "7b_divider_magic_1.OR_magic_1.VOUT" "7b_divider_magic_1.divide_by_2_1.tg_magic_2.IN" 1.11442
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_1.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 1370.76
cap "Q06" "LD0" 1546.03
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 14.197
cap "a_22966_11778#" "OUT21" 0.107792
cap "a_5525_53639#" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 27.6289
cap "VDD" "D17G" 6274.37
cap "Q06" "D6" 999.948
cap "ITAIL_SINK" "F_IN" 468.024
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "a_17422_n11964#" 172.782
cap "a_5448_57191#" "a_4518_56914#" 1.64266
cap "a_1926_56457#" "a_n281_56558#" 0.539346
cap "a_14944_n15271#" "a_15920_n15227#" 234.773
cap "a_3076_55913#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 250.568
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "a_7440_n15837#" 250.568
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" "a_15056_n15227#" 171.3
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "a_17422_n16212#" 397.486
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "VDD" 1104.85
cap "a_26272_n12339#" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 119.965
cap "a_32269_n11964#" "a_33465_n12383#" 0.798276
cap "P12" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 290.35
cap "Q13" "a_69768_n16324#" 0.256711
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" "VDD" 1082.65
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" "D4" 171.926
cap "A0" "A3" 52.1543
cap "G_sink_up" "SD01" 164.148
cap "G_source_dn" "G1_2" 2.17109
cap "ITAIL_SRC" "ITAIL_SINK" 4419.48
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 14.197
cap "D9" "D11" 3473.91
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "D3" 1.26155
cap "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 0.74986
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_62896_n7713#" 0.536772
cap "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 3796.94
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" "a_23636_n13372#" 8.78273
cap "VDD" "a_n379_52887#" 93.5046
cap "A1" "a_69768_n7146#" 0.657594
cap "a_7640_n13533#" "7b_divider_magic_2.CLK" 0.713784
cap "a_12995_46542#" "a_13039_45456#" 1.07047
cap "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 702.139
cap "A1" "a_58790_n10601#" 4.48625
cap "Q27" "a_n379_41801#" 32.9243
cap "a_11746_n12949#" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 171.357
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "D17G" 151.038
cap "Q23" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 91.4691
cap "P02" "D0" 529.938
cap "UP1" "UP" 1254.69
cap "a_15648_50782#" "a_15648_50005#" 325.606
cap "a_7507_52905#" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D" 37.9425
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" "VDD" 1302.24
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 0.00878202
cap "VDD" "a_14935_56388#" 497.184
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" 2942.72
cap "a_10727_n12503#" "a_11616_n14643#" 0.539346
cap "a_20987_n25038#" "Q04" 34.8915
cap "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 1228.48
cap "Tappered_Buffer_8.IN" "a_8137_6071#" 1701.68
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 0.0873614
cap "Q14" "a_69089_n18991#" 8.53708
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "a_76533_n16137#" 349.856
cap "A1" "a_73446_n8296#" 136.054
cap "Q06" "a_11416_n14643#" 1.64057
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" "Q06" 38.8276
cap "7b_divider_magic_1.DFF_magic_0.D" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 1.83455
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.CLK" 313.071
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D" "VDD" 1409.83
cap "a_8980_n16212#" "LD0" 2.67185
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "a_60130_n13352#" 33.4062
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "a_60130_n11944#" 172.782
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 6.06244
cap "a_58590_n12319#" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 0.137072
cap "a_46528_10426#" "a_46528_10632#" 226.83
cap "a_30033_n14643#" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 0.177344
cap "Q01" "a_11285_n22436#" 0.0554213
cap "a_38847_n18160#" "VDD" 970.451
cap "a_81440_n11999#" "a_83507_n13396#" 2.1175
cap "a_60130_n16192#" "Q13" 0.397871
cap "LD1" "a_58790_n8297#" 29.2303
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 5.92624
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN" "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" 287.141
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" "a_73246_n13513#" 0.102929
cap "a_68572_n11944#" "a_69768_n13557#" 0.114283
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" "Q12" 127.548
cap "Q25" "a_17043_59901#" 685.124
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_0.mux_magic_0.IN2" 28.1034
cap "a_25383_n15673#" "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" 113.665
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 0.00878202
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "a_58790_n12319#" 0.926961
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 244.219
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "Q03" 20.6976
cap "F_IN" "Q26" 130.8
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "Q03" 6.23412
cap "a_11416_n9427#" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 0.102929
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "Q06" 21.9146
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 1.1198
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" "Q06" 35.8552
cap "D15" "a_85159_n14623#" 40.1361
cap "a_77422_n13513#" "a_77552_n15207#" 5.6505
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 8.12539
cap "a_58940_n22416#" "Q13" 0.28069
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_4463_50883#" 121.41
cap "a_4463_40061#" "Q23" 1.20034
cap "a_64684_n8179#" "A1" 16.4265
cap "a_78762_n8135#" "a_77222_n8296#" 1.13879
cap "a_68572_n10975#" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D" 0.108308
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "a_1882_59889#" 0.102929
cap "D11" "D10" 80.17
cap "a_8336_60433#" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 0.926961
cap "a_7440_n10621#" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 0.0162546
cap "Q23" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" 0.373042
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 412.464
cap "a_4518_56914#" "Q26" 12.4897
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "a_25122_n10010#" 0.0630499
cap "Q01" "a_26072_n12339#" 14.2685
cap "D16" "Q12" 94.7262
cap "DN" "Tappered_Buffer_8.IN" 436.909
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "a_7259_58781#" 0.20708
cap "a_4463_50251#" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 0.0357662
cap "Q23" "a_1158_37312#" 0.076198
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "D5" 55.8306
cap "D8" "Q24" 471.976
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 5.07391
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "a_25122_n10010#" 0.715869
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" "VDD" 1374.88
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 15.48
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 1.08097
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" 4.27709
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "a_68673_n23489#" 0.157042
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "Q13" 7.77491
cap "A1" "a_62566_n9407#" 0.295301
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 155.709
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "Q26" 7.5454
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "D27G" 3.75679
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 1239.55
cap "a_30216_n9019#" "VDD" 1213.07
cap "a_80372_n11061#" "Q16" 0.281855
cap "D14" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 7.30294
cap "7b_divider_magic_0.OR_magic_2.A" "7b_divider_magic_0.p3_gen_magic_0.P3" 218.409
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_4838_34064#" 3.28691
cap "7b_divider_magic_1.P2" "7b_divider_magic_1.mux_magic_0.IN1" 47.4671
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 49.0387
cap "a_62566_n14623#" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 124.825
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_11285_n17938#" 58.2401
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 3.1489
cap "VDD" "a_46528_10632#" 256.879
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 0.605225
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "Q03" 0.0548784
cap "a_73446_n14623#" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 2.00497
cap "Q17" "a_66336_n7102#" 26.3382
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 3.16133
cap "a_30024_n10992#" "Q03" 1.91844
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 368.584
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q" "a_27612_n13372#" 0.645978
cap "a_32269_n11964#" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 2.15008
cap "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 14940.1
cap "VDD" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" 2512.35
cap "a_87746_n11954#" "7b_divider_magic_0.DFF_magic_0.D" 15.9686
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" "a_68873_n23489#" 1.38376
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" "a_69089_n23489#" 45.6133
cap "D15" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 981.19
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 46.2473
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "a_17490_52919#" 3.76345
cap "a_17974_52919#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 462.433
cap "a_10437_52799#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 296.627
cap "a_18618_n9933#" "a_17510_n10555#" 1.13879
cap "Q11" "Q16" 427.188
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" "D3" 0.433167
cap "Q14" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 1.31947
cap "a_8206_n18869#" "Q03" 0.2057
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" "F_IN" 122.393
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "D9" 0.357105
cap "VDD" "D1" 4677.3
cap "Q25" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.851811
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 0.317085
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" 0.374254
cap "a_17043_56406#" "D27G" 57.7747
cap "a_43828_9598#" "a_44128_10426#" 0.00832975
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 0.0632405
cap "a_65904_n25455#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" 10.0368
cap "VDD" "a_19162_n12339#" 55.9487
cap "a_73767_n25018#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" 29.2303
cap "a_71937_n25018#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 228.332
cap "D16" "a_69089_n23489#" 18.8836
cap "a_17490_56406#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 62.9364
cap "D9" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 171.919
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 145.807
cap "DN" "A_MUX_4.Tr_Gate_1.CLK" 423.772
cap "a_69768_n15130#" "a_70312_n14623#" 297.874
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "Q16" 52.1758
cap "a_73246_n9406#" "a_74786_n9567#" 1.13879
cap "a_62766_n9407#" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 0.0546428
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" "a_23636_n10995#" 12.9151
cap "a_25383_n10456#" "a_25538_n10010#" 234.773
cap "D15" "Q16" 1669.99
cap "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D" 1399.33
cap "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 1087.97
cap "Q22" "a_n378_60433#" 0.699229
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "D27G" 65.8547
cap "a_2509_41671#" "a_2509_42535#" 8.62162
cap "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" "a_12545_49684#" 62.9031
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "Q24" 0.695795
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "a_2290_41559#" 0.917489
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "a_n886_41257#" 127.709
cap "a_8292_49879#" "D9" 0.41258
cap "a_25557_8739#" "VDD" 513.17
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 3.42779
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.0401611
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 1.08097
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.CLK" 5.64572
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "a_23636_n13372#" 0.12323
cap "a_8206_n18869#" "a_7772_n20493#" 0.304324
cap "a_28293_n16212#" "D3" 21.3047
cap "D16" "a_62435_n18402#" 50.3157
cap "a_44728_10632#" "a_44728_12082#" 2.39464
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 540.188
cap "D14" "a_62566_n15817#" 2.46221
cap "a_77222_n13513#" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 0.210312
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 7.54095
cap "Q22" "a_n281_56558#" 1.22641
cap "a_n698_56714#" "a_n698_56914#" 651.048
cap "VDD" "a_66336_n8296#" 85.5957
cap "a_76272_n15207#" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 0.715869
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_7593_52257#" 654.292
cap "a_23636_n10995#" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 2.15008
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" "Q24" 2.58427
cap "Q27" "a_17974_59901#" 0.28069
cap "Q23" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 1285.41
cap "VDD" "S5" 3761.4
cap "a_62566_n14623#" "Q17" 12.0092
cap "Q25" "a_13476_56406#" 0.188265
cap "Q23" "D26G" 279.943
cap "Q01" "a_27612_n13372#" 110.009
cap "D7" "7b_divider_magic_1.mux_magic_0.AND2_magic_0.A" 401.829
cap "a_58922_n24524#" "VDD" 13.9927
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "D10" 0.331649
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "VDD" 1202.71
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 0.235097
cap "a_60130_n6728#" "a_58590_n8297#" 0.114283
cap "a_60130_n8136#" "D17G" 42.2101
cap "D16" "LD1" 830.224
cap "a_66793_n10920#" "a_67070_n9990#" 1.64266
cap "Q15" "a_62566_n15817#" 15.1322
cap "LD0" "a_33798_n8400#" 472.292
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "a_7640_n8317#" 0.177344
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_62833_n20026#" 1.56769
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 0.0435077
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" "D10" 207.056
cap "a_308_53639#" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 0.210312
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "a_17493_44912#" 0.0197423
cap "a_19162_n7122#" "a_18618_n8360#" 3.08302
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN" "VDD" 1226.05
cap "a_6505_4677#" "DN_OUT" 4082.92
cap "a_4463_40261#" "a_4331_41257#" 0.0715921
cap "a_4463_40061#" "a_5525_41257#" 0.114283
cap "A1" "D2" 199.615
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "D5" 0.514264
cap "D13" "Q16" 59.2001
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "D27G" 1.18243
cap "7b_divider_magic_1.P2" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" -5.28588e-18
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" "a_3007_37649#" 54.1328
cap "a_1160_39283#" "a_1160_39067#" 913.551
cap "a_85159_n15817#" "Q13" 146.333
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" 31.4603
cap "a_8292_49879#" "D10" 25.812
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_4838_48911#" 4.28402
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "a_19162_n14643#" 1.03371
cap "a_7259_36140#" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 411.353
cap "a_64596_n11944#" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 0.485311
cap "a_80639_n15130#" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 1.84418
cap "D16" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 0.00684765
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q" "a_26072_n8316#" 27.6289
cap "a_33465_n15150#" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 124.825
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" 4.27709
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" "a_76533_n10436#" 1.18723
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 15.9999
cap "7b_divider_magic_1.OR_magic_2.A" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 2.71322
cap "a_14754_n25475#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" 10.0368
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 0.0298705
cap "Q22" "a_n754_54859#" 161.275
cap "a_19784_n19011#" "D2" 2.44861
cap "G2_1" "G1_2" 4.50758
cap "a_n754_44237#" "D9" 1.52
cap "Q04" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 0.863929
cap "a_58489_5253#" "VCO_DFF_C_0.OUTB" 212.938
cap "Q05" "a_30416_n9019#" 0.287832
cap "a_1882_55913#" "7b_divider_magic_1.LD" 195.131
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "D3" 0.615678
cap "a_77222_n13513#" "a_76533_n15653#" 0.30255
cap "Q15" "a_69768_n15130#" 0.388491
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" "a_7726_41671#" 171.243
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "Q04" 25.4433
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "Q05" 147.163
cap "OUT01" "DIV_OUT" 31.2508
cap "7b_divider_magic_1.DFF_magic_0.D" "OUT21" 0.385728
cap "a_70734_n23489#" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 114.947
cap "a_58922_n20473#" "D12" 231.059
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 1.9941e-05
cap "a_45028_8148#" "a_45328_8976#" 0.00832975
cap "a_45028_11254#" "a_45328_10632#" 14.855
cap "Q25" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 3.75586
cap "a_4331_59889#" "a_5525_59889#" 6.3841
cap "D16G" "a_71150_n18991#" 0.0508129
cap "VDD" "a_88821_n8380#" 2818.35
cap "Q15" "a_62417_n20957#" 0.188265
cap "a_58590_n12319#" "LD1" 1.90077
cap "D14" "a_74786_n8135#" 1.52
cap "a_14754_n20493#" "D1" 0.312826
cap "VDD" "a_13446_n11964#" 1547.71
cap "DN" "a_8137_6071#" 1.81016
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "Q12" 204.094
cap "a_45328_8976#" "a_45028_9804#" 0.00832975
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_69768_n13557#" 0.108368
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "A1" 71.0301
cap "VDD" "a_4838_34064#" 57.905
cap "VDD" "a_43828_8148#" 256.893
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 3.33706
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "a_11285_n22920#" 0.164951
cap "a_22880_10947#" "PFD_T2_0.INV_mag_1.OUT" 0.764974
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 0.281888
cap "a_14754_n20046#" "D1" 0.50722
cap "a_20787_n20540#" "D4" 0.597687
cap "a_7790_n23367#" "D3" 57.1242
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q" "D9" 11.6483
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "a_10179_48177#" 0.132816
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "D12" 7.21194
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" 527.821
cap "a_7259_50987#" "D8" 44.0379
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 1.71075
cap "a_23636_n13372#" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 121.41
cap "a_14754_n25475#" "a_14754_n24991#" 33.5366
cap "7b_divider_magic_1.mux_magic_0.OR_magic_0.A" "7b_divider_magic_1.mux_magic_0.OR_magic_0.B" 178.077
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "D5" 9.02347
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" 6.99894
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 4.32808
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 2.75321
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" "a_30234_n6845#" 0.0255289
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "Q12" 3802.07
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_2.IN" "7b_divider_magic_2.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 258.261
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "D0" 0.490956
cap "a_11150_47944#" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" 44.1046
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "a_22296_n14643#" 29.2303
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" "7b_divider_magic_1.OR_magic_1.VOUT" 681.764
cap "7b_divider_magic_1.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" 0.92627
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" "a_61616_n7713#" 27.7748
cap "a_76533_n10436#" "D12" 0.414118
cap "a_42628_9598#" "a_43228_9598#" 41.4735
cap "PFD_T2_0.FIN" "F_IN" 1250.32
cap "Q22" "a_4838_45777#" 119.965
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" "D16G" 48.2537
cap "D7" "a_10152_28482#" 0.395954
cap "a_90197_n18140#" "7b_divider_magic_0.mux_magic_0.IN1" 120.013
cap "a_68572_n11944#" "D16G" 1.16808
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" "D8" 39.2734
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D" "a_2376_52257#" 276.74
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" "Q13" 1.46632
cap "VDD" "a_25383_n16157#" 720.769
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" "Q01" 101.08
cap "a_14754_n24544#" "D4" 13.6086
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 1312.55
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN" "7b_divider_magic_2.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 260.041
cap "Q05" "Q06" 353.381
cap "a_7440_n13533#" "a_8980_n11964#" 0.114283
cap "D4" "a_8980_n13372#" 42.2355
cap "VDD" "a_70312_n15817#" 55.9455
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 693.767
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 0.135921
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_4331_41257#" 0.395954
cap "a_17043_49268#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 143.691
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "a_17043_49268#" 0.413975
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "a_68572_n6727#" 172.782
cap "Q11" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 286.828
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "a_68660_n8179#" 1.15224
cap "a_14874_n22920#" "D4" 4.18794
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.D" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT" 785.36
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" 1.78686
cap "a_n379_48911#" "LD2" 4.28402
cap "a_50708_569#" "VDD" 15.8522
cap "a_20987_n25038#" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" 7.76725
cap "a_22417_n25038#" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" 125.851
cap "a_4463_40261#" "a_7259_40116#" 0.789858
cap "S2" "S3" 9.28838
cap "D10" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 0.615678
cap "a_25383_n15673#" "a_25383_n16157#" 14.1428
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 148.797
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" 45.4562
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" "a_69089_n23489#" 6.56382
cap "a_8980_n8156#" "D0" 2.18438
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" "Q26" 0.146628
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" "A1" 86.4389
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" "D12" 14.3143
cap "a_22096_n12339#" "a_22296_n12339#" 296.58
cap "a_10727_n12503#" "a_10882_n12949#" 234.773
cap "7b_divider_magic_1.p3_gen_magic_0.P3" "7b_divider_magic_1.OR_magic_2.VOUT" 3.59227
cap "7b_divider_magic_1.DFF_magic_0.D" "VDD_TEST" 40.6645
cap "UP" "Tappered_Buffer_7.IN" 405.032
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "VDD" 1284.97
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 11.2692
cap "Q07" "a_22096_n7122#" 0.751775
cap "a_12956_n9588#" "Q02" 0.435182
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 0.0940318
cap "a_65792_n7146#" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 222.898
cap "a_60130_n8136#" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D" 123.245
cap "a_60130_n6728#" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 2.15008
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 315.989
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 468.71
cap "D16G" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 293.54
cap "VDD" "P02" 4845.83
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 1337.19
cap "a_81566_n8999#" "a_81782_n8999#" 325.606
cap "Q06" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 3.89923
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "Q02" 0.0398086
cap "Q11" "a_66024_n23347#" 302.298
cap "a_66094_n15251#" "VDD" 756.544
cap "a_64684_n8179#" "a_64106_n9568#" 0.162459
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 1.1198
cap "Q11" "a_77422_n13513#" 13.1085
cap "7b_divider_magic_0.mux_magic_0.IN2" "7b_divider_magic_0.divide_by_2_0.tg_magic_2.IN" 289.418
cap "a_45328_10632#" "a_45328_10426#" 226.83
cap "D15" "a_58922_n20026#" 40.8561
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 0.578048
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "Q05" 0.494576
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "Q04" 0.846118
cap "a_14944_n15271#" "Q04" 1.12549
cap "a_4838_60433#" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 149.903
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" "a_4935_38147#" 111.042
cap "a_7098_39008#" "a_8292_39008#" 6.3841
cap "a_7772_n20977#" "Q07" 2.76865
cap "D15" "a_81782_n8999#" 5.6362
cap "VDD" "a_17723_n19011#" 14.3113
cap "PRE_SCALAR" "F_IN" 26.7791
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "VDD" 1355.5
cap "Q07" "D2" 60.0216
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 0.572112
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 17.3303
cap "a_81384_n6825#" "Q12" 0.0992285
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" "VDD" 1151.41
cap "VDD" "a_4838_48911#" 55.9487
cap "a_73446_n15817#" "D14" 4.52013
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" "a_66024_n22416#" 384.189
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" 1.21422
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 2.45813
cap "a_73567_n20520#" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 0.0270693
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "VDD" 1307.95
cap "a_62566_n9407#" "a_64106_n9568#" 1.13879
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 0.00878202
cap "a_58790_n9407#" "D17G" 34.6424
cap "A_MUX_6.IN1" "a_45028_9598#" 37.1455
cap "a_58590_n9407#" "a_58590_n8297#" 3.29081
cap "a_84615_n13557#" "a_85159_n13513#" 297.874
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "a_8336_56457#" 0.853007
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.OR_magic_2.A" 1038.91
cap "a_12545_52919#" "D8" 0.507702
cap "7b_divider_magic_2.CLK" "a_15186_n7122#" 0.455412
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" "Q02" 0.168949
cap "a_20000_n23509#" "Q04" 9.16683
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q" "Q02" 1.00191
cap "a_1158_37312#" "D10" 5.6362
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "a_14874_n17938#" 384.189
cap "VCTRL_OBV" "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 20.0211
cap "a_64684_n8179#" "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" 3.63226
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "LD1" 809.257
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 2.45813
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" 1.21422
cap "a_78762_n11944#" "VDD" 1556.76
cap "a_62417_n20473#" "Q16" 83.5885
cap "a_69555_n24971#" "a_69555_n25455#" 33.5366
cap "VDD_TEST" "SD01" 21.5804
cap "VDD" "a_64106_n10976#" 1550.13
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "a_14874_n22436#" 52.7962
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "D12" 17.1452
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_7142_45777#" 29.2303
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 0.155498
cap "a_17523_n19011#" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 0.12787
cap "Q15" "a_73446_n15817#" 0.832036
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.CLK" 3.33214
cap "D16" "a_66024_n22416#" 1.58403
cap "a_45928_10426#" "a_45928_8976#" 2.39464
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 0.0488519
cap "7b_divider_magic_1.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 194.738
cap "Q05" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 3.11914
cap "Q23" "Q24" 493.273
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" "D13" 0.569866
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 264.741
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D" 4.57756
cap "a_17523_n23509#" "D0" 12.4112
cap "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 1312.55
cap "7b_divider_magic_1.OR_magic_1.VOUT" "7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 1305.47
cap "7b_divider_magic_2.CLK" "a_33465_n13577#" 8.11263
cap "a_66024_n17918#" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 0.0345645
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D" "a_2955_42690#" 103.487
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 6.24218
cap "D16G" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 62.1869
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" "a_12956_n10996#" 1.91483
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "a_23636_n9587#" 33.4062
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "Q16" 211.771
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" "a_62566_n9407#" 0.210312
cap "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 2.20985
cap "a_7640_n12339#" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 0.926961
cap "A1" "a_66336_n7102#" 0.455412
cap "a_17043_60317#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 0.609565
cap "7b_divider_magic_2.mux_magic_0.IN2" "a_38847_n19354#" 222.898
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_2.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 0.0488519
cap "7b_divider_magic_0.mux_magic_0.OR_magic_0.A" "D12" 0.0109723
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_0.mux_magic_0.AND2_magic_0.A" 0.0168354
cap "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 1068.52
cap "a_14874_n18422#" "Q05" 0.0651351
cap "D4" "a_11285_n22436#" 38.5407
cap "Q22" "a_1160_39067#" 270.744
cap "D9" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 81.2035
cap "D26G" "D9" 659.94
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" 318.497
cap "D7" "a_n754_44037#" 17.522
cap "P12" "Q13" 16.4513
cap "a_87746_n13362#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 0.048623
cap "a_62766_n10601#" "Q16" 0.177257
cap "a_66793_n10920#" "a_66593_n10920#" 651.048
cap "a_62566_n10601#" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 250.568
cap "a_74786_n10975#" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 172.782
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 1.08097
cap "a_69555_n24971#" "VDD" 180.677
cap "a_66024_n23347#" "D13" 54.067
cap "D13" "a_69768_n9913#" 247.539
cap "a_27612_n13372#" "a_28381_n15772#" 0.789858
cap "a_62417_n24524#" "D14" 0.184931
cap "a_60130_n6728#" "D12" 3.23673
cap "a_44428_8148#" "a_44128_8976#" 0.00832975
cap "a_77222_n12319#" "a_77222_n13513#" 6.3841
cap "7b_divider_magic_2.CLK" "A_MUX_5.Tr_Gate_1.CLK" 435.362
cap "a_18618_n15150#" "a_19162_n15837#" 3.08302
cap "A1" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 1.7565
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "D27G" 86.8939
cap "a_44128_8976#" "a_44428_9804#" 0.00832975
cap "a_45328_10426#" "a_45628_9804#" 14.855
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D" "VDD" 1407.56
cap "Q15" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" 297.315
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D" "a_74786_n16192#" 0.108308
cap "a_84615_n15130#" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 1.84418
cap "Q14" "a_81366_n8999#" 0.0755434
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 5.35056
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 0.0109723
cap "VDD_TEST" "G_sink_up" 858.368
cap "a_65904_n20026#" "a_66320_n20026#" 2.22258
cap "a_61877_n11999#" "VDD" 762.294
cap "VDD" "a_45328_8976#" 256.893
cap "Q15" "a_62417_n24524#" 689.995
cap "a_12956_n14804#" "Q06" 74.3974
cap "Q14" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" 64.0854
cap "a_n281_56558#" "Q27" 0.51912
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A" 1.41914
cap "a_62417_n20026#" "VDD" 41.3704
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" "D16G" 15.5598
cap "a_22617_n20540#" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 131.511
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 0.00159248
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 0.0367759
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_0.DFF_magic_0.D" 822.422
cap "a_7640_n7123#" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 28.5026
cap "a_13534_n8199#" "7b_divider_magic_2.CLK" 16.4265
cap "a_22879_10704#" "a_23836_10693#" 42.7678
cap "a_22880_10947#" "PFD_T2_0.INV_mag_0.IN" 220.05
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "D3" 4.8583
cap "VDD" "a_4331_41257#" 988.893
cap "a_8137_6071#" "UP_OUT" 9.65477
cap "LD1" "a_81384_n6825#" 23.9828
cap "VDD" "a_44728_12082#" 256.893
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 1.72371
cap "a_18618_n9933#" "a_18618_n11127#" 6.3841
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 163.87
cap "a_77552_n9990#" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 0.828906
cap "A1" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 594.77
cap "D10" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 193.126
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 0.021403
cap "D26G" "D10" 1089.34
cap "D11" "a_13476_56406#" 50.0211
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D" "a_2290_41559#" 36.9626
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 1088.91
cap "a_18618_n15150#" "D5" 241.098
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" 30.8377
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" "a_66320_n20026#" 0.17295
cap "a_28293_n16212#" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 172.782
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" "a_29489_n15150#" 0.102929
cap "VDD" "a_17510_n10555#" 921.449
cap "a_7743_50451#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 0.0252215
cap "7b_divider_magic_2.OR_magic_2.VOUT" "7b_divider_magic_2.mux_magic_0.IN2" 0.310012
cap "S2" "PFD_T2_0.INV_mag_1.OUT" 23.368
cap "a_25538_n15227#" "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" 0.0915423
cap "a_8980_n8156#" "a_10727_n7287#" 0.791749
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" 1294.26
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "a_68572_n16192#" 172.782
cap "a_78762_n13352#" "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" 2.96165
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "a_77422_n12319#" 0.926961
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 0.011678
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "D16G" 261.961
cap "VDD" "a_12956_n16212#" 1550.17
cap "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "a_74786_n16192#" 397.486
cap "a_74786_n14784#" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 0.0240125
cap "D5" "a_15643_n10940#" 39.5094
cap "a_15170_n24544#" "D5" 1.56769
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 0.349992
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" "a_19584_n19011#" 380.985
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.956221
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" "D9" 140.407
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 355.698
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 0.991704
cap "7b_divider_magic_0.OR_magic_2.A" "7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT" 318.013
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" "VDD" 1083.25
cap "a_13039_47086#" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" 1.11692
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 0.0282917
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" 45.4562
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" 16.7683
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 9.89045
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "D9" 5.63697
cap "a_30216_n9019#" "a_30416_n9019#" 518.76
cap "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" "a_30632_n9019#" 44.6014
cap "a_n754_54859#" "Q27" 49.7829
cap "D7" "7b_divider_magic_1.OR_magic_2.VOUT" 126.371
cap "S1" "PFD_T2_0.FIN" 527.52
cap "a_4463_44237#" "D9" 6.46134
cap "a_29438_n11081#" "Q02" 270.744
cap "DN" "UP_OUT" 14.3386
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "A1" 12.7049
cap "a_58590_n9407#" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 0.108368
cap "A_MUX_3.Tr_Gate_1.CLK" "A_MUX_4.Tr_Gate_1.CLK" 4.66367
cap "D5" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 0.577413
cap "a_73446_n10600#" "D12" 4.52013
cap "a_43228_9804#" "a_43528_10632#" 0.00832975
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 1.22587
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" "Q26" 157.759
cap "a_20903_8375#" "A_MUX_2.Tr_Gate_1.CLK" 706.297
cap "DN1" "a_22967_8787#" 0.0627296
cap "7b_divider_magic_2.mux_magic_0.AND2_magic_0.A" "a_39047_n19354#" 1.03371
cap "a_5448_57191#" "a_4463_58893#" 0.0212284
cap "VDD" "7b_divider_magic_1.OR_magic_2.A" 5403.98
cap "VDD" "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT" 2570.93
cap "D16" "a_58590_n15817#" 1.66322
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" 0.107085
cap "VDD" "a_26072_n7122#" 958.768
cap "a_64106_n16192#" "Q16" 17.5232
cap "a_5525_41257#" "Q24" 0.0272569
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 0.0163865
cap "a_58922_n20473#" "Q12" 1.39375
cap "Q23" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 14.299
cap "A_MUX_2.Tr_Gate_1.CLK" "A_MUX_1.Tr_Gate_1.CLK" 5.22167
cap "S6" "PFD_T2_0.FIN" 0.496821
cap "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" "Q26" 0.452636
cap "VDD" "a_61877_n7267#" 1070.7
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "D1" 244.182
cap "VDD" "a_7142_45777#" 17.9161
cap "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 1.12793
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 2.75321
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 244.219
cap "VDD" "a_45628_11254#" 256.893
cap "VDD" "a_8292_59889#" 970.901
cap "A1" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 5.19243
cap "Q25" "a_17043_53335#" 0.0248372
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 21.1452
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 21.3868
cap "Q21" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" 142.553
cap "Q07" "a_14642_n7166#" 24.0694
cap "a_8980_n10996#" "LD0" 2.67185
cap "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" 2.87783
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "a_58790_n13513#" 1.03371
cap "a_17510_n15772#" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 0.0240125
cap "7b_divider_magic_0.OR_magic_2.VOUT" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT" 413.124
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 1312.55
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "D10" 3.61141
cap "a_7640_n15837#" "LD0" 4.28402
cap "a_7440_n13533#" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D" 0.0757386
cap "D4" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 110.195
cap "a_7640_n15837#" "D6" 19.4877
cap "7b_divider_magic_2.p3_gen_magic_0.P3" "7b_divider_magic_2.OR_magic_2.VOUT" 3.59227
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 0.0940318
cap "a_2955_52430#" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 0.129046
cap "a_2509_52153#" "a_2042_50987#" 0.0212284
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "a_65792_n13557#" 1.84418
cap "a_11701_n23367#" "a_11285_n22920#" 11.5142
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT" 315.989
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "Q12" 14.2077
cap "S6" "a_18508_8715#" 719.502
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" "Q02" 288.947
cap "a_14874_n18422#" "a_14874_n17938#" 33.5366
cap "a_73767_n25018#" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 0.305402
cap "a_58922_n24971#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 82.8376
cap "a_7440_n15837#" "Q03" 0.882062
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "a_33798_n8400#" 13.653
cap "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" "D8" 5.91631
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.DFF_magic_0.D" 13.1909
cap "7b_divider_magic_2.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" "VDD" 1086.1
cap "VDD" "a_7440_n14643#" 870.349
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D" "a_10727_n6803#" 103.487
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" "a_13446_n6747#" 172.782
cap "a_8980_n8156#" "a_10466_n7733#" 2.1175
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 1.13108
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" 6.99894
cap "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 1067.04
cap "Q11" "a_65904_n20473#" 22.0221
cap "Q21" "a_n379_48911#" 119.965
cap "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" "a_44716_1837#" 1.70115
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "a_69555_n20473#" 62.9364
cap "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" "a_41879_1284#" 892.692
cap "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 1206.93
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 178.133
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 0.00878202
cap "a_8172_52430#" "D8" 0.0167653
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "F_IN" 569.751
cap "a_68572_n6727#" "VDD" 1547.87
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" "a_83507_n15752#" 0.20708
cap "a_73446_n15817#" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 150.364
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "a_70312_n9406#" 0.177344
cap "Q17" "a_66094_n10034#" 5.47501
cap "D26G" "a_2509_53017#" 0.484486
cap "a_4838_52887#" "a_4331_53639#" 296.58
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "a_5525_53639#" 0.102929
cap "a_2955_52430#" "a_2376_52257#" 651.048
cap "a_2509_52153#" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 61.7554
cap "a_7507_52905#" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 12.5285
cap "A1" "a_77222_n13513#" 1.46658
cap "a_7259_40116#" "VDD" 1018.16
cap "OUT21" "A_MUX_1.Tr_Gate_1.CLK" 502.158
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" 354.121
cap "a_7772_n20977#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 0.00845194
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "D3" 30.0189
cap "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "a_33465_n13577#" 1.84418
cap "a_7259_36140#" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 0.20708
cap "a_33465_n13577#" "D3" 240.798
cap "Q11" "a_62435_n22416#" 0.0554213
cap "VDD" "a_7640_n9427#" 12.3825
cap "a_62851_n23347#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 0.609565
cap "a_5448_38170#" "a_5448_37306#" 8.62162
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_4518_37151#" 349.856
cap "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.D" 151.93
cap "LD0" "a_7440_n7123#" 1.05731
cap "Q07" "a_11616_n14643#" 4.61308
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "a_66024_n22416#" 0.0932576
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "VDD" 1035.97
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_5525_45233#" 195.205
cap "7b_divider_magic_1.DFF_magic_0.D" "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" 41.1636
cap "D6" "a_7440_n7123#" 23.8682
cap "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" "VCTRL2" 321.383
cap "a_4463_58893#" "Q26" 10.505
cap "VDD" "PFD_T2_0.Buffer_V_2_1.IN" 1181.8
cap "a_7440_n15837#" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 127.709
cap "a_62566_n14623#" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 27.6289
cap "Q11" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 18.9031
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_18618_n16344#" 0.137072
cap "Q23" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 0.4142
cap "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 343.886
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 0.780656
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 3.85123
cap "a_68873_n23489#" "VDD" 14.3113
cap "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 1201.04
cap "Q06" "D1" 59.0822
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" "VDD" 4150.69
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "D17G" 86.8939
cap "a_4331_49663#" "D8" 12.9531
cap "7b_divider_magic_2.CLK" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 2.37856
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 31.0636
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "a_8980_n9588#" 0.0240125
cap "a_8980_n10996#" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 397.486
cap "D5" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.186083
cap "CP_1_0.VCTRL" "a_46228_8148#" 4.45281
cap "A_MUX_6.IN1" "a_45928_8770#" 10.1069
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "a_8336_56457#" 29.1581
cap "a_15866_60299#" "a_15866_59883#" 2.22258
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_15419_59883#" 62.9364
cap "Q22" "a_15419_56388#" 80.4818
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "D8" 37.1928
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "a_8292_35032#" 3.95869
cap "D15" "a_62435_n22416#" 21.2417
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 254.525
cap "Q12" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 0.760196
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "VDD" 1043.01
cap "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 1088.95
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 0.0109723
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 0.317085
cap "A_MUX_5.Tr_Gate_1.CLK" "D3" 56.093
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_0.p3_gen_magic_0.P3" 0.06965
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "D15" 0.331649
cap "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 1037.41
cap "VDD" "a_58940_n18402#" 180.71
cap "Q22" "a_n698_56714#" 0.0157291
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "Q02" 0.823212
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" "a_15186_n7122#" 0.109856
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 0.860242
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D" 1.21278
cap "D26G" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 26.7486
cap "a_7259_36140#" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 0.0240125
cap "a_17043_60317#" "Q27" 0.0248372
cap "a_45328_8976#" "a_44728_8976#" 41.4735
cap "Q22" "a_3075_49879#" 29.3729
cap "a_1881_49879#" "a_3075_49879#" 6.3841
cap "a_308_45233#" "LD2" 196.342
cap "a_1925_45777#" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 0.177344
cap "LD0" "a_8980_n14804#" 1.15224
cap "VDD" "a_8980_n8156#" 941.272
cap "a_18618_n9933#" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 0.102929
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "a_11416_n10621#" 127.709
cap "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "D12" 16.6493
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "D6" 152.778
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 52.9822
cap "a_58790_n7103#" "a_58590_n8297#" 2.89001
cap "a_68660_n10535#" "a_68572_n10975#" 472.779
cap "a_8188_n24544#" "Q07" 0.0248372
cap "a_7790_n18422#" "a_8206_n18869#" 13.0214
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 18.8806
cap "Q07" "a_14642_n12383#" 5.3135
cap "D9" "Q24" 555.579
cap "a_76533_n16137#" "a_76272_n15207#" 651.048
cap "a_2043_54805#" "VDD" 941.385
cap "a_1881_49879#" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 1.84418
cap "a_20787_n20540#" "7b_divider_magic_2.CLK" 4.43791
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "VDD" 1283.7
cap "a_1881_45233#" "a_3075_45233#" 6.3841
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "a_66024_n18402#" 0.223974
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "a_59356_n18849#" 62.9031
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_58940_n18402#" 62.9364
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" "Q24" 2.45698
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" "Q03" 1.40001
cap "Q01" "a_22296_n13533#" 10.754
cap "a_791_26924#" "PRE_SCALAR" 227.496
cap "D9" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 26.1461
cap "a_1882_59889#" "Q26" 1.38721
cap "a_4331_59889#" "F_IN" 1.6756
cap "a_7098_59889#" "D27G" 11.9251
cap "a_3076_59889#" "a_3120_60433#" 296.58
cap "a_11616_n9427#" "LD0" 27.8712
cap "a_10727_n12019#" "a_10882_n12949#" 1.64266
cap "A_MUX_5.Tr_Gate_1.CLK" "a_16980_n2227#" 2.56685
cap "S7" "a_19375_n2567#" 14.7749
cap "Q07" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 24.8927
cap "Q14" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 0.863929
cap "a_11616_n9427#" "D6" 119.23
cap "a_78885_n10972#" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 0.598489
cap "a_65904_n20473#" "D13" 0.312826
cap "a_65792_n13557#" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 195.131
cap "a_7772_n20493#" "Q03" 0.00669038
cap "a_11267_n20046#" "D6" 641.63
cap "Q07" "a_10882_n7733#" 0.114601
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 1.72371
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 1317.8
cap "a_17493_46542#" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 51.4567
cap "a_19784_n23509#" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" 1.38376
cap "a_20000_n23509#" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" 109.08
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 3.1489
cap "a_65904_n24524#" "D16G" 57.1242
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "LD1" 0.135945
cap "a_7593_52257#" "a_7507_52905#" 298.651
cap "a_18405_n24544#" "VDD" 1.39645
cap "D7" "a_14677_48177#" 7.79961
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 0.0439826
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 0.585421
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 0.263129
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 2.12396
cap "VDD" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" 1334.1
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 0.0400411
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 1.95244
cap "VDD_TEST" "CP_1_0.VCTRL" 52.0472
cap "a_11368_56804#" "D27G" 0.689742
cap "Q21" "a_2509_42535#" 14.8365
cap "Q22" "a_12545_56406#" 1.35881
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" "Q12" 0.221469
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 412.707
cap "a_1881_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D" 0.0757386
cap "a_3075_45233#" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 0.137072
cap "LD0" "a_7440_n12339#" 1.90077
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 310.613
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "a_17422_n10995#" 0.842196
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN" "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" 287.141
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 1.08097
cap "a_42928_12082#" "a_42628_11254#" 0.00832975
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 40.8082
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" "D6" 1684.14
cap "a_4463_40261#" "Q26" 0.0200114
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D" "D10" 84.0698
cap "S2" "PFD_T2_0.INV_mag_0.IN" 48.4966
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "a_69768_n7146#" 0.0162546
cap "D17G" "a_58590_n10601#" 1.1685
cap "a_11368_60299#" "a_11368_59883#" 2.22258
cap "D10" "Q24" 741.648
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_12545_59901#" 0.918841
cap "a_4331_34816#" "a_5525_34816#" 6.3841
cap "F_IN" "7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN" 610.454
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 1.77735
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" "a_70734_n18991#" 2.01338
cap "a_68673_n18991#" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" 0.206513
cap "a_80733_n22266#" "VDD" 1559.09
cap "a_7772_n24544#" "Q03" 0.188317
cap "a_18405_n20046#" "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" 92.3862
cap "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 1.71075
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_11368_56804#" 1.56769
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q" "LD0" 0.702439
cap "a_29583_n23694#" "D0" 23.9093
cap "Q04" "D2" 555.579
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" "a_69768_n13557#" 0.102929
cap "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 3.1489
cap "Q27" "a_1160_39067#" 0.268
cap "Q23" "a_3007_37649#" 1.91844
cap "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 3524.38
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 260.041
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 4.58968
cap "a_7098_39008#" "F_IN" 56.7036
cap "Q21" "a_4463_50251#" 2.14613
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 6.42797
cap "VDD" "a_32269_n11964#" 1558.48
cap "a_7772_n20493#" "a_8188_n20046#" 13.0214
cap "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 11.4705
cap "D15" "a_81440_n11999#" 54.1401
cap "a_87746_n11954#" "VDD" 1585.93
cap "a_81917_n12929#" "a_83507_n13396#" 0.0212284
cap "a_17523_n23509#" "VDD" 1217.23
cap "a_10727_n12503#" "a_10466_n12949#" 298.579
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D" 1.71075
cap "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 3.70019
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "a_58922_n20957#" 83.208
cap "VDD" "a_34009_n13533#" 12.3825
cap "a_11416_n9427#" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 124.825
cap "Q25" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 32.1867
cap "7b_divider_magic_1.LD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 412.378
cap "a_7259_44125#" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D" 123.245
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D" 412.464
cap "a_7743_44669#" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 2.15008
cap "a_14874_n18422#" "D1" 228.672
cap "Q17" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 24.8417
cap "a_62833_n24524#" "D17G" 2.36111
cap "A1" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 329.006
cap "Q11" "a_66206_n15207#" 6.5372
cap "Q06" "a_13446_n11964#" 2.83146
cap "D16" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 974.355
cap "VDD" "a_42928_10632#" 256.893
cap "a_60130_n8136#" "a_61877_n7267#" 0.791749
cap "LD1" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 0.550802
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 35.7433
cap "a_74786_n13352#" "a_73246_n12319#" 0.0715921
cap "Q15" "a_64684_n13396#" 7.5644
cap "a_8188_n24544#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 1.56769
cap "a_3007_39938#" "Q21" 48.2557
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" 457.715
cap "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "Q16" 6.17827
cap "a_44428_11460#" "a_44428_11254#" 226.83
cap "Q07" "a_14642_n13577#" 4.14588
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" "D14" 0.173429
cap "Q14" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" 386.073
cap "Q15" "a_65904_n20026#" 303.229
cap "a_11701_n18869#" "D4" 2.13684
cap "VDD" "a_815_52887#" 85.5957
cap "a_4518_37799#" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 0.00322445
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" "D27G" 4.17036
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "Q26" 20.0315
cap "VDD_TEST" "OUT21" 4994.17
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 289.822
cap "a_2526_50451#" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 20.6362
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" "D17G" 170.101
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "D8" 997.701
cap "Q22" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 1.08207
cap "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" "7b_divider_magic_1.OR_magic_2.A" 0.148872
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" "a_74786_n6727#" 33.168
cap "a_27612_n11964#" "a_26072_n13533#" 0.114283
cap "D2" "a_23636_n13372#" 6.46134
cap "a_29791_n13168#" "a_27612_n13372#" 1.30219
cap "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" "Q13" 4.69365
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "D17G" 1136.18
cap "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" "a_29583_n23694#" 3.96268
cap "Q21" "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" 2.58711
cap "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" "Q17" 0.173016
cap "a_5525_45233#" "VDD" 883.859
cap "D5" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 2.21919
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" "7b_divider_magic_0.OR_magic_1.VOUT" 1305.47
cap "a_8980_n9588#" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 8.48316
cap "a_3120_56457#" "Q27" 9.30918
cap "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "a_n754_44237#" 0.0240125
cap "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D" "a_309_59889#" 0.0757386
cap "a_58590_n14623#" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 124.825
cap "a_25538_n15227#" "a_25383_n16157#" 1.64266
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 0.0940318
cap "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT" 315.989
cap "a_43828_11460#" "A_MUX_6.IN1" 4.57933
cap "a_17490_52919#" "a_15866_53215#" 0.124905
cap "a_17043_52919#" "a_17043_53335#" 2.22258
cap "a_13476_59901#" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 331.604
cap "Q14" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" 10.5773
cap "Q15" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" 0.119519
cap "a_17490_56406#" "a_17043_56406#" 14.2326
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "a_69768_n16324#" 250.568
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" "a_17723_n19011#" 104.391
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" "a_17939_n19011#" 24.7297
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "a_n90_33487#" 13.653
cap "A1" "Tappered_Buffer_7.IN" 62.8065
cap "VDD" "a_11368_53215#" 1.79784
cap "a_69555_n24524#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 101.994
cap "a_62417_n24971#" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 62.9364
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" "VDD" 1623.36
cap "Q13" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 3.47447
cap "VDD" "a_8292_35032#" 971.291
cap "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 213.91
cap "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 9.27252
cap "a_2527_55349#" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 0.0357662
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" "7b_divider_magic_2.DFF_magic_0.D" 1046.72
cap "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" "7b_divider_magic_0.mux_magic_0.OR_magic_0.B" 0.92627
cap "a_77552_n9990#" "a_76533_n10436#" 29.1771
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "Q17" 7.52994
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "a_34009_n12339#" 22.0494
cap "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D" "D2" 97.6863
cap "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_divider_magic_2.OR_magic_1.VOUT" 0.180586
cap "a_73246_n15817#" "a_73446_n15817#" 296.58
cap "Q25" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 0.291686
cap "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" "Q02" 1.16743
cap "Q27" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 70.4925
cap "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "a_6032_60433#" 1.03371
cap "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 1150.04
cap "a_62851_n23347#" "Q12" 0.0248372
cap "a_10179_48177#" "a_11150_48721#" 518.76
cap "a_11267_n24991#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 62.9364
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" 0.523754
cap "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" 0.16165
cap "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "a_7440_n12339#" 250.568
cap "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 1228.68
cap "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D" 1381.99
cap "a_42628_9598#" "VDD" 256.879
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" "a_66024_n18849#" 0.732777
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" "a_66440_n18849#" 76.1554
cap "a_61877_n6783#" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D" 103.487
cap "a_2527_55349#" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 0.485311
cap "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" "LD1" 2.20985
cap "D5" "a_19162_n15837#" 4.52013
cap "7b_divider_magic_1.p3_gen_magic_0.P3" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.06965
cap "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN" 287.141
cap "a_66336_n12319#" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 0.926961
cap "Q26" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 35.8552
cap "a_66094_n15251#" "a_66793_n16137#" 14.1428
cap "Q01" "a_25122_n15227#" 5.60502
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "D11" 974.355
cap "a_60130_n13352#" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 0.0100627
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "P02" 1.42502
cap "a_73767_n25018#" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" 2.63455
cap "UP_INPUT" "ITAIL_SINK" 0.930493
cap "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "a_10882_n7733#" 61.7554
cap "a_80941_n13148#" "a_81440_n11999#" 298.579
cap "a_43228_8148#" "CP_1_0.VCTRL" 4.45281
cap "a_42928_8770#" "A_MUX_6.IN1" 10.5226
cap "D15" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 0.240558
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 15.5117
cap "a_77422_n7102#" "a_77222_n7102#" 296.58
cap "a_18405_n24991#" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 62.9364
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "Q02" 5.95504
cap "VDD" "a_18618_n11127#" 975.054
cap "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_17974_56406#" 56.9601
cap "a_58590_n7103#" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 127.709
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 2.58393
cap "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "a_60130_n8136#" 0.0240125
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 3.01724
cap "a_69971_n20026#" "a_69555_n20473#" 13.0214
cap "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" "a_71937_n20520#" 203.234
cap "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" "D10" 1.76417
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 9.55811
cap "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 1.77911
cap "a_17974_49268#" "D11" 7.86298
cap "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN" 0.6945
cap "a_6032_52887#" "Q21" 11.8161
cap "D26G" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 29.8874
cap "VDD" "a_n885_59889#" 970.145
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT" "7b_divider_magic_0.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 152.678
cap "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" "7b_divider_magic_0.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 1370.76
cap "a_71937_n20520#" "VDD" 955.319
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "VDD" 4273.08
cap "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 178.133
cap "a_68660_n15752#" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D" 123.245
cap "Q15" "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" 871.225
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 468.71
cap "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" 315.989
cap "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" "D9" 267.588
cap "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 314.71
cap "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_69768_n16324#" 0.137072
cap "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 228.683
cap "a_17043_53335#" "D11" 1.43019
cap "a_42928_8976#" "a_43528_8976#" 41.4735
cap "Q01" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 0.334792
cap "a_7790_n17938#" "D3" 8.88817
cap "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "D2" 0.357105
cap "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" 0.104413
cap "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "Q24" 5.24023
cap "a_7593_42855#" "a_7507_41559#" 298.579
cap "D14" "a_71150_n23489#" 1.83931
device csubckt cap_mim_2f0_m4m5_noshield 81138 528 81139 529 l=6000 w=6000 "None" "A_MUX_6.IN1" 424 0 "VSS" 24000 1478400,16480
device csubckt cap_mim_2f0_m4m5_noshield 74524 528 74525 529 l=6000 w=6000 "None" "A_MUX_6.IN1" 424 0 "VSS" 24000 1478400,16480
device csubckt cap_mim_2f0_m4m5_noshield 67910 528 67911 529 l=6000 w=6000 "None" "A_MUX_6.IN1" 424 0 "VSS" 24000 1478400,16480
device csubckt cap_mim_2f0_m4m5_noshield 81138 6888 81139 6889 l=6000 w=6000 "None" "A_MUX_6.IN1" 556 0 "VSS" 24000 1482640,16520
device csubckt cap_mim_2f0_m4m5_noshield 74524 6888 74525 6889 l=6000 w=6000 "None" "A_MUX_6.IN1" 424 0 "VSS" 24000 1478400,16480
device csubckt cap_mim_2f0_m4m5_noshield 67910 6888 67911 6889 l=6000 w=6000 "None" "A_MUX_6.IN1" 556 0 "VSS" 24000 1478400,16480
device csubckt cap_mim_2f0_m4m5_noshield 89603 22357 89604 22358 l=5800 w=6200 "None" "RES_74k_1.M" 2072 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 82789 22357 82790 22358 l=5800 w=6200 "None" "RES_74k_1.M" 2072 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 75975 22357 75976 22358 l=5800 w=6200 "None" "RES_74k_1.M" 2072 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 69161 22357 69162 22358 l=5800 w=6200 "None" "RES_74k_1.M" 2072 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 62347 22357 62348 22358 l=5800 w=6200 "None" "RES_74k_1.M" 2072 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 55533 22357 55534 22358 l=5800 w=6200 "None" "RES_74k_1.M" 2072 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 48719 22357 48720 22358 l=5800 w=6200 "None" "RES_74k_1.M" 2072 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 41905 22357 41906 22358 l=5800 w=6200 "None" "RES_74k_1.M" 2072 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 35091 22357 35092 22358 l=5800 w=6200 "None" "RES_74k_1.M" 1910 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 28277 22357 28278 22358 l=5800 w=6200 "None" "RES_74k_1.M" 2072 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 21463 22357 21464 22358 l=5800 w=6200 "None" "RES_74k_1.M" 2072 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 89603 28517 89604 28518 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 82789 28517 82790 28518 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 75975 28517 75976 28518 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 69161 28517 69162 28518 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 62347 28517 62348 28518 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 55533 28517 55534 28518 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 48719 28517 48720 28518 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 41905 28517 41906 28518 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 35091 28517 35092 28518 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 28277 28517 28278 28518 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 21463 28517 21464 28518 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462965,16485
device csubckt cap_mim_2f0_m4m5_noshield 89603 34677 89604 34678 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 82789 34677 82790 34678 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 75975 34677 75976 34678 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 69161 34677 69162 34678 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 62347 34677 62348 34678 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 55533 34677 55534 34678 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 48719 34677 48720 34678 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 41905 34677 41906 34678 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 35091 34677 35092 34678 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 28277 34677 28278 34678 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 21463 34677 21464 34678 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 89603 40837 89604 40838 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 82789 40837 82790 40838 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 75975 40837 75976 40838 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 69161 40837 69162 40838 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 62347 40837 62348 40838 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 55533 40837 55534 40838 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 48719 40837 48720 40838 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 41905 40837 41906 40838 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 35091 40837 35092 40838 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 28277 40837 28278 40838 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 21463 40837 21464 40838 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 89603 46997 89604 46998 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 82789 46997 82790 46998 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 75975 46997 75976 46998 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 69161 46997 69162 46998 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 62347 46997 62348 46998 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 55533 46997 55534 46998 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 48719 46997 48720 46998 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 41905 46997 41906 46998 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 35091 46997 35092 46998 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 28277 46997 28278 46998 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 21463 46997 21464 46998 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 89603 53157 89604 53158 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 82789 53157 82790 53158 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 75975 53157 75976 53158 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 69161 53157 69162 53158 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 62347 53157 62348 53158 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 55533 53157 55534 53158 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 48719 53157 48720 53158 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 41905 53157 41906 53158 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 35091 53157 35092 53158 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 28277 53157 28278 53158 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 21463 53157 21464 53158 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 89603 59317 89604 59318 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 82789 59317 82790 59318 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 75975 59317 75976 59318 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 69161 59317 69162 59318 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 62347 59317 62348 59318 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 55533 59317 55534 59318 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 48719 59317 48720 59318 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 41905 59317 41906 59318 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 35091 59317 35092 59318 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 28277 59317 28278 59318 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 21463 59317 21464 59318 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 89603 65477 89604 65478 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 82789 65477 82790 65478 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 75975 65477 75976 65478 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 69161 65477 69162 65478 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 62347 65477 62348 65478 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 55533 65477 55534 65478 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 48719 65477 48720 65478 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 41905 65477 41906 65478 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 35091 65477 35092 65478 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 28277 65477 28278 65478 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 21463 65477 21464 65478 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 89603 71637 89604 71638 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 82789 71637 82790 71638 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 75975 71637 75976 71638 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 69161 71637 69162 71638 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 62347 71637 62348 71638 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 55533 71637 55534 71638 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 48719 71637 48720 71638 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 41905 71637 41906 71638 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 35091 71637 35092 71638 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 28277 71637 28278 71638 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 21463 71637 21464 71638 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 89603 77797 89604 77798 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 82789 77797 82790 77798 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 75975 77797 75976 77798 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 69161 77797 69162 77798 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 62347 77797 62348 77798 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 55533 77797 55534 77798 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 48719 77797 48720 77798 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 41905 77797 41906 77798 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 35091 77797 35092 77798 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 28277 77797 28278 77798 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 21463 77797 21464 77798 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 89603 83957 89604 83958 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 82789 83957 82790 83958 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 75975 83957 75976 83958 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 69161 83957 69162 83958 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 62347 83957 62348 83958 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 55533 83957 55534 83958 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 48719 83957 48720 83958 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 41905 83957 41906 83958 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 35091 83957 35092 83958 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 28277 83957 28278 83958 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 21463 83957 21464 83958 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 89603 90117 89604 90118 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 82789 90117 82790 90118 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 75975 90117 75976 90118 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 69161 90117 69162 90118 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 62347 90117 62348 90118 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 55533 90117 55534 90118 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 48719 90117 48720 90118 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 41905 90117 41906 90118 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 35091 90117 35092 90118 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 28277 90117 28278 90118 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device csubckt cap_mim_2f0_m4m5_noshield 21463 90117 21464 90118 l=5800 w=6200 "None" "RES_74k_1.M" 424 0 "VSS" 24000 1462400,16480
device msubckt pfet_03v3 75976 -25424 75977 -25423 l=112 w=224 "VDD" "D12" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 75760 -25424 75761 -25423 l=112 w=224 "VDD" "D12" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" 224 11648,328
device msubckt pfet_03v3 75544 -25424 75545 -25423 l=112 w=224 "VDD" "D12" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 75328 -25424 75329 -25423 l=112 w=224 "VDD" "D12" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" 224 11648,328
device msubckt pfet_03v3 74735 -25458 74736 -25457 l=112 w=224 "VDD" "a_73567_n25018#" 224 0 "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 74519 -25458 74520 -25457 l=112 w=224 "VDD" "a_73567_n25018#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" 224 11648,328
device msubckt pfet_03v3 74303 -25458 74304 -25457 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" 224 0 "a_73567_n25018#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 74087 -25458 74088 -25457 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" 224 0 "VDD" 224 11648,328 "a_73567_n25018#" 224 11648,328
device msubckt pfet_03v3 73871 -25458 73872 -25457 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" 224 0 "a_73567_n25018#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 73655 -25458 73656 -25457 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" 224 0 "VDD" 224 19712,624 "a_73567_n25018#" 224 11648,328
device msubckt pfet_03v3 73105 -25458 73106 -25457 l=112 w=224 "VDD" "a_71937_n25018#" 224 0 "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 72889 -25458 72890 -25457 l=112 w=224 "VDD" "a_71937_n25018#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" 224 11648,328
device msubckt pfet_03v3 72673 -25458 72674 -25457 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 224 0 "a_71937_n25018#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 72457 -25458 72458 -25457 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 224 0 "VDD" 224 11648,328 "a_71937_n25018#" 224 11648,328
device msubckt pfet_03v3 72241 -25458 72242 -25457 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A" 224 0 "a_71937_n25018#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 72025 -25458 72026 -25457 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A" 224 0 "VDD" 224 19712,624 "a_71937_n25018#" 224 11648,328
device msubckt pfet_03v3 71408 -25424 71409 -25423 l=112 w=224 "VDD" "D16" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 71192 -25424 71193 -25423 l=112 w=224 "VDD" "D16" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 70976 -25424 70977 -25423 l=112 w=224 "VDD" "D16" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 70760 -25424 70761 -25423 l=112 w=224 "VDD" "D16" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 70291 -25455 70292 -25454 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A" 224 11648,328 "a_69555_n25455#" 224 19712,624
device msubckt pfet_03v3 70075 -25455 70076 -25454 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 0 "a_69555_n25455#" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A" 224 11648,328
device msubckt pfet_03v3 69859 -25455 69860 -25454 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_69555_n25455#" 224 11648,328
device msubckt pfet_03v3 69643 -25455 69644 -25454 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 0 "a_69555_n25455#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 69145 -25424 69146 -25423 l=112 w=224 "VDD" "Q14" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 68929 -25424 68930 -25423 l=112 w=224 "VDD" "Q14" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 68713 -25424 68714 -25423 l=112 w=224 "VDD" "Q14" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 68497 -25424 68498 -25423 l=112 w=224 "VDD" "Q14" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 67757 -25424 67758 -25423 l=112 w=224 "VDD" "D16G" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 67541 -25424 67542 -25423 l=112 w=224 "VDD" "D16G" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 67325 -25424 67326 -25423 l=112 w=224 "VDD" "D16G" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 67109 -25424 67110 -25423 l=112 w=224 "VDD" "D16G" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 66640 -25455 66641 -25454 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 224 11648,328 "a_65904_n25455#" 224 19712,624
device msubckt pfet_03v3 66424 -25455 66425 -25454 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 0 "a_65904_n25455#" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 224 11648,328
device msubckt pfet_03v3 66208 -25455 66209 -25454 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_65904_n25455#" 224 11648,328
device msubckt pfet_03v3 65992 -25455 65993 -25454 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 0 "a_65904_n25455#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 65494 -25424 65495 -25423 l=112 w=224 "VDD" "Q15" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 65278 -25424 65279 -25423 l=112 w=224 "VDD" "Q15" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 65062 -25424 65063 -25423 l=112 w=224 "VDD" "Q15" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 64846 -25424 64847 -25423 l=112 w=224 "VDD" "Q15" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 64270 -25424 64271 -25423 l=112 w=224 "VDD" "D17G" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 64054 -25424 64055 -25423 l=112 w=224 "VDD" "D17G" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 63838 -25424 63839 -25423 l=112 w=224 "VDD" "D17G" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 63622 -25424 63623 -25423 l=112 w=224 "VDD" "D17G" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 63153 -25455 63154 -25454 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" 224 11648,328 "a_62417_n25455#" 224 19712,624
device msubckt pfet_03v3 62937 -25455 62938 -25454 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 0 "a_62417_n25455#" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" 224 11648,328
device msubckt pfet_03v3 62721 -25455 62722 -25454 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_62417_n25455#" 224 11648,328
device msubckt pfet_03v3 62505 -25455 62506 -25454 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 0 "a_62417_n25455#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 62007 -25424 62008 -25423 l=112 w=224 "VDD" "Q16" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 61791 -25424 61792 -25423 l=112 w=224 "VDD" "Q16" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 61575 -25424 61576 -25423 l=112 w=224 "VDD" "Q16" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 61359 -25424 61360 -25423 l=112 w=224 "VDD" "Q16" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 60775 -25424 60776 -25423 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 60559 -25424 60560 -25423 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 60343 -25424 60344 -25423 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 60127 -25424 60128 -25423 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 59658 -25455 59659 -25454 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" 224 11648,328 "a_58922_n25455#" 224 19712,624
device msubckt pfet_03v3 59442 -25455 59443 -25454 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 0 "a_58922_n25455#" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" 224 11648,328
device msubckt pfet_03v3 59226 -25455 59227 -25454 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_58922_n25455#" 224 11648,328
device msubckt pfet_03v3 59010 -25455 59011 -25454 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 0 "a_58922_n25455#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 58512 -25424 58513 -25423 l=112 w=224 "VDD" "Q17" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 58296 -25424 58297 -25423 l=112 w=224 "VDD" "Q17" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 58080 -25424 58081 -25423 l=112 w=224 "VDD" "Q17" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 57864 -25424 57865 -25423 l=112 w=224 "VDD" "Q17" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 75760 -24967 75761 -24966 l=112 w=224 "VSS" "D12" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 75544 -24967 75545 -24966 l=112 w=224 "VSS" "D12" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" 224 11648,328
device msubckt nfet_03v3 74735 -25018 74736 -25017 l=112 w=224 "VSS" "a_73567_n25018#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" 224 19712,624
device msubckt nfet_03v3 74303 -25018 74304 -25017 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" 224 0 "a_73767_n25018#" 224 11648,328 "a_73567_n25018#" 224 19712,624
device msubckt nfet_03v3 74087 -25018 74088 -25017 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" 224 0 "VSS" 224 11648,328 "a_73767_n25018#" 224 11648,328
device msubckt nfet_03v3 73871 -25018 73872 -25017 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" 224 0 "a_73767_n25018#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 73655 -25018 73656 -25017 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" 224 0 "a_73567_n25018#" 224 19712,624 "a_73767_n25018#" 224 11648,328
device msubckt nfet_03v3 73105 -25018 73106 -25017 l=112 w=224 "VSS" "a_71937_n25018#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" 224 19712,624
device msubckt nfet_03v3 72673 -25018 72674 -25017 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A" 224 0 "a_72137_n25018#" 224 11648,328 "a_71937_n25018#" 224 19712,624
device msubckt nfet_03v3 72457 -25018 72458 -25017 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 224 0 "VSS" 224 11648,328 "a_72137_n25018#" 224 11648,328
device msubckt nfet_03v3 72241 -25018 72242 -25017 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 224 0 "a_72137_n25018#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 72025 -25018 72026 -25017 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A" 224 0 "a_71937_n25018#" 224 19712,624 "a_72137_n25018#" 224 11648,328
device msubckt nfet_03v3 71192 -24967 71193 -24966 l=112 w=224 "VSS" "D16" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 70976 -24967 70977 -24966 l=112 w=224 "VSS" "D16" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 70291 -24971 70292 -24970 l=112 w=224 "VDD" "D16" 224 0 "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A" 224 11648,328 "a_69555_n24971#" 224 19712,624
device msubckt pfet_03v3 70075 -24971 70076 -24970 l=112 w=224 "VDD" "D16" 224 0 "a_69555_n24971#" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A" 224 11648,328
device msubckt pfet_03v3 69859 -24971 69860 -24970 l=112 w=224 "VDD" "Q14" 224 0 "VDD" 224 11648,328 "a_69555_n24971#" 224 11648,328
device msubckt pfet_03v3 69643 -24971 69644 -24970 l=112 w=224 "VDD" "Q14" 224 0 "a_69555_n24971#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 68929 -24967 68930 -24966 l=112 w=224 "VSS" "Q14" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 68713 -24967 68714 -24966 l=112 w=224 "VSS" "Q14" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 67541 -24967 67542 -24966 l=112 w=224 "VSS" "D16G" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 67325 -24967 67326 -24966 l=112 w=224 "VSS" "D16G" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 66640 -24971 66641 -24970 l=112 w=224 "VDD" "D16G" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 224 11648,328 "a_65904_n24971#" 224 19712,624
device msubckt pfet_03v3 66424 -24971 66425 -24970 l=112 w=224 "VDD" "D16G" 224 0 "a_65904_n24971#" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 224 11648,328
device msubckt pfet_03v3 66208 -24971 66209 -24970 l=112 w=224 "VDD" "Q15" 224 0 "VDD" 224 11648,328 "a_65904_n24971#" 224 11648,328
device msubckt pfet_03v3 65992 -24971 65993 -24970 l=112 w=224 "VDD" "Q15" 224 0 "a_65904_n24971#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 65278 -24967 65279 -24966 l=112 w=224 "VSS" "Q15" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 65062 -24967 65063 -24966 l=112 w=224 "VSS" "Q15" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 64054 -24967 64055 -24966 l=112 w=224 "VSS" "D17G" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 63838 -24967 63839 -24966 l=112 w=224 "VSS" "D17G" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 63153 -24971 63154 -24970 l=112 w=224 "VDD" "D17G" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" 224 11648,328 "a_62417_n24971#" 224 19712,624
device msubckt pfet_03v3 62937 -24971 62938 -24970 l=112 w=224 "VDD" "D17G" 224 0 "a_62417_n24971#" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" 224 11648,328
device msubckt pfet_03v3 62721 -24971 62722 -24970 l=112 w=224 "VDD" "Q16" 224 0 "VDD" 224 11648,328 "a_62417_n24971#" 224 11648,328
device msubckt pfet_03v3 62505 -24971 62506 -24970 l=112 w=224 "VDD" "Q16" 224 0 "a_62417_n24971#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 70291 -24524 70292 -24523 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_69555_n24524#" 224 19712,624
device msubckt nfet_03v3 70075 -24524 70076 -24523 l=112 w=224 "VSS" "D16" 224 0 "a_69971_n24524#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 69859 -24524 69860 -24523 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 0 "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A" 224 11648,328 "a_69971_n24524#" 224 11648,328
device msubckt nfet_03v3 69643 -24524 69644 -24523 l=112 w=224 "VSS" "Q14" 224 0 "a_69555_n24524#" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.AND2_magic_1.A" 224 11648,328
device msubckt nfet_03v3 61791 -24967 61792 -24966 l=112 w=224 "VSS" "Q16" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 61575 -24967 61576 -24966 l=112 w=224 "VSS" "Q16" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 60559 -24967 60560 -24966 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 60343 -24967 60344 -24966 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 59658 -24971 59659 -24970 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" 224 11648,328 "a_58922_n24971#" 224 19712,624
device msubckt pfet_03v3 59442 -24971 59443 -24970 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" 224 0 "a_58922_n24971#" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" 224 11648,328
device msubckt pfet_03v3 59226 -24971 59227 -24970 l=112 w=224 "VDD" "Q17" 224 0 "VDD" 224 11648,328 "a_58922_n24971#" 224 11648,328
device msubckt pfet_03v3 59010 -24971 59011 -24970 l=112 w=224 "VDD" "Q17" 224 0 "a_58922_n24971#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 66640 -24524 66641 -24523 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_65904_n24524#" 224 19712,624
device msubckt nfet_03v3 66424 -24524 66425 -24523 l=112 w=224 "VSS" "D16G" 224 0 "a_66320_n24524#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 66208 -24524 66209 -24523 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 224 11648,328 "a_66320_n24524#" 224 11648,328
device msubckt nfet_03v3 65992 -24524 65993 -24523 l=112 w=224 "VSS" "Q15" 224 0 "a_65904_n24524#" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_6.OUT" 224 11648,328
device msubckt nfet_03v3 58296 -24967 58297 -24966 l=112 w=224 "VSS" "Q17" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 58080 -24967 58081 -24966 l=112 w=224 "VSS" "Q17" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 63153 -24524 63154 -24523 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_62417_n24524#" 224 19712,624
device msubckt nfet_03v3 62937 -24524 62938 -24523 l=112 w=224 "VSS" "D17G" 224 0 "a_62833_n24524#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 62721 -24524 62722 -24523 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" 224 11648,328 "a_62833_n24524#" 224 11648,328
device msubckt nfet_03v3 62505 -24524 62506 -24523 l=112 w=224 "VSS" "Q16" 224 0 "a_62417_n24524#" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_5.OUT" 224 11648,328
device msubckt nfet_03v3 59658 -24524 59659 -24523 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_58922_n24524#" 224 19712,624
device msubckt nfet_03v3 59442 -24524 59443 -24523 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.B" 224 0 "a_59338_n24524#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 59226 -24524 59227 -24523 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" 224 11648,328 "a_59338_n24524#" 224 11648,328
device msubckt nfet_03v3 59010 -24524 59011 -24523 l=112 w=224 "VSS" "Q17" 224 0 "a_58922_n24524#" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_1.OUT" 224 11648,328
device msubckt pfet_03v3 89299 -23930 89300 -23929 l=112 w=224 "VDD" "7b_divider_magic_0.mux_magic_0.IN2" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 89083 -23930 89084 -23929 l=112 w=224 "VDD" "7b_divider_magic_0.mux_magic_0.IN2" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.divide_by_2_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 88867 -23930 88868 -23929 l=112 w=224 "VDD" "7b_divider_magic_0.mux_magic_0.IN2" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 88651 -23930 88652 -23929 l=112 w=224 "VDD" "7b_divider_magic_0.mux_magic_0.IN2" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.divide_by_2_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 88191 -23922 88192 -23921 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 87975 -23922 87976 -23921 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 87759 -23922 87760 -23921 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 87543 -23922 87544 -23921 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 87083 -23922 87084 -23921 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_0.divide_by_2_0.tg_magic_2.IN" 224 19712,624
device msubckt pfet_03v3 86867 -23922 86868 -23921 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" 224 11648,328
device msubckt pfet_03v3 86651 -23922 86652 -23921 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" 224 19712,624 "7b_divider_magic_0.divide_by_2_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 86042 -23930 86043 -23929 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 85826 -23930 85827 -23929 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 85610 -23930 85611 -23929 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 85394 -23930 85395 -23929 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 84977 -23922 84978 -23921 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_2.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 84761 -23922 84762 -23921 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_2.VOUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 84545 -23922 84546 -23921 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_2.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 84329 -23922 84330 -23921 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_2.VOUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 83869 -23922 83870 -23921 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN" 224 19712,624
device msubckt pfet_03v3 83653 -23922 83654 -23921 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 83437 -23922 83438 -23921 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 89083 -23473 89084 -23472 l=112 w=224 "VSS" "7b_divider_magic_0.mux_magic_0.IN2" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_2.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 88867 -23473 88868 -23472 l=112 w=224 "VSS" "7b_divider_magic_0.mux_magic_0.IN2" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.divide_by_2_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 87975 -23465 87976 -23464 l=112 w=224 "VSS" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 87759 -23465 87760 -23464 l=112 w=224 "VSS" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 79761 -23929 79762 -23928 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.P3" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 79545 -23929 79546 -23928 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.P3" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 79329 -23929 79330 -23928 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.P3" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 79113 -23929 79114 -23928 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.P3" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 87083 -23463 87084 -23462 l=112 w=224 "VSS" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_0.divide_by_2_0.tg_magic_2.IN" 224 19712,624
device msubckt nfet_03v3 86867 -23463 86868 -23462 l=112 w=224 "VSS" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" 224 11648,328
device msubckt nfet_03v3 86651 -23463 86652 -23462 l=112 w=224 "VSS" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" 224 19712,624 "7b_divider_magic_0.divide_by_2_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 85826 -23473 85827 -23472 l=112 w=224 "VSS" "7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 85610 -23473 85611 -23472 l=112 w=224 "VSS" "7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 84761 -23465 84762 -23464 l=112 w=224 "VSS" "7b_divider_magic_0.OR_magic_2.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 84545 -23465 84546 -23464 l=112 w=224 "VSS" "7b_divider_magic_0.OR_magic_2.VOUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 83869 -23463 83870 -23462 l=112 w=224 "VSS" "7b_divider_magic_0.OR_magic_2.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN" 224 19712,624
device msubckt nfet_03v3 83653 -23463 83654 -23462 l=112 w=224 "VSS" "7b_divider_magic_0.OR_magic_2.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 83437 -23463 83438 -23462 l=112 w=224 "VSS" "7b_divider_magic_0.OR_magic_2.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_0.divide_by_2_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 81469 -23674 81470 -23673 l=112 w=224 "VSS" "a_80733_n23674#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.OR_magic_2.VOUT" 224 19712,624
device msubckt nfet_03v3 81037 -23674 81038 -23673 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.P3" 224 0 "VSS" 224 11648,328 "a_80733_n23674#" 224 19712,624
device msubckt nfet_03v3 80821 -23674 80822 -23673 l=112 w=224 "VSS" "7b_divider_magic_0.OR_magic_2.A" 224 0 "a_80733_n23674#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 78653 -23921 78654 -23920 l=112 w=224 "VDD" "A1" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 78437 -23921 78438 -23920 l=112 w=224 "VDD" "A1" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 78221 -23921 78222 -23920 l=112 w=224 "VDD" "A1" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 78005 -23921 78006 -23920 l=112 w=224 "VDD" "A1" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 77545 -23921 77546 -23920 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 19712,624
device msubckt pfet_03v3 77329 -23921 77330 -23920 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 77113 -23921 77114 -23920 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 76504 -23929 76505 -23928 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 76288 -23929 76289 -23928 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 76072 -23929 76073 -23928 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 75856 -23929 75857 -23928 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 75439 -23921 75440 -23920 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 75223 -23921 75224 -23920 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 75007 -23921 75008 -23920 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 74791 -23921 74792 -23920 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 74331 -23921 74332 -23920 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 19712,624
device msubckt pfet_03v3 74115 -23921 74116 -23920 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 73899 -23921 73900 -23920 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 79545 -23472 79546 -23471 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.P3" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 79329 -23472 79330 -23471 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.P3" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 81469 -23234 81470 -23233 l=112 w=224 "VDD" "a_80733_n23674#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.OR_magic_2.VOUT" 224 19712,624
device msubckt pfet_03v3 81037 -23234 81038 -23233 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.P3" 224 0 "a_80733_n22266#" 224 11648,328 "a_80733_n23674#" 224 19712,624
device msubckt pfet_03v3 80821 -23234 80822 -23233 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_2.A" 224 0 "VDD" 224 19712,624 "a_80733_n22266#" 224 11648,328
device msubckt nfet_03v3 78437 -23464 78438 -23463 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 78221 -23464 78222 -23463 l=112 w=224 "VSS" "A1" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 77545 -23462 77546 -23461 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 19712,624
device msubckt nfet_03v3 77329 -23462 77330 -23461 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 77113 -23462 77114 -23461 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 76288 -23472 76289 -23471 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 76072 -23472 76073 -23471 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 75223 -23464 75224 -23463 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 75007 -23464 75008 -23463 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 74331 -23462 74332 -23461 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 19712,624
device msubckt nfet_03v3 74115 -23462 74116 -23461 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 73899 -23462 73900 -23461 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 71815 -23489 71816 -23488 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "a_71150_n23489#" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 71470 -23489 71471 -23488 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_70934_n23489#" 224 11648,328 "a_70734_n23489#" 224 19712,624
device msubckt nfet_03v3 71254 -23489 71255 -23488 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "a_71150_n23489#" 224 11648,328 "a_70934_n23489#" 224 11648,328
device msubckt nfet_03v3 71038 -23489 71039 -23488 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "a_70934_n23489#" 224 11648,328 "a_71150_n23489#" 224 11648,328
device msubckt nfet_03v3 70822 -23489 70823 -23488 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_70734_n23489#" 224 19712,624 "a_70934_n23489#" 224 11648,328
device msubckt nfet_03v3 69754 -23489 69755 -23488 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" 224 0 "a_69089_n23489#" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 69409 -23489 69410 -23488 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_68873_n23489#" 224 11648,328 "a_68673_n23489#" 224 19712,624
device msubckt nfet_03v3 69193 -23489 69194 -23488 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" 224 0 "a_69089_n23489#" 224 11648,328 "a_68873_n23489#" 224 11648,328
device msubckt nfet_03v3 68977 -23489 68978 -23488 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" 224 0 "a_68873_n23489#" 224 11648,328 "a_69089_n23489#" 224 11648,328
device msubckt nfet_03v3 68761 -23489 68762 -23488 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_68673_n23489#" 224 19712,624 "a_68873_n23489#" 224 11648,328
device msubckt nfet_03v3 89032 -22693 89033 -22692 l=112 w=224 "VSS" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" 224 0 "7b_divider_magic_0.mux_magic_0.IN2" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 88816 -22693 88817 -22692 l=112 w=224 "VSS" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.mux_magic_0.IN2" 224 11648,328
device msubckt nfet_03v3 88140 -22703 88141 -22702 l=112 w=224 "VSS" "7b_divider_magic_0.OR_magic_2.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" 224 19712,624
device msubckt nfet_03v3 87924 -22703 87925 -22702 l=112 w=224 "VSS" "7b_divider_magic_0.OR_magic_2.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 87708 -22703 87709 -22702 l=112 w=224 "VSS" "7b_divider_magic_0.OR_magic_2.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN" 224 19712,624 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" 224 11648,328
device msubckt nfet_03v3 87032 -22701 87033 -22700 l=112 w=224 "VSS" "7b_divider_magic_0.OR_magic_2.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 86816 -22701 86817 -22700 l=112 w=224 "VSS" "7b_divider_magic_0.OR_magic_2.VOUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 85769 -22700 85770 -22699 l=112 w=224 "VSS" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 85553 -22700 85554 -22699 l=112 w=224 "VSS" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 84926 -22702 84927 -22701 l=112 w=224 "VSS" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT" 224 19712,624
device msubckt nfet_03v3 84710 -22702 84711 -22701 l=112 w=224 "VSS" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" 224 11648,328
device msubckt nfet_03v3 84494 -22702 84495 -22701 l=112 w=224 "VSS" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" 224 19712,624 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 71815 -23129 71816 -23128 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "a_71150_n23489#" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 71470 -23129 71471 -23128 l=112 w=224 "VSS" "a_70734_n23489#" 224 0 "VSS" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt nfet_03v3 71254 -23129 71255 -23128 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "a_71150_n23489#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 71038 -23129 71039 -23128 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "a_70934_n23489#" 224 11648,328 "a_71150_n23489#" 224 11648,328
device msubckt nfet_03v3 70822 -23129 70823 -23128 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_70734_n23489#" 224 19712,624 "a_70934_n23489#" 224 11648,328
device msubckt nfet_03v3 69754 -23129 69755 -23128 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" 224 0 "a_69089_n23489#" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 69409 -23129 69410 -23128 l=112 w=224 "VSS" "a_68673_n23489#" 224 0 "VSS" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" 224 19712,624
device msubckt nfet_03v3 69193 -23129 69194 -23128 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" 224 0 "a_69089_n23489#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 68977 -23129 68978 -23128 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" 224 0 "a_68873_n23489#" 224 11648,328 "a_69089_n23489#" 224 11648,328
device msubckt nfet_03v3 68761 -23129 68762 -23128 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_68673_n23489#" 224 19712,624 "a_68873_n23489#" 224 11648,328
device msubckt nfet_03v3 66760 -23347 66761 -23346 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_66024_n23347#" 224 19712,624
device msubckt nfet_03v3 66544 -23347 66545 -23346 l=112 w=224 "VSS" "D13" 224 0 "a_66440_n23347#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 66328 -23347 66329 -23346 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" 224 11648,328 "a_66440_n23347#" 224 11648,328
device msubckt nfet_03v3 66112 -23347 66113 -23346 l=112 w=224 "VSS" "Q11" 224 0 "a_66024_n23347#" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" 224 11648,328
device msubckt nfet_03v3 83818 -22700 83819 -22699 l=112 w=224 "VSS" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 83602 -22700 83603 -22699 l=112 w=224 "VSS" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 82734 -22700 82735 -22699 l=112 w=224 "VSS" "7b_divider_magic_0.OR_magic_2.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 82518 -22700 82519 -22699 l=112 w=224 "VSS" "7b_divider_magic_0.OR_magic_2.VOUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 81469 -22750 81470 -22749 l=112 w=224 "VDD" "a_80733_n23674#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.OR_magic_2.VOUT" 224 19712,624
device msubckt pfet_03v3 81037 -22750 81038 -22749 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.P3" 224 0 "a_80733_n22266#" 224 11648,328 "a_80733_n23674#" 224 19712,624
device msubckt pfet_03v3 80821 -22750 80822 -22749 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_2.A" 224 0 "VDD" 224 19712,624 "a_80733_n22266#" 224 11648,328
device msubckt pfet_03v3 89248 -22236 89249 -22235 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" 224 0 "7b_divider_magic_0.mux_magic_0.IN2" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 89032 -22236 89033 -22235 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.mux_magic_0.IN2" 224 11648,328
device msubckt pfet_03v3 88816 -22236 88817 -22235 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" 224 0 "7b_divider_magic_0.mux_magic_0.IN2" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 88600 -22236 88601 -22235 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.mux_magic_0.IN2" 224 11648,328
device msubckt pfet_03v3 88140 -22244 88141 -22243 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" 224 19712,624
device msubckt pfet_03v3 87924 -22244 87925 -22243 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 87708 -22244 87709 -22243 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN" 224 19712,624 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" 224 11648,328
device msubckt pfet_03v3 87248 -22244 87249 -22243 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_2.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 87032 -22244 87033 -22243 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_2.VOUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 86816 -22244 86817 -22243 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_2.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 86600 -22244 86601 -22243 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_2.VOUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 79494 -22692 79495 -22691 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_divider_magic_0.p3_gen_magic_0.P3" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 79278 -22692 79279 -22691 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.P3" 224 11648,328
device msubckt nfet_03v3 78602 -22702 78603 -22701 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt nfet_03v3 78386 -22702 78387 -22701 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 78170 -22702 78171 -22701 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 77494 -22700 77495 -22699 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 77278 -22700 77279 -22699 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 76231 -22699 76232 -22698 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 76015 -22699 76016 -22698 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 75388 -22701 75389 -22700 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt nfet_03v3 75172 -22701 75173 -22700 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 74956 -22701 74957 -22700 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 85985 -22243 85986 -22242 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 85769 -22243 85770 -22242 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 85553 -22243 85554 -22242 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 85337 -22243 85338 -22242 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.divide_by_2_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 84926 -22243 84927 -22242 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT" 224 19712,624
device msubckt pfet_03v3 84710 -22243 84711 -22242 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" 224 11648,328
device msubckt pfet_03v3 84494 -22243 84495 -22242 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.IN" 224 19712,624 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 84034 -22243 84035 -22242 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 83818 -22243 83819 -22242 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 83602 -22243 83603 -22242 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 83386 -22243 83387 -22242 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 82950 -22243 82951 -22242 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_2.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 82734 -22243 82735 -22242 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_2.VOUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 82518 -22243 82519 -22242 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_2.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 82302 -22243 82303 -22242 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_2.VOUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.divide_by_2_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 81469 -22266 81470 -22265 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.P3" 224 0 "a_80733_n23674#" 224 11648,328 "a_80733_n22266#" 224 19712,624
device msubckt pfet_03v3 81253 -22266 81254 -22265 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.P3" 224 0 "a_80733_n22266#" 224 11648,328 "a_80733_n23674#" 224 11648,328
device msubckt pfet_03v3 81037 -22266 81038 -22265 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_2.A" 224 0 "VDD" 224 11648,328 "a_80733_n22266#" 224 11648,328
device msubckt pfet_03v3 80821 -22266 80822 -22265 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_2.A" 224 0 "a_80733_n22266#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 74280 -22699 74281 -22698 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 74064 -22699 74065 -22698 l=112 w=224 "VSS" "A1" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 73196 -22699 73197 -22698 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 72980 -22699 72981 -22698 l=112 w=224 "VSS" "A1" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 11648,328
device msubckt pfet_03v3 71814 -22686 71815 -22685 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 0 "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 0 0 "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 448 19712,624
device msubckt pfet_03v3 71470 -22686 71471 -22685 l=112 w=224 "VDD" "a_70734_n23489#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt pfet_03v3 71254 -22686 71255 -22685 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "a_70734_n23489#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 71038 -22686 71039 -22685 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "VDD" 224 11648,328 "a_70734_n23489#" 224 11648,328
device msubckt pfet_03v3 70822 -22686 70823 -22685 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_70734_n23489#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 69753 -22686 69754 -22685 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" 0 0 "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" 448 19712,624
device msubckt pfet_03v3 69409 -22686 69410 -22685 l=112 w=224 "VDD" "a_68673_n23489#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" 224 19712,624
device msubckt pfet_03v3 69193 -22686 69194 -22685 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" 224 0 "a_68673_n23489#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 68977 -22686 68978 -22685 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" 224 0 "VDD" 224 11648,328 "a_68673_n23489#" 224 11648,328
device msubckt pfet_03v3 68761 -22686 68762 -22685 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_68673_n23489#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 67661 -22904 67662 -22903 l=112 w=224 "VSS" "D13" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 67445 -22904 67446 -22903 l=112 w=224 "VSS" "D13" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 63171 -23347 63172 -23346 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_62435_n23347#" 224 19712,624
device msubckt nfet_03v3 62955 -23347 62956 -23346 l=112 w=224 "VSS" "D14" 224 0 "a_62851_n23347#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 62739 -23347 62740 -23346 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" 224 11648,328 "a_62851_n23347#" 224 11648,328
device msubckt nfet_03v3 62523 -23347 62524 -23346 l=112 w=224 "VSS" "Q12" 224 0 "a_62435_n23347#" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" 224 11648,328
device msubckt pfet_03v3 66760 -22900 66761 -22899 l=112 w=224 "VDD" "D13" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" 224 11648,328 "a_66024_n22900#" 224 19712,624
device msubckt pfet_03v3 66544 -22900 66545 -22899 l=112 w=224 "VDD" "D13" 224 0 "a_66024_n22900#" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" 224 11648,328
device msubckt pfet_03v3 66328 -22900 66329 -22899 l=112 w=224 "VDD" "Q11" 224 0 "VDD" 224 11648,328 "a_66024_n22900#" 224 11648,328
device msubckt pfet_03v3 66112 -22900 66113 -22899 l=112 w=224 "VDD" "Q11" 224 0 "a_66024_n22900#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 65398 -22904 65399 -22903 l=112 w=224 "VSS" "Q11" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 65182 -22904 65183 -22903 l=112 w=224 "VSS" "Q11" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 64072 -22904 64073 -22903 l=112 w=224 "VSS" "D14" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 63856 -22904 63857 -22903 l=112 w=224 "VSS" "D14" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 59676 -23347 59677 -23346 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_58940_n23347#" 224 19712,624
device msubckt nfet_03v3 59460 -23347 59461 -23346 l=112 w=224 "VSS" "D15" 224 0 "a_59356_n23347#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 59244 -23347 59245 -23346 l=112 w=224 "VSS" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" 224 11648,328 "a_59356_n23347#" 224 11648,328
device msubckt nfet_03v3 59028 -23347 59029 -23346 l=112 w=224 "VSS" "Q13" 224 0 "a_58940_n23347#" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 63171 -22900 63172 -22899 l=112 w=224 "VDD" "D14" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" 224 11648,328 "a_62435_n22900#" 224 19712,624
device msubckt pfet_03v3 62955 -22900 62956 -22899 l=112 w=224 "VDD" "D14" 224 0 "a_62435_n22900#" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" 224 11648,328
device msubckt pfet_03v3 62739 -22900 62740 -22899 l=112 w=224 "VDD" "Q12" 224 0 "VDD" 224 11648,328 "a_62435_n22900#" 224 11648,328
device msubckt pfet_03v3 62523 -22900 62524 -22899 l=112 w=224 "VDD" "Q12" 224 0 "a_62435_n22900#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 61809 -22904 61810 -22903 l=112 w=224 "VSS" "Q12" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 61593 -22904 61594 -22903 l=112 w=224 "VSS" "Q12" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 60577 -22904 60578 -22903 l=112 w=224 "VSS" "D15" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 60361 -22904 60362 -22903 l=112 w=224 "VSS" "D15" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 59676 -22900 59677 -22899 l=112 w=224 "VDD" "D15" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" 224 11648,328 "a_58940_n22900#" 224 19712,624
device msubckt pfet_03v3 59460 -22900 59461 -22899 l=112 w=224 "VDD" "D15" 224 0 "a_58940_n22900#" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 59244 -22900 59245 -22899 l=112 w=224 "VDD" "Q13" 224 0 "VDD" 224 11648,328 "a_58940_n22900#" 224 11648,328
device msubckt pfet_03v3 59028 -22900 59029 -22899 l=112 w=224 "VDD" "Q13" 224 0 "a_58940_n22900#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 58314 -22904 58315 -22903 l=112 w=224 "VSS" "Q13" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 58098 -22904 58099 -22903 l=112 w=224 "VSS" "Q13" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 79710 -22235 79711 -22234 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_divider_magic_0.p3_gen_magic_0.P3" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 79494 -22235 79495 -22234 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.P3" 224 11648,328
device msubckt pfet_03v3 79278 -22235 79279 -22234 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_divider_magic_0.p3_gen_magic_0.P3" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 79062 -22235 79063 -22234 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.P3" 224 11648,328
device msubckt pfet_03v3 78602 -22243 78603 -22242 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt pfet_03v3 78386 -22243 78387 -22242 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 78170 -22243 78171 -22242 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 77710 -22243 77711 -22242 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 77494 -22243 77495 -22242 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 77278 -22243 77279 -22242 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 77062 -22243 77063 -22242 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 76447 -22242 76448 -22241 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 76231 -22242 76232 -22241 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 76015 -22242 76016 -22241 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 75799 -22242 75800 -22241 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 75388 -22242 75389 -22241 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt pfet_03v3 75172 -22242 75173 -22241 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 74956 -22242 74957 -22241 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 74496 -22242 74497 -22241 l=112 w=224 "VDD" "A1" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 74280 -22242 74281 -22241 l=112 w=224 "VDD" "A1" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 74064 -22242 74065 -22241 l=112 w=224 "VDD" "A1" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 73848 -22242 73849 -22241 l=112 w=224 "VDD" "A1" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 73412 -22242 73413 -22241 l=112 w=224 "VDD" "A1" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 73196 -22242 73197 -22241 l=112 w=224 "VDD" "A1" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 11648,328
device msubckt pfet_03v3 72980 -22242 72981 -22241 l=112 w=224 "VDD" "A1" 224 0 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 72764 -22242 72765 -22241 l=112 w=224 "VDD" "A1" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 11648,328
device msubckt pfet_03v3 71814 -22204 71815 -22203 l=112 w=224 "VDD" "VDD" 224 0 "VDD" 0 0 "VDD" 448 19712,624
device msubckt pfet_03v3 71470 -22202 71471 -22201 l=112 w=224 "VDD" "a_70734_n23489#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt pfet_03v3 71254 -22202 71255 -22201 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "a_70734_n23489#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 71038 -22202 71039 -22201 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "VDD" 224 11648,328 "a_70734_n23489#" 224 11648,328
device msubckt pfet_03v3 70822 -22202 70823 -22201 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_70734_n23489#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 69753 -22204 69754 -22203 l=112 w=224 "VDD" "VDD" 224 0 "VDD" 0 0 "VDD" 448 19712,624
device msubckt pfet_03v3 67877 -22447 67878 -22446 l=112 w=224 "VDD" "D13" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 67661 -22447 67662 -22446 l=112 w=224 "VDD" "D13" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 67445 -22447 67446 -22446 l=112 w=224 "VDD" "D13" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 67229 -22447 67230 -22446 l=112 w=224 "VDD" "D13" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 69409 -22202 69410 -22201 l=112 w=224 "VDD" "a_68673_n23489#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.3_inp_AND_magic_0.A" 224 19712,624
device msubckt pfet_03v3 69193 -22202 69194 -22201 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" 224 0 "a_68673_n23489#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 68977 -22202 68978 -22201 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" 224 0 "VDD" 224 11648,328 "a_68673_n23489#" 224 11648,328
device msubckt pfet_03v3 68761 -22202 68762 -22201 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_68673_n23489#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 66760 -22416 66761 -22415 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" 224 11648,328 "a_66024_n22416#" 224 19712,624
device msubckt pfet_03v3 66544 -22416 66545 -22415 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 0 "a_66024_n22416#" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.OUT" 224 11648,328
device msubckt pfet_03v3 66328 -22416 66329 -22415 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_66024_n22416#" 224 11648,328
device msubckt pfet_03v3 66112 -22416 66113 -22415 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 0 "a_66024_n22416#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 65614 -22447 65615 -22446 l=112 w=224 "VDD" "Q11" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 65398 -22447 65399 -22446 l=112 w=224 "VDD" "Q11" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 65182 -22447 65183 -22446 l=112 w=224 "VDD" "Q11" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 64966 -22447 64967 -22446 l=112 w=224 "VDD" "Q11" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 64288 -22447 64289 -22446 l=112 w=224 "VDD" "D14" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 64072 -22447 64073 -22446 l=112 w=224 "VDD" "D14" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 63856 -22447 63857 -22446 l=112 w=224 "VDD" "D14" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 63640 -22447 63641 -22446 l=112 w=224 "VDD" "D14" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 63171 -22416 63172 -22415 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" 224 11648,328 "a_62435_n22416#" 224 19712,624
device msubckt pfet_03v3 62955 -22416 62956 -22415 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 0 "a_62435_n22416#" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.OUT" 224 11648,328
device msubckt pfet_03v3 62739 -22416 62740 -22415 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_62435_n22416#" 224 11648,328
device msubckt pfet_03v3 62523 -22416 62524 -22415 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 0 "a_62435_n22416#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 62025 -22447 62026 -22446 l=112 w=224 "VDD" "Q12" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 61809 -22447 61810 -22446 l=112 w=224 "VDD" "Q12" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 61593 -22447 61594 -22446 l=112 w=224 "VDD" "Q12" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 61377 -22447 61378 -22446 l=112 w=224 "VDD" "Q12" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 60793 -22447 60794 -22446 l=112 w=224 "VDD" "D15" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 60577 -22447 60578 -22446 l=112 w=224 "VDD" "D15" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 60361 -22447 60362 -22446 l=112 w=224 "VDD" "D15" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 60145 -22447 60146 -22446 l=112 w=224 "VDD" "D15" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 59676 -22416 59677 -22415 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" 224 11648,328 "a_58940_n22416#" 224 19712,624
device msubckt pfet_03v3 59460 -22416 59461 -22415 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 0 "a_58940_n22416#" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 59244 -22416 59245 -22415 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_58940_n22416#" 224 11648,328
device msubckt pfet_03v3 59028 -22416 59029 -22415 l=112 w=224 "VDD" "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 0 "a_58940_n22416#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 58530 -22447 58531 -22446 l=112 w=224 "VDD" "Q13" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 58314 -22447 58315 -22446 l=112 w=224 "VDD" "Q13" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 58098 -22447 58099 -22446 l=112 w=224 "VDD" "Q13" 224 0 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 57882 -22447 57883 -22446 l=112 w=224 "VDD" "Q13" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 74735 -20960 74736 -20959 l=112 w=224 "VDD" "a_73567_n20520#" 224 0 "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 74519 -20960 74520 -20959 l=112 w=224 "VDD" "a_73567_n20520#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" 224 11648,328
device msubckt pfet_03v3 74303 -20960 74304 -20959 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" 224 0 "a_73567_n20520#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 74087 -20960 74088 -20959 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" 224 0 "VDD" 224 11648,328 "a_73567_n20520#" 224 11648,328
device msubckt pfet_03v3 73871 -20960 73872 -20959 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 224 0 "a_73567_n20520#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 73655 -20960 73656 -20959 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 224 0 "VDD" 224 19712,624 "a_73567_n20520#" 224 11648,328
device msubckt pfet_03v3 73105 -20960 73106 -20959 l=112 w=224 "VDD" "a_71937_n20520#" 224 0 "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 72889 -20960 72890 -20959 l=112 w=224 "VDD" "a_71937_n20520#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 224 11648,328
device msubckt pfet_03v3 72673 -20960 72674 -20959 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" 224 0 "a_71937_n20520#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 72457 -20960 72458 -20959 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" 224 0 "VDD" 224 11648,328 "a_71937_n20520#" 224 11648,328
device msubckt pfet_03v3 72241 -20960 72242 -20959 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" 224 0 "a_71937_n20520#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 72025 -20960 72026 -20959 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" 224 0 "VDD" 224 19712,624 "a_71937_n20520#" 224 11648,328
device msubckt pfet_03v3 71408 -20926 71409 -20925 l=112 w=224 "VDD" "D16" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 71192 -20926 71193 -20925 l=112 w=224 "VDD" "D16" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 70976 -20926 70977 -20925 l=112 w=224 "VDD" "D16" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 70760 -20926 70761 -20925 l=112 w=224 "VDD" "D16" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 70291 -20957 70292 -20956 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" 224 11648,328 "a_69555_n20957#" 224 19712,624
device msubckt pfet_03v3 70075 -20957 70076 -20956 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 0 "a_69555_n20957#" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" 224 11648,328
device msubckt pfet_03v3 69859 -20957 69860 -20956 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_69555_n20957#" 224 11648,328
device msubckt pfet_03v3 69643 -20957 69644 -20956 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 0 "a_69555_n20957#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 69145 -20926 69146 -20925 l=112 w=224 "VDD" "Q14" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 68929 -20926 68930 -20925 l=112 w=224 "VDD" "Q14" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 68713 -20926 68714 -20925 l=112 w=224 "VDD" "Q14" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 68497 -20926 68498 -20925 l=112 w=224 "VDD" "Q14" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 67757 -20926 67758 -20925 l=112 w=224 "VDD" "D16G" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 67541 -20926 67542 -20925 l=112 w=224 "VDD" "D16G" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 67325 -20926 67326 -20925 l=112 w=224 "VDD" "D16G" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 67109 -20926 67110 -20925 l=112 w=224 "VDD" "D16G" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 66640 -20957 66641 -20956 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" 224 11648,328 "a_65904_n20957#" 224 19712,624
device msubckt pfet_03v3 66424 -20957 66425 -20956 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 0 "a_65904_n20957#" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" 224 11648,328
device msubckt pfet_03v3 66208 -20957 66209 -20956 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_65904_n20957#" 224 11648,328
device msubckt pfet_03v3 65992 -20957 65993 -20956 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 0 "a_65904_n20957#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 65494 -20926 65495 -20925 l=112 w=224 "VDD" "Q15" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 65278 -20926 65279 -20925 l=112 w=224 "VDD" "Q15" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 65062 -20926 65063 -20925 l=112 w=224 "VDD" "Q15" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 64846 -20926 64847 -20925 l=112 w=224 "VDD" "Q15" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 64270 -20926 64271 -20925 l=112 w=224 "VDD" "D17G" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 64054 -20926 64055 -20925 l=112 w=224 "VDD" "D17G" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 63838 -20926 63839 -20925 l=112 w=224 "VDD" "D17G" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 63622 -20926 63623 -20925 l=112 w=224 "VDD" "D17G" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 63153 -20957 63154 -20956 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 224 11648,328 "a_62417_n20957#" 224 19712,624
device msubckt pfet_03v3 62937 -20957 62938 -20956 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 0 "a_62417_n20957#" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 224 11648,328
device msubckt pfet_03v3 62721 -20957 62722 -20956 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_62417_n20957#" 224 11648,328
device msubckt pfet_03v3 62505 -20957 62506 -20956 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 0 "a_62417_n20957#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 62007 -20926 62008 -20925 l=112 w=224 "VDD" "Q16" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 61791 -20926 61792 -20925 l=112 w=224 "VDD" "Q16" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 61575 -20926 61576 -20925 l=112 w=224 "VDD" "Q16" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 61359 -20926 61360 -20925 l=112 w=224 "VDD" "Q16" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 60775 -20926 60776 -20925 l=112 w=224 "VDD" "D12" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 60559 -20926 60560 -20925 l=112 w=224 "VDD" "D12" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 60343 -20926 60344 -20925 l=112 w=224 "VDD" "D12" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 60127 -20926 60128 -20925 l=112 w=224 "VDD" "D12" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 59658 -20957 59659 -20956 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" 224 11648,328 "a_58922_n20957#" 224 19712,624
device msubckt pfet_03v3 59442 -20957 59443 -20956 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 0 "a_58922_n20957#" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" 224 11648,328
device msubckt pfet_03v3 59226 -20957 59227 -20956 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_58922_n20957#" 224 11648,328
device msubckt pfet_03v3 59010 -20957 59011 -20956 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 0 "a_58922_n20957#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 58512 -20926 58513 -20925 l=112 w=224 "VDD" "Q17" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 58296 -20926 58297 -20925 l=112 w=224 "VDD" "Q17" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 58080 -20926 58081 -20925 l=112 w=224 "VDD" "Q17" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 57864 -20926 57865 -20925 l=112 w=224 "VDD" "Q17" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 74735 -20520 74736 -20519 l=112 w=224 "VSS" "a_73567_n20520#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" 224 19712,624
device msubckt nfet_03v3 74303 -20520 74304 -20519 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 224 0 "a_73767_n20520#" 224 11648,328 "a_73567_n20520#" 224 19712,624
device msubckt nfet_03v3 74087 -20520 74088 -20519 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" 224 0 "VSS" 224 11648,328 "a_73767_n20520#" 224 11648,328
device msubckt nfet_03v3 73871 -20520 73872 -20519 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" 224 0 "a_73767_n20520#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 73655 -20520 73656 -20519 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 224 0 "a_73567_n20520#" 224 19712,624 "a_73767_n20520#" 224 11648,328
device msubckt nfet_03v3 73105 -20520 73106 -20519 l=112 w=224 "VSS" "a_71937_n20520#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 224 19712,624
device msubckt nfet_03v3 72673 -20520 72674 -20519 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" 224 0 "a_72137_n20520#" 224 11648,328 "a_71937_n20520#" 224 19712,624
device msubckt nfet_03v3 72457 -20520 72458 -20519 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" 224 0 "VSS" 224 11648,328 "a_72137_n20520#" 224 11648,328
device msubckt nfet_03v3 72241 -20520 72242 -20519 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" 224 0 "a_72137_n20520#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 72025 -20520 72026 -20519 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" 224 0 "a_71937_n20520#" 224 19712,624 "a_72137_n20520#" 224 11648,328
device msubckt nfet_03v3 71192 -20469 71193 -20468 l=112 w=224 "VSS" "D16" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 70976 -20469 70977 -20468 l=112 w=224 "VSS" "D16" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 70291 -20473 70292 -20472 l=112 w=224 "VDD" "D16" 224 0 "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" 224 11648,328 "a_69555_n20473#" 224 19712,624
device msubckt pfet_03v3 70075 -20473 70076 -20472 l=112 w=224 "VDD" "D16" 224 0 "a_69555_n20473#" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" 224 11648,328
device msubckt pfet_03v3 69859 -20473 69860 -20472 l=112 w=224 "VDD" "Q14" 224 0 "VDD" 224 11648,328 "a_69555_n20473#" 224 11648,328
device msubckt pfet_03v3 69643 -20473 69644 -20472 l=112 w=224 "VDD" "Q14" 224 0 "a_69555_n20473#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 68929 -20469 68930 -20468 l=112 w=224 "VSS" "Q14" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 68713 -20469 68714 -20468 l=112 w=224 "VSS" "Q14" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 67541 -20469 67542 -20468 l=112 w=224 "VSS" "D16G" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 67325 -20469 67326 -20468 l=112 w=224 "VSS" "D16G" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 66640 -20473 66641 -20472 l=112 w=224 "VDD" "D16G" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" 224 11648,328 "a_65904_n20473#" 224 19712,624
device msubckt pfet_03v3 66424 -20473 66425 -20472 l=112 w=224 "VDD" "D16G" 224 0 "a_65904_n20473#" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" 224 11648,328
device msubckt pfet_03v3 66208 -20473 66209 -20472 l=112 w=224 "VDD" "Q15" 224 0 "VDD" 224 11648,328 "a_65904_n20473#" 224 11648,328
device msubckt pfet_03v3 65992 -20473 65993 -20472 l=112 w=224 "VDD" "Q15" 224 0 "a_65904_n20473#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 65278 -20469 65279 -20468 l=112 w=224 "VSS" "Q15" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 65062 -20469 65063 -20468 l=112 w=224 "VSS" "Q15" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 64054 -20469 64055 -20468 l=112 w=224 "VSS" "D17G" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 63838 -20469 63839 -20468 l=112 w=224 "VSS" "D17G" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 63153 -20473 63154 -20472 l=112 w=224 "VDD" "D17G" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 224 11648,328 "a_62417_n20473#" 224 19712,624
device msubckt pfet_03v3 62937 -20473 62938 -20472 l=112 w=224 "VDD" "D17G" 224 0 "a_62417_n20473#" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 224 11648,328
device msubckt pfet_03v3 62721 -20473 62722 -20472 l=112 w=224 "VDD" "Q16" 224 0 "VDD" 224 11648,328 "a_62417_n20473#" 224 11648,328
device msubckt pfet_03v3 62505 -20473 62506 -20472 l=112 w=224 "VDD" "Q16" 224 0 "a_62417_n20473#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 70291 -20026 70292 -20025 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_69555_n20026#" 224 19712,624
device msubckt nfet_03v3 70075 -20026 70076 -20025 l=112 w=224 "VSS" "D16" 224 0 "a_69971_n20026#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 69859 -20026 69860 -20025 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 0 "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" 224 11648,328 "a_69971_n20026#" 224 11648,328
device msubckt nfet_03v3 69643 -20026 69644 -20025 l=112 w=224 "VSS" "Q14" 224 0 "a_69555_n20026#" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.AND2_magic_1.A" 224 11648,328
device msubckt nfet_03v3 61791 -20469 61792 -20468 l=112 w=224 "VSS" "Q16" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 61575 -20469 61576 -20468 l=112 w=224 "VSS" "Q16" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 60559 -20469 60560 -20468 l=112 w=224 "VSS" "D12" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 60343 -20469 60344 -20468 l=112 w=224 "VSS" "D12" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 59658 -20473 59659 -20472 l=112 w=224 "VDD" "D12" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" 224 11648,328 "a_58922_n20473#" 224 19712,624
device msubckt pfet_03v3 59442 -20473 59443 -20472 l=112 w=224 "VDD" "D12" 224 0 "a_58922_n20473#" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" 224 11648,328
device msubckt pfet_03v3 59226 -20473 59227 -20472 l=112 w=224 "VDD" "Q17" 224 0 "VDD" 224 11648,328 "a_58922_n20473#" 224 11648,328
device msubckt pfet_03v3 59010 -20473 59011 -20472 l=112 w=224 "VDD" "Q17" 224 0 "a_58922_n20473#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 66640 -20026 66641 -20025 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_65904_n20026#" 224 19712,624
device msubckt nfet_03v3 66424 -20026 66425 -20025 l=112 w=224 "VSS" "D16G" 224 0 "a_66320_n20026#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 66208 -20026 66209 -20025 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" 224 11648,328 "a_66320_n20026#" 224 11648,328
device msubckt nfet_03v3 65992 -20026 65993 -20025 l=112 w=224 "VSS" "Q15" 224 0 "a_65904_n20026#" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_6.OUT" 224 11648,328
device msubckt nfet_03v3 58296 -20469 58297 -20468 l=112 w=224 "VSS" "Q17" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 58080 -20469 58081 -20468 l=112 w=224 "VSS" "Q17" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 63153 -20026 63154 -20025 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_62417_n20026#" 224 19712,624
device msubckt nfet_03v3 62937 -20026 62938 -20025 l=112 w=224 "VSS" "D17G" 224 0 "a_62833_n20026#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 62721 -20026 62722 -20025 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 224 11648,328 "a_62833_n20026#" 224 11648,328
device msubckt nfet_03v3 62505 -20026 62506 -20025 l=112 w=224 "VSS" "Q16" 224 0 "a_62417_n20026#" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_5.OUT" 224 11648,328
device msubckt nfet_03v3 59658 -20026 59659 -20025 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_58922_n20026#" 224 19712,624
device msubckt nfet_03v3 59442 -20026 59443 -20025 l=112 w=224 "VSS" "D12" 224 0 "a_59338_n20026#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 59226 -20026 59227 -20025 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" 224 11648,328 "a_59338_n20026#" 224 11648,328
device msubckt nfet_03v3 59010 -20026 59011 -20025 l=112 w=224 "VSS" "Q17" 224 0 "a_58922_n20026#" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_1.OUT" 224 11648,328
device msubckt nfet_03v3 92273 -19173 92274 -19172 l=112 w=224 "VSS" "a_91537_n19173#" 224 0 "VSS" 224 19712,624 "OUT11" 224 19712,624
device msubckt nfet_03v3 91841 -19173 91842 -19172 l=112 w=224 "VSS" "7b_divider_magic_0.mux_magic_0.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_91537_n19173#" 224 19712,624
device msubckt nfet_03v3 91625 -19173 91626 -19172 l=112 w=224 "VSS" "7b_divider_magic_0.mux_magic_0.OR_magic_0.A" 224 0 "a_91537_n19173#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 91165 -19334 91166 -19333 l=112 w=224 "VSS" "a_89997_n19334#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.mux_magic_0.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 90733 -19334 90734 -19333 l=112 w=224 "VSS" "D12" 224 0 "a_90197_n19334#" 224 11648,328 "a_89997_n19334#" 224 19712,624
device msubckt nfet_03v3 90517 -19334 90518 -19333 l=112 w=224 "VSS" "7b_divider_magic_0.mux_magic_0.IN2" 224 0 "VSS" 224 11648,328 "a_90197_n19334#" 224 11648,328
device msubckt nfet_03v3 90301 -19334 90302 -19333 l=112 w=224 "VSS" "7b_divider_magic_0.mux_magic_0.IN2" 224 0 "a_90197_n19334#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 90085 -19334 90086 -19333 l=112 w=224 "VSS" "D12" 224 0 "a_89997_n19334#" 224 19712,624 "a_90197_n19334#" 224 11648,328
device msubckt pfet_03v3 88111 -19428 88112 -19427 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_2.A" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 87895 -19428 87896 -19427 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_2.A" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 87679 -19428 87680 -19427 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_2.A" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 87463 -19428 87464 -19427 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_2.A" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 87003 -19420 87004 -19419 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 86787 -19420 86788 -19419 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 86571 -19420 86572 -19419 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 86355 -19420 86356 -19419 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 85895 -19420 85896 -19419 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN" 224 19712,624
device msubckt pfet_03v3 85679 -19420 85680 -19419 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 85463 -19420 85464 -19419 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 84854 -19428 84855 -19427 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 84638 -19428 84639 -19427 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 84422 -19428 84423 -19427 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 84206 -19428 84207 -19427 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 83789 -19420 83790 -19419 l=112 w=224 "VDD" "A1" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 83573 -19420 83574 -19419 l=112 w=224 "VDD" "A1" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 83357 -19420 83358 -19419 l=112 w=224 "VDD" "A1" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 83141 -19420 83142 -19419 l=112 w=224 "VDD" "A1" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 82681 -19420 82682 -19419 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN" 224 19712,624
device msubckt pfet_03v3 82465 -19420 82466 -19419 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 82249 -19420 82250 -19419 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 79761 -19435 79762 -19434 l=112 w=224 "VDD" "P12" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 79545 -19435 79546 -19434 l=112 w=224 "VDD" "P12" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 79329 -19435 79330 -19434 l=112 w=224 "VDD" "P12" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 79113 -19435 79114 -19434 l=112 w=224 "VDD" "P12" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 92273 -18733 92274 -18732 l=112 w=224 "VDD" "a_91537_n19173#" 224 0 "VDD" 224 19712,624 "OUT11" 224 19712,624
device msubckt pfet_03v3 91841 -18733 91842 -18732 l=112 w=224 "VDD" "7b_divider_magic_0.mux_magic_0.OR_magic_0.B" 224 0 "a_91537_n17765#" 224 11648,328 "a_91537_n19173#" 224 19712,624
device msubckt pfet_03v3 91625 -18733 91626 -18732 l=112 w=224 "VDD" "7b_divider_magic_0.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_91537_n17765#" 224 11648,328
device msubckt pfet_03v3 91165 -18894 91166 -18893 l=112 w=224 "VDD" "a_89997_n19334#" 224 0 "7b_divider_magic_0.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 90949 -18894 90950 -18893 l=112 w=224 "VDD" "a_89997_n19334#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 90733 -18894 90734 -18893 l=112 w=224 "VDD" "7b_divider_magic_0.mux_magic_0.IN2" 224 0 "a_89997_n19334#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 90517 -18894 90518 -18893 l=112 w=224 "VDD" "7b_divider_magic_0.mux_magic_0.IN2" 224 0 "VDD" 224 11648,328 "a_89997_n19334#" 224 11648,328
device msubckt pfet_03v3 90301 -18894 90302 -18893 l=112 w=224 "VDD" "D12" 224 0 "a_89997_n19334#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 90085 -18894 90086 -18893 l=112 w=224 "VDD" "D12" 224 0 "VDD" 224 19712,624 "a_89997_n19334#" 224 11648,328
device msubckt nfet_03v3 87895 -18971 87896 -18970 l=112 w=224 "VSS" "7b_divider_magic_0.OR_magic_2.A" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 87679 -18971 87680 -18970 l=112 w=224 "VSS" "7b_divider_magic_0.OR_magic_2.A" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 86787 -18963 86788 -18962 l=112 w=224 "VSS" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 86571 -18963 86572 -18962 l=112 w=224 "VSS" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 78653 -19427 78654 -19426 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 78437 -19427 78438 -19426 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 78221 -19427 78222 -19426 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 78005 -19427 78006 -19426 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 77545 -19427 77546 -19426 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 19712,624
device msubckt pfet_03v3 77329 -19427 77330 -19426 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 77113 -19427 77114 -19426 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 76504 -19435 76505 -19434 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 76288 -19435 76289 -19434 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 76072 -19435 76073 -19434 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 75856 -19435 75857 -19434 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 75439 -19427 75440 -19426 l=112 w=224 "VDD" "A1" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 75223 -19427 75224 -19426 l=112 w=224 "VDD" "A1" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 75007 -19427 75008 -19426 l=112 w=224 "VDD" "A1" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 74791 -19427 74792 -19426 l=112 w=224 "VDD" "A1" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 74331 -19427 74332 -19426 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 19712,624
device msubckt pfet_03v3 74115 -19427 74116 -19426 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 73899 -19427 73900 -19426 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 85895 -18961 85896 -18960 l=112 w=224 "VSS" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN" 224 19712,624
device msubckt nfet_03v3 85679 -18961 85680 -18960 l=112 w=224 "VSS" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 85463 -18961 85464 -18960 l=112 w=224 "VSS" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "7b_divider_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 84638 -18971 84639 -18970 l=112 w=224 "VSS" "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 84422 -18971 84423 -18970 l=112 w=224 "VSS" "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 83573 -18963 83574 -18962 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 83357 -18963 83358 -18962 l=112 w=224 "VSS" "A1" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 82681 -18961 82682 -18960 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN" 224 19712,624
device msubckt nfet_03v3 82465 -18961 82466 -18960 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 82249 -18961 82250 -18960 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 79545 -18978 79546 -18977 l=112 w=224 "VSS" "P12" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 79329 -18978 79330 -18977 l=112 w=224 "VSS" "P12" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 78437 -18970 78438 -18969 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 78221 -18970 78222 -18969 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 77545 -18968 77546 -18967 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 19712,624
device msubckt nfet_03v3 77329 -18968 77330 -18967 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 77113 -18968 77114 -18967 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 76288 -18978 76289 -18977 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 76072 -18978 76073 -18977 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 75223 -18970 75224 -18969 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 75007 -18970 75008 -18969 l=112 w=224 "VSS" "A1" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 74331 -18968 74332 -18967 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 19712,624
device msubckt nfet_03v3 74115 -18968 74116 -18967 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 73899 -18968 73900 -18967 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 71815 -18991 71816 -18990 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "a_71150_n18991#" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 71470 -18991 71471 -18990 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_70934_n18991#" 224 11648,328 "a_70734_n18991#" 224 19712,624
device msubckt nfet_03v3 71254 -18991 71255 -18990 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "a_71150_n18991#" 224 11648,328 "a_70934_n18991#" 224 11648,328
device msubckt nfet_03v3 71038 -18991 71039 -18990 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "a_70934_n18991#" 224 11648,328 "a_71150_n18991#" 224 11648,328
device msubckt nfet_03v3 70822 -18991 70823 -18990 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_70734_n18991#" 224 19712,624 "a_70934_n18991#" 224 11648,328
device msubckt nfet_03v3 69754 -18991 69755 -18990 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" 224 0 "a_69089_n18991#" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 69409 -18991 69410 -18990 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_68873_n18991#" 224 11648,328 "a_68673_n18991#" 224 19712,624
device msubckt nfet_03v3 69193 -18991 69194 -18990 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" 224 0 "a_69089_n18991#" 224 11648,328 "a_68873_n18991#" 224 11648,328
device msubckt nfet_03v3 68977 -18991 68978 -18990 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" 224 0 "a_68873_n18991#" 224 11648,328 "a_69089_n18991#" 224 11648,328
device msubckt nfet_03v3 68761 -18991 68762 -18990 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_68673_n18991#" 224 19712,624 "a_68873_n18991#" 224 11648,328
device msubckt nfet_03v3 89625 -18521 89626 -18520 l=112 w=224 "VSS" "D12" 224 0 "VSS" 224 11648,328 "7b_divider_magic_0.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 89409 -18521 89410 -18520 l=112 w=224 "VSS" "D12" 224 0 "7b_divider_magic_0.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 89193 -18521 89194 -18520 l=112 w=224 "VSS" "D12" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 71815 -18631 71816 -18630 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "a_71150_n18991#" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 71470 -18631 71471 -18630 l=112 w=224 "VSS" "a_70734_n18991#" 224 0 "VSS" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt nfet_03v3 71254 -18631 71255 -18630 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "a_71150_n18991#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 71038 -18631 71039 -18630 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "a_70934_n18991#" 224 11648,328 "a_71150_n18991#" 224 11648,328
device msubckt nfet_03v3 70822 -18631 70823 -18630 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_70734_n18991#" 224 19712,624 "a_70934_n18991#" 224 11648,328
device msubckt nfet_03v3 69754 -18631 69755 -18630 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" 224 0 "a_69089_n18991#" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 69409 -18631 69410 -18630 l=112 w=224 "VSS" "a_68673_n18991#" 224 0 "VSS" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" 224 19712,624
device msubckt nfet_03v3 69193 -18631 69194 -18630 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" 224 0 "a_69089_n18991#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 68977 -18631 68978 -18630 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" 224 0 "a_68873_n18991#" 224 11648,328 "a_69089_n18991#" 224 11648,328
device msubckt nfet_03v3 68761 -18631 68762 -18630 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_68673_n18991#" 224 19712,624 "a_68873_n18991#" 224 11648,328
device msubckt nfet_03v3 66760 -18849 66761 -18848 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_66024_n18849#" 224 19712,624
device msubckt nfet_03v3 66544 -18849 66545 -18848 l=112 w=224 "VSS" "D13" 224 0 "a_66440_n18849#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 66328 -18849 66329 -18848 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" 224 11648,328 "a_66440_n18849#" 224 11648,328
device msubckt nfet_03v3 66112 -18849 66113 -18848 l=112 w=224 "VSS" "Q11" 224 0 "a_66024_n18849#" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" 224 11648,328
device msubckt pfet_03v3 92273 -18249 92274 -18248 l=112 w=224 "VDD" "a_91537_n19173#" 224 0 "VDD" 224 19712,624 "OUT11" 224 19712,624
device msubckt pfet_03v3 91841 -18249 91842 -18248 l=112 w=224 "VDD" "7b_divider_magic_0.mux_magic_0.OR_magic_0.B" 224 0 "a_91537_n17765#" 224 11648,328 "a_91537_n19173#" 224 19712,624
device msubckt pfet_03v3 91625 -18249 91626 -18248 l=112 w=224 "VDD" "7b_divider_magic_0.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_91537_n17765#" 224 11648,328
device msubckt nfet_03v3 91165 -18140 91166 -18139 l=112 w=224 "VSS" "a_89997_n18140#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.mux_magic_0.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 90733 -18140 90734 -18139 l=112 w=224 "VSS" "7b_divider_magic_0.mux_magic_0.AND2_magic_0.A" 224 0 "a_90197_n18140#" 224 11648,328 "a_89997_n18140#" 224 19712,624
device msubckt nfet_03v3 90517 -18140 90518 -18139 l=112 w=224 "VSS" "7b_divider_magic_0.mux_magic_0.IN1" 224 0 "VSS" 224 11648,328 "a_90197_n18140#" 224 11648,328
device msubckt nfet_03v3 90301 -18140 90302 -18139 l=112 w=224 "VSS" "7b_divider_magic_0.mux_magic_0.IN1" 224 0 "a_90197_n18140#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 90085 -18140 90086 -18139 l=112 w=224 "VSS" "7b_divider_magic_0.mux_magic_0.AND2_magic_0.A" 224 0 "a_89997_n18140#" 224 19712,624 "a_90197_n18140#" 224 11648,328
device msubckt pfet_03v3 92273 -17765 92274 -17764 l=112 w=224 "VDD" "7b_divider_magic_0.mux_magic_0.OR_magic_0.B" 224 0 "a_91537_n19173#" 224 11648,328 "a_91537_n17765#" 224 19712,624
device msubckt pfet_03v3 92057 -17765 92058 -17764 l=112 w=224 "VDD" "7b_divider_magic_0.mux_magic_0.OR_magic_0.B" 224 0 "a_91537_n17765#" 224 11648,328 "a_91537_n19173#" 224 11648,328
device msubckt pfet_03v3 91841 -17765 91842 -17764 l=112 w=224 "VDD" "7b_divider_magic_0.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_91537_n17765#" 224 11648,328
device msubckt pfet_03v3 91625 -17765 91626 -17764 l=112 w=224 "VDD" "7b_divider_magic_0.mux_magic_0.OR_magic_0.A" 224 0 "a_91537_n17765#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 89625 -18081 89626 -18080 l=112 w=224 "VDD" "D12" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 89409 -18081 89410 -18080 l=112 w=224 "VDD" "D12" 224 0 "7b_divider_magic_0.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 89193 -18081 89194 -18080 l=112 w=224 "VDD" "D12" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 87844 -18191 87845 -18190 l=112 w=224 "VSS" "7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_divider_magic_0.OR_magic_2.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 87628 -18191 87629 -18190 l=112 w=224 "VSS" "7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.OR_magic_2.A" 224 11648,328
device msubckt nfet_03v3 86952 -18201 86953 -18200 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt nfet_03v3 86736 -18201 86737 -18200 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 86520 -18201 86521 -18200 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" 224 19712,624 "7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 85844 -18199 85845 -18198 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 85628 -18199 85629 -18198 l=112 w=224 "VSS" "A1" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 84581 -18198 84582 -18197 l=112 w=224 "VSS" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 84365 -18198 84366 -18197 l=112 w=224 "VSS" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 83738 -18200 83739 -18199 l=112 w=224 "VSS" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.DFF_magic_0.D" 224 11648,328 "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt nfet_03v3 83522 -18200 83523 -18199 l=112 w=224 "VSS" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_0.DFF_magic_0.D" 224 11648,328
device msubckt nfet_03v3 83306 -18200 83307 -18199 l=112 w=224 "VSS" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.DFF_magic_0.D" 224 19712,624 "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 82630 -18198 82631 -18197 l=112 w=224 "VSS" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 82414 -18198 82415 -18197 l=112 w=224 "VSS" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 81546 -18198 81547 -18197 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 81330 -18198 81331 -18197 l=112 w=224 "VSS" "A1" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt nfet_03v3 79494 -18198 79495 -18197 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "P12" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 79278 -18198 79279 -18197 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "VSS" 224 19712,624 "P12" 224 11648,328
device msubckt nfet_03v3 78602 -18208 78603 -18207 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt nfet_03v3 78386 -18208 78387 -18207 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 78170 -18208 78171 -18207 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 77494 -18206 77495 -18205 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 77278 -18206 77279 -18205 l=112 w=224 "VSS" "A1" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 76231 -18205 76232 -18204 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 76015 -18205 76016 -18204 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 75388 -18207 75389 -18206 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt nfet_03v3 75172 -18207 75173 -18206 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 74956 -18207 74957 -18206 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 91165 -17700 91166 -17699 l=112 w=224 "VDD" "a_89997_n18140#" 224 0 "7b_divider_magic_0.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 90949 -17700 90950 -17699 l=112 w=224 "VDD" "a_89997_n18140#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 90733 -17700 90734 -17699 l=112 w=224 "VDD" "7b_divider_magic_0.mux_magic_0.IN1" 224 0 "a_89997_n18140#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 90517 -17700 90518 -17699 l=112 w=224 "VDD" "7b_divider_magic_0.mux_magic_0.IN1" 224 0 "VDD" 224 11648,328 "a_89997_n18140#" 224 11648,328
device msubckt pfet_03v3 90301 -17700 90302 -17699 l=112 w=224 "VDD" "7b_divider_magic_0.mux_magic_0.AND2_magic_0.A" 224 0 "a_89997_n18140#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 90085 -17700 90086 -17699 l=112 w=224 "VDD" "7b_divider_magic_0.mux_magic_0.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_89997_n18140#" 224 11648,328
device msubckt pfet_03v3 89625 -17721 89626 -17720 l=112 w=224 "VDD" "D12" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 89409 -17721 89410 -17720 l=112 w=224 "VDD" "D12" 224 0 "7b_divider_magic_0.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 89193 -17721 89194 -17720 l=112 w=224 "VDD" "D12" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 88060 -17734 88061 -17733 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_divider_magic_0.OR_magic_2.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 87844 -17734 87845 -17733 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.OR_magic_2.A" 224 11648,328
device msubckt pfet_03v3 87628 -17734 87629 -17733 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_divider_magic_0.OR_magic_2.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 87412 -17734 87413 -17733 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.OR_magic_2.A" 224 11648,328
device msubckt pfet_03v3 86952 -17742 86953 -17741 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt pfet_03v3 86736 -17742 86737 -17741 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 86520 -17742 86521 -17741 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" 224 19712,624 "7b_divider_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 86060 -17742 86061 -17741 l=112 w=224 "VDD" "A1" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 85844 -17742 85845 -17741 l=112 w=224 "VDD" "A1" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 85628 -17742 85629 -17741 l=112 w=224 "VDD" "A1" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 85412 -17742 85413 -17741 l=112 w=224 "VDD" "A1" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 74280 -18205 74281 -18204 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 74064 -18205 74065 -18204 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 73196 -18205 73197 -18204 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 72980 -18205 72981 -18204 l=112 w=224 "VSS" "A1" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 71814 -18188 71815 -18187 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 0 "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 0 0 "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 448 19712,624
device msubckt pfet_03v3 71470 -18188 71471 -18187 l=112 w=224 "VDD" "a_70734_n18991#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt pfet_03v3 71254 -18188 71255 -18187 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "a_70734_n18991#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 71038 -18188 71039 -18187 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "VDD" 224 11648,328 "a_70734_n18991#" 224 11648,328
device msubckt pfet_03v3 70822 -18188 70823 -18187 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_70734_n18991#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 69753 -18188 69754 -18187 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" 0 0 "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" 448 19712,624
device msubckt pfet_03v3 69409 -18188 69410 -18187 l=112 w=224 "VDD" "a_68673_n18991#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" 224 19712,624
device msubckt pfet_03v3 69193 -18188 69194 -18187 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" 224 0 "a_68673_n18991#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 68977 -18188 68978 -18187 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" 224 0 "VDD" 224 11648,328 "a_68673_n18991#" 224 11648,328
device msubckt pfet_03v3 68761 -18188 68762 -18187 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_68673_n18991#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 67661 -18406 67662 -18405 l=112 w=224 "VSS" "D13" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 67445 -18406 67446 -18405 l=112 w=224 "VSS" "D13" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 63171 -18849 63172 -18848 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_62435_n18849#" 224 19712,624
device msubckt nfet_03v3 62955 -18849 62956 -18848 l=112 w=224 "VSS" "D14" 224 0 "a_62851_n18849#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 62739 -18849 62740 -18848 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" 224 11648,328 "a_62851_n18849#" 224 11648,328
device msubckt nfet_03v3 62523 -18849 62524 -18848 l=112 w=224 "VSS" "Q12" 224 0 "a_62435_n18849#" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" 224 11648,328
device msubckt pfet_03v3 66760 -18402 66761 -18401 l=112 w=224 "VDD" "D13" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" 224 11648,328 "a_66024_n18402#" 224 19712,624
device msubckt pfet_03v3 66544 -18402 66545 -18401 l=112 w=224 "VDD" "D13" 224 0 "a_66024_n18402#" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" 224 11648,328
device msubckt pfet_03v3 66328 -18402 66329 -18401 l=112 w=224 "VDD" "Q11" 224 0 "VDD" 224 11648,328 "a_66024_n18402#" 224 11648,328
device msubckt pfet_03v3 66112 -18402 66113 -18401 l=112 w=224 "VDD" "Q11" 224 0 "a_66024_n18402#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 65398 -18406 65399 -18405 l=112 w=224 "VSS" "Q11" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 65182 -18406 65183 -18405 l=112 w=224 "VSS" "Q11" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 64072 -18406 64073 -18405 l=112 w=224 "VSS" "D14" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 63856 -18406 63857 -18405 l=112 w=224 "VSS" "D14" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 59676 -18849 59677 -18848 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_58940_n18849#" 224 19712,624
device msubckt nfet_03v3 59460 -18849 59461 -18848 l=112 w=224 "VSS" "D15" 224 0 "a_59356_n18849#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 59244 -18849 59245 -18848 l=112 w=224 "VSS" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" 224 11648,328 "a_59356_n18849#" 224 11648,328
device msubckt nfet_03v3 59028 -18849 59029 -18848 l=112 w=224 "VSS" "Q13" 224 0 "a_58940_n18849#" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 63171 -18402 63172 -18401 l=112 w=224 "VDD" "D14" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" 224 11648,328 "a_62435_n18402#" 224 19712,624
device msubckt pfet_03v3 62955 -18402 62956 -18401 l=112 w=224 "VDD" "D14" 224 0 "a_62435_n18402#" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" 224 11648,328
device msubckt pfet_03v3 62739 -18402 62740 -18401 l=112 w=224 "VDD" "Q12" 224 0 "VDD" 224 11648,328 "a_62435_n18402#" 224 11648,328
device msubckt pfet_03v3 62523 -18402 62524 -18401 l=112 w=224 "VDD" "Q12" 224 0 "a_62435_n18402#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 61809 -18406 61810 -18405 l=112 w=224 "VSS" "Q12" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 61593 -18406 61594 -18405 l=112 w=224 "VSS" "Q12" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 60577 -18406 60578 -18405 l=112 w=224 "VSS" "D15" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 60361 -18406 60362 -18405 l=112 w=224 "VSS" "D15" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 59676 -18402 59677 -18401 l=112 w=224 "VDD" "D15" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" 224 11648,328 "a_58940_n18402#" 224 19712,624
device msubckt pfet_03v3 59460 -18402 59461 -18401 l=112 w=224 "VDD" "D15" 224 0 "a_58940_n18402#" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 59244 -18402 59245 -18401 l=112 w=224 "VDD" "Q13" 224 0 "VDD" 224 11648,328 "a_58940_n18402#" 224 11648,328
device msubckt pfet_03v3 59028 -18402 59029 -18401 l=112 w=224 "VDD" "Q13" 224 0 "a_58940_n18402#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 58314 -18406 58315 -18405 l=112 w=224 "VSS" "Q13" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 58098 -18406 58099 -18405 l=112 w=224 "VSS" "Q13" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 84797 -17741 84798 -17740 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 84581 -17741 84582 -17740 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 84365 -17741 84366 -17740 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 84149 -17741 84150 -17740 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 83738 -17741 83739 -17740 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.DFF_magic_0.D" 224 11648,328 "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt pfet_03v3 83522 -17741 83523 -17740 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_0.DFF_magic_0.D" 224 11648,328
device msubckt pfet_03v3 83306 -17741 83307 -17740 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.DFF_magic_0.D" 224 19712,624 "7b_divider_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 82846 -17741 82847 -17740 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 82630 -17741 82631 -17740 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 82414 -17741 82415 -17740 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 82198 -17741 82199 -17740 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 81762 -17741 81763 -17740 l=112 w=224 "VDD" "A1" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 81546 -17741 81547 -17740 l=112 w=224 "VDD" "A1" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 81330 -17741 81331 -17740 l=112 w=224 "VDD" "A1" 224 0 "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 81114 -17741 81115 -17740 l=112 w=224 "VDD" "A1" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 79710 -17741 79711 -17740 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "P12" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 79494 -17741 79495 -17740 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD" 224 11648,328 "P12" 224 11648,328
device msubckt pfet_03v3 79278 -17741 79279 -17740 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "P12" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 79062 -17741 79063 -17740 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD" 224 19712,624 "P12" 224 11648,328
device msubckt pfet_03v3 78602 -17749 78603 -17748 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt pfet_03v3 78386 -17749 78387 -17748 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 78170 -17749 78171 -17748 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 77710 -17749 77711 -17748 l=112 w=224 "VDD" "A1" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 77494 -17749 77495 -17748 l=112 w=224 "VDD" "A1" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 77278 -17749 77279 -17748 l=112 w=224 "VDD" "A1" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 77062 -17749 77063 -17748 l=112 w=224 "VDD" "A1" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 76447 -17748 76448 -17747 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 76231 -17748 76232 -17747 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 76015 -17748 76016 -17747 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 75799 -17748 75800 -17747 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 75388 -17748 75389 -17747 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt pfet_03v3 75172 -17748 75173 -17747 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 74956 -17748 74957 -17747 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 74496 -17748 74497 -17747 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 74280 -17748 74281 -17747 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 74064 -17748 74065 -17747 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 73848 -17748 73849 -17747 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 73412 -17748 73413 -17747 l=112 w=224 "VDD" "A1" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 73196 -17748 73197 -17747 l=112 w=224 "VDD" "A1" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 72980 -17748 72981 -17747 l=112 w=224 "VDD" "A1" 224 0 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 72764 -17748 72765 -17747 l=112 w=224 "VDD" "A1" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 71814 -17706 71815 -17705 l=112 w=224 "VDD" "VDD" 224 0 "VDD" 0 0 "VDD" 448 19712,624
device msubckt pfet_03v3 71470 -17704 71471 -17703 l=112 w=224 "VDD" "a_70734_n18991#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt pfet_03v3 71254 -17704 71255 -17703 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "a_70734_n18991#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 71038 -17704 71039 -17703 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "VDD" 224 11648,328 "a_70734_n18991#" 224 11648,328
device msubckt pfet_03v3 70822 -17704 70823 -17703 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_70734_n18991#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 69753 -17706 69754 -17705 l=112 w=224 "VDD" "VDD" 224 0 "VDD" 0 0 "VDD" 448 19712,624
device msubckt pfet_03v3 67877 -17949 67878 -17948 l=112 w=224 "VDD" "D13" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 67661 -17949 67662 -17948 l=112 w=224 "VDD" "D13" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 67445 -17949 67446 -17948 l=112 w=224 "VDD" "D13" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 67229 -17949 67230 -17948 l=112 w=224 "VDD" "D13" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 69409 -17704 69410 -17703 l=112 w=224 "VDD" "a_68673_n18991#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.3_inp_AND_magic_0.A" 224 19712,624
device msubckt pfet_03v3 69193 -17704 69194 -17703 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" 224 0 "a_68673_n18991#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 68977 -17704 68978 -17703 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" 224 0 "VDD" 224 11648,328 "a_68673_n18991#" 224 11648,328
device msubckt pfet_03v3 68761 -17704 68762 -17703 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_68673_n18991#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 66760 -17918 66761 -17917 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" 224 11648,328 "a_66024_n17918#" 224 19712,624
device msubckt pfet_03v3 66544 -17918 66545 -17917 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 0 "a_66024_n17918#" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.OUT" 224 11648,328
device msubckt pfet_03v3 66328 -17918 66329 -17917 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_66024_n17918#" 224 11648,328
device msubckt pfet_03v3 66112 -17918 66113 -17917 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 0 "a_66024_n17918#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 65614 -17949 65615 -17948 l=112 w=224 "VDD" "Q11" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 65398 -17949 65399 -17948 l=112 w=224 "VDD" "Q11" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 65182 -17949 65183 -17948 l=112 w=224 "VDD" "Q11" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 64966 -17949 64967 -17948 l=112 w=224 "VDD" "Q11" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 64288 -17949 64289 -17948 l=112 w=224 "VDD" "D14" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 64072 -17949 64073 -17948 l=112 w=224 "VDD" "D14" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 63856 -17949 63857 -17948 l=112 w=224 "VDD" "D14" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 63640 -17949 63641 -17948 l=112 w=224 "VDD" "D14" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 63171 -17918 63172 -17917 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" 224 11648,328 "a_62435_n17918#" 224 19712,624
device msubckt pfet_03v3 62955 -17918 62956 -17917 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 0 "a_62435_n17918#" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.OUT" 224 11648,328
device msubckt pfet_03v3 62739 -17918 62740 -17917 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_62435_n17918#" 224 11648,328
device msubckt pfet_03v3 62523 -17918 62524 -17917 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 0 "a_62435_n17918#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 62025 -17949 62026 -17948 l=112 w=224 "VDD" "Q12" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 61809 -17949 61810 -17948 l=112 w=224 "VDD" "Q12" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 61593 -17949 61594 -17948 l=112 w=224 "VDD" "Q12" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 61377 -17949 61378 -17948 l=112 w=224 "VDD" "Q12" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 60793 -17949 60794 -17948 l=112 w=224 "VDD" "D15" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 60577 -17949 60578 -17948 l=112 w=224 "VDD" "D15" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 60361 -17949 60362 -17948 l=112 w=224 "VDD" "D15" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 60145 -17949 60146 -17948 l=112 w=224 "VDD" "D15" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 59676 -17918 59677 -17917 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" 224 11648,328 "a_58940_n17918#" 224 19712,624
device msubckt pfet_03v3 59460 -17918 59461 -17917 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 0 "a_58940_n17918#" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 59244 -17918 59245 -17917 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_58940_n17918#" 224 11648,328
device msubckt pfet_03v3 59028 -17918 59029 -17917 l=112 w=224 "VDD" "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 0 "a_58940_n17918#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 58530 -17949 58531 -17948 l=112 w=224 "VDD" "Q13" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 58314 -17949 58315 -17948 l=112 w=224 "VDD" "Q13" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 58098 -17949 58099 -17948 l=112 w=224 "VDD" "Q13" 224 0 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 57882 -17949 57883 -17948 l=112 w=224 "VDD" "Q13" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 95214 -15937 95215 -15936 l=112 w=224 "VDD" "7b_divider_magic_0.mux_magic_0.IN1" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_2.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 94998 -15937 94999 -15936 l=112 w=224 "VDD" "7b_divider_magic_0.mux_magic_0.IN1" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.divide_by_2_1.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 94782 -15937 94783 -15936 l=112 w=224 "VDD" "7b_divider_magic_0.mux_magic_0.IN1" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_2.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 94566 -15937 94567 -15936 l=112 w=224 "VDD" "7b_divider_magic_0.mux_magic_0.IN1" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.divide_by_2_1.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 94106 -15929 94107 -15928 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 93890 -15929 93891 -15928 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 93674 -15929 93675 -15928 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 93458 -15929 93459 -15928 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 92998 -15929 92999 -15928 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_0.divide_by_2_1.tg_magic_2.IN" 224 19712,624
device msubckt pfet_03v3 92782 -15929 92783 -15928 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" 224 11648,328
device msubckt pfet_03v3 92566 -15929 92567 -15928 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" 224 19712,624 "7b_divider_magic_0.divide_by_2_1.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 91957 -15937 91958 -15936 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 91741 -15937 91742 -15936 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 91525 -15937 91526 -15936 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 91309 -15937 91310 -15936 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 86587 -16236 86588 -16235 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 86371 -16236 86372 -16235 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 86155 -16236 86156 -16235 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 85695 -16257 85696 -16256 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 0 "a_84615_n16324#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 85479 -16257 85480 -16256 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_84615_n16324#" 224 11648,328
device msubckt pfet_03v3 85263 -16257 85264 -16256 l=112 w=224 "VDD" "Q13" 224 0 "a_84615_n16324#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 85047 -16257 85048 -16256 l=112 w=224 "VDD" "Q13" 224 0 "VDD" 224 11648,328 "a_84615_n16324#" 224 11648,328
device msubckt pfet_03v3 84831 -16257 84832 -16256 l=112 w=224 "VDD" "a_84615_n16324#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 84615 -16257 84616 -16256 l=112 w=224 "VDD" "a_84615_n16324#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 90892 -15929 90893 -15928 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_1.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 90676 -15929 90677 -15928 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 90460 -15929 90461 -15928 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_1.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 90244 -15929 90245 -15928 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_1.VOUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 89784 -15929 89785 -15928 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN" 224 19712,624
device msubckt pfet_03v3 89568 -15929 89569 -15928 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 89352 -15929 89353 -15928 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 94998 -15480 94999 -15479 l=112 w=224 "VSS" "7b_divider_magic_0.mux_magic_0.IN1" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_2.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 94782 -15480 94783 -15479 l=112 w=224 "VSS" "7b_divider_magic_0.mux_magic_0.IN1" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.divide_by_2_1.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 93890 -15472 93891 -15471 l=112 w=224 "VSS" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 93674 -15472 93675 -15471 l=112 w=224 "VSS" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 86587 -15876 86588 -15875 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 86371 -15876 86372 -15875 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 86155 -15876 86156 -15875 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 84155 -16192 84156 -16191 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_83419_n16192#" 224 19712,624
device msubckt pfet_03v3 83939 -16192 83940 -16191 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 0 "a_83419_n16192#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 83723 -16192 83724 -16191 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 0 "a_83507_n15752#" 224 11648,328 "a_83419_n16192#" 224 11648,328
device msubckt pfet_03v3 83507 -16192 83508 -16191 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 0 "a_83419_n16192#" 224 19712,624 "a_83507_n15752#" 224 11648,328
device msubckt pfet_03v3 82611 -16236 82612 -16235 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 82395 -16236 82396 -16235 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 82179 -16236 82180 -16235 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 81719 -16257 81720 -16256 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 0 "a_80639_n16324#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 81503 -16257 81504 -16256 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_80639_n16324#" 224 11648,328
device msubckt pfet_03v3 81287 -16257 81288 -16256 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 224 0 "a_80639_n16324#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 81071 -16257 81072 -16256 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 224 0 "VDD" 224 11648,328 "a_80639_n16324#" 224 11648,328
device msubckt pfet_03v3 80855 -16257 80856 -16256 l=112 w=224 "VDD" "a_80639_n16324#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 80639 -16257 80640 -16256 l=112 w=224 "VDD" "a_80639_n16324#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt nfet_03v3 92998 -15470 92999 -15469 l=112 w=224 "VSS" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_0.divide_by_2_1.tg_magic_2.IN" 224 19712,624
device msubckt nfet_03v3 92782 -15470 92783 -15469 l=112 w=224 "VSS" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" 224 11648,328
device msubckt nfet_03v3 92566 -15470 92567 -15469 l=112 w=224 "VSS" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" 224 19712,624 "7b_divider_magic_0.divide_by_2_1.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 91741 -15480 91742 -15479 l=112 w=224 "VSS" "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 91525 -15480 91526 -15479 l=112 w=224 "VSS" "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 90676 -15472 90677 -15471 l=112 w=224 "VSS" "7b_divider_magic_0.OR_magic_1.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 90460 -15472 90461 -15471 l=112 w=224 "VSS" "7b_divider_magic_0.OR_magic_1.VOUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 85695 -15817 85696 -15816 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 0 "a_85159_n15817#" 224 11648,328 "a_84615_n16324#" 224 19712,624
device msubckt nfet_03v3 85479 -15817 85480 -15816 l=112 w=224 "VSS" "Q13" 224 0 "VSS" 224 11648,328 "a_85159_n15817#" 224 11648,328
device msubckt nfet_03v3 85263 -15817 85264 -15816 l=112 w=224 "VSS" "Q13" 224 0 "a_85159_n15817#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 85047 -15817 85048 -15816 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 0 "a_84615_n16324#" 224 19712,624 "a_85159_n15817#" 224 11648,328
device msubckt nfet_03v3 84615 -15817 84616 -15816 l=112 w=224 "VSS" "a_84615_n16324#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 89784 -15470 89785 -15469 l=112 w=224 "VSS" "7b_divider_magic_0.OR_magic_1.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN" 224 19712,624
device msubckt nfet_03v3 89568 -15470 89569 -15469 l=112 w=224 "VSS" "7b_divider_magic_0.OR_magic_1.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 89352 -15470 89353 -15469 l=112 w=224 "VSS" "7b_divider_magic_0.OR_magic_1.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_0.divide_by_2_1.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 84155 -15708 84156 -15707 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 0 "a_83419_n16192#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 83939 -15708 83940 -15707 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 0 "a_83507_n15752#" 224 19712,624 "a_83419_n16192#" 224 11648,328
device msubckt pfet_03v3 83507 -15708 83508 -15707 l=112 w=224 "VDD" "a_83507_n15752#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 82611 -15876 82612 -15875 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 82395 -15876 82396 -15875 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 82179 -15876 82180 -15875 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 80179 -16192 80180 -16191 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_79443_n16192#" 224 19712,624
device msubckt pfet_03v3 79963 -16192 79964 -16191 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 0 "a_79443_n16192#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 79747 -16192 79748 -16191 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 0 "a_79531_n15752#" 224 11648,328 "a_79443_n16192#" 224 11648,328
device msubckt pfet_03v3 79531 -16192 79532 -16191 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 0 "a_79443_n16192#" 224 19712,624 "a_79531_n15752#" 224 11648,328
device msubckt nfet_03v3 81719 -15817 81720 -15816 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 0 "a_81183_n15817#" 224 11648,328 "a_80639_n16324#" 224 19712,624
device msubckt nfet_03v3 81503 -15817 81504 -15816 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 224 0 "VSS" 224 11648,328 "a_81183_n15817#" 224 11648,328
device msubckt nfet_03v3 81287 -15817 81288 -15816 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 224 0 "a_81183_n15817#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 81071 -15817 81072 -15816 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 0 "a_80639_n16324#" 224 19712,624 "a_81183_n15817#" 224 11648,328
device msubckt nfet_03v3 80639 -15817 80640 -15816 l=112 w=224 "VSS" "a_80639_n16324#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 77961 -16137 77962 -16136 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 77501 -16137 77502 -16136 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "a_76533_n16137#" 224 11648,328 "a_76272_n15207#" 224 19712,624
device msubckt pfet_03v3 77285 -16137 77286 -16136 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "a_76272_n15207#" 224 11648,328 "a_76533_n16137#" 224 11648,328
device msubckt pfet_03v3 77069 -16137 77070 -16136 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "a_76533_n16137#" 224 11648,328 "a_76272_n15207#" 224 11648,328
device msubckt pfet_03v3 76853 -16137 76854 -16136 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_76533_n16137#" 224 11648,328
device msubckt pfet_03v3 76637 -16137 76638 -16136 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 0 "a_76533_n16137#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 76421 -16137 76422 -16136 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 0 "VDD" 224 19712,624 "a_76533_n16137#" 224 11648,328
device msubckt pfet_03v3 75522 -16192 75523 -16191 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 0 "a_74786_n14784#" 224 11648,328 "a_74786_n16192#" 224 19712,624
device msubckt pfet_03v3 75306 -16192 75307 -16191 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 0 "a_74786_n16192#" 224 11648,328 "a_74786_n14784#" 224 11648,328
device msubckt pfet_03v3 75090 -16192 75091 -16191 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_74786_n16192#" 224 11648,328
device msubckt pfet_03v3 74874 -16192 74875 -16191 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 0 "a_74786_n16192#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 74414 -16257 74415 -16256 l=112 w=224 "VDD" "a_73246_n15817#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 74198 -16257 74199 -16256 l=112 w=224 "VDD" "a_73246_n15817#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 73982 -16257 73983 -16256 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 224 0 "a_73246_n15817#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 73766 -16257 73767 -16256 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 224 0 "VDD" 224 11648,328 "a_73246_n15817#" 224 11648,328
device msubckt pfet_03v3 73550 -16257 73551 -16256 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 0 "a_73246_n15817#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 73334 -16257 73335 -16256 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_73246_n15817#" 224 11648,328
device msubckt nfet_03v3 86587 -15436 86588 -15435 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 86371 -15436 86372 -15435 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 86155 -15436 86156 -15435 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 80179 -15708 80180 -15707 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 0 "a_79443_n16192#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 79963 -15708 79964 -15707 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 0 "a_79531_n15752#" 224 19712,624 "a_79443_n16192#" 224 11648,328
device msubckt pfet_03v3 79531 -15708 79532 -15707 l=112 w=224 "VDD" "a_79531_n15752#" 224 0 "Q14" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 72874 -16236 72875 -16235 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 72658 -16236 72659 -16235 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 72442 -16236 72443 -16235 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 71740 -16236 71741 -16235 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 71524 -16236 71525 -16235 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 71308 -16236 71309 -16235 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 70848 -16257 70849 -16256 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 0 "a_69768_n16324#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 70632 -16257 70633 -16256 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_69768_n16324#" 224 11648,328
device msubckt pfet_03v3 70416 -16257 70417 -16256 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 224 0 "a_69768_n16324#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 70200 -16257 70201 -16256 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 224 0 "VDD" 224 11648,328 "a_69768_n16324#" 224 11648,328
device msubckt pfet_03v3 69984 -16257 69985 -16256 l=112 w=224 "VDD" "a_69768_n16324#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 69768 -16257 69769 -16256 l=112 w=224 "VDD" "a_69768_n16324#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 85695 -15063 85696 -15062 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "a_84615_n15130#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 85479 -15063 85480 -15062 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "a_84615_n15130#" 224 11648,328
device msubckt pfet_03v3 85263 -15063 85264 -15062 l=112 w=224 "VDD" "A1" 224 0 "a_84615_n15130#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 85047 -15063 85048 -15062 l=112 w=224 "VDD" "A1" 224 0 "VDD" 224 11648,328 "a_84615_n15130#" 224 11648,328
device msubckt pfet_03v3 84831 -15063 84832 -15062 l=112 w=224 "VDD" "a_84615_n15130#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 84615 -15063 84616 -15062 l=112 w=224 "VDD" "a_84615_n15130#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 84155 -15224 84156 -15223 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 0 "a_83419_n16192#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 83939 -15224 83940 -15223 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 0 "a_83507_n15752#" 224 19712,624 "a_83419_n16192#" 224 11648,328
device msubckt pfet_03v3 83507 -15224 83508 -15223 l=112 w=224 "VDD" "a_83507_n15752#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 19712,624 "VDD" 224 19712,624
device msubckt nfet_03v3 82611 -15436 82612 -15435 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 82395 -15436 82396 -15435 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 82179 -15436 82180 -15435 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 77961 -15653 77962 -15652 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 77745 -15653 77746 -15652 l=112 w=224 "VDD" "a_76533_n15653#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 77529 -15653 77530 -15652 l=112 w=224 "VDD" "a_76533_n15653#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 224 11648,328
device msubckt pfet_03v3 77069 -15653 77070 -15652 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "a_76533_n16137#" 224 11648,328 "a_76272_n15207#" 224 19712,624
device msubckt pfet_03v3 76853 -15653 76854 -15652 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_76533_n16137#" 224 11648,328
device msubckt pfet_03v3 76637 -15653 76638 -15652 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "a_76533_n15653#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 76421 -15653 76422 -15652 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "VDD" 224 19712,624 "a_76533_n15653#" 224 11648,328
device msubckt pfet_03v3 75522 -15708 75523 -15707 l=112 w=224 "VDD" "a_74786_n14784#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 19712,624
device msubckt pfet_03v3 75090 -15708 75091 -15707 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 0 "a_74786_n16192#" 224 11648,328 "a_74786_n14784#" 224 19712,624
device msubckt pfet_03v3 74874 -15708 74875 -15707 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_74786_n16192#" 224 11648,328
device msubckt nfet_03v3 74414 -15817 74415 -15816 l=112 w=224 "VSS" "a_73246_n15817#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 73982 -15817 73983 -15816 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 0 "a_73446_n15817#" 224 11648,328 "a_73246_n15817#" 224 19712,624
device msubckt nfet_03v3 73766 -15817 73767 -15816 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 224 0 "VSS" 224 11648,328 "a_73446_n15817#" 224 11648,328
device msubckt nfet_03v3 73550 -15817 73551 -15816 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 224 0 "a_73446_n15817#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 73334 -15817 73335 -15816 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 0 "a_73246_n15817#" 224 19712,624 "a_73446_n15817#" 224 11648,328
device msubckt pfet_03v3 72874 -15876 72875 -15875 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 72658 -15876 72659 -15875 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 72442 -15876 72443 -15875 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 71740 -15876 71741 -15875 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 71524 -15876 71525 -15875 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 71308 -15876 71309 -15875 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 69308 -16192 69309 -16191 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_68572_n16192#" 224 19712,624
device msubckt pfet_03v3 69092 -16192 69093 -16191 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 0 "a_68572_n16192#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 68876 -16192 68877 -16191 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 0 "a_68660_n15752#" 224 11648,328 "a_68572_n16192#" 224 11648,328
device msubckt pfet_03v3 68660 -16192 68661 -16191 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 0 "a_68572_n16192#" 224 19712,624 "a_68660_n15752#" 224 11648,328
device msubckt nfet_03v3 94947 -14700 94948 -14699 l=112 w=224 "VSS" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" 224 0 "7b_divider_magic_0.mux_magic_0.IN1" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 94731 -14700 94732 -14699 l=112 w=224 "VSS" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.mux_magic_0.IN1" 224 11648,328
device msubckt nfet_03v3 94055 -14710 94056 -14709 l=112 w=224 "VSS" "7b_divider_magic_0.OR_magic_1.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" 224 19712,624
device msubckt nfet_03v3 93839 -14710 93840 -14709 l=112 w=224 "VSS" "7b_divider_magic_0.OR_magic_1.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 93623 -14710 93624 -14709 l=112 w=224 "VSS" "7b_divider_magic_0.OR_magic_1.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" 224 19712,624 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" 224 11648,328
device msubckt nfet_03v3 92947 -14708 92948 -14707 l=112 w=224 "VSS" "7b_divider_magic_0.OR_magic_1.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 92731 -14708 92732 -14707 l=112 w=224 "VSS" "7b_divider_magic_0.OR_magic_1.VOUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 91684 -14707 91685 -14706 l=112 w=224 "VSS" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 91468 -14707 91469 -14706 l=112 w=224 "VSS" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 90841 -14709 90842 -14708 l=112 w=224 "VSS" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT" 224 19712,624
device msubckt nfet_03v3 90625 -14709 90626 -14708 l=112 w=224 "VSS" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" 224 11648,328
device msubckt nfet_03v3 90409 -14709 90410 -14708 l=112 w=224 "VSS" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" 224 19712,624 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 89733 -14707 89734 -14706 l=112 w=224 "VSS" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 89517 -14707 89518 -14706 l=112 w=224 "VSS" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 88649 -14707 88650 -14706 l=112 w=224 "VSS" "7b_divider_magic_0.OR_magic_1.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 88433 -14707 88434 -14706 l=112 w=224 "VSS" "7b_divider_magic_0.OR_magic_1.VOUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 81719 -15063 81720 -15062 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "a_80639_n15130#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 81503 -15063 81504 -15062 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "a_80639_n15130#" 224 11648,328
device msubckt pfet_03v3 81287 -15063 81288 -15062 l=112 w=224 "VDD" "D15" 224 0 "a_80639_n15130#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 81071 -15063 81072 -15062 l=112 w=224 "VDD" "D15" 224 0 "VDD" 224 11648,328 "a_80639_n15130#" 224 11648,328
device msubckt pfet_03v3 80855 -15063 80856 -15062 l=112 w=224 "VDD" "a_80639_n15130#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 80639 -15063 80640 -15062 l=112 w=224 "VDD" "a_80639_n15130#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 80179 -15224 80180 -15223 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 0 "a_79443_n16192#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 79963 -15224 79964 -15223 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 0 "a_79531_n15752#" 224 19712,624 "a_79443_n16192#" 224 11648,328
device msubckt pfet_03v3 79531 -15224 79532 -15223 l=112 w=224 "VDD" "a_79531_n15752#" 224 0 "Q14" 224 19712,624 "VDD" 224 19712,624
device msubckt nfet_03v3 70848 -15817 70849 -15816 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 0 "a_70312_n15817#" 224 11648,328 "a_69768_n16324#" 224 19712,624
device msubckt nfet_03v3 70632 -15817 70633 -15816 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 224 0 "VSS" 224 11648,328 "a_70312_n15817#" 224 11648,328
device msubckt nfet_03v3 70416 -15817 70417 -15816 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 224 0 "a_70312_n15817#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 70200 -15817 70201 -15816 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 0 "a_69768_n16324#" 224 19712,624 "a_70312_n15817#" 224 11648,328
device msubckt nfet_03v3 69768 -15817 69769 -15816 l=112 w=224 "VSS" "a_69768_n16324#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 67761 -16137 67762 -16136 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 0 "a_66793_n16137#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 67545 -16137 67546 -16136 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_66793_n16137#" 224 11648,328
device msubckt pfet_03v3 67329 -16137 67330 -16136 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 0 "a_66793_n16137#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 67113 -16137 67114 -16136 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "a_66593_n16137#" 224 11648,328 "a_66793_n16137#" 224 11648,328
device msubckt pfet_03v3 66897 -16137 66898 -16136 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "a_66793_n16137#" 224 11648,328 "a_66593_n16137#" 224 11648,328
device msubckt pfet_03v3 66681 -16137 66682 -16136 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "a_66593_n16137#" 224 19712,624 "a_66793_n16137#" 224 11648,328
device msubckt pfet_03v3 66221 -16137 66222 -16136 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 64842 -16192 64843 -16191 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 0 "a_64106_n14784#" 224 11648,328 "a_64106_n16192#" 224 19712,624
device msubckt pfet_03v3 64626 -16192 64627 -16191 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 0 "a_64106_n16192#" 224 11648,328 "a_64106_n14784#" 224 11648,328
device msubckt pfet_03v3 64410 -16192 64411 -16191 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_64106_n16192#" 224 11648,328
device msubckt pfet_03v3 64194 -16192 64195 -16191 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 0 "a_64106_n16192#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 63734 -16257 63735 -16256 l=112 w=224 "VDD" "a_62566_n15817#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 63518 -16257 63519 -16256 l=112 w=224 "VDD" "a_62566_n15817#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 63302 -16257 63303 -16256 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 224 0 "a_62566_n15817#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 63086 -16257 63087 -16256 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 224 0 "VDD" 224 11648,328 "a_62566_n15817#" 224 11648,328
device msubckt pfet_03v3 62870 -16257 62871 -16256 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 0 "a_62566_n15817#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 62654 -16257 62655 -16256 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_62566_n15817#" 224 11648,328
device msubckt pfet_03v3 69308 -15708 69309 -15707 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 0 "a_68572_n16192#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 69092 -15708 69093 -15707 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 0 "a_68660_n15752#" 224 19712,624 "a_68572_n16192#" 224 11648,328
device msubckt pfet_03v3 68660 -15708 68661 -15707 l=112 w=224 "VDD" "a_68660_n15752#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 62194 -16236 62195 -16235 l=112 w=224 "VDD" "LD1" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 61978 -16236 61979 -16235 l=112 w=224 "VDD" "LD1" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 61762 -16236 61763 -16235 l=112 w=224 "VDD" "LD1" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 60866 -16192 60867 -16191 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 0 "a_60130_n14784#" 224 11648,328 "a_60130_n16192#" 224 19712,624
device msubckt pfet_03v3 60650 -16192 60651 -16191 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 0 "a_60130_n16192#" 224 11648,328 "a_60130_n14784#" 224 11648,328
device msubckt pfet_03v3 60434 -16192 60435 -16191 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_60130_n16192#" 224 11648,328
device msubckt pfet_03v3 60218 -16192 60219 -16191 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 0 "a_60130_n16192#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 59758 -16257 59759 -16256 l=112 w=224 "VDD" "a_58590_n15817#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 59542 -16257 59543 -16256 l=112 w=224 "VDD" "a_58590_n15817#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 59326 -16257 59327 -16256 l=112 w=224 "VDD" "Q14" 224 0 "a_58590_n15817#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 59110 -16257 59111 -16256 l=112 w=224 "VDD" "Q14" 224 0 "VDD" 224 11648,328 "a_58590_n15817#" 224 11648,328
device msubckt pfet_03v3 58894 -16257 58895 -16256 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 0 "a_58590_n15817#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 58678 -16257 58679 -16256 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_58590_n15817#" 224 11648,328
device msubckt nfet_03v3 85695 -14623 85696 -14622 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "a_85159_n14623#" 224 11648,328 "a_84615_n15130#" 224 19712,624
device msubckt nfet_03v3 85479 -14623 85480 -14622 l=112 w=224 "VSS" "A1" 224 0 "VSS" 224 11648,328 "a_85159_n14623#" 224 11648,328
device msubckt nfet_03v3 85263 -14623 85264 -14622 l=112 w=224 "VSS" "A1" 224 0 "a_85159_n14623#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 85047 -14623 85048 -14622 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "a_84615_n15130#" 224 19712,624 "a_85159_n14623#" 224 11648,328
device msubckt nfet_03v3 84615 -14623 84616 -14622 l=112 w=224 "VSS" "a_84615_n15130#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 84155 -14784 84156 -14783 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_83507_n15752#" 224 19712,624
device msubckt nfet_03v3 83939 -14784 83940 -14783 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 0 "a_83507_n15752#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 83507 -14784 83508 -14783 l=112 w=224 "VSS" "a_83507_n15752#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 78304 -15207 78305 -15206 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 224 0 "VSS" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 224 19712,624
device msubckt nfet_03v3 78088 -15207 78089 -15206 l=112 w=224 "VSS" "a_76533_n15653#" 224 0 "a_77552_n15207#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 77872 -15207 77873 -15206 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 224 11648,328 "a_77552_n15207#" 224 11648,328
device msubckt nfet_03v3 77656 -15207 77657 -15206 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "a_77552_n15207#" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_1.QB" 224 11648,328
device msubckt nfet_03v3 77440 -15207 77441 -15206 l=112 w=224 "VSS" "a_76533_n15653#" 224 0 "VSS" 224 11648,328 "a_77552_n15207#" 224 11648,328
device msubckt nfet_03v3 77224 -15207 77225 -15206 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "a_76688_n15207#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 77008 -15207 77009 -15206 l=112 w=224 "VSS" "a_76272_n15207#" 224 0 "a_76533_n15653#" 224 11648,328 "a_76688_n15207#" 224 11648,328
device msubckt nfet_03v3 76792 -15207 76793 -15206 l=112 w=224 "VSS" "a_76272_n15207#" 224 0 "a_76688_n15207#" 224 11648,328 "a_76533_n15653#" 224 11648,328
device msubckt nfet_03v3 76576 -15207 76577 -15206 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "VSS" 224 11648,328 "a_76688_n15207#" 224 11648,328
device msubckt nfet_03v3 76360 -15207 76361 -15206 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 0 "a_76272_n15207#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 75522 -15224 75523 -15223 l=112 w=224 "VDD" "a_74786_n14784#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 19712,624
device msubckt pfet_03v3 75090 -15224 75091 -15223 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 0 "a_74786_n16192#" 224 11648,328 "a_74786_n14784#" 224 19712,624
device msubckt pfet_03v3 74874 -15224 74875 -15223 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_74786_n16192#" 224 11648,328
device msubckt nfet_03v3 72874 -15436 72875 -15435 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 72658 -15436 72659 -15435 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 72442 -15436 72443 -15435 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 71740 -15436 71741 -15435 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 71524 -15436 71525 -15435 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 71308 -15436 71309 -15435 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 67761 -15653 67762 -15652 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "a_66094_n15251#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 67545 -15653 67546 -15652 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "VDD" 224 11648,328 "a_66094_n15251#" 224 11648,328
device msubckt pfet_03v3 67329 -15653 67330 -15652 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 0 "a_66793_n16137#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 67113 -15653 67114 -15652 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "a_66593_n16137#" 224 19712,624 "a_66793_n16137#" 224 11648,328
device msubckt pfet_03v3 66653 -15653 66654 -15652 l=112 w=224 "VDD" "a_66094_n15251#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 66437 -15653 66438 -15652 l=112 w=224 "VDD" "a_66094_n15251#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 224 11648,328
device msubckt pfet_03v3 66221 -15653 66222 -15652 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 64842 -15708 64843 -15707 l=112 w=224 "VDD" "a_64106_n14784#" 224 0 "VDD" 224 19712,624 "Q15" 224 19712,624
device msubckt pfet_03v3 64410 -15708 64411 -15707 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 0 "a_64106_n16192#" 224 11648,328 "a_64106_n14784#" 224 19712,624
device msubckt pfet_03v3 64194 -15708 64195 -15707 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_64106_n16192#" 224 11648,328
device msubckt nfet_03v3 63734 -15817 63735 -15816 l=112 w=224 "VSS" "a_62566_n15817#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 63302 -15817 63303 -15816 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 0 "a_62766_n15817#" 224 11648,328 "a_62566_n15817#" 224 19712,624
device msubckt nfet_03v3 63086 -15817 63087 -15816 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 224 0 "VSS" 224 11648,328 "a_62766_n15817#" 224 11648,328
device msubckt nfet_03v3 62870 -15817 62871 -15816 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 224 0 "a_62766_n15817#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 62654 -15817 62655 -15816 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 0 "a_62566_n15817#" 224 19712,624 "a_62766_n15817#" 224 11648,328
device msubckt pfet_03v3 62194 -15876 62195 -15875 l=112 w=224 "VDD" "LD1" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 61978 -15876 61979 -15875 l=112 w=224 "VDD" "LD1" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 61762 -15876 61763 -15875 l=112 w=224 "VDD" "LD1" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 58218 -16236 58219 -16235 l=112 w=224 "VDD" "LD1" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 58002 -16236 58003 -16235 l=112 w=224 "VDD" "LD1" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 57786 -16236 57787 -16235 l=112 w=224 "VDD" "LD1" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 95163 -14243 95164 -14242 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" 224 0 "7b_divider_magic_0.mux_magic_0.IN1" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 94947 -14243 94948 -14242 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.mux_magic_0.IN1" 224 11648,328
device msubckt pfet_03v3 94731 -14243 94732 -14242 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" 224 0 "7b_divider_magic_0.mux_magic_0.IN1" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 94515 -14243 94516 -14242 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.mux_magic_0.IN1" 224 11648,328
device msubckt pfet_03v3 94055 -14251 94056 -14250 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" 224 19712,624
device msubckt pfet_03v3 93839 -14251 93840 -14250 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 93623 -14251 93624 -14250 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" 224 19712,624 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" 224 11648,328
device msubckt pfet_03v3 93163 -14251 93164 -14250 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_1.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 92947 -14251 92948 -14250 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 92731 -14251 92732 -14250 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_1.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 92515 -14251 92516 -14250 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_1.VOUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 81719 -14623 81720 -14622 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "a_81183_n14623#" 224 11648,328 "a_80639_n15130#" 224 19712,624
device msubckt nfet_03v3 81503 -14623 81504 -14622 l=112 w=224 "VSS" "D15" 224 0 "VSS" 224 11648,328 "a_81183_n14623#" 224 11648,328
device msubckt nfet_03v3 81287 -14623 81288 -14622 l=112 w=224 "VSS" "D15" 224 0 "a_81183_n14623#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 81071 -14623 81072 -14622 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "a_80639_n15130#" 224 19712,624 "a_81183_n14623#" 224 11648,328
device msubckt nfet_03v3 80639 -14623 80640 -14622 l=112 w=224 "VSS" "a_80639_n15130#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 80179 -14784 80180 -14783 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_79531_n15752#" 224 19712,624
device msubckt nfet_03v3 79963 -14784 79964 -14783 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 0 "a_79531_n15752#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 79531 -14784 79532 -14783 l=112 w=224 "VSS" "a_79531_n15752#" 224 0 "Q14" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 74414 -15063 74415 -15062 l=112 w=224 "VDD" "a_73246_n14623#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 74198 -15063 74199 -15062 l=112 w=224 "VDD" "a_73246_n14623#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 73982 -15063 73983 -15062 l=112 w=224 "VDD" "D14" 224 0 "a_73246_n14623#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 73766 -15063 73767 -15062 l=112 w=224 "VDD" "D14" 224 0 "VDD" 224 11648,328 "a_73246_n14623#" 224 11648,328
device msubckt pfet_03v3 73550 -15063 73551 -15062 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "a_73246_n14623#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 73334 -15063 73335 -15062 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "a_73246_n14623#" 224 11648,328
device msubckt pfet_03v3 70848 -15063 70849 -15062 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "a_69768_n15130#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 70632 -15063 70633 -15062 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "a_69768_n15130#" 224 11648,328
device msubckt pfet_03v3 70416 -15063 70417 -15062 l=112 w=224 "VDD" "D16G" 224 0 "a_69768_n15130#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 70200 -15063 70201 -15062 l=112 w=224 "VDD" "D16G" 224 0 "VDD" 224 11648,328 "a_69768_n15130#" 224 11648,328
device msubckt pfet_03v3 69984 -15063 69985 -15062 l=112 w=224 "VDD" "a_69768_n15130#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 69768 -15063 69769 -15062 l=112 w=224 "VDD" "a_69768_n15130#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 69308 -15224 69309 -15223 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 0 "a_68572_n16192#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 69092 -15224 69093 -15223 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 0 "a_68660_n15752#" 224 19712,624 "a_68572_n16192#" 224 11648,328
device msubckt pfet_03v3 68660 -15224 68661 -15223 l=112 w=224 "VDD" "a_68660_n15752#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 60866 -15708 60867 -15707 l=112 w=224 "VDD" "a_60130_n14784#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 60434 -15708 60435 -15707 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 0 "a_60130_n16192#" 224 11648,328 "a_60130_n14784#" 224 19712,624
device msubckt pfet_03v3 60218 -15708 60219 -15707 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_60130_n16192#" 224 11648,328
device msubckt nfet_03v3 59758 -15817 59759 -15816 l=112 w=224 "VSS" "a_58590_n15817#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 59326 -15817 59327 -15816 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 0 "a_58790_n15817#" 224 11648,328 "a_58590_n15817#" 224 19712,624
device msubckt nfet_03v3 59110 -15817 59111 -15816 l=112 w=224 "VSS" "Q14" 224 0 "VSS" 224 11648,328 "a_58790_n15817#" 224 11648,328
device msubckt nfet_03v3 58894 -15817 58895 -15816 l=112 w=224 "VSS" "Q14" 224 0 "a_58790_n15817#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 58678 -15817 58679 -15816 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 0 "a_58590_n15817#" 224 19712,624 "a_58790_n15817#" 224 11648,328
device msubckt pfet_03v3 58218 -15876 58219 -15875 l=112 w=224 "VDD" "LD1" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 58002 -15876 58003 -15875 l=112 w=224 "VDD" "LD1" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 57786 -15876 57787 -15875 l=112 w=224 "VDD" "LD1" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 75522 -14784 75523 -14783 l=112 w=224 "VSS" "a_74786_n14784#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 19712,624
device msubckt nfet_03v3 75090 -14784 75091 -14783 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_74786_n14784#" 224 19712,624
device msubckt nfet_03v3 74874 -14784 74875 -14783 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 0 "a_74786_n14784#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 67822 -15207 67823 -15206 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 0 "VSS" 224 11648,328 "a_66593_n16137#" 224 19712,624
device msubckt nfet_03v3 67606 -15207 67607 -15206 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "a_67070_n15207#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 67390 -15207 67391 -15206 l=112 w=224 "VSS" "a_66593_n16137#" 224 0 "a_66094_n15251#" 224 11648,328 "a_67070_n15207#" 224 11648,328
device msubckt nfet_03v3 67174 -15207 67175 -15206 l=112 w=224 "VSS" "a_66593_n16137#" 224 0 "a_67070_n15207#" 224 11648,328 "a_66094_n15251#" 224 11648,328
device msubckt nfet_03v3 66958 -15207 66959 -15206 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "VSS" 224 11648,328 "a_67070_n15207#" 224 11648,328
device msubckt nfet_03v3 66742 -15207 66743 -15206 l=112 w=224 "VSS" "a_66094_n15251#" 224 0 "a_66206_n15207#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 66526 -15207 66527 -15206 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 224 11648,328 "a_66206_n15207#" 224 11648,328
device msubckt nfet_03v3 66310 -15207 66311 -15206 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "a_66206_n15207#" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 224 11648,328
device msubckt nfet_03v3 66094 -15207 66095 -15206 l=112 w=224 "VSS" "a_66094_n15251#" 224 0 "VSS" 224 11648,328 "a_66206_n15207#" 224 11648,328
device msubckt nfet_03v3 65878 -15207 65879 -15206 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.QB" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 64842 -15224 64843 -15223 l=112 w=224 "VDD" "a_64106_n14784#" 224 0 "VDD" 224 19712,624 "Q15" 224 19712,624
device msubckt pfet_03v3 64410 -15224 64411 -15223 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 0 "a_64106_n16192#" 224 11648,328 "a_64106_n14784#" 224 19712,624
device msubckt pfet_03v3 64194 -15224 64195 -15223 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_64106_n16192#" 224 11648,328
device msubckt nfet_03v3 62194 -15436 62195 -15435 l=112 w=224 "VSS" "LD1" 224 0 "VSS" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 61978 -15436 61979 -15435 l=112 w=224 "VSS" "LD1" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 61762 -15436 61763 -15435 l=112 w=224 "VSS" "LD1" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 91900 -14250 91901 -14249 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 91684 -14250 91685 -14249 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 91468 -14250 91469 -14249 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 91252 -14250 91253 -14249 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.divide_by_2_1.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 90841 -14250 90842 -14249 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT" 224 19712,624
device msubckt pfet_03v3 90625 -14250 90626 -14249 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" 224 11648,328
device msubckt pfet_03v3 90409 -14250 90410 -14249 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.IN" 224 19712,624 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 89949 -14250 89950 -14249 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 89733 -14250 89734 -14249 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 89517 -14250 89518 -14249 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 89301 -14250 89302 -14249 l=112 w=224 "VDD" "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 88865 -14250 88866 -14249 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_1.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 88649 -14250 88650 -14249 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 88433 -14250 88434 -14249 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_1.VOUT" 224 0 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 88217 -14250 88218 -14249 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_1.VOUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.divide_by_2_1.tg_magic_3.CLK" 224 11648,328
device msubckt nfet_03v3 74414 -14623 74415 -14622 l=112 w=224 "VSS" "a_73246_n14623#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 73982 -14623 73983 -14622 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "a_73446_n14623#" 224 11648,328 "a_73246_n14623#" 224 19712,624
device msubckt nfet_03v3 73766 -14623 73767 -14622 l=112 w=224 "VSS" "D14" 224 0 "VSS" 224 11648,328 "a_73446_n14623#" 224 11648,328
device msubckt nfet_03v3 73550 -14623 73551 -14622 l=112 w=224 "VSS" "D14" 224 0 "a_73446_n14623#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 73334 -14623 73335 -14622 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "a_73246_n14623#" 224 19712,624 "a_73446_n14623#" 224 11648,328
device msubckt nfet_03v3 70848 -14623 70849 -14622 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "a_70312_n14623#" 224 11648,328 "a_69768_n15130#" 224 19712,624
device msubckt nfet_03v3 70632 -14623 70633 -14622 l=112 w=224 "VSS" "D16G" 224 0 "VSS" 224 11648,328 "a_70312_n14623#" 224 11648,328
device msubckt nfet_03v3 70416 -14623 70417 -14622 l=112 w=224 "VSS" "D16G" 224 0 "a_70312_n14623#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 70200 -14623 70201 -14622 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "a_69768_n15130#" 224 19712,624 "a_70312_n14623#" 224 11648,328
device msubckt nfet_03v3 69768 -14623 69769 -14622 l=112 w=224 "VSS" "a_69768_n15130#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 69308 -14784 69309 -14783 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_68660_n15752#" 224 19712,624
device msubckt nfet_03v3 69092 -14784 69093 -14783 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 0 "a_68660_n15752#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 68660 -14784 68661 -14783 l=112 w=224 "VSS" "a_68660_n15752#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 63734 -15063 63735 -15062 l=112 w=224 "VDD" "a_62566_n14623#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 63518 -15063 63519 -15062 l=112 w=224 "VDD" "a_62566_n14623#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 63302 -15063 63303 -15062 l=112 w=224 "VDD" "D16" 224 0 "a_62566_n14623#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 63086 -15063 63087 -15062 l=112 w=224 "VDD" "D16" 224 0 "VDD" 224 11648,328 "a_62566_n14623#" 224 11648,328
device msubckt pfet_03v3 62870 -15063 62871 -15062 l=112 w=224 "VDD" "LD1" 224 0 "a_62566_n14623#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 62654 -15063 62655 -15062 l=112 w=224 "VDD" "LD1" 224 0 "VDD" 224 19712,624 "a_62566_n14623#" 224 11648,328
device msubckt pfet_03v3 60866 -15224 60867 -15223 l=112 w=224 "VDD" "a_60130_n14784#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 60434 -15224 60435 -15223 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 0 "a_60130_n16192#" 224 11648,328 "a_60130_n14784#" 224 19712,624
device msubckt pfet_03v3 60218 -15224 60219 -15223 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_60130_n16192#" 224 11648,328
device msubckt nfet_03v3 58218 -15436 58219 -15435 l=112 w=224 "VSS" "LD1" 224 0 "VSS" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 58002 -15436 58003 -15435 l=112 w=224 "VSS" "LD1" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 57786 -15436 57787 -15435 l=112 w=224 "VSS" "LD1" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 64842 -14784 64843 -14783 l=112 w=224 "VSS" "a_64106_n14784#" 224 0 "VSS" 224 19712,624 "Q15" 224 19712,624
device msubckt nfet_03v3 64410 -14784 64411 -14783 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_64106_n14784#" 224 19712,624
device msubckt nfet_03v3 64194 -14784 64195 -14783 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 0 "a_64106_n14784#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 59758 -15063 59759 -15062 l=112 w=224 "VDD" "a_58590_n14623#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 59542 -15063 59543 -15062 l=112 w=224 "VDD" "a_58590_n14623#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 59326 -15063 59327 -15062 l=112 w=224 "VDD" "A1" 224 0 "a_58590_n14623#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 59110 -15063 59111 -15062 l=112 w=224 "VDD" "A1" 224 0 "VDD" 224 11648,328 "a_58590_n14623#" 224 11648,328
device msubckt pfet_03v3 58894 -15063 58895 -15062 l=112 w=224 "VDD" "LD1" 224 0 "a_58590_n14623#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 58678 -15063 58679 -15062 l=112 w=224 "VDD" "LD1" 224 0 "VDD" 224 19712,624 "a_58590_n14623#" 224 11648,328
device msubckt nfet_03v3 63734 -14623 63735 -14622 l=112 w=224 "VSS" "a_62566_n14623#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 63302 -14623 63303 -14622 l=112 w=224 "VSS" "LD1" 224 0 "a_62766_n14623#" 224 11648,328 "a_62566_n14623#" 224 19712,624
device msubckt nfet_03v3 63086 -14623 63087 -14622 l=112 w=224 "VSS" "D16" 224 0 "VSS" 224 11648,328 "a_62766_n14623#" 224 11648,328
device msubckt nfet_03v3 62870 -14623 62871 -14622 l=112 w=224 "VSS" "D16" 224 0 "a_62766_n14623#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 62654 -14623 62655 -14622 l=112 w=224 "VSS" "LD1" 224 0 "a_62566_n14623#" 224 19712,624 "a_62766_n14623#" 224 11648,328
device msubckt nfet_03v3 60866 -14784 60867 -14783 l=112 w=224 "VSS" "a_60130_n14784#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 19712,624
device msubckt nfet_03v3 60434 -14784 60435 -14783 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_60130_n14784#" 224 19712,624
device msubckt nfet_03v3 60218 -14784 60219 -14783 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 0 "a_60130_n14784#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 59758 -14623 59759 -14622 l=112 w=224 "VSS" "a_58590_n14623#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 59326 -14623 59327 -14622 l=112 w=224 "VSS" "LD1" 224 0 "a_58790_n14623#" 224 11648,328 "a_58590_n14623#" 224 19712,624
device msubckt nfet_03v3 59110 -14623 59111 -14622 l=112 w=224 "VSS" "A1" 224 0 "VSS" 224 11648,328 "a_58790_n14623#" 224 11648,328
device msubckt nfet_03v3 58894 -14623 58895 -14622 l=112 w=224 "VSS" "A1" 224 0 "a_58790_n14623#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 58678 -14623 58679 -14622 l=112 w=224 "VSS" "LD1" 224 0 "a_58590_n14623#" 224 19712,624 "a_58790_n14623#" 224 11648,328
device msubckt nfet_03v3 88482 -13362 88483 -13361 l=112 w=224 "VSS" "a_87746_n13362#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.OR_magic_1.VOUT" 224 19712,624
device msubckt nfet_03v3 88050 -13362 88051 -13361 l=112 w=224 "VSS" "P12" 224 0 "VSS" 224 11648,328 "a_87746_n13362#" 224 19712,624
device msubckt nfet_03v3 87834 -13362 87835 -13361 l=112 w=224 "VSS" "7b_divider_magic_0.OR_magic_2.A" 224 0 "a_87746_n13362#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 85695 -13513 85696 -13512 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "a_85159_n13513#" 224 11648,328 "a_84615_n13557#" 224 19712,624
device msubckt nfet_03v3 85479 -13513 85480 -13512 l=112 w=224 "VSS" "D15" 224 0 "VSS" 224 11648,328 "a_85159_n13513#" 224 11648,328
device msubckt nfet_03v3 85263 -13513 85264 -13512 l=112 w=224 "VSS" "D15" 224 0 "a_85159_n13513#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 85047 -13513 85048 -13512 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "a_84615_n13557#" 224 19712,624 "a_85159_n13513#" 224 11648,328
device msubckt nfet_03v3 84615 -13513 84616 -13512 l=112 w=224 "VSS" "a_84615_n13557#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 84155 -13352 84156 -13351 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_83507_n13396#" 224 19712,624
device msubckt nfet_03v3 83939 -13352 83940 -13351 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 0 "a_83507_n13396#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 83507 -13352 83508 -13351 l=112 w=224 "VSS" "a_83507_n13396#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 88482 -12922 88483 -12921 l=112 w=224 "VDD" "a_87746_n13362#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.OR_magic_1.VOUT" 224 19712,624
device msubckt pfet_03v3 88050 -12922 88051 -12921 l=112 w=224 "VDD" "P12" 224 0 "a_87746_n11954#" 224 11648,328 "a_87746_n13362#" 224 19712,624
device msubckt pfet_03v3 87834 -12922 87835 -12921 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_2.A" 224 0 "VDD" 224 19712,624 "a_87746_n11954#" 224 11648,328
device msubckt pfet_03v3 85695 -13073 85696 -13072 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "a_84615_n13557#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 85479 -13073 85480 -13072 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "a_84615_n13557#" 224 11648,328
device msubckt pfet_03v3 85263 -13073 85264 -13072 l=112 w=224 "VDD" "D15" 224 0 "a_84615_n13557#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 85047 -13073 85048 -13072 l=112 w=224 "VDD" "D15" 224 0 "VDD" 224 11648,328 "a_84615_n13557#" 224 11648,328
device msubckt pfet_03v3 84831 -13073 84832 -13072 l=112 w=224 "VDD" "a_84615_n13557#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 84615 -13073 84616 -13072 l=112 w=224 "VDD" "a_84615_n13557#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 79498 -13352 79499 -13351 l=112 w=224 "VSS" "a_78762_n13352#" 224 0 "VSS" 224 19712,624 "Q13" 224 19712,624
device msubckt nfet_03v3 79066 -13352 79067 -13351 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_78762_n13352#" 224 19712,624
device msubckt nfet_03v3 78850 -13352 78851 -13351 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 0 "a_78762_n13352#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 78390 -13513 78391 -13512 l=112 w=224 "VSS" "a_77222_n13513#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 77958 -13513 77959 -13512 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "a_77422_n13513#" 224 11648,328 "a_77222_n13513#" 224 19712,624
device msubckt nfet_03v3 77742 -13513 77743 -13512 l=112 w=224 "VSS" "D14" 224 0 "VSS" 224 11648,328 "a_77422_n13513#" 224 11648,328
device msubckt nfet_03v3 77526 -13513 77527 -13512 l=112 w=224 "VSS" "D14" 224 0 "a_77422_n13513#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 77310 -13513 77311 -13512 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "a_77222_n13513#" 224 19712,624 "a_77422_n13513#" 224 11648,328
device msubckt nfet_03v3 86587 -12700 86588 -12699 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 86371 -12700 86372 -12699 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 86155 -12700 86156 -12699 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 84155 -12912 84156 -12911 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 0 "a_83419_n11944#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 83939 -12912 83940 -12911 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 0 "a_83507_n13396#" 224 19712,624 "a_83419_n11944#" 224 11648,328
device msubckt pfet_03v3 83507 -12912 83508 -12911 l=112 w=224 "VDD" "a_83507_n13396#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 19712,624 "VDD" 224 19712,624
device msubckt nfet_03v3 82669 -12929 82670 -12928 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 0 "VSS" 224 11648,328 "a_81440_n11999#" 224 19712,624
device msubckt nfet_03v3 82453 -12929 82454 -12928 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "a_81917_n12929#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 82237 -12929 82238 -12928 l=112 w=224 "VSS" "a_81440_n11999#" 224 0 "a_80941_n13148#" 224 11648,328 "a_81917_n12929#" 224 11648,328
device msubckt nfet_03v3 82021 -12929 82022 -12928 l=112 w=224 "VSS" "a_81440_n11999#" 224 0 "a_81917_n12929#" 224 11648,328 "a_80941_n13148#" 224 11648,328
device msubckt nfet_03v3 81805 -12929 81806 -12928 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "VSS" 224 11648,328 "a_81917_n12929#" 224 11648,328
device msubckt nfet_03v3 81589 -12929 81590 -12928 l=112 w=224 "VSS" "a_80941_n13148#" 224 0 "a_81053_n12929#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 81373 -12929 81374 -12928 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" 224 11648,328 "a_81053_n12929#" 224 11648,328
device msubckt nfet_03v3 81157 -12929 81158 -12928 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "a_81053_n12929#" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" 224 11648,328
device msubckt nfet_03v3 80941 -12929 80942 -12928 l=112 w=224 "VSS" "a_80941_n13148#" 224 0 "VSS" 224 11648,328 "a_81053_n12929#" 224 11648,328
device msubckt nfet_03v3 80725 -12929 80726 -12928 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 75522 -13352 75523 -13351 l=112 w=224 "VSS" "a_74786_n13352#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 19712,624
device msubckt nfet_03v3 75090 -13352 75091 -13351 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_74786_n13352#" 224 19712,624
device msubckt nfet_03v3 74874 -13352 74875 -13351 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 0 "a_74786_n13352#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 74414 -13513 74415 -13512 l=112 w=224 "VSS" "a_73246_n13513#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 73982 -13513 73983 -13512 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "a_73446_n13513#" 224 11648,328 "a_73246_n13513#" 224 19712,624
device msubckt nfet_03v3 73766 -13513 73767 -13512 l=112 w=224 "VSS" "A1" 224 0 "VSS" 224 11648,328 "a_73446_n13513#" 224 11648,328
device msubckt nfet_03v3 73550 -13513 73551 -13512 l=112 w=224 "VSS" "A1" 224 0 "a_73446_n13513#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 73334 -13513 73335 -13512 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "a_73246_n13513#" 224 19712,624 "a_73446_n13513#" 224 11648,328
device msubckt nfet_03v3 70848 -13513 70849 -13512 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "a_70312_n13513#" 224 11648,328 "a_69768_n13557#" 224 19712,624
device msubckt nfet_03v3 70632 -13513 70633 -13512 l=112 w=224 "VSS" "A1" 224 0 "VSS" 224 11648,328 "a_70312_n13513#" 224 11648,328
device msubckt nfet_03v3 70416 -13513 70417 -13512 l=112 w=224 "VSS" "A1" 224 0 "a_70312_n13513#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 70200 -13513 70201 -13512 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "a_69768_n13557#" 224 19712,624 "a_70312_n13513#" 224 11648,328
device msubckt nfet_03v3 69768 -13513 69769 -13512 l=112 w=224 "VSS" "a_69768_n13557#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 88482 -12438 88483 -12437 l=112 w=224 "VDD" "a_87746_n13362#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.OR_magic_1.VOUT" 224 19712,624
device msubckt pfet_03v3 88050 -12438 88051 -12437 l=112 w=224 "VDD" "P12" 224 0 "a_87746_n11954#" 224 11648,328 "a_87746_n13362#" 224 19712,624
device msubckt pfet_03v3 87834 -12438 87835 -12437 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_2.A" 224 0 "VDD" 224 19712,624 "a_87746_n11954#" 224 11648,328
device msubckt pfet_03v3 79498 -12912 79499 -12911 l=112 w=224 "VDD" "a_78762_n13352#" 224 0 "VDD" 224 19712,624 "Q13" 224 19712,624
device msubckt pfet_03v3 79066 -12912 79067 -12911 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 0 "a_78762_n11944#" 224 11648,328 "a_78762_n13352#" 224 19712,624
device msubckt pfet_03v3 78850 -12912 78851 -12911 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_78762_n11944#" 224 11648,328
device msubckt pfet_03v3 78390 -13073 78391 -13072 l=112 w=224 "VDD" "a_77222_n13513#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 78174 -13073 78175 -13072 l=112 w=224 "VDD" "a_77222_n13513#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 77958 -13073 77959 -13072 l=112 w=224 "VDD" "D14" 224 0 "a_77222_n13513#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 77742 -13073 77743 -13072 l=112 w=224 "VDD" "D14" 224 0 "VDD" 224 11648,328 "a_77222_n13513#" 224 11648,328
device msubckt pfet_03v3 77526 -13073 77527 -13072 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "a_77222_n13513#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 77310 -13073 77311 -13072 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "a_77222_n13513#" 224 11648,328
device msubckt nfet_03v3 69308 -13352 69309 -13351 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_68660_n13396#" 224 19712,624
device msubckt nfet_03v3 69092 -13352 69093 -13351 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 0 "a_68660_n13396#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 68660 -13352 68661 -13351 l=112 w=224 "VSS" "a_68660_n13396#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 66872 -13513 66873 -13512 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "a_66336_n13513#" 224 11648,328 "a_65792_n13557#" 224 19712,624
device msubckt nfet_03v3 66656 -13513 66657 -13512 l=112 w=224 "VSS" "D16G" 224 0 "VSS" 224 11648,328 "a_66336_n13513#" 224 11648,328
device msubckt nfet_03v3 66440 -13513 66441 -13512 l=112 w=224 "VSS" "D16G" 224 0 "a_66336_n13513#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 66224 -13513 66225 -13512 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "a_65792_n13557#" 224 19712,624 "a_66336_n13513#" 224 11648,328
device msubckt nfet_03v3 65792 -13513 65793 -13512 l=112 w=224 "VSS" "a_65792_n13557#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 86587 -12260 86588 -12259 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 86371 -12260 86372 -12259 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 86155 -12260 86156 -12259 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 85695 -12319 85696 -12318 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 0 "a_85159_n12319#" 224 11648,328 "a_84615_n12363#" 224 19712,624
device msubckt nfet_03v3 85479 -12319 85480 -12318 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" 224 0 "VSS" 224 11648,328 "a_85159_n12319#" 224 11648,328
device msubckt nfet_03v3 85263 -12319 85264 -12318 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" 224 0 "a_85159_n12319#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 85047 -12319 85048 -12318 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 0 "a_84615_n12363#" 224 19712,624 "a_85159_n12319#" 224 11648,328
device msubckt nfet_03v3 84615 -12319 84616 -12318 l=112 w=224 "VSS" "a_84615_n12363#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 84155 -12428 84156 -12427 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 0 "a_83419_n11944#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 83939 -12428 83940 -12427 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 0 "a_83507_n13396#" 224 19712,624 "a_83419_n11944#" 224 11648,328
device msubckt pfet_03v3 83507 -12428 83508 -12427 l=112 w=224 "VDD" "a_83507_n13396#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 82608 -12483 82609 -12482 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "a_80941_n13148#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 82392 -12483 82393 -12482 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "VDD" 224 11648,328 "a_80941_n13148#" 224 11648,328
device msubckt pfet_03v3 82176 -12483 82177 -12482 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 0 "a_81640_n11999#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 81960 -12483 81961 -12482 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "a_81440_n11999#" 224 19712,624 "a_81640_n11999#" 224 11648,328
device msubckt pfet_03v3 81500 -12483 81501 -12482 l=112 w=224 "VDD" "a_80941_n13148#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 81284 -12483 81285 -12482 l=112 w=224 "VDD" "a_80941_n13148#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" 224 11648,328
device msubckt pfet_03v3 81068 -12483 81069 -12482 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 76850 -12700 76851 -12699 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 76634 -12700 76635 -12699 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 76418 -12700 76419 -12699 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 75522 -12912 75523 -12911 l=112 w=224 "VDD" "a_74786_n13352#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 75090 -12912 75091 -12911 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 0 "a_74786_n11944#" 224 11648,328 "a_74786_n13352#" 224 19712,624
device msubckt pfet_03v3 74874 -12912 74875 -12911 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_74786_n11944#" 224 11648,328
device msubckt pfet_03v3 74414 -13073 74415 -13072 l=112 w=224 "VDD" "a_73246_n13513#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 74198 -13073 74199 -13072 l=112 w=224 "VDD" "a_73246_n13513#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 73982 -13073 73983 -13072 l=112 w=224 "VDD" "A1" 224 0 "a_73246_n13513#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 73766 -13073 73767 -13072 l=112 w=224 "VDD" "A1" 224 0 "VDD" 224 11648,328 "a_73246_n13513#" 224 11648,328
device msubckt pfet_03v3 73550 -13073 73551 -13072 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "a_73246_n13513#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 73334 -13073 73335 -13072 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "a_73246_n13513#" 224 11648,328
device msubckt pfet_03v3 70848 -13073 70849 -13072 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "a_69768_n13557#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 70632 -13073 70633 -13072 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "a_69768_n13557#" 224 11648,328
device msubckt pfet_03v3 70416 -13073 70417 -13072 l=112 w=224 "VDD" "A1" 224 0 "a_69768_n13557#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 70200 -13073 70201 -13072 l=112 w=224 "VDD" "A1" 224 0 "VDD" 224 11648,328 "a_69768_n13557#" 224 11648,328
device msubckt pfet_03v3 69984 -13073 69985 -13072 l=112 w=224 "VDD" "a_69768_n13557#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 69768 -13073 69769 -13072 l=112 w=224 "VDD" "a_69768_n13557#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 65332 -13352 65333 -13351 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_64684_n13396#" 224 19712,624
device msubckt nfet_03v3 65116 -13352 65117 -13351 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 0 "a_64684_n13396#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 64684 -13352 64685 -13351 l=112 w=224 "VSS" "a_64684_n13396#" 224 0 "Q16" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 88482 -11954 88483 -11953 l=112 w=224 "VDD" "P12" 224 0 "a_87746_n13362#" 224 11648,328 "a_87746_n11954#" 224 19712,624
device msubckt pfet_03v3 88266 -11954 88267 -11953 l=112 w=224 "VDD" "P12" 224 0 "a_87746_n11954#" 224 11648,328 "a_87746_n13362#" 224 11648,328
device msubckt pfet_03v3 88050 -11954 88051 -11953 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_2.A" 224 0 "VDD" 224 11648,328 "a_87746_n11954#" 224 11648,328
device msubckt pfet_03v3 87834 -11954 87835 -11953 l=112 w=224 "VDD" "7b_divider_magic_0.OR_magic_2.A" 224 0 "a_87746_n11954#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 86587 -11900 86588 -11899 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 86371 -11900 86372 -11899 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 86155 -11900 86156 -11899 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 79498 -12428 79499 -12427 l=112 w=224 "VDD" "a_78762_n13352#" 224 0 "VDD" 224 19712,624 "Q13" 224 19712,624
device msubckt pfet_03v3 79066 -12428 79067 -12427 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 0 "a_78762_n11944#" 224 11648,328 "a_78762_n13352#" 224 19712,624
device msubckt pfet_03v3 78850 -12428 78851 -12427 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_78762_n11944#" 224 11648,328
device msubckt nfet_03v3 72874 -12700 72875 -12699 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 72658 -12700 72659 -12699 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 72442 -12700 72443 -12699 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 71740 -12700 71741 -12699 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 71524 -12700 71525 -12699 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 71308 -12700 71309 -12699 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 69308 -12912 69309 -12911 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 0 "a_68572_n11944#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 69092 -12912 69093 -12911 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 0 "a_68660_n13396#" 224 19712,624 "a_68572_n11944#" 224 11648,328
device msubckt pfet_03v3 68660 -12912 68661 -12911 l=112 w=224 "VDD" "a_68660_n13396#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 66872 -13073 66873 -13072 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "a_65792_n13557#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 66656 -13073 66657 -13072 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "a_65792_n13557#" 224 11648,328
device msubckt pfet_03v3 66440 -13073 66441 -13072 l=112 w=224 "VDD" "D16G" 224 0 "a_65792_n13557#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 66224 -13073 66225 -13072 l=112 w=224 "VDD" "D16G" 224 0 "VDD" 224 11648,328 "a_65792_n13557#" 224 11648,328
device msubckt pfet_03v3 66008 -13073 66009 -13072 l=112 w=224 "VDD" "a_65792_n13557#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 65792 -13073 65793 -13072 l=112 w=224 "VDD" "a_65792_n13557#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 60866 -13352 60867 -13351 l=112 w=224 "VSS" "a_60130_n13352#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 19712,624
device msubckt nfet_03v3 60434 -13352 60435 -13351 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_60130_n13352#" 224 19712,624
device msubckt nfet_03v3 60218 -13352 60219 -13351 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 0 "a_60130_n13352#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 59758 -13513 59759 -13512 l=112 w=224 "VSS" "a_58590_n13513#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 59326 -13513 59327 -13512 l=112 w=224 "VSS" "LD1" 224 0 "a_58790_n13513#" 224 11648,328 "a_58590_n13513#" 224 19712,624
device msubckt nfet_03v3 59110 -13513 59111 -13512 l=112 w=224 "VSS" "D16" 224 0 "VSS" 224 11648,328 "a_58790_n13513#" 224 11648,328
device msubckt nfet_03v3 58894 -13513 58895 -13512 l=112 w=224 "VSS" "D16" 224 0 "a_58790_n13513#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 58678 -13513 58679 -13512 l=112 w=224 "VSS" "LD1" 224 0 "a_58590_n13513#" 224 19712,624 "a_58790_n13513#" 224 11648,328
device msubckt pfet_03v3 85695 -11879 85696 -11878 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 0 "a_84615_n12363#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 85479 -11879 85480 -11878 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_84615_n12363#" 224 11648,328
device msubckt pfet_03v3 85263 -11879 85264 -11878 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" 224 0 "a_84615_n12363#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 85047 -11879 85048 -11878 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" 224 0 "VDD" 224 11648,328 "a_84615_n12363#" 224 11648,328
device msubckt pfet_03v3 84831 -11879 84832 -11878 l=112 w=224 "VDD" "a_84615_n12363#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 84615 -11879 84616 -11878 l=112 w=224 "VDD" "a_84615_n12363#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 84155 -11944 84156 -11943 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_83419_n11944#" 224 19712,624
device msubckt pfet_03v3 83939 -11944 83940 -11943 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 0 "a_83419_n11944#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 83723 -11944 83724 -11943 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 0 "a_83507_n13396#" 224 11648,328 "a_83419_n11944#" 224 11648,328
device msubckt pfet_03v3 83507 -11944 83508 -11943 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 0 "a_83419_n11944#" 224 19712,624 "a_83507_n13396#" 224 11648,328
device msubckt pfet_03v3 82608 -11999 82609 -11998 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 0 "a_81640_n11999#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 82392 -11999 82393 -11998 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_81640_n11999#" 224 11648,328
device msubckt pfet_03v3 82176 -11999 82177 -11998 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 0 "a_81640_n11999#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 81960 -11999 81961 -11998 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "a_81440_n11999#" 224 11648,328 "a_81640_n11999#" 224 11648,328
device msubckt pfet_03v3 81744 -11999 81745 -11998 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "a_81640_n11999#" 224 11648,328 "a_81440_n11999#" 224 11648,328
device msubckt pfet_03v3 81528 -11999 81529 -11998 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "a_81440_n11999#" 224 19712,624 "a_81640_n11999#" 224 11648,328
device msubckt pfet_03v3 81068 -11999 81069 -11998 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_7.QB" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 224 19712,624 "VDD" 224 19712,624
device msubckt nfet_03v3 78390 -12319 78391 -12318 l=112 w=224 "VSS" "a_77222_n12319#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 77958 -12319 77959 -12318 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 0 "a_77422_n12319#" 224 11648,328 "a_77222_n12319#" 224 19712,624
device msubckt nfet_03v3 77742 -12319 77743 -12318 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 224 0 "VSS" 224 11648,328 "a_77422_n12319#" 224 11648,328
device msubckt nfet_03v3 77526 -12319 77527 -12318 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 224 0 "a_77422_n12319#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 77310 -12319 77311 -12318 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 0 "a_77222_n12319#" 224 19712,624 "a_77422_n12319#" 224 11648,328
device msubckt pfet_03v3 79498 -11944 79499 -11943 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 0 "a_78762_n13352#" 224 11648,328 "a_78762_n11944#" 224 19712,624
device msubckt pfet_03v3 79282 -11944 79283 -11943 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 0 "a_78762_n11944#" 224 11648,328 "a_78762_n13352#" 224 11648,328
device msubckt pfet_03v3 79066 -11944 79067 -11943 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_78762_n11944#" 224 11648,328
device msubckt pfet_03v3 78850 -11944 78851 -11943 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 0 "a_78762_n11944#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 76850 -12260 76851 -12259 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 76634 -12260 76635 -12259 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 76418 -12260 76419 -12259 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 75522 -12428 75523 -12427 l=112 w=224 "VDD" "a_74786_n13352#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 75090 -12428 75091 -12427 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 0 "a_74786_n11944#" 224 11648,328 "a_74786_n13352#" 224 19712,624
device msubckt pfet_03v3 74874 -12428 74875 -12427 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_74786_n11944#" 224 11648,328
device msubckt nfet_03v3 74414 -12319 74415 -12318 l=112 w=224 "VSS" "a_73246_n12319#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 73982 -12319 73983 -12318 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 0 "a_73446_n12319#" 224 11648,328 "a_73246_n12319#" 224 19712,624
device msubckt nfet_03v3 73766 -12319 73767 -12318 l=112 w=224 "VSS" "Q12" 224 0 "VSS" 224 11648,328 "a_73446_n12319#" 224 11648,328
device msubckt nfet_03v3 73550 -12319 73551 -12318 l=112 w=224 "VSS" "Q12" 224 0 "a_73446_n12319#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 73334 -12319 73335 -12318 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 0 "a_73246_n12319#" 224 19712,624 "a_73446_n12319#" 224 11648,328
device msubckt nfet_03v3 67764 -12700 67765 -12699 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 67548 -12700 67549 -12699 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 67332 -12700 67333 -12699 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 65332 -12912 65333 -12911 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 0 "a_64596_n11944#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 65116 -12912 65117 -12911 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 0 "a_64684_n13396#" 224 19712,624 "a_64596_n11944#" 224 11648,328
device msubckt pfet_03v3 64684 -12912 64685 -12911 l=112 w=224 "VDD" "a_64684_n13396#" 224 0 "Q16" 224 19712,624 "VDD" 224 19712,624
device msubckt nfet_03v3 63648 -12929 63649 -12928 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" 224 0 "VSS" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 224 19712,624
device msubckt nfet_03v3 63432 -12929 63433 -12928 l=112 w=224 "VSS" "a_61877_n12483#" 224 0 "a_62896_n12929#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 63216 -12929 63217 -12928 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" 224 11648,328 "a_62896_n12929#" 224 11648,328
device msubckt nfet_03v3 63000 -12929 63001 -12928 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "a_62896_n12929#" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" 224 11648,328
device msubckt nfet_03v3 62784 -12929 62785 -12928 l=112 w=224 "VSS" "a_61877_n12483#" 224 0 "VSS" 224 11648,328 "a_62896_n12929#" 224 11648,328
device msubckt nfet_03v3 62568 -12929 62569 -12928 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "a_62032_n12929#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 62352 -12929 62353 -12928 l=112 w=224 "VSS" "a_61616_n12929#" 224 0 "a_61877_n12483#" 224 11648,328 "a_62032_n12929#" 224 11648,328
device msubckt nfet_03v3 62136 -12929 62137 -12928 l=112 w=224 "VSS" "a_61616_n12929#" 224 0 "a_62032_n12929#" 224 11648,328 "a_61877_n12483#" 224 11648,328
device msubckt nfet_03v3 61920 -12929 61921 -12928 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "VSS" 224 11648,328 "a_62032_n12929#" 224 11648,328
device msubckt nfet_03v3 61704 -12929 61705 -12928 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 0 "a_61616_n12929#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 78390 -11879 78391 -11878 l=112 w=224 "VDD" "a_77222_n12319#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 78174 -11879 78175 -11878 l=112 w=224 "VDD" "a_77222_n12319#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 77958 -11879 77959 -11878 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 224 0 "a_77222_n12319#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 77742 -11879 77743 -11878 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 224 0 "VDD" 224 11648,328 "a_77222_n12319#" 224 11648,328
device msubckt pfet_03v3 77526 -11879 77527 -11878 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 0 "a_77222_n12319#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 77310 -11879 77311 -11878 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_77222_n12319#" 224 11648,328
device msubckt pfet_03v3 76850 -11900 76851 -11899 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 76634 -11900 76635 -11899 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 76418 -11900 76419 -11899 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 75522 -11944 75523 -11943 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 0 "a_74786_n13352#" 224 11648,328 "a_74786_n11944#" 224 19712,624
device msubckt pfet_03v3 75306 -11944 75307 -11943 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 0 "a_74786_n11944#" 224 11648,328 "a_74786_n13352#" 224 11648,328
device msubckt pfet_03v3 75090 -11944 75091 -11943 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_74786_n11944#" 224 11648,328
device msubckt pfet_03v3 74874 -11944 74875 -11943 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 0 "a_74786_n11944#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 72874 -12260 72875 -12259 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 72658 -12260 72659 -12259 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 72442 -12260 72443 -12259 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 71740 -12260 71741 -12259 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 71524 -12260 71525 -12259 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 71308 -12260 71309 -12259 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 70848 -12319 70849 -12318 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 0 "a_70312_n12319#" 224 11648,328 "a_69768_n12363#" 224 19712,624
device msubckt nfet_03v3 70632 -12319 70633 -12318 l=112 w=224 "VSS" "Q15" 224 0 "VSS" 224 11648,328 "a_70312_n12319#" 224 11648,328
device msubckt nfet_03v3 70416 -12319 70417 -12318 l=112 w=224 "VSS" "Q15" 224 0 "a_70312_n12319#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 70200 -12319 70201 -12318 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 0 "a_69768_n12363#" 224 19712,624 "a_70312_n12319#" 224 11648,328
device msubckt nfet_03v3 69768 -12319 69769 -12318 l=112 w=224 "VSS" "a_69768_n12363#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 69308 -12428 69309 -12427 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 0 "a_68572_n11944#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 69092 -12428 69093 -12427 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 0 "a_68660_n13396#" 224 19712,624 "a_68572_n11944#" 224 11648,328
device msubckt pfet_03v3 68660 -12428 68661 -12427 l=112 w=224 "VDD" "a_68660_n13396#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 60866 -12912 60867 -12911 l=112 w=224 "VDD" "a_60130_n13352#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 19712,624
device msubckt pfet_03v3 60434 -12912 60435 -12911 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 0 "a_60130_n11944#" 224 11648,328 "a_60130_n13352#" 224 19712,624
device msubckt pfet_03v3 60218 -12912 60219 -12911 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_60130_n11944#" 224 11648,328
device msubckt pfet_03v3 59758 -13073 59759 -13072 l=112 w=224 "VDD" "a_58590_n13513#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 59542 -13073 59543 -13072 l=112 w=224 "VDD" "a_58590_n13513#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 59326 -13073 59327 -13072 l=112 w=224 "VDD" "D16" 224 0 "a_58590_n13513#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 59110 -13073 59111 -13072 l=112 w=224 "VDD" "D16" 224 0 "VDD" 224 11648,328 "a_58590_n13513#" 224 11648,328
device msubckt pfet_03v3 58894 -13073 58895 -13072 l=112 w=224 "VDD" "LD1" 224 0 "a_58590_n13513#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 58678 -13073 58679 -13072 l=112 w=224 "VDD" "LD1" 224 0 "VDD" 224 19712,624 "a_58590_n13513#" 224 11648,328
device msubckt pfet_03v3 74414 -11879 74415 -11878 l=112 w=224 "VDD" "a_73246_n12319#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 74198 -11879 74199 -11878 l=112 w=224 "VDD" "a_73246_n12319#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 73982 -11879 73983 -11878 l=112 w=224 "VDD" "Q12" 224 0 "a_73246_n12319#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 73766 -11879 73767 -11878 l=112 w=224 "VDD" "Q12" 224 0 "VDD" 224 11648,328 "a_73246_n12319#" 224 11648,328
device msubckt pfet_03v3 73550 -11879 73551 -11878 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 0 "a_73246_n12319#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 73334 -11879 73335 -11878 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_73246_n12319#" 224 11648,328
device msubckt pfet_03v3 72874 -11900 72875 -11899 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 72658 -11900 72659 -11899 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 72442 -11900 72443 -11899 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 71740 -11900 71741 -11899 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 71524 -11900 71525 -11899 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 71308 -11900 71309 -11899 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 67764 -12260 67765 -12259 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 67548 -12260 67549 -12259 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 67332 -12260 67333 -12259 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 66872 -12319 66873 -12318 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 0 "a_66336_n12319#" 224 11648,328 "a_65792_n12363#" 224 19712,624
device msubckt nfet_03v3 66656 -12319 66657 -12318 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 224 0 "VSS" 224 11648,328 "a_66336_n12319#" 224 11648,328
device msubckt nfet_03v3 66440 -12319 66441 -12318 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 224 0 "a_66336_n12319#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 66224 -12319 66225 -12318 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 0 "a_65792_n12363#" 224 19712,624 "a_66336_n12319#" 224 11648,328
device msubckt nfet_03v3 65792 -12319 65793 -12318 l=112 w=224 "VSS" "a_65792_n12363#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 65332 -12428 65333 -12427 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 0 "a_64596_n11944#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 65116 -12428 65117 -12427 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 0 "a_64684_n13396#" 224 19712,624 "a_64596_n11944#" 224 11648,328
device msubckt pfet_03v3 64684 -12428 64685 -12427 l=112 w=224 "VDD" "a_64684_n13396#" 224 0 "Q16" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 63305 -12483 63306 -12482 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 63089 -12483 63090 -12482 l=112 w=224 "VDD" "a_61877_n12483#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 62873 -12483 62874 -12482 l=112 w=224 "VDD" "a_61877_n12483#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" 224 11648,328
device msubckt pfet_03v3 62413 -12483 62414 -12482 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "a_61877_n11999#" 224 11648,328 "a_61616_n12929#" 224 19712,624
device msubckt pfet_03v3 62197 -12483 62198 -12482 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_61877_n11999#" 224 11648,328
device msubckt pfet_03v3 61981 -12483 61982 -12482 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "a_61877_n12483#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 61765 -12483 61766 -12482 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "VDD" 224 19712,624 "a_61877_n12483#" 224 11648,328
device msubckt nfet_03v3 58218 -12700 58219 -12699 l=112 w=224 "VSS" "LD1" 224 0 "VSS" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 58002 -12700 58003 -12699 l=112 w=224 "VSS" "LD1" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 57786 -12700 57787 -12699 l=112 w=224 "VSS" "LD1" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 70848 -11879 70849 -11878 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 0 "a_69768_n12363#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 70632 -11879 70633 -11878 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_69768_n12363#" 224 11648,328
device msubckt pfet_03v3 70416 -11879 70417 -11878 l=112 w=224 "VDD" "Q15" 224 0 "a_69768_n12363#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 70200 -11879 70201 -11878 l=112 w=224 "VDD" "Q15" 224 0 "VDD" 224 11648,328 "a_69768_n12363#" 224 11648,328
device msubckt pfet_03v3 69984 -11879 69985 -11878 l=112 w=224 "VDD" "a_69768_n12363#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 69768 -11879 69769 -11878 l=112 w=224 "VDD" "a_69768_n12363#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 69308 -11944 69309 -11943 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_68572_n11944#" 224 19712,624
device msubckt pfet_03v3 69092 -11944 69093 -11943 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 0 "a_68572_n11944#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 68876 -11944 68877 -11943 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 0 "a_68660_n13396#" 224 11648,328 "a_68572_n11944#" 224 11648,328
device msubckt pfet_03v3 68660 -11944 68661 -11943 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 0 "a_68572_n11944#" 224 19712,624 "a_68660_n13396#" 224 11648,328
device msubckt pfet_03v3 67764 -11900 67765 -11899 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 67548 -11900 67549 -11899 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 67332 -11900 67333 -11899 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 60866 -12428 60867 -12427 l=112 w=224 "VDD" "a_60130_n13352#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 19712,624
device msubckt pfet_03v3 60434 -12428 60435 -12427 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 0 "a_60130_n11944#" 224 11648,328 "a_60130_n13352#" 224 19712,624
device msubckt pfet_03v3 60218 -12428 60219 -12427 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_60130_n11944#" 224 11648,328
device msubckt pfet_03v3 66872 -11879 66873 -11878 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 0 "a_65792_n12363#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 66656 -11879 66657 -11878 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_65792_n12363#" 224 11648,328
device msubckt pfet_03v3 66440 -11879 66441 -11878 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 224 0 "a_65792_n12363#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 66224 -11879 66225 -11878 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 224 0 "VDD" 224 11648,328 "a_65792_n12363#" 224 11648,328
device msubckt pfet_03v3 66008 -11879 66009 -11878 l=112 w=224 "VDD" "a_65792_n12363#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 65792 -11879 65793 -11878 l=112 w=224 "VDD" "a_65792_n12363#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 65332 -11944 65333 -11943 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_64596_n11944#" 224 19712,624
device msubckt pfet_03v3 65116 -11944 65117 -11943 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 0 "a_64596_n11944#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 64900 -11944 64901 -11943 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 0 "a_64684_n13396#" 224 11648,328 "a_64596_n11944#" 224 11648,328
device msubckt pfet_03v3 64684 -11944 64685 -11943 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 0 "a_64596_n11944#" 224 19712,624 "a_64684_n13396#" 224 11648,328
device msubckt pfet_03v3 63305 -11999 63306 -11998 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 62845 -11999 62846 -11998 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "a_61877_n11999#" 224 11648,328 "a_61616_n12929#" 224 19712,624
device msubckt pfet_03v3 62629 -11999 62630 -11998 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "a_61616_n12929#" 224 11648,328 "a_61877_n11999#" 224 11648,328
device msubckt pfet_03v3 62413 -11999 62414 -11998 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "a_61877_n11999#" 224 11648,328 "a_61616_n12929#" 224 11648,328
device msubckt pfet_03v3 62197 -11999 62198 -11998 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_61877_n11999#" 224 11648,328
device msubckt pfet_03v3 61981 -11999 61982 -11998 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 0 "a_61877_n11999#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 61765 -11999 61766 -11998 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 0 "VDD" 224 19712,624 "a_61877_n11999#" 224 11648,328
device msubckt nfet_03v3 59758 -12319 59759 -12318 l=112 w=224 "VSS" "a_58590_n12319#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 59326 -12319 59327 -12318 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 0 "a_58790_n12319#" 224 11648,328 "a_58590_n12319#" 224 19712,624
device msubckt nfet_03v3 59110 -12319 59111 -12318 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" 224 0 "VSS" 224 11648,328 "a_58790_n12319#" 224 11648,328
device msubckt nfet_03v3 58894 -12319 58895 -12318 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" 224 0 "a_58790_n12319#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 58678 -12319 58679 -12318 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 0 "a_58590_n12319#" 224 19712,624 "a_58790_n12319#" 224 11648,328
device msubckt pfet_03v3 60866 -11944 60867 -11943 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 0 "a_60130_n13352#" 224 11648,328 "a_60130_n11944#" 224 19712,624
device msubckt pfet_03v3 60650 -11944 60651 -11943 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 0 "a_60130_n11944#" 224 11648,328 "a_60130_n13352#" 224 11648,328
device msubckt pfet_03v3 60434 -11944 60435 -11943 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_60130_n11944#" 224 11648,328
device msubckt pfet_03v3 60218 -11944 60219 -11943 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 0 "a_60130_n11944#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 58218 -12260 58219 -12259 l=112 w=224 "VDD" "LD1" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 58002 -12260 58003 -12259 l=112 w=224 "VDD" "LD1" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 57786 -12260 57787 -12259 l=112 w=224 "VDD" "LD1" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 59758 -11879 59759 -11878 l=112 w=224 "VDD" "a_58590_n12319#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 59542 -11879 59543 -11878 l=112 w=224 "VDD" "a_58590_n12319#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 59326 -11879 59327 -11878 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" 224 0 "a_58590_n12319#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 59110 -11879 59111 -11878 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.QB" 224 0 "VDD" 224 11648,328 "a_58590_n12319#" 224 11648,328
device msubckt pfet_03v3 58894 -11879 58895 -11878 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 0 "a_58590_n12319#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 58678 -11879 58679 -11878 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_58590_n12319#" 224 11648,328
device msubckt pfet_03v3 58218 -11900 58219 -11899 l=112 w=224 "VDD" "LD1" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 58002 -11900 58003 -11899 l=112 w=224 "VDD" "LD1" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 57786 -11900 57787 -11899 l=112 w=224 "VDD" "LD1" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 90247 -11006 90248 -11005 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 90031 -11006 90032 -11005 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 89815 -11006 89816 -11005 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 89599 -11006 89600 -11005 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 89139 -10998 89140 -10997 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 88923 -10998 88924 -10997 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 88707 -10998 88708 -10997 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 88491 -10998 88492 -10997 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 88031 -10998 88032 -10997 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 19712,624
device msubckt pfet_03v3 87815 -10998 87816 -10997 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 87599 -10998 87600 -10997 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 86990 -11006 86991 -11005 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 86774 -11006 86775 -11005 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 86558 -11006 86559 -11005 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 86342 -11006 86343 -11005 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 24826 -25444 24827 -25443 l=112 w=224 "VDD" "D0" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 24610 -25444 24611 -25443 l=112 w=224 "VDD" "D0" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" 224 11648,328
device msubckt pfet_03v3 24394 -25444 24395 -25443 l=112 w=224 "VDD" "D0" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 24178 -25444 24179 -25443 l=112 w=224 "VDD" "D0" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" 224 11648,328
device msubckt pfet_03v3 23585 -25478 23586 -25477 l=112 w=224 "VDD" "a_22417_n25038#" 224 0 "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 23369 -25478 23370 -25477 l=112 w=224 "VDD" "a_22417_n25038#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" 224 11648,328
device msubckt pfet_03v3 23153 -25478 23154 -25477 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" 224 0 "a_22417_n25038#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 22937 -25478 22938 -25477 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" 224 0 "VDD" 224 11648,328 "a_22417_n25038#" 224 11648,328
device msubckt pfet_03v3 22721 -25478 22722 -25477 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" 224 0 "a_22417_n25038#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 22505 -25478 22506 -25477 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" 224 0 "VDD" 224 19712,624 "a_22417_n25038#" 224 11648,328
device msubckt pfet_03v3 21955 -25478 21956 -25477 l=112 w=224 "VDD" "a_20787_n25038#" 224 0 "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 21739 -25478 21740 -25477 l=112 w=224 "VDD" "a_20787_n25038#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" 224 11648,328
device msubckt pfet_03v3 21523 -25478 21524 -25477 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" 224 0 "a_20787_n25038#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 21307 -25478 21308 -25477 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" 224 0 "VDD" 224 11648,328 "a_20787_n25038#" 224 11648,328
device msubckt pfet_03v3 21091 -25478 21092 -25477 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A" 224 0 "a_20787_n25038#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 20875 -25478 20876 -25477 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A" 224 0 "VDD" 224 19712,624 "a_20787_n25038#" 224 11648,328
device msubckt pfet_03v3 20258 -25444 20259 -25443 l=112 w=224 "VDD" "D4" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 20042 -25444 20043 -25443 l=112 w=224 "VDD" "D4" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 19826 -25444 19827 -25443 l=112 w=224 "VDD" "D4" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19610 -25444 19611 -25443 l=112 w=224 "VDD" "D4" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 19141 -25475 19142 -25474 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A" 224 11648,328 "a_18405_n25475#" 224 19712,624
device msubckt pfet_03v3 18925 -25475 18926 -25474 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 0 "a_18405_n25475#" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A" 224 11648,328
device msubckt pfet_03v3 18709 -25475 18710 -25474 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_18405_n25475#" 224 11648,328
device msubckt pfet_03v3 18493 -25475 18494 -25474 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 0 "a_18405_n25475#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 17995 -25444 17996 -25443 l=112 w=224 "VDD" "Q04" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 17779 -25444 17780 -25443 l=112 w=224 "VDD" "Q04" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 17563 -25444 17564 -25443 l=112 w=224 "VDD" "Q04" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 17347 -25444 17348 -25443 l=112 w=224 "VDD" "Q04" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 16607 -25444 16608 -25443 l=112 w=224 "VDD" "D5" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 16391 -25444 16392 -25443 l=112 w=224 "VDD" "D5" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 16175 -25444 16176 -25443 l=112 w=224 "VDD" "D5" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 15959 -25444 15960 -25443 l=112 w=224 "VDD" "D5" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 15490 -25475 15491 -25474 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" 224 11648,328 "a_14754_n25475#" 224 19712,624
device msubckt pfet_03v3 15274 -25475 15275 -25474 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 0 "a_14754_n25475#" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" 224 11648,328
device msubckt pfet_03v3 15058 -25475 15059 -25474 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_14754_n25475#" 224 11648,328
device msubckt pfet_03v3 14842 -25475 14843 -25474 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 0 "a_14754_n25475#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 14344 -25444 14345 -25443 l=112 w=224 "VDD" "Q05" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 14128 -25444 14129 -25443 l=112 w=224 "VDD" "Q05" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 13912 -25444 13913 -25443 l=112 w=224 "VDD" "Q05" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 13696 -25444 13697 -25443 l=112 w=224 "VDD" "Q05" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 13120 -25444 13121 -25443 l=112 w=224 "VDD" "D6" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 12904 -25444 12905 -25443 l=112 w=224 "VDD" "D6" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 12688 -25444 12689 -25443 l=112 w=224 "VDD" "D6" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 12472 -25444 12473 -25443 l=112 w=224 "VDD" "D6" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 12003 -25475 12004 -25474 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" 224 11648,328 "a_11267_n25475#" 224 19712,624
device msubckt pfet_03v3 11787 -25475 11788 -25474 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 0 "a_11267_n25475#" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" 224 11648,328
device msubckt pfet_03v3 11571 -25475 11572 -25474 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_11267_n25475#" 224 11648,328
device msubckt pfet_03v3 11355 -25475 11356 -25474 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 0 "a_11267_n25475#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 10857 -25444 10858 -25443 l=112 w=224 "VDD" "Q06" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 10641 -25444 10642 -25443 l=112 w=224 "VDD" "Q06" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 10425 -25444 10426 -25443 l=112 w=224 "VDD" "Q06" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 10209 -25444 10210 -25443 l=112 w=224 "VDD" "Q06" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 9625 -25444 9626 -25443 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 9409 -25444 9410 -25443 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 9193 -25444 9194 -25443 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 8977 -25444 8978 -25443 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 8508 -25475 8509 -25474 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" 224 11648,328 "a_7772_n25475#" 224 19712,624
device msubckt pfet_03v3 8292 -25475 8293 -25474 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 0 "a_7772_n25475#" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" 224 11648,328
device msubckt pfet_03v3 8076 -25475 8077 -25474 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_7772_n25475#" 224 11648,328
device msubckt pfet_03v3 7860 -25475 7861 -25474 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 0 "a_7772_n25475#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 7362 -25444 7363 -25443 l=112 w=224 "VDD" "Q07" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 7146 -25444 7147 -25443 l=112 w=224 "VDD" "Q07" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 6930 -25444 6931 -25443 l=112 w=224 "VDD" "Q07" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 6714 -25444 6715 -25443 l=112 w=224 "VDD" "Q07" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 24610 -24987 24611 -24986 l=112 w=224 "VSS" "D0" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 24394 -24987 24395 -24986 l=112 w=224 "VSS" "D0" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" 224 11648,328
device msubckt nfet_03v3 23585 -25038 23586 -25037 l=112 w=224 "VSS" "a_22417_n25038#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" 224 19712,624
device msubckt nfet_03v3 23153 -25038 23154 -25037 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" 224 0 "a_22617_n25038#" 224 11648,328 "a_22417_n25038#" 224 19712,624
device msubckt nfet_03v3 22937 -25038 22938 -25037 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" 224 0 "VSS" 224 11648,328 "a_22617_n25038#" 224 11648,328
device msubckt nfet_03v3 22721 -25038 22722 -25037 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" 224 0 "a_22617_n25038#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 22505 -25038 22506 -25037 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" 224 0 "a_22417_n25038#" 224 19712,624 "a_22617_n25038#" 224 11648,328
device msubckt nfet_03v3 21955 -25038 21956 -25037 l=112 w=224 "VSS" "a_20787_n25038#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" 224 19712,624
device msubckt nfet_03v3 21523 -25038 21524 -25037 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A" 224 0 "a_20987_n25038#" 224 11648,328 "a_20787_n25038#" 224 19712,624
device msubckt nfet_03v3 21307 -25038 21308 -25037 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" 224 0 "VSS" 224 11648,328 "a_20987_n25038#" 224 11648,328
device msubckt nfet_03v3 21091 -25038 21092 -25037 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" 224 0 "a_20987_n25038#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 20875 -25038 20876 -25037 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A" 224 0 "a_20787_n25038#" 224 19712,624 "a_20987_n25038#" 224 11648,328
device msubckt nfet_03v3 20042 -24987 20043 -24986 l=112 w=224 "VSS" "D4" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 19826 -24987 19827 -24986 l=112 w=224 "VSS" "D4" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 19141 -24991 19142 -24990 l=112 w=224 "VDD" "D4" 224 0 "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A" 224 11648,328 "a_18405_n24991#" 224 19712,624
device msubckt pfet_03v3 18925 -24991 18926 -24990 l=112 w=224 "VDD" "D4" 224 0 "a_18405_n24991#" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A" 224 11648,328
device msubckt pfet_03v3 18709 -24991 18710 -24990 l=112 w=224 "VDD" "Q04" 224 0 "VDD" 224 11648,328 "a_18405_n24991#" 224 11648,328
device msubckt pfet_03v3 18493 -24991 18494 -24990 l=112 w=224 "VDD" "Q04" 224 0 "a_18405_n24991#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 17779 -24987 17780 -24986 l=112 w=224 "VSS" "Q04" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 17563 -24987 17564 -24986 l=112 w=224 "VSS" "Q04" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 16391 -24987 16392 -24986 l=112 w=224 "VSS" "D5" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 16175 -24987 16176 -24986 l=112 w=224 "VSS" "D5" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 15490 -24991 15491 -24990 l=112 w=224 "VDD" "D5" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" 224 11648,328 "a_14754_n24991#" 224 19712,624
device msubckt pfet_03v3 15274 -24991 15275 -24990 l=112 w=224 "VDD" "D5" 224 0 "a_14754_n24991#" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" 224 11648,328
device msubckt pfet_03v3 15058 -24991 15059 -24990 l=112 w=224 "VDD" "Q05" 224 0 "VDD" 224 11648,328 "a_14754_n24991#" 224 11648,328
device msubckt pfet_03v3 14842 -24991 14843 -24990 l=112 w=224 "VDD" "Q05" 224 0 "a_14754_n24991#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 14128 -24987 14129 -24986 l=112 w=224 "VSS" "Q05" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 13912 -24987 13913 -24986 l=112 w=224 "VSS" "Q05" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 12904 -24987 12905 -24986 l=112 w=224 "VSS" "D6" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 12688 -24987 12689 -24986 l=112 w=224 "VSS" "D6" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 12003 -24991 12004 -24990 l=112 w=224 "VDD" "D6" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" 224 11648,328 "a_11267_n24991#" 224 19712,624
device msubckt pfet_03v3 11787 -24991 11788 -24990 l=112 w=224 "VDD" "D6" 224 0 "a_11267_n24991#" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" 224 11648,328
device msubckt pfet_03v3 11571 -24991 11572 -24990 l=112 w=224 "VDD" "Q06" 224 0 "VDD" 224 11648,328 "a_11267_n24991#" 224 11648,328
device msubckt pfet_03v3 11355 -24991 11356 -24990 l=112 w=224 "VDD" "Q06" 224 0 "a_11267_n24991#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 19141 -24544 19142 -24543 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_18405_n24544#" 224 19712,624
device msubckt nfet_03v3 18925 -24544 18926 -24543 l=112 w=224 "VSS" "D4" 224 0 "a_18821_n24544#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 18709 -24544 18710 -24543 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 0 "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A" 224 11648,328 "a_18821_n24544#" 224 11648,328
device msubckt nfet_03v3 18493 -24544 18494 -24543 l=112 w=224 "VSS" "Q04" 224 0 "a_18405_n24544#" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.AND2_magic_1.A" 224 11648,328
device msubckt nfet_03v3 10641 -24987 10642 -24986 l=112 w=224 "VSS" "Q06" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 10425 -24987 10426 -24986 l=112 w=224 "VSS" "Q06" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 9409 -24987 9410 -24986 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 9193 -24987 9194 -24986 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 8508 -24991 8509 -24990 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" 224 11648,328 "a_7772_n24991#" 224 19712,624
device msubckt pfet_03v3 8292 -24991 8293 -24990 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" 224 0 "a_7772_n24991#" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" 224 11648,328
device msubckt pfet_03v3 8076 -24991 8077 -24990 l=112 w=224 "VDD" "Q07" 224 0 "VDD" 224 11648,328 "a_7772_n24991#" 224 11648,328
device msubckt pfet_03v3 7860 -24991 7861 -24990 l=112 w=224 "VDD" "Q07" 224 0 "a_7772_n24991#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 15490 -24544 15491 -24543 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_14754_n24544#" 224 19712,624
device msubckt nfet_03v3 15274 -24544 15275 -24543 l=112 w=224 "VSS" "D5" 224 0 "a_15170_n24544#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 15058 -24544 15059 -24543 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" 224 11648,328 "a_15170_n24544#" 224 11648,328
device msubckt nfet_03v3 14842 -24544 14843 -24543 l=112 w=224 "VSS" "Q05" 224 0 "a_14754_n24544#" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_6.OUT" 224 11648,328
device msubckt nfet_03v3 7146 -24987 7147 -24986 l=112 w=224 "VSS" "Q07" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 6930 -24987 6931 -24986 l=112 w=224 "VSS" "Q07" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 12003 -24544 12004 -24543 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_11267_n24544#" 224 19712,624
device msubckt nfet_03v3 11787 -24544 11788 -24543 l=112 w=224 "VSS" "D6" 224 0 "a_11683_n24544#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 11571 -24544 11572 -24543 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" 224 11648,328 "a_11683_n24544#" 224 11648,328
device msubckt nfet_03v3 11355 -24544 11356 -24543 l=112 w=224 "VSS" "Q06" 224 0 "a_11267_n24544#" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_5.OUT" 224 11648,328
device msubckt nfet_03v3 8508 -24544 8509 -24543 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_7772_n24544#" 224 19712,624
device msubckt nfet_03v3 8292 -24544 8293 -24543 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.B" 224 0 "a_8188_n24544#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 8076 -24544 8077 -24543 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" 224 11648,328 "a_8188_n24544#" 224 11648,328
device msubckt nfet_03v3 7860 -24544 7861 -24543 l=112 w=224 "VSS" "Q07" 224 0 "a_7772_n24544#" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_1.OUT" 224 11648,328
device msubckt pfet_03v3 38149 -23950 38150 -23949 l=112 w=224 "VDD" "7b_divider_magic_2.mux_magic_0.IN2" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 37933 -23950 37934 -23949 l=112 w=224 "VDD" "7b_divider_magic_2.mux_magic_0.IN2" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.divide_by_2_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 37717 -23950 37718 -23949 l=112 w=224 "VDD" "7b_divider_magic_2.mux_magic_0.IN2" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 37501 -23950 37502 -23949 l=112 w=224 "VDD" "7b_divider_magic_2.mux_magic_0.IN2" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.divide_by_2_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 37041 -23942 37042 -23941 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 36825 -23942 36826 -23941 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 36609 -23942 36610 -23941 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 36393 -23942 36394 -23941 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 35933 -23942 35934 -23941 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_2.divide_by_2_0.tg_magic_2.IN" 224 19712,624
device msubckt pfet_03v3 35717 -23942 35718 -23941 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" 224 11648,328
device msubckt pfet_03v3 35501 -23942 35502 -23941 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" 224 19712,624 "7b_divider_magic_2.divide_by_2_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 34892 -23950 34893 -23949 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 34676 -23950 34677 -23949 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 34460 -23950 34461 -23949 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 34244 -23950 34245 -23949 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 33827 -23942 33828 -23941 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_2.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 33611 -23942 33612 -23941 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_2.VOUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 33395 -23942 33396 -23941 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_2.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 33179 -23942 33180 -23941 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_2.VOUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 32719 -23942 32720 -23941 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN" 224 19712,624
device msubckt pfet_03v3 32503 -23942 32504 -23941 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 32287 -23942 32288 -23941 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 37933 -23493 37934 -23492 l=112 w=224 "VSS" "7b_divider_magic_2.mux_magic_0.IN2" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_2.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 37717 -23493 37718 -23492 l=112 w=224 "VSS" "7b_divider_magic_2.mux_magic_0.IN2" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.divide_by_2_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 36825 -23485 36826 -23484 l=112 w=224 "VSS" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 36609 -23485 36610 -23484 l=112 w=224 "VSS" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 28611 -23949 28612 -23948 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.P3" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 28395 -23949 28396 -23948 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.P3" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 28179 -23949 28180 -23948 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.P3" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 27963 -23949 27964 -23948 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.P3" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 35933 -23483 35934 -23482 l=112 w=224 "VSS" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_2.divide_by_2_0.tg_magic_2.IN" 224 19712,624
device msubckt nfet_03v3 35717 -23483 35718 -23482 l=112 w=224 "VSS" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" 224 11648,328
device msubckt nfet_03v3 35501 -23483 35502 -23482 l=112 w=224 "VSS" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" 224 19712,624 "7b_divider_magic_2.divide_by_2_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 34676 -23493 34677 -23492 l=112 w=224 "VSS" "7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 34460 -23493 34461 -23492 l=112 w=224 "VSS" "7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 33611 -23485 33612 -23484 l=112 w=224 "VSS" "7b_divider_magic_2.OR_magic_2.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 33395 -23485 33396 -23484 l=112 w=224 "VSS" "7b_divider_magic_2.OR_magic_2.VOUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 32719 -23483 32720 -23482 l=112 w=224 "VSS" "7b_divider_magic_2.OR_magic_2.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN" 224 19712,624
device msubckt nfet_03v3 32503 -23483 32504 -23482 l=112 w=224 "VSS" "7b_divider_magic_2.OR_magic_2.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 32287 -23483 32288 -23482 l=112 w=224 "VSS" "7b_divider_magic_2.OR_magic_2.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_2.divide_by_2_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 30319 -23694 30320 -23693 l=112 w=224 "VSS" "a_29583_n23694#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.OR_magic_2.VOUT" 224 19712,624
device msubckt nfet_03v3 29887 -23694 29888 -23693 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.P3" 224 0 "VSS" 224 11648,328 "a_29583_n23694#" 224 19712,624
device msubckt nfet_03v3 29671 -23694 29672 -23693 l=112 w=224 "VSS" "7b_divider_magic_2.OR_magic_2.A" 224 0 "a_29583_n23694#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 27503 -23941 27504 -23940 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 27287 -23941 27288 -23940 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 27071 -23941 27072 -23940 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 26855 -23941 26856 -23940 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 26395 -23941 26396 -23940 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 19712,624
device msubckt pfet_03v3 26179 -23941 26180 -23940 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 25963 -23941 25964 -23940 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 25354 -23949 25355 -23948 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 25138 -23949 25139 -23948 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 24922 -23949 24923 -23948 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 24706 -23949 24707 -23948 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 24289 -23941 24290 -23940 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 24073 -23941 24074 -23940 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 23857 -23941 23858 -23940 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 23641 -23941 23642 -23940 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 23181 -23941 23182 -23940 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 19712,624
device msubckt pfet_03v3 22965 -23941 22966 -23940 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 22749 -23941 22750 -23940 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 28395 -23492 28396 -23491 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.P3" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 28179 -23492 28180 -23491 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.P3" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 30319 -23254 30320 -23253 l=112 w=224 "VDD" "a_29583_n23694#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.OR_magic_2.VOUT" 224 19712,624
device msubckt pfet_03v3 29887 -23254 29888 -23253 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.P3" 224 0 "a_29583_n22286#" 224 11648,328 "a_29583_n23694#" 224 19712,624
device msubckt pfet_03v3 29671 -23254 29672 -23253 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_2.A" 224 0 "VDD" 224 19712,624 "a_29583_n22286#" 224 11648,328
device msubckt nfet_03v3 27287 -23484 27288 -23483 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 27071 -23484 27072 -23483 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 26395 -23482 26396 -23481 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 19712,624
device msubckt nfet_03v3 26179 -23482 26180 -23481 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 25963 -23482 25964 -23481 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 25138 -23492 25139 -23491 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 24922 -23492 24923 -23491 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 24073 -23484 24074 -23483 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 23857 -23484 23858 -23483 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 23181 -23482 23182 -23481 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 19712,624
device msubckt nfet_03v3 22965 -23482 22966 -23481 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 22749 -23482 22750 -23481 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 20665 -23509 20666 -23508 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "a_20000_n23509#" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 20320 -23509 20321 -23508 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_19784_n23509#" 224 11648,328 "a_19584_n23509#" 224 19712,624
device msubckt nfet_03v3 20104 -23509 20105 -23508 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "a_20000_n23509#" 224 11648,328 "a_19784_n23509#" 224 11648,328
device msubckt nfet_03v3 19888 -23509 19889 -23508 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "a_19784_n23509#" 224 11648,328 "a_20000_n23509#" 224 11648,328
device msubckt nfet_03v3 19672 -23509 19673 -23508 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_19584_n23509#" 224 19712,624 "a_19784_n23509#" 224 11648,328
device msubckt nfet_03v3 18604 -23509 18605 -23508 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" 224 0 "a_17939_n23509#" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 18259 -23509 18260 -23508 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_17723_n23509#" 224 11648,328 "a_17523_n23509#" 224 19712,624
device msubckt nfet_03v3 18043 -23509 18044 -23508 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" 224 0 "a_17939_n23509#" 224 11648,328 "a_17723_n23509#" 224 11648,328
device msubckt nfet_03v3 17827 -23509 17828 -23508 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" 224 0 "a_17723_n23509#" 224 11648,328 "a_17939_n23509#" 224 11648,328
device msubckt nfet_03v3 17611 -23509 17612 -23508 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_17523_n23509#" 224 19712,624 "a_17723_n23509#" 224 11648,328
device msubckt nfet_03v3 37882 -22713 37883 -22712 l=112 w=224 "VSS" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" 224 0 "7b_divider_magic_2.mux_magic_0.IN2" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 37666 -22713 37667 -22712 l=112 w=224 "VSS" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.mux_magic_0.IN2" 224 11648,328
device msubckt nfet_03v3 36990 -22723 36991 -22722 l=112 w=224 "VSS" "7b_divider_magic_2.OR_magic_2.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" 224 19712,624
device msubckt nfet_03v3 36774 -22723 36775 -22722 l=112 w=224 "VSS" "7b_divider_magic_2.OR_magic_2.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 36558 -22723 36559 -22722 l=112 w=224 "VSS" "7b_divider_magic_2.OR_magic_2.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN" 224 19712,624 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" 224 11648,328
device msubckt nfet_03v3 35882 -22721 35883 -22720 l=112 w=224 "VSS" "7b_divider_magic_2.OR_magic_2.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 35666 -22721 35667 -22720 l=112 w=224 "VSS" "7b_divider_magic_2.OR_magic_2.VOUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 34619 -22720 34620 -22719 l=112 w=224 "VSS" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 34403 -22720 34404 -22719 l=112 w=224 "VSS" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 33776 -22722 33777 -22721 l=112 w=224 "VSS" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT" 224 19712,624
device msubckt nfet_03v3 33560 -22722 33561 -22721 l=112 w=224 "VSS" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" 224 11648,328
device msubckt nfet_03v3 33344 -22722 33345 -22721 l=112 w=224 "VSS" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" 224 19712,624 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 20665 -23149 20666 -23148 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "a_20000_n23509#" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 20320 -23149 20321 -23148 l=112 w=224 "VSS" "a_19584_n23509#" 224 0 "VSS" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt nfet_03v3 20104 -23149 20105 -23148 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "a_20000_n23509#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 19888 -23149 19889 -23148 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "a_19784_n23509#" 224 11648,328 "a_20000_n23509#" 224 11648,328
device msubckt nfet_03v3 19672 -23149 19673 -23148 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_19584_n23509#" 224 19712,624 "a_19784_n23509#" 224 11648,328
device msubckt nfet_03v3 18604 -23149 18605 -23148 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" 224 0 "a_17939_n23509#" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 18259 -23149 18260 -23148 l=112 w=224 "VSS" "a_17523_n23509#" 224 0 "VSS" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" 224 19712,624
device msubckt nfet_03v3 18043 -23149 18044 -23148 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" 224 0 "a_17939_n23509#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 17827 -23149 17828 -23148 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" 224 0 "a_17723_n23509#" 224 11648,328 "a_17939_n23509#" 224 11648,328
device msubckt nfet_03v3 17611 -23149 17612 -23148 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_17523_n23509#" 224 19712,624 "a_17723_n23509#" 224 11648,328
device msubckt nfet_03v3 15610 -23367 15611 -23366 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_14874_n23367#" 224 19712,624
device msubckt nfet_03v3 15394 -23367 15395 -23366 l=112 w=224 "VSS" "D1" 224 0 "a_15290_n23367#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 15178 -23367 15179 -23366 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" 224 11648,328 "a_15290_n23367#" 224 11648,328
device msubckt nfet_03v3 14962 -23367 14963 -23366 l=112 w=224 "VSS" "Q01" 224 0 "a_14874_n23367#" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" 224 11648,328
device msubckt nfet_03v3 32668 -22720 32669 -22719 l=112 w=224 "VSS" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 32452 -22720 32453 -22719 l=112 w=224 "VSS" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 31584 -22720 31585 -22719 l=112 w=224 "VSS" "7b_divider_magic_2.OR_magic_2.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 31368 -22720 31369 -22719 l=112 w=224 "VSS" "7b_divider_magic_2.OR_magic_2.VOUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 30319 -22770 30320 -22769 l=112 w=224 "VDD" "a_29583_n23694#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.OR_magic_2.VOUT" 224 19712,624
device msubckt pfet_03v3 29887 -22770 29888 -22769 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.P3" 224 0 "a_29583_n22286#" 224 11648,328 "a_29583_n23694#" 224 19712,624
device msubckt pfet_03v3 29671 -22770 29672 -22769 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_2.A" 224 0 "VDD" 224 19712,624 "a_29583_n22286#" 224 11648,328
device msubckt pfet_03v3 38098 -22256 38099 -22255 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" 224 0 "7b_divider_magic_2.mux_magic_0.IN2" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 37882 -22256 37883 -22255 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.mux_magic_0.IN2" 224 11648,328
device msubckt pfet_03v3 37666 -22256 37667 -22255 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" 224 0 "7b_divider_magic_2.mux_magic_0.IN2" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 37450 -22256 37451 -22255 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.mux_magic_0.IN2" 224 11648,328
device msubckt pfet_03v3 36990 -22264 36991 -22263 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" 224 19712,624
device msubckt pfet_03v3 36774 -22264 36775 -22263 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 36558 -22264 36559 -22263 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN" 224 19712,624 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" 224 11648,328
device msubckt pfet_03v3 36098 -22264 36099 -22263 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_2.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 35882 -22264 35883 -22263 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_2.VOUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 35666 -22264 35667 -22263 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_2.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 35450 -22264 35451 -22263 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_2.VOUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 28344 -22712 28345 -22711 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_divider_magic_2.p3_gen_magic_0.P3" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 28128 -22712 28129 -22711 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.P3" 224 11648,328
device msubckt nfet_03v3 27452 -22722 27453 -22721 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt nfet_03v3 27236 -22722 27237 -22721 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 27020 -22722 27021 -22721 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 26344 -22720 26345 -22719 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 26128 -22720 26129 -22719 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 25081 -22719 25082 -22718 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 24865 -22719 24866 -22718 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 24238 -22721 24239 -22720 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt nfet_03v3 24022 -22721 24023 -22720 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 23806 -22721 23807 -22720 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 34835 -22263 34836 -22262 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 34619 -22263 34620 -22262 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 34403 -22263 34404 -22262 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 34187 -22263 34188 -22262 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.divide_by_2_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 33776 -22263 33777 -22262 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT" 224 19712,624
device msubckt pfet_03v3 33560 -22263 33561 -22262 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" 224 11648,328
device msubckt pfet_03v3 33344 -22263 33345 -22262 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.IN" 224 19712,624 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 32884 -22263 32885 -22262 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 32668 -22263 32669 -22262 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 32452 -22263 32453 -22262 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 32236 -22263 32237 -22262 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 31800 -22263 31801 -22262 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_2.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 31584 -22263 31585 -22262 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_2.VOUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 31368 -22263 31369 -22262 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_2.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 31152 -22263 31153 -22262 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_2.VOUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.divide_by_2_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 30319 -22286 30320 -22285 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.P3" 224 0 "a_29583_n23694#" 224 11648,328 "a_29583_n22286#" 224 19712,624
device msubckt pfet_03v3 30103 -22286 30104 -22285 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.P3" 224 0 "a_29583_n22286#" 224 11648,328 "a_29583_n23694#" 224 11648,328
device msubckt pfet_03v3 29887 -22286 29888 -22285 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_2.A" 224 0 "VDD" 224 11648,328 "a_29583_n22286#" 224 11648,328
device msubckt pfet_03v3 29671 -22286 29672 -22285 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_2.A" 224 0 "a_29583_n22286#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 23130 -22719 23131 -22718 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 22914 -22719 22915 -22718 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 22046 -22719 22047 -22718 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 21830 -22719 21831 -22718 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 11648,328
device msubckt pfet_03v3 20664 -22706 20665 -22705 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 0 "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 0 0 "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 448 19712,624
device msubckt pfet_03v3 20320 -22706 20321 -22705 l=112 w=224 "VDD" "a_19584_n23509#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt pfet_03v3 20104 -22706 20105 -22705 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "a_19584_n23509#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19888 -22706 19889 -22705 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "VDD" 224 11648,328 "a_19584_n23509#" 224 11648,328
device msubckt pfet_03v3 19672 -22706 19673 -22705 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_19584_n23509#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 18603 -22706 18604 -22705 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" 0 0 "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" 448 19712,624
device msubckt pfet_03v3 18259 -22706 18260 -22705 l=112 w=224 "VDD" "a_17523_n23509#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" 224 19712,624
device msubckt pfet_03v3 18043 -22706 18044 -22705 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" 224 0 "a_17523_n23509#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 17827 -22706 17828 -22705 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" 224 0 "VDD" 224 11648,328 "a_17523_n23509#" 224 11648,328
device msubckt pfet_03v3 17611 -22706 17612 -22705 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_17523_n23509#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 16511 -22924 16512 -22923 l=112 w=224 "VSS" "D1" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 16295 -22924 16296 -22923 l=112 w=224 "VSS" "D1" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 12021 -23367 12022 -23366 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_11285_n23367#" 224 19712,624
device msubckt nfet_03v3 11805 -23367 11806 -23366 l=112 w=224 "VSS" "D2" 224 0 "a_11701_n23367#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 11589 -23367 11590 -23366 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" 224 11648,328 "a_11701_n23367#" 224 11648,328
device msubckt nfet_03v3 11373 -23367 11374 -23366 l=112 w=224 "VSS" "Q02" 224 0 "a_11285_n23367#" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" 224 11648,328
device msubckt pfet_03v3 15610 -22920 15611 -22919 l=112 w=224 "VDD" "D1" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" 224 11648,328 "a_14874_n22920#" 224 19712,624
device msubckt pfet_03v3 15394 -22920 15395 -22919 l=112 w=224 "VDD" "D1" 224 0 "a_14874_n22920#" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" 224 11648,328
device msubckt pfet_03v3 15178 -22920 15179 -22919 l=112 w=224 "VDD" "Q01" 224 0 "VDD" 224 11648,328 "a_14874_n22920#" 224 11648,328
device msubckt pfet_03v3 14962 -22920 14963 -22919 l=112 w=224 "VDD" "Q01" 224 0 "a_14874_n22920#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 14248 -22924 14249 -22923 l=112 w=224 "VSS" "Q01" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 14032 -22924 14033 -22923 l=112 w=224 "VSS" "Q01" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 12922 -22924 12923 -22923 l=112 w=224 "VSS" "D2" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 12706 -22924 12707 -22923 l=112 w=224 "VSS" "D2" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 8526 -23367 8527 -23366 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_7790_n23367#" 224 19712,624
device msubckt nfet_03v3 8310 -23367 8311 -23366 l=112 w=224 "VSS" "D3" 224 0 "a_8206_n23367#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 8094 -23367 8095 -23366 l=112 w=224 "VSS" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" 224 11648,328 "a_8206_n23367#" 224 11648,328
device msubckt nfet_03v3 7878 -23367 7879 -23366 l=112 w=224 "VSS" "Q03" 224 0 "a_7790_n23367#" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 12021 -22920 12022 -22919 l=112 w=224 "VDD" "D2" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" 224 11648,328 "a_11285_n22920#" 224 19712,624
device msubckt pfet_03v3 11805 -22920 11806 -22919 l=112 w=224 "VDD" "D2" 224 0 "a_11285_n22920#" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" 224 11648,328
device msubckt pfet_03v3 11589 -22920 11590 -22919 l=112 w=224 "VDD" "Q02" 224 0 "VDD" 224 11648,328 "a_11285_n22920#" 224 11648,328
device msubckt pfet_03v3 11373 -22920 11374 -22919 l=112 w=224 "VDD" "Q02" 224 0 "a_11285_n22920#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 10659 -22924 10660 -22923 l=112 w=224 "VSS" "Q02" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 10443 -22924 10444 -22923 l=112 w=224 "VSS" "Q02" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 9427 -22924 9428 -22923 l=112 w=224 "VSS" "D3" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 9211 -22924 9212 -22923 l=112 w=224 "VSS" "D3" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 8526 -22920 8527 -22919 l=112 w=224 "VDD" "D3" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" 224 11648,328 "a_7790_n22920#" 224 19712,624
device msubckt pfet_03v3 8310 -22920 8311 -22919 l=112 w=224 "VDD" "D3" 224 0 "a_7790_n22920#" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 8094 -22920 8095 -22919 l=112 w=224 "VDD" "Q03" 224 0 "VDD" 224 11648,328 "a_7790_n22920#" 224 11648,328
device msubckt pfet_03v3 7878 -22920 7879 -22919 l=112 w=224 "VDD" "Q03" 224 0 "a_7790_n22920#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 7164 -22924 7165 -22923 l=112 w=224 "VSS" "Q03" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 6948 -22924 6949 -22923 l=112 w=224 "VSS" "Q03" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 28560 -22255 28561 -22254 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_divider_magic_2.p3_gen_magic_0.P3" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 28344 -22255 28345 -22254 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.P3" 224 11648,328
device msubckt pfet_03v3 28128 -22255 28129 -22254 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_divider_magic_2.p3_gen_magic_0.P3" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 27912 -22255 27913 -22254 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.P3" 224 11648,328
device msubckt pfet_03v3 27452 -22263 27453 -22262 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt pfet_03v3 27236 -22263 27237 -22262 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 27020 -22263 27021 -22262 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 26560 -22263 26561 -22262 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 26344 -22263 26345 -22262 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 26128 -22263 26129 -22262 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 25912 -22263 25913 -22262 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 25297 -22262 25298 -22261 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 25081 -22262 25082 -22261 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 24865 -22262 24866 -22261 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 24649 -22262 24650 -22261 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 24238 -22262 24239 -22261 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt pfet_03v3 24022 -22262 24023 -22261 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 23806 -22262 23807 -22261 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 23346 -22262 23347 -22261 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 23130 -22262 23131 -22261 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 22914 -22262 22915 -22261 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 22698 -22262 22699 -22261 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 22262 -22262 22263 -22261 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 22046 -22262 22047 -22261 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 11648,328
device msubckt pfet_03v3 21830 -22262 21831 -22261 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 21614 -22262 21615 -22261 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 11648,328
device msubckt pfet_03v3 20664 -22224 20665 -22223 l=112 w=224 "VDD" "VDD" 224 0 "VDD" 0 0 "VDD" 448 19712,624
device msubckt pfet_03v3 20320 -22222 20321 -22221 l=112 w=224 "VDD" "a_19584_n23509#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt pfet_03v3 20104 -22222 20105 -22221 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "a_19584_n23509#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19888 -22222 19889 -22221 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "VDD" 224 11648,328 "a_19584_n23509#" 224 11648,328
device msubckt pfet_03v3 19672 -22222 19673 -22221 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_19584_n23509#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 18603 -22224 18604 -22223 l=112 w=224 "VDD" "VDD" 224 0 "VDD" 0 0 "VDD" 448 19712,624
device msubckt pfet_03v3 16727 -22467 16728 -22466 l=112 w=224 "VDD" "D1" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 16511 -22467 16512 -22466 l=112 w=224 "VDD" "D1" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 16295 -22467 16296 -22466 l=112 w=224 "VDD" "D1" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 16079 -22467 16080 -22466 l=112 w=224 "VDD" "D1" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 18259 -22222 18260 -22221 l=112 w=224 "VDD" "a_17523_n23509#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.3_inp_AND_magic_0.A" 224 19712,624
device msubckt pfet_03v3 18043 -22222 18044 -22221 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" 224 0 "a_17523_n23509#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 17827 -22222 17828 -22221 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" 224 0 "VDD" 224 11648,328 "a_17523_n23509#" 224 11648,328
device msubckt pfet_03v3 17611 -22222 17612 -22221 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_17523_n23509#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 15610 -22436 15611 -22435 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" 224 11648,328 "a_14874_n22436#" 224 19712,624
device msubckt pfet_03v3 15394 -22436 15395 -22435 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 0 "a_14874_n22436#" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.OUT" 224 11648,328
device msubckt pfet_03v3 15178 -22436 15179 -22435 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_14874_n22436#" 224 11648,328
device msubckt pfet_03v3 14962 -22436 14963 -22435 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 0 "a_14874_n22436#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 14464 -22467 14465 -22466 l=112 w=224 "VDD" "Q01" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 14248 -22467 14249 -22466 l=112 w=224 "VDD" "Q01" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 14032 -22467 14033 -22466 l=112 w=224 "VDD" "Q01" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 13816 -22467 13817 -22466 l=112 w=224 "VDD" "Q01" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 13138 -22467 13139 -22466 l=112 w=224 "VDD" "D2" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 12922 -22467 12923 -22466 l=112 w=224 "VDD" "D2" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 12706 -22467 12707 -22466 l=112 w=224 "VDD" "D2" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 12490 -22467 12491 -22466 l=112 w=224 "VDD" "D2" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 12021 -22436 12022 -22435 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" 224 11648,328 "a_11285_n22436#" 224 19712,624
device msubckt pfet_03v3 11805 -22436 11806 -22435 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 0 "a_11285_n22436#" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.OUT" 224 11648,328
device msubckt pfet_03v3 11589 -22436 11590 -22435 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_11285_n22436#" 224 11648,328
device msubckt pfet_03v3 11373 -22436 11374 -22435 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 0 "a_11285_n22436#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 10875 -22467 10876 -22466 l=112 w=224 "VDD" "Q02" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 10659 -22467 10660 -22466 l=112 w=224 "VDD" "Q02" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 10443 -22467 10444 -22466 l=112 w=224 "VDD" "Q02" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 10227 -22467 10228 -22466 l=112 w=224 "VDD" "Q02" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 9643 -22467 9644 -22466 l=112 w=224 "VDD" "D3" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 9427 -22467 9428 -22466 l=112 w=224 "VDD" "D3" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 9211 -22467 9212 -22466 l=112 w=224 "VDD" "D3" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 8995 -22467 8996 -22466 l=112 w=224 "VDD" "D3" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 8526 -22436 8527 -22435 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" 224 11648,328 "a_7790_n22436#" 224 19712,624
device msubckt pfet_03v3 8310 -22436 8311 -22435 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 0 "a_7790_n22436#" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 8094 -22436 8095 -22435 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_7790_n22436#" 224 11648,328
device msubckt pfet_03v3 7878 -22436 7879 -22435 l=112 w=224 "VDD" "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 0 "a_7790_n22436#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 7380 -22467 7381 -22466 l=112 w=224 "VDD" "Q03" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 7164 -22467 7165 -22466 l=112 w=224 "VDD" "Q03" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 6948 -22467 6949 -22466 l=112 w=224 "VDD" "Q03" 224 0 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 6732 -22467 6733 -22466 l=112 w=224 "VDD" "Q03" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 23585 -20980 23586 -20979 l=112 w=224 "VDD" "a_22417_n20540#" 224 0 "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 23369 -20980 23370 -20979 l=112 w=224 "VDD" "a_22417_n20540#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" 224 11648,328
device msubckt pfet_03v3 23153 -20980 23154 -20979 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 224 0 "a_22417_n20540#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 22937 -20980 22938 -20979 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 224 0 "VDD" 224 11648,328 "a_22417_n20540#" 224 11648,328
device msubckt pfet_03v3 22721 -20980 22722 -20979 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 224 0 "a_22417_n20540#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 22505 -20980 22506 -20979 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 224 0 "VDD" 224 19712,624 "a_22417_n20540#" 224 11648,328
device msubckt pfet_03v3 21955 -20980 21956 -20979 l=112 w=224 "VDD" "a_20787_n20540#" 224 0 "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 21739 -20980 21740 -20979 l=112 w=224 "VDD" "a_20787_n20540#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" 224 11648,328
device msubckt pfet_03v3 21523 -20980 21524 -20979 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" 224 0 "a_20787_n20540#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 21307 -20980 21308 -20979 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" 224 0 "VDD" 224 11648,328 "a_20787_n20540#" 224 11648,328
device msubckt pfet_03v3 21091 -20980 21092 -20979 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" 224 0 "a_20787_n20540#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 20875 -20980 20876 -20979 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" 224 0 "VDD" 224 19712,624 "a_20787_n20540#" 224 11648,328
device msubckt pfet_03v3 20258 -20946 20259 -20945 l=112 w=224 "VDD" "D4" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 20042 -20946 20043 -20945 l=112 w=224 "VDD" "D4" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 19826 -20946 19827 -20945 l=112 w=224 "VDD" "D4" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19610 -20946 19611 -20945 l=112 w=224 "VDD" "D4" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 19141 -20977 19142 -20976 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" 224 11648,328 "a_18405_n20977#" 224 19712,624
device msubckt pfet_03v3 18925 -20977 18926 -20976 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 0 "a_18405_n20977#" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" 224 11648,328
device msubckt pfet_03v3 18709 -20977 18710 -20976 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_18405_n20977#" 224 11648,328
device msubckt pfet_03v3 18493 -20977 18494 -20976 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 0 "a_18405_n20977#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 17995 -20946 17996 -20945 l=112 w=224 "VDD" "Q04" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 17779 -20946 17780 -20945 l=112 w=224 "VDD" "Q04" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 17563 -20946 17564 -20945 l=112 w=224 "VDD" "Q04" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 17347 -20946 17348 -20945 l=112 w=224 "VDD" "Q04" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 16607 -20946 16608 -20945 l=112 w=224 "VDD" "D5" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 16391 -20946 16392 -20945 l=112 w=224 "VDD" "D5" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 16175 -20946 16176 -20945 l=112 w=224 "VDD" "D5" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 15959 -20946 15960 -20945 l=112 w=224 "VDD" "D5" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 15490 -20977 15491 -20976 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" 224 11648,328 "a_14754_n20977#" 224 19712,624
device msubckt pfet_03v3 15274 -20977 15275 -20976 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 0 "a_14754_n20977#" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" 224 11648,328
device msubckt pfet_03v3 15058 -20977 15059 -20976 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_14754_n20977#" 224 11648,328
device msubckt pfet_03v3 14842 -20977 14843 -20976 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 0 "a_14754_n20977#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 14344 -20946 14345 -20945 l=112 w=224 "VDD" "Q05" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 14128 -20946 14129 -20945 l=112 w=224 "VDD" "Q05" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 13912 -20946 13913 -20945 l=112 w=224 "VDD" "Q05" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 13696 -20946 13697 -20945 l=112 w=224 "VDD" "Q05" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 13120 -20946 13121 -20945 l=112 w=224 "VDD" "D6" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 12904 -20946 12905 -20945 l=112 w=224 "VDD" "D6" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 12688 -20946 12689 -20945 l=112 w=224 "VDD" "D6" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 12472 -20946 12473 -20945 l=112 w=224 "VDD" "D6" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 12003 -20977 12004 -20976 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 224 11648,328 "a_11267_n20977#" 224 19712,624
device msubckt pfet_03v3 11787 -20977 11788 -20976 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 0 "a_11267_n20977#" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 224 11648,328
device msubckt pfet_03v3 11571 -20977 11572 -20976 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_11267_n20977#" 224 11648,328
device msubckt pfet_03v3 11355 -20977 11356 -20976 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 0 "a_11267_n20977#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 10857 -20946 10858 -20945 l=112 w=224 "VDD" "Q06" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 10641 -20946 10642 -20945 l=112 w=224 "VDD" "Q06" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 10425 -20946 10426 -20945 l=112 w=224 "VDD" "Q06" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 10209 -20946 10210 -20945 l=112 w=224 "VDD" "Q06" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 9625 -20946 9626 -20945 l=112 w=224 "VDD" "D0" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 9409 -20946 9410 -20945 l=112 w=224 "VDD" "D0" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 9193 -20946 9194 -20945 l=112 w=224 "VDD" "D0" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 8977 -20946 8978 -20945 l=112 w=224 "VDD" "D0" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 8508 -20977 8509 -20976 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 224 11648,328 "a_7772_n20977#" 224 19712,624
device msubckt pfet_03v3 8292 -20977 8293 -20976 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 0 "a_7772_n20977#" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 224 11648,328
device msubckt pfet_03v3 8076 -20977 8077 -20976 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_7772_n20977#" 224 11648,328
device msubckt pfet_03v3 7860 -20977 7861 -20976 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 0 "a_7772_n20977#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 7362 -20946 7363 -20945 l=112 w=224 "VDD" "Q07" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 7146 -20946 7147 -20945 l=112 w=224 "VDD" "Q07" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 6930 -20946 6931 -20945 l=112 w=224 "VDD" "Q07" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 6714 -20946 6715 -20945 l=112 w=224 "VDD" "Q07" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 23585 -20540 23586 -20539 l=112 w=224 "VSS" "a_22417_n20540#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" 224 19712,624
device msubckt nfet_03v3 23153 -20540 23154 -20539 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 224 0 "a_22617_n20540#" 224 11648,328 "a_22417_n20540#" 224 19712,624
device msubckt nfet_03v3 22937 -20540 22938 -20539 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 224 0 "VSS" 224 11648,328 "a_22617_n20540#" 224 11648,328
device msubckt nfet_03v3 22721 -20540 22722 -20539 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 224 0 "a_22617_n20540#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 22505 -20540 22506 -20539 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 224 0 "a_22417_n20540#" 224 19712,624 "a_22617_n20540#" 224 11648,328
device msubckt nfet_03v3 21955 -20540 21956 -20539 l=112 w=224 "VSS" "a_20787_n20540#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" 224 19712,624
device msubckt nfet_03v3 21523 -20540 21524 -20539 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" 224 0 "a_20987_n20540#" 224 11648,328 "a_20787_n20540#" 224 19712,624
device msubckt nfet_03v3 21307 -20540 21308 -20539 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" 224 0 "VSS" 224 11648,328 "a_20987_n20540#" 224 11648,328
device msubckt nfet_03v3 21091 -20540 21092 -20539 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" 224 0 "a_20987_n20540#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 20875 -20540 20876 -20539 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" 224 0 "a_20787_n20540#" 224 19712,624 "a_20987_n20540#" 224 11648,328
device msubckt nfet_03v3 20042 -20489 20043 -20488 l=112 w=224 "VSS" "D4" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 19826 -20489 19827 -20488 l=112 w=224 "VSS" "D4" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 19141 -20493 19142 -20492 l=112 w=224 "VDD" "D4" 224 0 "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" 224 11648,328 "a_18405_n20493#" 224 19712,624
device msubckt pfet_03v3 18925 -20493 18926 -20492 l=112 w=224 "VDD" "D4" 224 0 "a_18405_n20493#" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" 224 11648,328
device msubckt pfet_03v3 18709 -20493 18710 -20492 l=112 w=224 "VDD" "Q04" 224 0 "VDD" 224 11648,328 "a_18405_n20493#" 224 11648,328
device msubckt pfet_03v3 18493 -20493 18494 -20492 l=112 w=224 "VDD" "Q04" 224 0 "a_18405_n20493#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 17779 -20489 17780 -20488 l=112 w=224 "VSS" "Q04" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 17563 -20489 17564 -20488 l=112 w=224 "VSS" "Q04" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 16391 -20489 16392 -20488 l=112 w=224 "VSS" "D5" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 16175 -20489 16176 -20488 l=112 w=224 "VSS" "D5" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 15490 -20493 15491 -20492 l=112 w=224 "VDD" "D5" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" 224 11648,328 "a_14754_n20493#" 224 19712,624
device msubckt pfet_03v3 15274 -20493 15275 -20492 l=112 w=224 "VDD" "D5" 224 0 "a_14754_n20493#" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" 224 11648,328
device msubckt pfet_03v3 15058 -20493 15059 -20492 l=112 w=224 "VDD" "Q05" 224 0 "VDD" 224 11648,328 "a_14754_n20493#" 224 11648,328
device msubckt pfet_03v3 14842 -20493 14843 -20492 l=112 w=224 "VDD" "Q05" 224 0 "a_14754_n20493#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 14128 -20489 14129 -20488 l=112 w=224 "VSS" "Q05" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 13912 -20489 13913 -20488 l=112 w=224 "VSS" "Q05" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 12904 -20489 12905 -20488 l=112 w=224 "VSS" "D6" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 12688 -20489 12689 -20488 l=112 w=224 "VSS" "D6" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 12003 -20493 12004 -20492 l=112 w=224 "VDD" "D6" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 224 11648,328 "a_11267_n20493#" 224 19712,624
device msubckt pfet_03v3 11787 -20493 11788 -20492 l=112 w=224 "VDD" "D6" 224 0 "a_11267_n20493#" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 224 11648,328
device msubckt pfet_03v3 11571 -20493 11572 -20492 l=112 w=224 "VDD" "Q06" 224 0 "VDD" 224 11648,328 "a_11267_n20493#" 224 11648,328
device msubckt pfet_03v3 11355 -20493 11356 -20492 l=112 w=224 "VDD" "Q06" 224 0 "a_11267_n20493#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 19141 -20046 19142 -20045 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_18405_n20046#" 224 19712,624
device msubckt nfet_03v3 18925 -20046 18926 -20045 l=112 w=224 "VSS" "D4" 224 0 "a_18821_n20046#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 18709 -20046 18710 -20045 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 0 "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" 224 11648,328 "a_18821_n20046#" 224 11648,328
device msubckt nfet_03v3 18493 -20046 18494 -20045 l=112 w=224 "VSS" "Q04" 224 0 "a_18405_n20046#" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.AND2_magic_1.A" 224 11648,328
device msubckt nfet_03v3 10641 -20489 10642 -20488 l=112 w=224 "VSS" "Q06" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 10425 -20489 10426 -20488 l=112 w=224 "VSS" "Q06" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 9409 -20489 9410 -20488 l=112 w=224 "VSS" "D0" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 9193 -20489 9194 -20488 l=112 w=224 "VSS" "D0" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 8508 -20493 8509 -20492 l=112 w=224 "VDD" "D0" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 224 11648,328 "a_7772_n20493#" 224 19712,624
device msubckt pfet_03v3 8292 -20493 8293 -20492 l=112 w=224 "VDD" "D0" 224 0 "a_7772_n20493#" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 224 11648,328
device msubckt pfet_03v3 8076 -20493 8077 -20492 l=112 w=224 "VDD" "Q07" 224 0 "VDD" 224 11648,328 "a_7772_n20493#" 224 11648,328
device msubckt pfet_03v3 7860 -20493 7861 -20492 l=112 w=224 "VDD" "Q07" 224 0 "a_7772_n20493#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 15490 -20046 15491 -20045 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_14754_n20046#" 224 19712,624
device msubckt nfet_03v3 15274 -20046 15275 -20045 l=112 w=224 "VSS" "D5" 224 0 "a_15170_n20046#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 15058 -20046 15059 -20045 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" 224 11648,328 "a_15170_n20046#" 224 11648,328
device msubckt nfet_03v3 14842 -20046 14843 -20045 l=112 w=224 "VSS" "Q05" 224 0 "a_14754_n20046#" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_6.OUT" 224 11648,328
device msubckt nfet_03v3 7146 -20489 7147 -20488 l=112 w=224 "VSS" "Q07" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 6930 -20489 6931 -20488 l=112 w=224 "VSS" "Q07" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 12003 -20046 12004 -20045 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_11267_n20046#" 224 19712,624
device msubckt nfet_03v3 11787 -20046 11788 -20045 l=112 w=224 "VSS" "D6" 224 0 "a_11683_n20046#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 11571 -20046 11572 -20045 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 224 11648,328 "a_11683_n20046#" 224 11648,328
device msubckt nfet_03v3 11355 -20046 11356 -20045 l=112 w=224 "VSS" "Q06" 224 0 "a_11267_n20046#" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_5.OUT" 224 11648,328
device msubckt nfet_03v3 8508 -20046 8509 -20045 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_7772_n20046#" 224 19712,624
device msubckt nfet_03v3 8292 -20046 8293 -20045 l=112 w=224 "VSS" "D0" 224 0 "a_8188_n20046#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 8076 -20046 8077 -20045 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 224 11648,328 "a_8188_n20046#" 224 11648,328
device msubckt nfet_03v3 7860 -20046 7861 -20045 l=112 w=224 "VSS" "Q07" 224 0 "a_7772_n20046#" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_1.OUT" 224 11648,328
device msubckt nfet_03v3 41123 -19193 41124 -19192 l=112 w=224 "VSS" "a_40387_n19193#" 224 0 "VSS" 224 19712,624 "OUT01" 224 19712,624
device msubckt nfet_03v3 40691 -19193 40692 -19192 l=112 w=224 "VSS" "7b_divider_magic_2.mux_magic_0.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_40387_n19193#" 224 19712,624
device msubckt nfet_03v3 40475 -19193 40476 -19192 l=112 w=224 "VSS" "7b_divider_magic_2.mux_magic_0.OR_magic_0.A" 224 0 "a_40387_n19193#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 40015 -19354 40016 -19353 l=112 w=224 "VSS" "a_38847_n19354#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.mux_magic_0.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 39583 -19354 39584 -19353 l=112 w=224 "VSS" "D0" 224 0 "a_39047_n19354#" 224 11648,328 "a_38847_n19354#" 224 19712,624
device msubckt nfet_03v3 39367 -19354 39368 -19353 l=112 w=224 "VSS" "7b_divider_magic_2.mux_magic_0.IN2" 224 0 "VSS" 224 11648,328 "a_39047_n19354#" 224 11648,328
device msubckt nfet_03v3 39151 -19354 39152 -19353 l=112 w=224 "VSS" "7b_divider_magic_2.mux_magic_0.IN2" 224 0 "a_39047_n19354#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 38935 -19354 38936 -19353 l=112 w=224 "VSS" "D0" 224 0 "a_38847_n19354#" 224 19712,624 "a_39047_n19354#" 224 11648,328
device msubckt pfet_03v3 36961 -19448 36962 -19447 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_2.A" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 36745 -19448 36746 -19447 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_2.A" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 36529 -19448 36530 -19447 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_2.A" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 36313 -19448 36314 -19447 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_2.A" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 35853 -19440 35854 -19439 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 35637 -19440 35638 -19439 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 35421 -19440 35422 -19439 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 35205 -19440 35206 -19439 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 34745 -19440 34746 -19439 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN" 224 19712,624
device msubckt pfet_03v3 34529 -19440 34530 -19439 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 34313 -19440 34314 -19439 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 33704 -19448 33705 -19447 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 33488 -19448 33489 -19447 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 33272 -19448 33273 -19447 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 33056 -19448 33057 -19447 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 32639 -19440 32640 -19439 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 32423 -19440 32424 -19439 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 32207 -19440 32208 -19439 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 31991 -19440 31992 -19439 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 31531 -19440 31532 -19439 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN" 224 19712,624
device msubckt pfet_03v3 31315 -19440 31316 -19439 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 31099 -19440 31100 -19439 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 28611 -19455 28612 -19454 l=112 w=224 "VDD" "P02" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 28395 -19455 28396 -19454 l=112 w=224 "VDD" "P02" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 28179 -19455 28180 -19454 l=112 w=224 "VDD" "P02" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 27963 -19455 27964 -19454 l=112 w=224 "VDD" "P02" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 41123 -18753 41124 -18752 l=112 w=224 "VDD" "a_40387_n19193#" 224 0 "VDD" 224 19712,624 "OUT01" 224 19712,624
device msubckt pfet_03v3 40691 -18753 40692 -18752 l=112 w=224 "VDD" "7b_divider_magic_2.mux_magic_0.OR_magic_0.B" 224 0 "a_40387_n17785#" 224 11648,328 "a_40387_n19193#" 224 19712,624
device msubckt pfet_03v3 40475 -18753 40476 -18752 l=112 w=224 "VDD" "7b_divider_magic_2.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_40387_n17785#" 224 11648,328
device msubckt pfet_03v3 40015 -18914 40016 -18913 l=112 w=224 "VDD" "a_38847_n19354#" 224 0 "7b_divider_magic_2.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 39799 -18914 39800 -18913 l=112 w=224 "VDD" "a_38847_n19354#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 39583 -18914 39584 -18913 l=112 w=224 "VDD" "7b_divider_magic_2.mux_magic_0.IN2" 224 0 "a_38847_n19354#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 39367 -18914 39368 -18913 l=112 w=224 "VDD" "7b_divider_magic_2.mux_magic_0.IN2" 224 0 "VDD" 224 11648,328 "a_38847_n19354#" 224 11648,328
device msubckt pfet_03v3 39151 -18914 39152 -18913 l=112 w=224 "VDD" "D0" 224 0 "a_38847_n19354#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 38935 -18914 38936 -18913 l=112 w=224 "VDD" "D0" 224 0 "VDD" 224 19712,624 "a_38847_n19354#" 224 11648,328
device msubckt nfet_03v3 36745 -18991 36746 -18990 l=112 w=224 "VSS" "7b_divider_magic_2.OR_magic_2.A" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 36529 -18991 36530 -18990 l=112 w=224 "VSS" "7b_divider_magic_2.OR_magic_2.A" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 35637 -18983 35638 -18982 l=112 w=224 "VSS" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 35421 -18983 35422 -18982 l=112 w=224 "VSS" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 27503 -19447 27504 -19446 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 27287 -19447 27288 -19446 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 27071 -19447 27072 -19446 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 26855 -19447 26856 -19446 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 26395 -19447 26396 -19446 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 19712,624
device msubckt pfet_03v3 26179 -19447 26180 -19446 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 25963 -19447 25964 -19446 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 25354 -19455 25355 -19454 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 25138 -19455 25139 -19454 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 24922 -19455 24923 -19454 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 24706 -19455 24707 -19454 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 24289 -19447 24290 -19446 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 24073 -19447 24074 -19446 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 23857 -19447 23858 -19446 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 23641 -19447 23642 -19446 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 23181 -19447 23182 -19446 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 19712,624
device msubckt pfet_03v3 22965 -19447 22966 -19446 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 22749 -19447 22750 -19446 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 34745 -18981 34746 -18980 l=112 w=224 "VSS" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN" 224 19712,624
device msubckt nfet_03v3 34529 -18981 34530 -18980 l=112 w=224 "VSS" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 34313 -18981 34314 -18980 l=112 w=224 "VSS" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "7b_divider_magic_2.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 33488 -18991 33489 -18990 l=112 w=224 "VSS" "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 33272 -18991 33273 -18990 l=112 w=224 "VSS" "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 32423 -18983 32424 -18982 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 32207 -18983 32208 -18982 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 31531 -18981 31532 -18980 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN" 224 19712,624
device msubckt nfet_03v3 31315 -18981 31316 -18980 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 31099 -18981 31100 -18980 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_2.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 28395 -18998 28396 -18997 l=112 w=224 "VSS" "P02" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 28179 -18998 28180 -18997 l=112 w=224 "VSS" "P02" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 27287 -18990 27288 -18989 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 27071 -18990 27072 -18989 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 26395 -18988 26396 -18987 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 19712,624
device msubckt nfet_03v3 26179 -18988 26180 -18987 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 25963 -18988 25964 -18987 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 25138 -18998 25139 -18997 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 24922 -18998 24923 -18997 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 24073 -18990 24074 -18989 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 23857 -18990 23858 -18989 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 23181 -18988 23182 -18987 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 19712,624
device msubckt nfet_03v3 22965 -18988 22966 -18987 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 22749 -18988 22750 -18987 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 20665 -19011 20666 -19010 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "a_20000_n19011#" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 20320 -19011 20321 -19010 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_19784_n19011#" 224 11648,328 "a_19584_n19011#" 224 19712,624
device msubckt nfet_03v3 20104 -19011 20105 -19010 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "a_20000_n19011#" 224 11648,328 "a_19784_n19011#" 224 11648,328
device msubckt nfet_03v3 19888 -19011 19889 -19010 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "a_19784_n19011#" 224 11648,328 "a_20000_n19011#" 224 11648,328
device msubckt nfet_03v3 19672 -19011 19673 -19010 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_19584_n19011#" 224 19712,624 "a_19784_n19011#" 224 11648,328
device msubckt nfet_03v3 18604 -19011 18605 -19010 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" 224 0 "a_17939_n19011#" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 18259 -19011 18260 -19010 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_17723_n19011#" 224 11648,328 "a_17523_n19011#" 224 19712,624
device msubckt nfet_03v3 18043 -19011 18044 -19010 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" 224 0 "a_17939_n19011#" 224 11648,328 "a_17723_n19011#" 224 11648,328
device msubckt nfet_03v3 17827 -19011 17828 -19010 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" 224 0 "a_17723_n19011#" 224 11648,328 "a_17939_n19011#" 224 11648,328
device msubckt nfet_03v3 17611 -19011 17612 -19010 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_17523_n19011#" 224 19712,624 "a_17723_n19011#" 224 11648,328
device msubckt nfet_03v3 38475 -18541 38476 -18540 l=112 w=224 "VSS" "D0" 224 0 "VSS" 224 11648,328 "7b_divider_magic_2.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 38259 -18541 38260 -18540 l=112 w=224 "VSS" "D0" 224 0 "7b_divider_magic_2.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 38043 -18541 38044 -18540 l=112 w=224 "VSS" "D0" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 20665 -18651 20666 -18650 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "a_20000_n19011#" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 20320 -18651 20321 -18650 l=112 w=224 "VSS" "a_19584_n19011#" 224 0 "VSS" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt nfet_03v3 20104 -18651 20105 -18650 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "a_20000_n19011#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 19888 -18651 19889 -18650 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "a_19784_n19011#" 224 11648,328 "a_20000_n19011#" 224 11648,328
device msubckt nfet_03v3 19672 -18651 19673 -18650 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_19584_n19011#" 224 19712,624 "a_19784_n19011#" 224 11648,328
device msubckt nfet_03v3 18604 -18651 18605 -18650 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" 224 0 "a_17939_n19011#" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 18259 -18651 18260 -18650 l=112 w=224 "VSS" "a_17523_n19011#" 224 0 "VSS" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" 224 19712,624
device msubckt nfet_03v3 18043 -18651 18044 -18650 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" 224 0 "a_17939_n19011#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 17827 -18651 17828 -18650 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" 224 0 "a_17723_n19011#" 224 11648,328 "a_17939_n19011#" 224 11648,328
device msubckt nfet_03v3 17611 -18651 17612 -18650 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_17523_n19011#" 224 19712,624 "a_17723_n19011#" 224 11648,328
device msubckt nfet_03v3 15610 -18869 15611 -18868 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_14874_n18869#" 224 19712,624
device msubckt nfet_03v3 15394 -18869 15395 -18868 l=112 w=224 "VSS" "D1" 224 0 "a_15290_n18869#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 15178 -18869 15179 -18868 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" 224 11648,328 "a_15290_n18869#" 224 11648,328
device msubckt nfet_03v3 14962 -18869 14963 -18868 l=112 w=224 "VSS" "Q01" 224 0 "a_14874_n18869#" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" 224 11648,328
device msubckt pfet_03v3 41123 -18269 41124 -18268 l=112 w=224 "VDD" "a_40387_n19193#" 224 0 "VDD" 224 19712,624 "OUT01" 224 19712,624
device msubckt pfet_03v3 40691 -18269 40692 -18268 l=112 w=224 "VDD" "7b_divider_magic_2.mux_magic_0.OR_magic_0.B" 224 0 "a_40387_n17785#" 224 11648,328 "a_40387_n19193#" 224 19712,624
device msubckt pfet_03v3 40475 -18269 40476 -18268 l=112 w=224 "VDD" "7b_divider_magic_2.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_40387_n17785#" 224 11648,328
device msubckt nfet_03v3 40015 -18160 40016 -18159 l=112 w=224 "VSS" "a_38847_n18160#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.mux_magic_0.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 39583 -18160 39584 -18159 l=112 w=224 "VSS" "7b_divider_magic_2.mux_magic_0.AND2_magic_0.A" 224 0 "a_39047_n18160#" 224 11648,328 "a_38847_n18160#" 224 19712,624
device msubckt nfet_03v3 39367 -18160 39368 -18159 l=112 w=224 "VSS" "7b_divider_magic_2.mux_magic_0.IN1" 224 0 "VSS" 224 11648,328 "a_39047_n18160#" 224 11648,328
device msubckt nfet_03v3 39151 -18160 39152 -18159 l=112 w=224 "VSS" "7b_divider_magic_2.mux_magic_0.IN1" 224 0 "a_39047_n18160#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 38935 -18160 38936 -18159 l=112 w=224 "VSS" "7b_divider_magic_2.mux_magic_0.AND2_magic_0.A" 224 0 "a_38847_n18160#" 224 19712,624 "a_39047_n18160#" 224 11648,328
device msubckt pfet_03v3 41123 -17785 41124 -17784 l=112 w=224 "VDD" "7b_divider_magic_2.mux_magic_0.OR_magic_0.B" 224 0 "a_40387_n19193#" 224 11648,328 "a_40387_n17785#" 224 19712,624
device msubckt pfet_03v3 40907 -17785 40908 -17784 l=112 w=224 "VDD" "7b_divider_magic_2.mux_magic_0.OR_magic_0.B" 224 0 "a_40387_n17785#" 224 11648,328 "a_40387_n19193#" 224 11648,328
device msubckt pfet_03v3 40691 -17785 40692 -17784 l=112 w=224 "VDD" "7b_divider_magic_2.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_40387_n17785#" 224 11648,328
device msubckt pfet_03v3 40475 -17785 40476 -17784 l=112 w=224 "VDD" "7b_divider_magic_2.mux_magic_0.OR_magic_0.A" 224 0 "a_40387_n17785#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 38475 -18101 38476 -18100 l=112 w=224 "VDD" "D0" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 38259 -18101 38260 -18100 l=112 w=224 "VDD" "D0" 224 0 "7b_divider_magic_2.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 38043 -18101 38044 -18100 l=112 w=224 "VDD" "D0" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 36694 -18211 36695 -18210 l=112 w=224 "VSS" "7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_divider_magic_2.OR_magic_2.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 36478 -18211 36479 -18210 l=112 w=224 "VSS" "7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.OR_magic_2.A" 224 11648,328
device msubckt nfet_03v3 35802 -18221 35803 -18220 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt nfet_03v3 35586 -18221 35587 -18220 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 35370 -18221 35371 -18220 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" 224 19712,624 "7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 34694 -18219 34695 -18218 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 34478 -18219 34479 -18218 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 33431 -18218 33432 -18217 l=112 w=224 "VSS" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 33215 -18218 33216 -18217 l=112 w=224 "VSS" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 32588 -18220 32589 -18219 l=112 w=224 "VSS" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.DFF_magic_0.D" 224 11648,328 "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt nfet_03v3 32372 -18220 32373 -18219 l=112 w=224 "VSS" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_2.DFF_magic_0.D" 224 11648,328
device msubckt nfet_03v3 32156 -18220 32157 -18219 l=112 w=224 "VSS" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.DFF_magic_0.D" 224 19712,624 "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 31480 -18218 31481 -18217 l=112 w=224 "VSS" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 31264 -18218 31265 -18217 l=112 w=224 "VSS" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 30396 -18218 30397 -18217 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 30180 -18218 30181 -18217 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt nfet_03v3 28344 -18218 28345 -18217 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "P02" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 28128 -18218 28129 -18217 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "VSS" 224 19712,624 "P02" 224 11648,328
device msubckt nfet_03v3 27452 -18228 27453 -18227 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt nfet_03v3 27236 -18228 27237 -18227 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 27020 -18228 27021 -18227 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 26344 -18226 26345 -18225 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 26128 -18226 26129 -18225 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 25081 -18225 25082 -18224 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 24865 -18225 24866 -18224 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 24238 -18227 24239 -18226 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt nfet_03v3 24022 -18227 24023 -18226 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 23806 -18227 23807 -18226 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 40015 -17720 40016 -17719 l=112 w=224 "VDD" "a_38847_n18160#" 224 0 "7b_divider_magic_2.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 39799 -17720 39800 -17719 l=112 w=224 "VDD" "a_38847_n18160#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 39583 -17720 39584 -17719 l=112 w=224 "VDD" "7b_divider_magic_2.mux_magic_0.IN1" 224 0 "a_38847_n18160#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 39367 -17720 39368 -17719 l=112 w=224 "VDD" "7b_divider_magic_2.mux_magic_0.IN1" 224 0 "VDD" 224 11648,328 "a_38847_n18160#" 224 11648,328
device msubckt pfet_03v3 39151 -17720 39152 -17719 l=112 w=224 "VDD" "7b_divider_magic_2.mux_magic_0.AND2_magic_0.A" 224 0 "a_38847_n18160#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 38935 -17720 38936 -17719 l=112 w=224 "VDD" "7b_divider_magic_2.mux_magic_0.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_38847_n18160#" 224 11648,328
device msubckt pfet_03v3 38475 -17741 38476 -17740 l=112 w=224 "VDD" "D0" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 38259 -17741 38260 -17740 l=112 w=224 "VDD" "D0" 224 0 "7b_divider_magic_2.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 38043 -17741 38044 -17740 l=112 w=224 "VDD" "D0" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 36910 -17754 36911 -17753 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_divider_magic_2.OR_magic_2.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 36694 -17754 36695 -17753 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.OR_magic_2.A" 224 11648,328
device msubckt pfet_03v3 36478 -17754 36479 -17753 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_divider_magic_2.OR_magic_2.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 36262 -17754 36263 -17753 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.OR_magic_2.A" 224 11648,328
device msubckt pfet_03v3 35802 -17762 35803 -17761 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt pfet_03v3 35586 -17762 35587 -17761 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 35370 -17762 35371 -17761 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" 224 19712,624 "7b_divider_magic_2.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 34910 -17762 34911 -17761 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 34694 -17762 34695 -17761 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 34478 -17762 34479 -17761 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 34262 -17762 34263 -17761 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 23130 -18225 23131 -18224 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 22914 -18225 22915 -18224 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 22046 -18225 22047 -18224 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 21830 -18225 21831 -18224 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 20664 -18208 20665 -18207 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 0 "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 0 0 "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 448 19712,624
device msubckt pfet_03v3 20320 -18208 20321 -18207 l=112 w=224 "VDD" "a_19584_n19011#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt pfet_03v3 20104 -18208 20105 -18207 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "a_19584_n19011#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19888 -18208 19889 -18207 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "VDD" 224 11648,328 "a_19584_n19011#" 224 11648,328
device msubckt pfet_03v3 19672 -18208 19673 -18207 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_19584_n19011#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 18603 -18208 18604 -18207 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" 0 0 "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" 448 19712,624
device msubckt pfet_03v3 18259 -18208 18260 -18207 l=112 w=224 "VDD" "a_17523_n19011#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" 224 19712,624
device msubckt pfet_03v3 18043 -18208 18044 -18207 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" 224 0 "a_17523_n19011#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 17827 -18208 17828 -18207 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" 224 0 "VDD" 224 11648,328 "a_17523_n19011#" 224 11648,328
device msubckt pfet_03v3 17611 -18208 17612 -18207 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_17523_n19011#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 16511 -18426 16512 -18425 l=112 w=224 "VSS" "D1" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 16295 -18426 16296 -18425 l=112 w=224 "VSS" "D1" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 12021 -18869 12022 -18868 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_11285_n18869#" 224 19712,624
device msubckt nfet_03v3 11805 -18869 11806 -18868 l=112 w=224 "VSS" "D2" 224 0 "a_11701_n18869#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 11589 -18869 11590 -18868 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" 224 11648,328 "a_11701_n18869#" 224 11648,328
device msubckt nfet_03v3 11373 -18869 11374 -18868 l=112 w=224 "VSS" "Q02" 224 0 "a_11285_n18869#" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" 224 11648,328
device msubckt pfet_03v3 15610 -18422 15611 -18421 l=112 w=224 "VDD" "D1" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" 224 11648,328 "a_14874_n18422#" 224 19712,624
device msubckt pfet_03v3 15394 -18422 15395 -18421 l=112 w=224 "VDD" "D1" 224 0 "a_14874_n18422#" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" 224 11648,328
device msubckt pfet_03v3 15178 -18422 15179 -18421 l=112 w=224 "VDD" "Q01" 224 0 "VDD" 224 11648,328 "a_14874_n18422#" 224 11648,328
device msubckt pfet_03v3 14962 -18422 14963 -18421 l=112 w=224 "VDD" "Q01" 224 0 "a_14874_n18422#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 14248 -18426 14249 -18425 l=112 w=224 "VSS" "Q01" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 14032 -18426 14033 -18425 l=112 w=224 "VSS" "Q01" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 12922 -18426 12923 -18425 l=112 w=224 "VSS" "D2" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 12706 -18426 12707 -18425 l=112 w=224 "VSS" "D2" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 8526 -18869 8527 -18868 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_7790_n18869#" 224 19712,624
device msubckt nfet_03v3 8310 -18869 8311 -18868 l=112 w=224 "VSS" "D3" 224 0 "a_8206_n18869#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 8094 -18869 8095 -18868 l=112 w=224 "VSS" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" 224 11648,328 "a_8206_n18869#" 224 11648,328
device msubckt nfet_03v3 7878 -18869 7879 -18868 l=112 w=224 "VSS" "Q03" 224 0 "a_7790_n18869#" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 12021 -18422 12022 -18421 l=112 w=224 "VDD" "D2" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" 224 11648,328 "a_11285_n18422#" 224 19712,624
device msubckt pfet_03v3 11805 -18422 11806 -18421 l=112 w=224 "VDD" "D2" 224 0 "a_11285_n18422#" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" 224 11648,328
device msubckt pfet_03v3 11589 -18422 11590 -18421 l=112 w=224 "VDD" "Q02" 224 0 "VDD" 224 11648,328 "a_11285_n18422#" 224 11648,328
device msubckt pfet_03v3 11373 -18422 11374 -18421 l=112 w=224 "VDD" "Q02" 224 0 "a_11285_n18422#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 10659 -18426 10660 -18425 l=112 w=224 "VSS" "Q02" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 10443 -18426 10444 -18425 l=112 w=224 "VSS" "Q02" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 9427 -18426 9428 -18425 l=112 w=224 "VSS" "D3" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 9211 -18426 9212 -18425 l=112 w=224 "VSS" "D3" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 8526 -18422 8527 -18421 l=112 w=224 "VDD" "D3" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" 224 11648,328 "a_7790_n18422#" 224 19712,624
device msubckt pfet_03v3 8310 -18422 8311 -18421 l=112 w=224 "VDD" "D3" 224 0 "a_7790_n18422#" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 8094 -18422 8095 -18421 l=112 w=224 "VDD" "Q03" 224 0 "VDD" 224 11648,328 "a_7790_n18422#" 224 11648,328
device msubckt pfet_03v3 7878 -18422 7879 -18421 l=112 w=224 "VDD" "Q03" 224 0 "a_7790_n18422#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 7164 -18426 7165 -18425 l=112 w=224 "VSS" "Q03" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 6948 -18426 6949 -18425 l=112 w=224 "VSS" "Q03" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 33647 -17761 33648 -17760 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 33431 -17761 33432 -17760 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 33215 -17761 33216 -17760 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 32999 -17761 33000 -17760 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 32588 -17761 32589 -17760 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.DFF_magic_0.D" 224 11648,328 "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt pfet_03v3 32372 -17761 32373 -17760 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_2.DFF_magic_0.D" 224 11648,328
device msubckt pfet_03v3 32156 -17761 32157 -17760 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.DFF_magic_0.D" 224 19712,624 "7b_divider_magic_2.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 31696 -17761 31697 -17760 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 31480 -17761 31481 -17760 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 31264 -17761 31265 -17760 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 31048 -17761 31049 -17760 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 30612 -17761 30613 -17760 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 30396 -17761 30397 -17760 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 30180 -17761 30181 -17760 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 29964 -17761 29965 -17760 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 28560 -17761 28561 -17760 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "P02" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 28344 -17761 28345 -17760 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD" 224 11648,328 "P02" 224 11648,328
device msubckt pfet_03v3 28128 -17761 28129 -17760 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "P02" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 27912 -17761 27913 -17760 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD" 224 19712,624 "P02" 224 11648,328
device msubckt pfet_03v3 27452 -17769 27453 -17768 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt pfet_03v3 27236 -17769 27237 -17768 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 27020 -17769 27021 -17768 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 26560 -17769 26561 -17768 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 26344 -17769 26345 -17768 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 26128 -17769 26129 -17768 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 25912 -17769 25913 -17768 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 25297 -17768 25298 -17767 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 25081 -17768 25082 -17767 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 24865 -17768 24866 -17767 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 24649 -17768 24650 -17767 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 24238 -17768 24239 -17767 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt pfet_03v3 24022 -17768 24023 -17767 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 23806 -17768 23807 -17767 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 23346 -17768 23347 -17767 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 23130 -17768 23131 -17767 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 22914 -17768 22915 -17767 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 22698 -17768 22699 -17767 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 22262 -17768 22263 -17767 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 22046 -17768 22047 -17767 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 21830 -17768 21831 -17767 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 21614 -17768 21615 -17767 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 20664 -17726 20665 -17725 l=112 w=224 "VDD" "VDD" 224 0 "VDD" 0 0 "VDD" 448 19712,624
device msubckt pfet_03v3 20320 -17724 20321 -17723 l=112 w=224 "VDD" "a_19584_n19011#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt pfet_03v3 20104 -17724 20105 -17723 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "a_19584_n19011#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19888 -17724 19889 -17723 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "VDD" 224 11648,328 "a_19584_n19011#" 224 11648,328
device msubckt pfet_03v3 19672 -17724 19673 -17723 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_19584_n19011#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 18603 -17726 18604 -17725 l=112 w=224 "VDD" "VDD" 224 0 "VDD" 0 0 "VDD" 448 19712,624
device msubckt pfet_03v3 16727 -17969 16728 -17968 l=112 w=224 "VDD" "D1" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 16511 -17969 16512 -17968 l=112 w=224 "VDD" "D1" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 16295 -17969 16296 -17968 l=112 w=224 "VDD" "D1" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 16079 -17969 16080 -17968 l=112 w=224 "VDD" "D1" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 18259 -17724 18260 -17723 l=112 w=224 "VDD" "a_17523_n19011#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.3_inp_AND_magic_0.A" 224 19712,624
device msubckt pfet_03v3 18043 -17724 18044 -17723 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" 224 0 "a_17523_n19011#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 17827 -17724 17828 -17723 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" 224 0 "VDD" 224 11648,328 "a_17523_n19011#" 224 11648,328
device msubckt pfet_03v3 17611 -17724 17612 -17723 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_17523_n19011#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 15610 -17938 15611 -17937 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" 224 11648,328 "a_14874_n17938#" 224 19712,624
device msubckt pfet_03v3 15394 -17938 15395 -17937 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 0 "a_14874_n17938#" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.OUT" 224 11648,328
device msubckt pfet_03v3 15178 -17938 15179 -17937 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_14874_n17938#" 224 11648,328
device msubckt pfet_03v3 14962 -17938 14963 -17937 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 0 "a_14874_n17938#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 14464 -17969 14465 -17968 l=112 w=224 "VDD" "Q01" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 14248 -17969 14249 -17968 l=112 w=224 "VDD" "Q01" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 14032 -17969 14033 -17968 l=112 w=224 "VDD" "Q01" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 13816 -17969 13817 -17968 l=112 w=224 "VDD" "Q01" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 13138 -17969 13139 -17968 l=112 w=224 "VDD" "D2" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 12922 -17969 12923 -17968 l=112 w=224 "VDD" "D2" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 12706 -17969 12707 -17968 l=112 w=224 "VDD" "D2" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 12490 -17969 12491 -17968 l=112 w=224 "VDD" "D2" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 12021 -17938 12022 -17937 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" 224 11648,328 "a_11285_n17938#" 224 19712,624
device msubckt pfet_03v3 11805 -17938 11806 -17937 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 0 "a_11285_n17938#" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.OUT" 224 11648,328
device msubckt pfet_03v3 11589 -17938 11590 -17937 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_11285_n17938#" 224 11648,328
device msubckt pfet_03v3 11373 -17938 11374 -17937 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 0 "a_11285_n17938#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 10875 -17969 10876 -17968 l=112 w=224 "VDD" "Q02" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 10659 -17969 10660 -17968 l=112 w=224 "VDD" "Q02" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 10443 -17969 10444 -17968 l=112 w=224 "VDD" "Q02" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 10227 -17969 10228 -17968 l=112 w=224 "VDD" "Q02" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 9643 -17969 9644 -17968 l=112 w=224 "VDD" "D3" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 9427 -17969 9428 -17968 l=112 w=224 "VDD" "D3" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 9211 -17969 9212 -17968 l=112 w=224 "VDD" "D3" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 8995 -17969 8996 -17968 l=112 w=224 "VDD" "D3" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 8526 -17938 8527 -17937 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" 224 11648,328 "a_7790_n17938#" 224 19712,624
device msubckt pfet_03v3 8310 -17938 8311 -17937 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 0 "a_7790_n17938#" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 8094 -17938 8095 -17937 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_7790_n17938#" 224 11648,328
device msubckt pfet_03v3 7878 -17938 7879 -17937 l=112 w=224 "VDD" "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 0 "a_7790_n17938#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 7380 -17969 7381 -17968 l=112 w=224 "VDD" "Q03" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 7164 -17969 7165 -17968 l=112 w=224 "VDD" "Q03" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 6948 -17969 6949 -17968 l=112 w=224 "VDD" "Q03" 224 0 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 6732 -17969 6733 -17968 l=112 w=224 "VDD" "Q03" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 44064 -15957 44065 -15956 l=112 w=224 "VDD" "7b_divider_magic_2.mux_magic_0.IN1" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_2.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 43848 -15957 43849 -15956 l=112 w=224 "VDD" "7b_divider_magic_2.mux_magic_0.IN1" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.divide_by_2_1.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 43632 -15957 43633 -15956 l=112 w=224 "VDD" "7b_divider_magic_2.mux_magic_0.IN1" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_2.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 43416 -15957 43417 -15956 l=112 w=224 "VDD" "7b_divider_magic_2.mux_magic_0.IN1" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.divide_by_2_1.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 42956 -15949 42957 -15948 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 42740 -15949 42741 -15948 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 42524 -15949 42525 -15948 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 42308 -15949 42309 -15948 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 41848 -15949 41849 -15948 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_2.divide_by_2_1.tg_magic_2.IN" 224 19712,624
device msubckt pfet_03v3 41632 -15949 41633 -15948 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" 224 11648,328
device msubckt pfet_03v3 41416 -15949 41417 -15948 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" 224 19712,624 "7b_divider_magic_2.divide_by_2_1.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 40807 -15957 40808 -15956 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 40591 -15957 40592 -15956 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 40375 -15957 40376 -15956 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 40159 -15957 40160 -15956 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 35437 -16256 35438 -16255 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 35221 -16256 35222 -16255 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 35005 -16256 35006 -16255 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 34545 -16277 34546 -16276 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 0 "a_33465_n16344#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 34329 -16277 34330 -16276 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_33465_n16344#" 224 11648,328
device msubckt pfet_03v3 34113 -16277 34114 -16276 l=112 w=224 "VDD" "Q03" 224 0 "a_33465_n16344#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 33897 -16277 33898 -16276 l=112 w=224 "VDD" "Q03" 224 0 "VDD" 224 11648,328 "a_33465_n16344#" 224 11648,328
device msubckt pfet_03v3 33681 -16277 33682 -16276 l=112 w=224 "VDD" "a_33465_n16344#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 33465 -16277 33466 -16276 l=112 w=224 "VDD" "a_33465_n16344#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 39742 -15949 39743 -15948 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_1.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 39526 -15949 39527 -15948 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 39310 -15949 39311 -15948 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_1.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 39094 -15949 39095 -15948 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_1.VOUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 38634 -15949 38635 -15948 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN" 224 19712,624
device msubckt pfet_03v3 38418 -15949 38419 -15948 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 38202 -15949 38203 -15948 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 43848 -15500 43849 -15499 l=112 w=224 "VSS" "7b_divider_magic_2.mux_magic_0.IN1" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_2.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 43632 -15500 43633 -15499 l=112 w=224 "VSS" "7b_divider_magic_2.mux_magic_0.IN1" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.divide_by_2_1.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 42740 -15492 42741 -15491 l=112 w=224 "VSS" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 42524 -15492 42525 -15491 l=112 w=224 "VSS" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 35437 -15896 35438 -15895 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 35221 -15896 35222 -15895 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 35005 -15896 35006 -15895 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 33005 -16212 33006 -16211 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_32269_n16212#" 224 19712,624
device msubckt pfet_03v3 32789 -16212 32790 -16211 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 0 "a_32269_n16212#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 32573 -16212 32574 -16211 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 0 "a_32357_n15772#" 224 11648,328 "a_32269_n16212#" 224 11648,328
device msubckt pfet_03v3 32357 -16212 32358 -16211 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 0 "a_32269_n16212#" 224 19712,624 "a_32357_n15772#" 224 11648,328
device msubckt pfet_03v3 31461 -16256 31462 -16255 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 31245 -16256 31246 -16255 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 31029 -16256 31030 -16255 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 30569 -16277 30570 -16276 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 0 "a_29489_n16344#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 30353 -16277 30354 -16276 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_29489_n16344#" 224 11648,328
device msubckt pfet_03v3 30137 -16277 30138 -16276 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 224 0 "a_29489_n16344#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 29921 -16277 29922 -16276 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 224 0 "VDD" 224 11648,328 "a_29489_n16344#" 224 11648,328
device msubckt pfet_03v3 29705 -16277 29706 -16276 l=112 w=224 "VDD" "a_29489_n16344#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 29489 -16277 29490 -16276 l=112 w=224 "VDD" "a_29489_n16344#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt nfet_03v3 41848 -15490 41849 -15489 l=112 w=224 "VSS" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_2.divide_by_2_1.tg_magic_2.IN" 224 19712,624
device msubckt nfet_03v3 41632 -15490 41633 -15489 l=112 w=224 "VSS" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" 224 11648,328
device msubckt nfet_03v3 41416 -15490 41417 -15489 l=112 w=224 "VSS" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" 224 19712,624 "7b_divider_magic_2.divide_by_2_1.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 40591 -15500 40592 -15499 l=112 w=224 "VSS" "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 40375 -15500 40376 -15499 l=112 w=224 "VSS" "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 39526 -15492 39527 -15491 l=112 w=224 "VSS" "7b_divider_magic_2.OR_magic_1.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 39310 -15492 39311 -15491 l=112 w=224 "VSS" "7b_divider_magic_2.OR_magic_1.VOUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 34545 -15837 34546 -15836 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 0 "a_34009_n15837#" 224 11648,328 "a_33465_n16344#" 224 19712,624
device msubckt nfet_03v3 34329 -15837 34330 -15836 l=112 w=224 "VSS" "Q03" 224 0 "VSS" 224 11648,328 "a_34009_n15837#" 224 11648,328
device msubckt nfet_03v3 34113 -15837 34114 -15836 l=112 w=224 "VSS" "Q03" 224 0 "a_34009_n15837#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 33897 -15837 33898 -15836 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 0 "a_33465_n16344#" 224 19712,624 "a_34009_n15837#" 224 11648,328
device msubckt nfet_03v3 33465 -15837 33466 -15836 l=112 w=224 "VSS" "a_33465_n16344#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 38634 -15490 38635 -15489 l=112 w=224 "VSS" "7b_divider_magic_2.OR_magic_1.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN" 224 19712,624
device msubckt nfet_03v3 38418 -15490 38419 -15489 l=112 w=224 "VSS" "7b_divider_magic_2.OR_magic_1.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 38202 -15490 38203 -15489 l=112 w=224 "VSS" "7b_divider_magic_2.OR_magic_1.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_2.divide_by_2_1.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 33005 -15728 33006 -15727 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 0 "a_32269_n16212#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 32789 -15728 32790 -15727 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 0 "a_32357_n15772#" 224 19712,624 "a_32269_n16212#" 224 11648,328
device msubckt pfet_03v3 32357 -15728 32358 -15727 l=112 w=224 "VDD" "a_32357_n15772#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 31461 -15896 31462 -15895 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 31245 -15896 31246 -15895 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 31029 -15896 31030 -15895 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 29029 -16212 29030 -16211 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_28293_n16212#" 224 19712,624
device msubckt pfet_03v3 28813 -16212 28814 -16211 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 0 "a_28293_n16212#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 28597 -16212 28598 -16211 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 0 "a_28381_n15772#" 224 11648,328 "a_28293_n16212#" 224 11648,328
device msubckt pfet_03v3 28381 -16212 28382 -16211 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 0 "a_28293_n16212#" 224 19712,624 "a_28381_n15772#" 224 11648,328
device msubckt nfet_03v3 30569 -15837 30570 -15836 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 0 "a_30033_n15837#" 224 11648,328 "a_29489_n16344#" 224 19712,624
device msubckt nfet_03v3 30353 -15837 30354 -15836 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 224 0 "VSS" 224 11648,328 "a_30033_n15837#" 224 11648,328
device msubckt nfet_03v3 30137 -15837 30138 -15836 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 224 0 "a_30033_n15837#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 29921 -15837 29922 -15836 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 0 "a_29489_n16344#" 224 19712,624 "a_30033_n15837#" 224 11648,328
device msubckt nfet_03v3 29489 -15837 29490 -15836 l=112 w=224 "VSS" "a_29489_n16344#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 26811 -16157 26812 -16156 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 26351 -16157 26352 -16156 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "a_25383_n16157#" 224 11648,328 "a_25122_n15227#" 224 19712,624
device msubckt pfet_03v3 26135 -16157 26136 -16156 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "a_25122_n15227#" 224 11648,328 "a_25383_n16157#" 224 11648,328
device msubckt pfet_03v3 25919 -16157 25920 -16156 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "a_25383_n16157#" 224 11648,328 "a_25122_n15227#" 224 11648,328
device msubckt pfet_03v3 25703 -16157 25704 -16156 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_25383_n16157#" 224 11648,328
device msubckt pfet_03v3 25487 -16157 25488 -16156 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 0 "a_25383_n16157#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 25271 -16157 25272 -16156 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 0 "VDD" 224 19712,624 "a_25383_n16157#" 224 11648,328
device msubckt pfet_03v3 24372 -16212 24373 -16211 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 0 "a_23636_n14804#" 224 11648,328 "a_23636_n16212#" 224 19712,624
device msubckt pfet_03v3 24156 -16212 24157 -16211 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 0 "a_23636_n16212#" 224 11648,328 "a_23636_n14804#" 224 11648,328
device msubckt pfet_03v3 23940 -16212 23941 -16211 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_23636_n16212#" 224 11648,328
device msubckt pfet_03v3 23724 -16212 23725 -16211 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 0 "a_23636_n16212#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 23264 -16277 23265 -16276 l=112 w=224 "VDD" "a_22096_n15837#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 23048 -16277 23049 -16276 l=112 w=224 "VDD" "a_22096_n15837#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 22832 -16277 22833 -16276 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" 224 0 "a_22096_n15837#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 22616 -16277 22617 -16276 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" 224 0 "VDD" 224 11648,328 "a_22096_n15837#" 224 11648,328
device msubckt pfet_03v3 22400 -16277 22401 -16276 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 0 "a_22096_n15837#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 22184 -16277 22185 -16276 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_22096_n15837#" 224 11648,328
device msubckt nfet_03v3 35437 -15456 35438 -15455 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 35221 -15456 35222 -15455 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 35005 -15456 35006 -15455 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 29029 -15728 29030 -15727 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 0 "a_28293_n16212#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 28813 -15728 28814 -15727 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 0 "a_28381_n15772#" 224 19712,624 "a_28293_n16212#" 224 11648,328
device msubckt pfet_03v3 28381 -15728 28382 -15727 l=112 w=224 "VDD" "a_28381_n15772#" 224 0 "Q04" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 21724 -16256 21725 -16255 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 21508 -16256 21509 -16255 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 21292 -16256 21293 -16255 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 20590 -16256 20591 -16255 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 20374 -16256 20375 -16255 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 20158 -16256 20159 -16255 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 19698 -16277 19699 -16276 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 0 "a_18618_n16344#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 19482 -16277 19483 -16276 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_18618_n16344#" 224 11648,328
device msubckt pfet_03v3 19266 -16277 19267 -16276 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" 224 0 "a_18618_n16344#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19050 -16277 19051 -16276 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" 224 0 "VDD" 224 11648,328 "a_18618_n16344#" 224 11648,328
device msubckt pfet_03v3 18834 -16277 18835 -16276 l=112 w=224 "VDD" "a_18618_n16344#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 18618 -16277 18619 -16276 l=112 w=224 "VDD" "a_18618_n16344#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 34545 -15083 34546 -15082 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "a_33465_n15150#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 34329 -15083 34330 -15082 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "a_33465_n15150#" 224 11648,328
device msubckt pfet_03v3 34113 -15083 34114 -15082 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "a_33465_n15150#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 33897 -15083 33898 -15082 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "VDD" 224 11648,328 "a_33465_n15150#" 224 11648,328
device msubckt pfet_03v3 33681 -15083 33682 -15082 l=112 w=224 "VDD" "a_33465_n15150#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 33465 -15083 33466 -15082 l=112 w=224 "VDD" "a_33465_n15150#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 33005 -15244 33006 -15243 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 0 "a_32269_n16212#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 32789 -15244 32790 -15243 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 0 "a_32357_n15772#" 224 19712,624 "a_32269_n16212#" 224 11648,328
device msubckt pfet_03v3 32357 -15244 32358 -15243 l=112 w=224 "VDD" "a_32357_n15772#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 19712,624 "VDD" 224 19712,624
device msubckt nfet_03v3 31461 -15456 31462 -15455 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 31245 -15456 31246 -15455 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 31029 -15456 31030 -15455 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 26811 -15673 26812 -15672 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 26595 -15673 26596 -15672 l=112 w=224 "VDD" "a_25383_n15673#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 26379 -15673 26380 -15672 l=112 w=224 "VDD" "a_25383_n15673#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" 224 11648,328
device msubckt pfet_03v3 25919 -15673 25920 -15672 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "a_25383_n16157#" 224 11648,328 "a_25122_n15227#" 224 19712,624
device msubckt pfet_03v3 25703 -15673 25704 -15672 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_25383_n16157#" 224 11648,328
device msubckt pfet_03v3 25487 -15673 25488 -15672 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "a_25383_n15673#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 25271 -15673 25272 -15672 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "VDD" 224 19712,624 "a_25383_n15673#" 224 11648,328
device msubckt pfet_03v3 24372 -15728 24373 -15727 l=112 w=224 "VDD" "a_23636_n14804#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 19712,624
device msubckt pfet_03v3 23940 -15728 23941 -15727 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 0 "a_23636_n16212#" 224 11648,328 "a_23636_n14804#" 224 19712,624
device msubckt pfet_03v3 23724 -15728 23725 -15727 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_23636_n16212#" 224 11648,328
device msubckt nfet_03v3 23264 -15837 23265 -15836 l=112 w=224 "VSS" "a_22096_n15837#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 22832 -15837 22833 -15836 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 0 "a_22296_n15837#" 224 11648,328 "a_22096_n15837#" 224 19712,624
device msubckt nfet_03v3 22616 -15837 22617 -15836 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" 224 0 "VSS" 224 11648,328 "a_22296_n15837#" 224 11648,328
device msubckt nfet_03v3 22400 -15837 22401 -15836 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" 224 0 "a_22296_n15837#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 22184 -15837 22185 -15836 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 0 "a_22096_n15837#" 224 19712,624 "a_22296_n15837#" 224 11648,328
device msubckt pfet_03v3 21724 -15896 21725 -15895 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 21508 -15896 21509 -15895 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 21292 -15896 21293 -15895 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 20590 -15896 20591 -15895 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 20374 -15896 20375 -15895 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 20158 -15896 20159 -15895 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 18158 -16212 18159 -16211 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_17422_n16212#" 224 19712,624
device msubckt pfet_03v3 17942 -16212 17943 -16211 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 0 "a_17422_n16212#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 17726 -16212 17727 -16211 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 0 "a_17510_n15772#" 224 11648,328 "a_17422_n16212#" 224 11648,328
device msubckt pfet_03v3 17510 -16212 17511 -16211 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 0 "a_17422_n16212#" 224 19712,624 "a_17510_n15772#" 224 11648,328
device msubckt nfet_03v3 43797 -14720 43798 -14719 l=112 w=224 "VSS" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" 224 0 "7b_divider_magic_2.mux_magic_0.IN1" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 43581 -14720 43582 -14719 l=112 w=224 "VSS" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.mux_magic_0.IN1" 224 11648,328
device msubckt nfet_03v3 42905 -14730 42906 -14729 l=112 w=224 "VSS" "7b_divider_magic_2.OR_magic_1.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" 224 19712,624
device msubckt nfet_03v3 42689 -14730 42690 -14729 l=112 w=224 "VSS" "7b_divider_magic_2.OR_magic_1.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 42473 -14730 42474 -14729 l=112 w=224 "VSS" "7b_divider_magic_2.OR_magic_1.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" 224 19712,624 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" 224 11648,328
device msubckt nfet_03v3 41797 -14728 41798 -14727 l=112 w=224 "VSS" "7b_divider_magic_2.OR_magic_1.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 41581 -14728 41582 -14727 l=112 w=224 "VSS" "7b_divider_magic_2.OR_magic_1.VOUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 40534 -14727 40535 -14726 l=112 w=224 "VSS" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 40318 -14727 40319 -14726 l=112 w=224 "VSS" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 39691 -14729 39692 -14728 l=112 w=224 "VSS" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT" 224 19712,624
device msubckt nfet_03v3 39475 -14729 39476 -14728 l=112 w=224 "VSS" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" 224 11648,328
device msubckt nfet_03v3 39259 -14729 39260 -14728 l=112 w=224 "VSS" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" 224 19712,624 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 38583 -14727 38584 -14726 l=112 w=224 "VSS" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 38367 -14727 38368 -14726 l=112 w=224 "VSS" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 37499 -14727 37500 -14726 l=112 w=224 "VSS" "7b_divider_magic_2.OR_magic_1.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 37283 -14727 37284 -14726 l=112 w=224 "VSS" "7b_divider_magic_2.OR_magic_1.VOUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 30569 -15083 30570 -15082 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "a_29489_n15150#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 30353 -15083 30354 -15082 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "a_29489_n15150#" 224 11648,328
device msubckt pfet_03v3 30137 -15083 30138 -15082 l=112 w=224 "VDD" "D3" 224 0 "a_29489_n15150#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 29921 -15083 29922 -15082 l=112 w=224 "VDD" "D3" 224 0 "VDD" 224 11648,328 "a_29489_n15150#" 224 11648,328
device msubckt pfet_03v3 29705 -15083 29706 -15082 l=112 w=224 "VDD" "a_29489_n15150#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 29489 -15083 29490 -15082 l=112 w=224 "VDD" "a_29489_n15150#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 29029 -15244 29030 -15243 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 0 "a_28293_n16212#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 28813 -15244 28814 -15243 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 0 "a_28381_n15772#" 224 19712,624 "a_28293_n16212#" 224 11648,328
device msubckt pfet_03v3 28381 -15244 28382 -15243 l=112 w=224 "VDD" "a_28381_n15772#" 224 0 "Q04" 224 19712,624 "VDD" 224 19712,624
device msubckt nfet_03v3 19698 -15837 19699 -15836 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 0 "a_19162_n15837#" 224 11648,328 "a_18618_n16344#" 224 19712,624
device msubckt nfet_03v3 19482 -15837 19483 -15836 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" 224 0 "VSS" 224 11648,328 "a_19162_n15837#" 224 11648,328
device msubckt nfet_03v3 19266 -15837 19267 -15836 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" 224 0 "a_19162_n15837#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 19050 -15837 19051 -15836 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 0 "a_18618_n16344#" 224 19712,624 "a_19162_n15837#" 224 11648,328
device msubckt nfet_03v3 18618 -15837 18619 -15836 l=112 w=224 "VSS" "a_18618_n16344#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 16611 -16157 16612 -16156 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 0 "a_15643_n16157#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 16395 -16157 16396 -16156 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_15643_n16157#" 224 11648,328
device msubckt pfet_03v3 16179 -16157 16180 -16156 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 0 "a_15643_n16157#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 15963 -16157 15964 -16156 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "a_15443_n16157#" 224 11648,328 "a_15643_n16157#" 224 11648,328
device msubckt pfet_03v3 15747 -16157 15748 -16156 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "a_15643_n16157#" 224 11648,328 "a_15443_n16157#" 224 11648,328
device msubckt pfet_03v3 15531 -16157 15532 -16156 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "a_15443_n16157#" 224 19712,624 "a_15643_n16157#" 224 11648,328
device msubckt pfet_03v3 15071 -16157 15072 -16156 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 13692 -16212 13693 -16211 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 0 "a_12956_n14804#" 224 11648,328 "a_12956_n16212#" 224 19712,624
device msubckt pfet_03v3 13476 -16212 13477 -16211 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 0 "a_12956_n16212#" 224 11648,328 "a_12956_n14804#" 224 11648,328
device msubckt pfet_03v3 13260 -16212 13261 -16211 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_12956_n16212#" 224 11648,328
device msubckt pfet_03v3 13044 -16212 13045 -16211 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 0 "a_12956_n16212#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 12584 -16277 12585 -16276 l=112 w=224 "VDD" "a_11416_n15837#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 12368 -16277 12369 -16276 l=112 w=224 "VDD" "a_11416_n15837#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 12152 -16277 12153 -16276 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 224 0 "a_11416_n15837#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 11936 -16277 11937 -16276 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 224 0 "VDD" 224 11648,328 "a_11416_n15837#" 224 11648,328
device msubckt pfet_03v3 11720 -16277 11721 -16276 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 0 "a_11416_n15837#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 11504 -16277 11505 -16276 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_11416_n15837#" 224 11648,328
device msubckt pfet_03v3 18158 -15728 18159 -15727 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 0 "a_17422_n16212#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 17942 -15728 17943 -15727 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 0 "a_17510_n15772#" 224 19712,624 "a_17422_n16212#" 224 11648,328
device msubckt pfet_03v3 17510 -15728 17511 -15727 l=112 w=224 "VDD" "a_17510_n15772#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 11044 -16256 11045 -16255 l=112 w=224 "VDD" "LD0" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 10828 -16256 10829 -16255 l=112 w=224 "VDD" "LD0" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 10612 -16256 10613 -16255 l=112 w=224 "VDD" "LD0" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 9716 -16212 9717 -16211 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 0 "a_8980_n14804#" 224 11648,328 "a_8980_n16212#" 224 19712,624
device msubckt pfet_03v3 9500 -16212 9501 -16211 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 0 "a_8980_n16212#" 224 11648,328 "a_8980_n14804#" 224 11648,328
device msubckt pfet_03v3 9284 -16212 9285 -16211 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_8980_n16212#" 224 11648,328
device msubckt pfet_03v3 9068 -16212 9069 -16211 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 0 "a_8980_n16212#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 8608 -16277 8609 -16276 l=112 w=224 "VDD" "a_7440_n15837#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 8392 -16277 8393 -16276 l=112 w=224 "VDD" "a_7440_n15837#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 8176 -16277 8177 -16276 l=112 w=224 "VDD" "Q04" 224 0 "a_7440_n15837#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 7960 -16277 7961 -16276 l=112 w=224 "VDD" "Q04" 224 0 "VDD" 224 11648,328 "a_7440_n15837#" 224 11648,328
device msubckt pfet_03v3 7744 -16277 7745 -16276 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 0 "a_7440_n15837#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 7528 -16277 7529 -16276 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_7440_n15837#" 224 11648,328
device msubckt nfet_03v3 34545 -14643 34546 -14642 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "a_34009_n14643#" 224 11648,328 "a_33465_n15150#" 224 19712,624
device msubckt nfet_03v3 34329 -14643 34330 -14642 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "VSS" 224 11648,328 "a_34009_n14643#" 224 11648,328
device msubckt nfet_03v3 34113 -14643 34114 -14642 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "a_34009_n14643#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 33897 -14643 33898 -14642 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "a_33465_n15150#" 224 19712,624 "a_34009_n14643#" 224 11648,328
device msubckt nfet_03v3 33465 -14643 33466 -14642 l=112 w=224 "VSS" "a_33465_n15150#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 33005 -14804 33006 -14803 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_32357_n15772#" 224 19712,624
device msubckt nfet_03v3 32789 -14804 32790 -14803 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 0 "a_32357_n15772#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 32357 -14804 32358 -14803 l=112 w=224 "VSS" "a_32357_n15772#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 27154 -15227 27155 -15226 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" 224 0 "VSS" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 224 19712,624
device msubckt nfet_03v3 26938 -15227 26939 -15226 l=112 w=224 "VSS" "a_25383_n15673#" 224 0 "a_26402_n15227#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 26722 -15227 26723 -15226 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" 224 11648,328 "a_26402_n15227#" 224 11648,328
device msubckt nfet_03v3 26506 -15227 26507 -15226 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "a_26402_n15227#" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_1.QB" 224 11648,328
device msubckt nfet_03v3 26290 -15227 26291 -15226 l=112 w=224 "VSS" "a_25383_n15673#" 224 0 "VSS" 224 11648,328 "a_26402_n15227#" 224 11648,328
device msubckt nfet_03v3 26074 -15227 26075 -15226 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "a_25538_n15227#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 25858 -15227 25859 -15226 l=112 w=224 "VSS" "a_25122_n15227#" 224 0 "a_25383_n15673#" 224 11648,328 "a_25538_n15227#" 224 11648,328
device msubckt nfet_03v3 25642 -15227 25643 -15226 l=112 w=224 "VSS" "a_25122_n15227#" 224 0 "a_25538_n15227#" 224 11648,328 "a_25383_n15673#" 224 11648,328
device msubckt nfet_03v3 25426 -15227 25427 -15226 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "VSS" 224 11648,328 "a_25538_n15227#" 224 11648,328
device msubckt nfet_03v3 25210 -15227 25211 -15226 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 0 "a_25122_n15227#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 24372 -15244 24373 -15243 l=112 w=224 "VDD" "a_23636_n14804#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 19712,624
device msubckt pfet_03v3 23940 -15244 23941 -15243 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 0 "a_23636_n16212#" 224 11648,328 "a_23636_n14804#" 224 19712,624
device msubckt pfet_03v3 23724 -15244 23725 -15243 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_23636_n16212#" 224 11648,328
device msubckt nfet_03v3 21724 -15456 21725 -15455 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 21508 -15456 21509 -15455 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 21292 -15456 21293 -15455 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 20590 -15456 20591 -15455 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 20374 -15456 20375 -15455 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 20158 -15456 20159 -15455 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 16611 -15673 16612 -15672 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "a_14944_n15271#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 16395 -15673 16396 -15672 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "VDD" 224 11648,328 "a_14944_n15271#" 224 11648,328
device msubckt pfet_03v3 16179 -15673 16180 -15672 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 0 "a_15643_n16157#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 15963 -15673 15964 -15672 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "a_15443_n16157#" 224 19712,624 "a_15643_n16157#" 224 11648,328
device msubckt pfet_03v3 15503 -15673 15504 -15672 l=112 w=224 "VDD" "a_14944_n15271#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 15287 -15673 15288 -15672 l=112 w=224 "VDD" "a_14944_n15271#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" 224 11648,328
device msubckt pfet_03v3 15071 -15673 15072 -15672 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 13692 -15728 13693 -15727 l=112 w=224 "VDD" "a_12956_n14804#" 224 0 "VDD" 224 19712,624 "Q05" 224 19712,624
device msubckt pfet_03v3 13260 -15728 13261 -15727 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 0 "a_12956_n16212#" 224 11648,328 "a_12956_n14804#" 224 19712,624
device msubckt pfet_03v3 13044 -15728 13045 -15727 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_12956_n16212#" 224 11648,328
device msubckt nfet_03v3 12584 -15837 12585 -15836 l=112 w=224 "VSS" "a_11416_n15837#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 12152 -15837 12153 -15836 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 0 "a_11616_n15837#" 224 11648,328 "a_11416_n15837#" 224 19712,624
device msubckt nfet_03v3 11936 -15837 11937 -15836 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 224 0 "VSS" 224 11648,328 "a_11616_n15837#" 224 11648,328
device msubckt nfet_03v3 11720 -15837 11721 -15836 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 224 0 "a_11616_n15837#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 11504 -15837 11505 -15836 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 0 "a_11416_n15837#" 224 19712,624 "a_11616_n15837#" 224 11648,328
device msubckt pfet_03v3 11044 -15896 11045 -15895 l=112 w=224 "VDD" "LD0" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 10828 -15896 10829 -15895 l=112 w=224 "VDD" "LD0" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 10612 -15896 10613 -15895 l=112 w=224 "VDD" "LD0" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 7068 -16256 7069 -16255 l=112 w=224 "VDD" "LD0" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 6852 -16256 6853 -16255 l=112 w=224 "VDD" "LD0" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 6636 -16256 6637 -16255 l=112 w=224 "VDD" "LD0" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 44013 -14263 44014 -14262 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" 224 0 "7b_divider_magic_2.mux_magic_0.IN1" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 43797 -14263 43798 -14262 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.mux_magic_0.IN1" 224 11648,328
device msubckt pfet_03v3 43581 -14263 43582 -14262 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" 224 0 "7b_divider_magic_2.mux_magic_0.IN1" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 43365 -14263 43366 -14262 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.mux_magic_0.IN1" 224 11648,328
device msubckt pfet_03v3 42905 -14271 42906 -14270 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" 224 19712,624
device msubckt pfet_03v3 42689 -14271 42690 -14270 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 42473 -14271 42474 -14270 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" 224 19712,624 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" 224 11648,328
device msubckt pfet_03v3 42013 -14271 42014 -14270 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_1.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 41797 -14271 41798 -14270 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 41581 -14271 41582 -14270 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_1.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 41365 -14271 41366 -14270 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_1.VOUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 30569 -14643 30570 -14642 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "a_30033_n14643#" 224 11648,328 "a_29489_n15150#" 224 19712,624
device msubckt nfet_03v3 30353 -14643 30354 -14642 l=112 w=224 "VSS" "D3" 224 0 "VSS" 224 11648,328 "a_30033_n14643#" 224 11648,328
device msubckt nfet_03v3 30137 -14643 30138 -14642 l=112 w=224 "VSS" "D3" 224 0 "a_30033_n14643#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 29921 -14643 29922 -14642 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "a_29489_n15150#" 224 19712,624 "a_30033_n14643#" 224 11648,328
device msubckt nfet_03v3 29489 -14643 29490 -14642 l=112 w=224 "VSS" "a_29489_n15150#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 29029 -14804 29030 -14803 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_28381_n15772#" 224 19712,624
device msubckt nfet_03v3 28813 -14804 28814 -14803 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 0 "a_28381_n15772#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 28381 -14804 28382 -14803 l=112 w=224 "VSS" "a_28381_n15772#" 224 0 "Q04" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 23264 -15083 23265 -15082 l=112 w=224 "VDD" "a_22096_n14643#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 23048 -15083 23049 -15082 l=112 w=224 "VDD" "a_22096_n14643#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 22832 -15083 22833 -15082 l=112 w=224 "VDD" "D2" 224 0 "a_22096_n14643#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 22616 -15083 22617 -15082 l=112 w=224 "VDD" "D2" 224 0 "VDD" 224 11648,328 "a_22096_n14643#" 224 11648,328
device msubckt pfet_03v3 22400 -15083 22401 -15082 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "a_22096_n14643#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 22184 -15083 22185 -15082 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "a_22096_n14643#" 224 11648,328
device msubckt pfet_03v3 19698 -15083 19699 -15082 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "a_18618_n15150#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 19482 -15083 19483 -15082 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "a_18618_n15150#" 224 11648,328
device msubckt pfet_03v3 19266 -15083 19267 -15082 l=112 w=224 "VDD" "D5" 224 0 "a_18618_n15150#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19050 -15083 19051 -15082 l=112 w=224 "VDD" "D5" 224 0 "VDD" 224 11648,328 "a_18618_n15150#" 224 11648,328
device msubckt pfet_03v3 18834 -15083 18835 -15082 l=112 w=224 "VDD" "a_18618_n15150#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 18618 -15083 18619 -15082 l=112 w=224 "VDD" "a_18618_n15150#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 18158 -15244 18159 -15243 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 0 "a_17422_n16212#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 17942 -15244 17943 -15243 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 0 "a_17510_n15772#" 224 19712,624 "a_17422_n16212#" 224 11648,328
device msubckt pfet_03v3 17510 -15244 17511 -15243 l=112 w=224 "VDD" "a_17510_n15772#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 9716 -15728 9717 -15727 l=112 w=224 "VDD" "a_8980_n14804#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 9284 -15728 9285 -15727 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 0 "a_8980_n16212#" 224 11648,328 "a_8980_n14804#" 224 19712,624
device msubckt pfet_03v3 9068 -15728 9069 -15727 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_8980_n16212#" 224 11648,328
device msubckt nfet_03v3 8608 -15837 8609 -15836 l=112 w=224 "VSS" "a_7440_n15837#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 8176 -15837 8177 -15836 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 0 "a_7640_n15837#" 224 11648,328 "a_7440_n15837#" 224 19712,624
device msubckt nfet_03v3 7960 -15837 7961 -15836 l=112 w=224 "VSS" "Q04" 224 0 "VSS" 224 11648,328 "a_7640_n15837#" 224 11648,328
device msubckt nfet_03v3 7744 -15837 7745 -15836 l=112 w=224 "VSS" "Q04" 224 0 "a_7640_n15837#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 7528 -15837 7529 -15836 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 0 "a_7440_n15837#" 224 19712,624 "a_7640_n15837#" 224 11648,328
device msubckt pfet_03v3 7068 -15896 7069 -15895 l=112 w=224 "VDD" "LD0" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 6852 -15896 6853 -15895 l=112 w=224 "VDD" "LD0" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 6636 -15896 6637 -15895 l=112 w=224 "VDD" "LD0" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 24372 -14804 24373 -14803 l=112 w=224 "VSS" "a_23636_n14804#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 19712,624
device msubckt nfet_03v3 23940 -14804 23941 -14803 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_23636_n14804#" 224 19712,624
device msubckt nfet_03v3 23724 -14804 23725 -14803 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 0 "a_23636_n14804#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 16672 -15227 16673 -15226 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 0 "VSS" 224 11648,328 "a_15443_n16157#" 224 19712,624
device msubckt nfet_03v3 16456 -15227 16457 -15226 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "a_15920_n15227#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 16240 -15227 16241 -15226 l=112 w=224 "VSS" "a_15443_n16157#" 224 0 "a_14944_n15271#" 224 11648,328 "a_15920_n15227#" 224 11648,328
device msubckt nfet_03v3 16024 -15227 16025 -15226 l=112 w=224 "VSS" "a_15443_n16157#" 224 0 "a_15920_n15227#" 224 11648,328 "a_14944_n15271#" 224 11648,328
device msubckt nfet_03v3 15808 -15227 15809 -15226 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "VSS" 224 11648,328 "a_15920_n15227#" 224 11648,328
device msubckt nfet_03v3 15592 -15227 15593 -15226 l=112 w=224 "VSS" "a_14944_n15271#" 224 0 "a_15056_n15227#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 15376 -15227 15377 -15226 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" 224 11648,328 "a_15056_n15227#" 224 11648,328
device msubckt nfet_03v3 15160 -15227 15161 -15226 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "a_15056_n15227#" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" 224 11648,328
device msubckt nfet_03v3 14944 -15227 14945 -15226 l=112 w=224 "VSS" "a_14944_n15271#" 224 0 "VSS" 224 11648,328 "a_15056_n15227#" 224 11648,328
device msubckt nfet_03v3 14728 -15227 14729 -15226 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.QB" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 13692 -15244 13693 -15243 l=112 w=224 "VDD" "a_12956_n14804#" 224 0 "VDD" 224 19712,624 "Q05" 224 19712,624
device msubckt pfet_03v3 13260 -15244 13261 -15243 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 0 "a_12956_n16212#" 224 11648,328 "a_12956_n14804#" 224 19712,624
device msubckt pfet_03v3 13044 -15244 13045 -15243 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_12956_n16212#" 224 11648,328
device msubckt nfet_03v3 11044 -15456 11045 -15455 l=112 w=224 "VSS" "LD0" 224 0 "VSS" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 10828 -15456 10829 -15455 l=112 w=224 "VSS" "LD0" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 10612 -15456 10613 -15455 l=112 w=224 "VSS" "LD0" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 40750 -14270 40751 -14269 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 40534 -14270 40535 -14269 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 40318 -14270 40319 -14269 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 40102 -14270 40103 -14269 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.divide_by_2_1.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 39691 -14270 39692 -14269 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT" 224 19712,624
device msubckt pfet_03v3 39475 -14270 39476 -14269 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" 224 11648,328
device msubckt pfet_03v3 39259 -14270 39260 -14269 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.IN" 224 19712,624 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 38799 -14270 38800 -14269 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 38583 -14270 38584 -14269 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 38367 -14270 38368 -14269 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 38151 -14270 38152 -14269 l=112 w=224 "VDD" "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 37715 -14270 37716 -14269 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_1.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 37499 -14270 37500 -14269 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 37283 -14270 37284 -14269 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_1.VOUT" 224 0 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 37067 -14270 37068 -14269 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_1.VOUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.divide_by_2_1.tg_magic_3.CLK" 224 11648,328
device msubckt nfet_03v3 23264 -14643 23265 -14642 l=112 w=224 "VSS" "a_22096_n14643#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 22832 -14643 22833 -14642 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "a_22296_n14643#" 224 11648,328 "a_22096_n14643#" 224 19712,624
device msubckt nfet_03v3 22616 -14643 22617 -14642 l=112 w=224 "VSS" "D2" 224 0 "VSS" 224 11648,328 "a_22296_n14643#" 224 11648,328
device msubckt nfet_03v3 22400 -14643 22401 -14642 l=112 w=224 "VSS" "D2" 224 0 "a_22296_n14643#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 22184 -14643 22185 -14642 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "a_22096_n14643#" 224 19712,624 "a_22296_n14643#" 224 11648,328
device msubckt nfet_03v3 19698 -14643 19699 -14642 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "a_19162_n14643#" 224 11648,328 "a_18618_n15150#" 224 19712,624
device msubckt nfet_03v3 19482 -14643 19483 -14642 l=112 w=224 "VSS" "D5" 224 0 "VSS" 224 11648,328 "a_19162_n14643#" 224 11648,328
device msubckt nfet_03v3 19266 -14643 19267 -14642 l=112 w=224 "VSS" "D5" 224 0 "a_19162_n14643#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 19050 -14643 19051 -14642 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "a_18618_n15150#" 224 19712,624 "a_19162_n14643#" 224 11648,328
device msubckt nfet_03v3 18618 -14643 18619 -14642 l=112 w=224 "VSS" "a_18618_n15150#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 18158 -14804 18159 -14803 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_17510_n15772#" 224 19712,624
device msubckt nfet_03v3 17942 -14804 17943 -14803 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 0 "a_17510_n15772#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 17510 -14804 17511 -14803 l=112 w=224 "VSS" "a_17510_n15772#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 12584 -15083 12585 -15082 l=112 w=224 "VDD" "a_11416_n14643#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 12368 -15083 12369 -15082 l=112 w=224 "VDD" "a_11416_n14643#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 12152 -15083 12153 -15082 l=112 w=224 "VDD" "D4" 224 0 "a_11416_n14643#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 11936 -15083 11937 -15082 l=112 w=224 "VDD" "D4" 224 0 "VDD" 224 11648,328 "a_11416_n14643#" 224 11648,328
device msubckt pfet_03v3 11720 -15083 11721 -15082 l=112 w=224 "VDD" "LD0" 224 0 "a_11416_n14643#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 11504 -15083 11505 -15082 l=112 w=224 "VDD" "LD0" 224 0 "VDD" 224 19712,624 "a_11416_n14643#" 224 11648,328
device msubckt pfet_03v3 9716 -15244 9717 -15243 l=112 w=224 "VDD" "a_8980_n14804#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 9284 -15244 9285 -15243 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 0 "a_8980_n16212#" 224 11648,328 "a_8980_n14804#" 224 19712,624
device msubckt pfet_03v3 9068 -15244 9069 -15243 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_8980_n16212#" 224 11648,328
device msubckt nfet_03v3 7068 -15456 7069 -15455 l=112 w=224 "VSS" "LD0" 224 0 "VSS" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 6852 -15456 6853 -15455 l=112 w=224 "VSS" "LD0" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 6636 -15456 6637 -15455 l=112 w=224 "VSS" "LD0" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 13692 -14804 13693 -14803 l=112 w=224 "VSS" "a_12956_n14804#" 224 0 "VSS" 224 19712,624 "Q05" 224 19712,624
device msubckt nfet_03v3 13260 -14804 13261 -14803 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_12956_n14804#" 224 19712,624
device msubckt nfet_03v3 13044 -14804 13045 -14803 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 0 "a_12956_n14804#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 8608 -15083 8609 -15082 l=112 w=224 "VDD" "a_7440_n14643#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 8392 -15083 8393 -15082 l=112 w=224 "VDD" "a_7440_n14643#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 8176 -15083 8177 -15082 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "a_7440_n14643#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 7960 -15083 7961 -15082 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "VDD" 224 11648,328 "a_7440_n14643#" 224 11648,328
device msubckt pfet_03v3 7744 -15083 7745 -15082 l=112 w=224 "VDD" "LD0" 224 0 "a_7440_n14643#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 7528 -15083 7529 -15082 l=112 w=224 "VDD" "LD0" 224 0 "VDD" 224 19712,624 "a_7440_n14643#" 224 11648,328
device msubckt nfet_03v3 12584 -14643 12585 -14642 l=112 w=224 "VSS" "a_11416_n14643#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 12152 -14643 12153 -14642 l=112 w=224 "VSS" "LD0" 224 0 "a_11616_n14643#" 224 11648,328 "a_11416_n14643#" 224 19712,624
device msubckt nfet_03v3 11936 -14643 11937 -14642 l=112 w=224 "VSS" "D4" 224 0 "VSS" 224 11648,328 "a_11616_n14643#" 224 11648,328
device msubckt nfet_03v3 11720 -14643 11721 -14642 l=112 w=224 "VSS" "D4" 224 0 "a_11616_n14643#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 11504 -14643 11505 -14642 l=112 w=224 "VSS" "LD0" 224 0 "a_11416_n14643#" 224 19712,624 "a_11616_n14643#" 224 11648,328
device msubckt nfet_03v3 9716 -14804 9717 -14803 l=112 w=224 "VSS" "a_8980_n14804#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 19712,624
device msubckt nfet_03v3 9284 -14804 9285 -14803 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_8980_n14804#" 224 19712,624
device msubckt nfet_03v3 9068 -14804 9069 -14803 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 0 "a_8980_n14804#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 8608 -14643 8609 -14642 l=112 w=224 "VSS" "a_7440_n14643#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 8176 -14643 8177 -14642 l=112 w=224 "VSS" "LD0" 224 0 "a_7640_n14643#" 224 11648,328 "a_7440_n14643#" 224 19712,624
device msubckt nfet_03v3 7960 -14643 7961 -14642 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "VSS" 224 11648,328 "a_7640_n14643#" 224 11648,328
device msubckt nfet_03v3 7744 -14643 7745 -14642 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "a_7640_n14643#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 7528 -14643 7529 -14642 l=112 w=224 "VSS" "LD0" 224 0 "a_7440_n14643#" 224 19712,624 "a_7640_n14643#" 224 11648,328
device msubckt nfet_03v3 37332 -13382 37333 -13381 l=112 w=224 "VSS" "a_36596_n13382#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.OR_magic_1.VOUT" 224 19712,624
device msubckt nfet_03v3 36900 -13382 36901 -13381 l=112 w=224 "VSS" "P02" 224 0 "VSS" 224 11648,328 "a_36596_n13382#" 224 19712,624
device msubckt nfet_03v3 36684 -13382 36685 -13381 l=112 w=224 "VSS" "7b_divider_magic_2.OR_magic_2.A" 224 0 "a_36596_n13382#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 34545 -13533 34546 -13532 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "a_34009_n13533#" 224 11648,328 "a_33465_n13577#" 224 19712,624
device msubckt nfet_03v3 34329 -13533 34330 -13532 l=112 w=224 "VSS" "D3" 224 0 "VSS" 224 11648,328 "a_34009_n13533#" 224 11648,328
device msubckt nfet_03v3 34113 -13533 34114 -13532 l=112 w=224 "VSS" "D3" 224 0 "a_34009_n13533#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 33897 -13533 33898 -13532 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "a_33465_n13577#" 224 19712,624 "a_34009_n13533#" 224 11648,328
device msubckt nfet_03v3 33465 -13533 33466 -13532 l=112 w=224 "VSS" "a_33465_n13577#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 33005 -13372 33006 -13371 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_32357_n13416#" 224 19712,624
device msubckt nfet_03v3 32789 -13372 32790 -13371 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 0 "a_32357_n13416#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 32357 -13372 32358 -13371 l=112 w=224 "VSS" "a_32357_n13416#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 37332 -12942 37333 -12941 l=112 w=224 "VDD" "a_36596_n13382#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.OR_magic_1.VOUT" 224 19712,624
device msubckt pfet_03v3 36900 -12942 36901 -12941 l=112 w=224 "VDD" "P02" 224 0 "a_36596_n11974#" 224 11648,328 "a_36596_n13382#" 224 19712,624
device msubckt pfet_03v3 36684 -12942 36685 -12941 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_2.A" 224 0 "VDD" 224 19712,624 "a_36596_n11974#" 224 11648,328
device msubckt pfet_03v3 34545 -13093 34546 -13092 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "a_33465_n13577#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 34329 -13093 34330 -13092 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "a_33465_n13577#" 224 11648,328
device msubckt pfet_03v3 34113 -13093 34114 -13092 l=112 w=224 "VDD" "D3" 224 0 "a_33465_n13577#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 33897 -13093 33898 -13092 l=112 w=224 "VDD" "D3" 224 0 "VDD" 224 11648,328 "a_33465_n13577#" 224 11648,328
device msubckt pfet_03v3 33681 -13093 33682 -13092 l=112 w=224 "VDD" "a_33465_n13577#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 33465 -13093 33466 -13092 l=112 w=224 "VDD" "a_33465_n13577#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 28348 -13372 28349 -13371 l=112 w=224 "VSS" "a_27612_n13372#" 224 0 "VSS" 224 19712,624 "Q03" 224 19712,624
device msubckt nfet_03v3 27916 -13372 27917 -13371 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_27612_n13372#" 224 19712,624
device msubckt nfet_03v3 27700 -13372 27701 -13371 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 0 "a_27612_n13372#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 27240 -13533 27241 -13532 l=112 w=224 "VSS" "a_26072_n13533#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 26808 -13533 26809 -13532 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "a_26272_n13533#" 224 11648,328 "a_26072_n13533#" 224 19712,624
device msubckt nfet_03v3 26592 -13533 26593 -13532 l=112 w=224 "VSS" "D2" 224 0 "VSS" 224 11648,328 "a_26272_n13533#" 224 11648,328
device msubckt nfet_03v3 26376 -13533 26377 -13532 l=112 w=224 "VSS" "D2" 224 0 "a_26272_n13533#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 26160 -13533 26161 -13532 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "a_26072_n13533#" 224 19712,624 "a_26272_n13533#" 224 11648,328
device msubckt nfet_03v3 35437 -12720 35438 -12719 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 35221 -12720 35222 -12719 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 35005 -12720 35006 -12719 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 33005 -12932 33006 -12931 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 0 "a_32269_n11964#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 32789 -12932 32790 -12931 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 0 "a_32357_n13416#" 224 19712,624 "a_32269_n11964#" 224 11648,328
device msubckt pfet_03v3 32357 -12932 32358 -12931 l=112 w=224 "VDD" "a_32357_n13416#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 19712,624 "VDD" 224 19712,624
device msubckt nfet_03v3 31519 -12949 31520 -12948 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 0 "VSS" 224 11648,328 "a_30290_n12019#" 224 19712,624
device msubckt nfet_03v3 31303 -12949 31304 -12948 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "a_30767_n12949#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 31087 -12949 31088 -12948 l=112 w=224 "VSS" "a_30290_n12019#" 224 0 "a_29791_n13168#" 224 11648,328 "a_30767_n12949#" 224 11648,328
device msubckt nfet_03v3 30871 -12949 30872 -12948 l=112 w=224 "VSS" "a_30290_n12019#" 224 0 "a_30767_n12949#" 224 11648,328 "a_29791_n13168#" 224 11648,328
device msubckt nfet_03v3 30655 -12949 30656 -12948 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "VSS" 224 11648,328 "a_30767_n12949#" 224 11648,328
device msubckt nfet_03v3 30439 -12949 30440 -12948 l=112 w=224 "VSS" "a_29791_n13168#" 224 0 "a_29903_n12949#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 30223 -12949 30224 -12948 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 224 11648,328 "a_29903_n12949#" 224 11648,328
device msubckt nfet_03v3 30007 -12949 30008 -12948 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "a_29903_n12949#" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 224 11648,328
device msubckt nfet_03v3 29791 -12949 29792 -12948 l=112 w=224 "VSS" "a_29791_n13168#" 224 0 "VSS" 224 11648,328 "a_29903_n12949#" 224 11648,328
device msubckt nfet_03v3 29575 -12949 29576 -12948 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 24372 -13372 24373 -13371 l=112 w=224 "VSS" "a_23636_n13372#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 19712,624
device msubckt nfet_03v3 23940 -13372 23941 -13371 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_23636_n13372#" 224 19712,624
device msubckt nfet_03v3 23724 -13372 23725 -13371 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 0 "a_23636_n13372#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 23264 -13533 23265 -13532 l=112 w=224 "VSS" "a_22096_n13533#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 22832 -13533 22833 -13532 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "a_22296_n13533#" 224 11648,328 "a_22096_n13533#" 224 19712,624
device msubckt nfet_03v3 22616 -13533 22617 -13532 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "VSS" 224 11648,328 "a_22296_n13533#" 224 11648,328
device msubckt nfet_03v3 22400 -13533 22401 -13532 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "a_22296_n13533#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 22184 -13533 22185 -13532 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "a_22096_n13533#" 224 19712,624 "a_22296_n13533#" 224 11648,328
device msubckt nfet_03v3 19698 -13533 19699 -13532 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "a_19162_n13533#" 224 11648,328 "a_18618_n13577#" 224 19712,624
device msubckt nfet_03v3 19482 -13533 19483 -13532 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "VSS" 224 11648,328 "a_19162_n13533#" 224 11648,328
device msubckt nfet_03v3 19266 -13533 19267 -13532 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "a_19162_n13533#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 19050 -13533 19051 -13532 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "a_18618_n13577#" 224 19712,624 "a_19162_n13533#" 224 11648,328
device msubckt nfet_03v3 18618 -13533 18619 -13532 l=112 w=224 "VSS" "a_18618_n13577#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 37332 -12458 37333 -12457 l=112 w=224 "VDD" "a_36596_n13382#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.OR_magic_1.VOUT" 224 19712,624
device msubckt pfet_03v3 36900 -12458 36901 -12457 l=112 w=224 "VDD" "P02" 224 0 "a_36596_n11974#" 224 11648,328 "a_36596_n13382#" 224 19712,624
device msubckt pfet_03v3 36684 -12458 36685 -12457 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_2.A" 224 0 "VDD" 224 19712,624 "a_36596_n11974#" 224 11648,328
device msubckt pfet_03v3 28348 -12932 28349 -12931 l=112 w=224 "VDD" "a_27612_n13372#" 224 0 "VDD" 224 19712,624 "Q03" 224 19712,624
device msubckt pfet_03v3 27916 -12932 27917 -12931 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 0 "a_27612_n11964#" 224 11648,328 "a_27612_n13372#" 224 19712,624
device msubckt pfet_03v3 27700 -12932 27701 -12931 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_27612_n11964#" 224 11648,328
device msubckt pfet_03v3 27240 -13093 27241 -13092 l=112 w=224 "VDD" "a_26072_n13533#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 27024 -13093 27025 -13092 l=112 w=224 "VDD" "a_26072_n13533#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 26808 -13093 26809 -13092 l=112 w=224 "VDD" "D2" 224 0 "a_26072_n13533#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 26592 -13093 26593 -13092 l=112 w=224 "VDD" "D2" 224 0 "VDD" 224 11648,328 "a_26072_n13533#" 224 11648,328
device msubckt pfet_03v3 26376 -13093 26377 -13092 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "a_26072_n13533#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 26160 -13093 26161 -13092 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "a_26072_n13533#" 224 11648,328
device msubckt nfet_03v3 18158 -13372 18159 -13371 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_17510_n13416#" 224 19712,624
device msubckt nfet_03v3 17942 -13372 17943 -13371 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 0 "a_17510_n13416#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 17510 -13372 17511 -13371 l=112 w=224 "VSS" "a_17510_n13416#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 15722 -13533 15723 -13532 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "a_15186_n13533#" 224 11648,328 "a_14642_n13577#" 224 19712,624
device msubckt nfet_03v3 15506 -13533 15507 -13532 l=112 w=224 "VSS" "D5" 224 0 "VSS" 224 11648,328 "a_15186_n13533#" 224 11648,328
device msubckt nfet_03v3 15290 -13533 15291 -13532 l=112 w=224 "VSS" "D5" 224 0 "a_15186_n13533#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 15074 -13533 15075 -13532 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "a_14642_n13577#" 224 19712,624 "a_15186_n13533#" 224 11648,328
device msubckt nfet_03v3 14642 -13533 14643 -13532 l=112 w=224 "VSS" "a_14642_n13577#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 35437 -12280 35438 -12279 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 35221 -12280 35222 -12279 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 35005 -12280 35006 -12279 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 34545 -12339 34546 -12338 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 0 "a_34009_n12339#" 224 11648,328 "a_33465_n12383#" 224 19712,624
device msubckt nfet_03v3 34329 -12339 34330 -12338 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 224 0 "VSS" 224 11648,328 "a_34009_n12339#" 224 11648,328
device msubckt nfet_03v3 34113 -12339 34114 -12338 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 224 0 "a_34009_n12339#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 33897 -12339 33898 -12338 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 0 "a_33465_n12383#" 224 19712,624 "a_34009_n12339#" 224 11648,328
device msubckt nfet_03v3 33465 -12339 33466 -12338 l=112 w=224 "VSS" "a_33465_n12383#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 33005 -12448 33006 -12447 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 0 "a_32269_n11964#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 32789 -12448 32790 -12447 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 0 "a_32357_n13416#" 224 19712,624 "a_32269_n11964#" 224 11648,328
device msubckt pfet_03v3 32357 -12448 32358 -12447 l=112 w=224 "VDD" "a_32357_n13416#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 31458 -12503 31459 -12502 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "a_29791_n13168#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 31242 -12503 31243 -12502 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "VDD" 224 11648,328 "a_29791_n13168#" 224 11648,328
device msubckt pfet_03v3 31026 -12503 31027 -12502 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 0 "a_30490_n12019#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 30810 -12503 30811 -12502 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "a_30290_n12019#" 224 19712,624 "a_30490_n12019#" 224 11648,328
device msubckt pfet_03v3 30350 -12503 30351 -12502 l=112 w=224 "VDD" "a_29791_n13168#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 30134 -12503 30135 -12502 l=112 w=224 "VDD" "a_29791_n13168#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 224 11648,328
device msubckt pfet_03v3 29918 -12503 29919 -12502 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 25700 -12720 25701 -12719 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 25484 -12720 25485 -12719 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 25268 -12720 25269 -12719 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 24372 -12932 24373 -12931 l=112 w=224 "VDD" "a_23636_n13372#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 23940 -12932 23941 -12931 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 0 "a_23636_n11964#" 224 11648,328 "a_23636_n13372#" 224 19712,624
device msubckt pfet_03v3 23724 -12932 23725 -12931 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_23636_n11964#" 224 11648,328
device msubckt pfet_03v3 23264 -13093 23265 -13092 l=112 w=224 "VDD" "a_22096_n13533#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 23048 -13093 23049 -13092 l=112 w=224 "VDD" "a_22096_n13533#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 22832 -13093 22833 -13092 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "a_22096_n13533#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 22616 -13093 22617 -13092 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "VDD" 224 11648,328 "a_22096_n13533#" 224 11648,328
device msubckt pfet_03v3 22400 -13093 22401 -13092 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "a_22096_n13533#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 22184 -13093 22185 -13092 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "a_22096_n13533#" 224 11648,328
device msubckt pfet_03v3 19698 -13093 19699 -13092 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "a_18618_n13577#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 19482 -13093 19483 -13092 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "a_18618_n13577#" 224 11648,328
device msubckt pfet_03v3 19266 -13093 19267 -13092 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "a_18618_n13577#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19050 -13093 19051 -13092 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "VDD" 224 11648,328 "a_18618_n13577#" 224 11648,328
device msubckt pfet_03v3 18834 -13093 18835 -13092 l=112 w=224 "VDD" "a_18618_n13577#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 18618 -13093 18619 -13092 l=112 w=224 "VDD" "a_18618_n13577#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 14182 -13372 14183 -13371 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_13534_n13416#" 224 19712,624
device msubckt nfet_03v3 13966 -13372 13967 -13371 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 0 "a_13534_n13416#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 13534 -13372 13535 -13371 l=112 w=224 "VSS" "a_13534_n13416#" 224 0 "Q06" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 37332 -11974 37333 -11973 l=112 w=224 "VDD" "P02" 224 0 "a_36596_n13382#" 224 11648,328 "a_36596_n11974#" 224 19712,624
device msubckt pfet_03v3 37116 -11974 37117 -11973 l=112 w=224 "VDD" "P02" 224 0 "a_36596_n11974#" 224 11648,328 "a_36596_n13382#" 224 11648,328
device msubckt pfet_03v3 36900 -11974 36901 -11973 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_2.A" 224 0 "VDD" 224 11648,328 "a_36596_n11974#" 224 11648,328
device msubckt pfet_03v3 36684 -11974 36685 -11973 l=112 w=224 "VDD" "7b_divider_magic_2.OR_magic_2.A" 224 0 "a_36596_n11974#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 35437 -11920 35438 -11919 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 35221 -11920 35222 -11919 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 35005 -11920 35006 -11919 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 28348 -12448 28349 -12447 l=112 w=224 "VDD" "a_27612_n13372#" 224 0 "VDD" 224 19712,624 "Q03" 224 19712,624
device msubckt pfet_03v3 27916 -12448 27917 -12447 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 0 "a_27612_n11964#" 224 11648,328 "a_27612_n13372#" 224 19712,624
device msubckt pfet_03v3 27700 -12448 27701 -12447 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_27612_n11964#" 224 11648,328
device msubckt nfet_03v3 21724 -12720 21725 -12719 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 21508 -12720 21509 -12719 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 21292 -12720 21293 -12719 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 20590 -12720 20591 -12719 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 20374 -12720 20375 -12719 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 20158 -12720 20159 -12719 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 18158 -12932 18159 -12931 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 0 "a_17422_n11964#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 17942 -12932 17943 -12931 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 0 "a_17510_n13416#" 224 19712,624 "a_17422_n11964#" 224 11648,328
device msubckt pfet_03v3 17510 -12932 17511 -12931 l=112 w=224 "VDD" "a_17510_n13416#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 15722 -13093 15723 -13092 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "a_14642_n13577#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 15506 -13093 15507 -13092 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "a_14642_n13577#" 224 11648,328
device msubckt pfet_03v3 15290 -13093 15291 -13092 l=112 w=224 "VDD" "D5" 224 0 "a_14642_n13577#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 15074 -13093 15075 -13092 l=112 w=224 "VDD" "D5" 224 0 "VDD" 224 11648,328 "a_14642_n13577#" 224 11648,328
device msubckt pfet_03v3 14858 -13093 14859 -13092 l=112 w=224 "VDD" "a_14642_n13577#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 14642 -13093 14643 -13092 l=112 w=224 "VDD" "a_14642_n13577#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 9716 -13372 9717 -13371 l=112 w=224 "VSS" "a_8980_n13372#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 19712,624
device msubckt nfet_03v3 9284 -13372 9285 -13371 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_8980_n13372#" 224 19712,624
device msubckt nfet_03v3 9068 -13372 9069 -13371 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 0 "a_8980_n13372#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 8608 -13533 8609 -13532 l=112 w=224 "VSS" "a_7440_n13533#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 8176 -13533 8177 -13532 l=112 w=224 "VSS" "LD0" 224 0 "a_7640_n13533#" 224 11648,328 "a_7440_n13533#" 224 19712,624
device msubckt nfet_03v3 7960 -13533 7961 -13532 l=112 w=224 "VSS" "D4" 224 0 "VSS" 224 11648,328 "a_7640_n13533#" 224 11648,328
device msubckt nfet_03v3 7744 -13533 7745 -13532 l=112 w=224 "VSS" "D4" 224 0 "a_7640_n13533#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 7528 -13533 7529 -13532 l=112 w=224 "VSS" "LD0" 224 0 "a_7440_n13533#" 224 19712,624 "a_7640_n13533#" 224 11648,328
device msubckt pfet_03v3 34545 -11899 34546 -11898 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 0 "a_33465_n12383#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 34329 -11899 34330 -11898 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_33465_n12383#" 224 11648,328
device msubckt pfet_03v3 34113 -11899 34114 -11898 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 224 0 "a_33465_n12383#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 33897 -11899 33898 -11898 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 224 0 "VDD" 224 11648,328 "a_33465_n12383#" 224 11648,328
device msubckt pfet_03v3 33681 -11899 33682 -11898 l=112 w=224 "VDD" "a_33465_n12383#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 33465 -11899 33466 -11898 l=112 w=224 "VDD" "a_33465_n12383#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 33005 -11964 33006 -11963 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_32269_n11964#" 224 19712,624
device msubckt pfet_03v3 32789 -11964 32790 -11963 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 0 "a_32269_n11964#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 32573 -11964 32574 -11963 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 0 "a_32357_n13416#" 224 11648,328 "a_32269_n11964#" 224 11648,328
device msubckt pfet_03v3 32357 -11964 32358 -11963 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 0 "a_32269_n11964#" 224 19712,624 "a_32357_n13416#" 224 11648,328
device msubckt pfet_03v3 31458 -12019 31459 -12018 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 0 "a_30490_n12019#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 31242 -12019 31243 -12018 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_30490_n12019#" 224 11648,328
device msubckt pfet_03v3 31026 -12019 31027 -12018 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 0 "a_30490_n12019#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 30810 -12019 30811 -12018 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "a_30290_n12019#" 224 11648,328 "a_30490_n12019#" 224 11648,328
device msubckt pfet_03v3 30594 -12019 30595 -12018 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "a_30490_n12019#" 224 11648,328 "a_30290_n12019#" 224 11648,328
device msubckt pfet_03v3 30378 -12019 30379 -12018 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "a_30290_n12019#" 224 19712,624 "a_30490_n12019#" 224 11648,328
device msubckt pfet_03v3 29918 -12019 29919 -12018 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_7.QB" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 224 19712,624 "VDD" 224 19712,624
device msubckt nfet_03v3 27240 -12339 27241 -12338 l=112 w=224 "VSS" "a_26072_n12339#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 26808 -12339 26809 -12338 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 0 "a_26272_n12339#" 224 11648,328 "a_26072_n12339#" 224 19712,624
device msubckt nfet_03v3 26592 -12339 26593 -12338 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 224 0 "VSS" 224 11648,328 "a_26272_n12339#" 224 11648,328
device msubckt nfet_03v3 26376 -12339 26377 -12338 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 224 0 "a_26272_n12339#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 26160 -12339 26161 -12338 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 0 "a_26072_n12339#" 224 19712,624 "a_26272_n12339#" 224 11648,328
device msubckt pfet_03v3 28348 -11964 28349 -11963 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 0 "a_27612_n13372#" 224 11648,328 "a_27612_n11964#" 224 19712,624
device msubckt pfet_03v3 28132 -11964 28133 -11963 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 0 "a_27612_n11964#" 224 11648,328 "a_27612_n13372#" 224 11648,328
device msubckt pfet_03v3 27916 -11964 27917 -11963 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_27612_n11964#" 224 11648,328
device msubckt pfet_03v3 27700 -11964 27701 -11963 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 0 "a_27612_n11964#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 25700 -12280 25701 -12279 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 25484 -12280 25485 -12279 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 25268 -12280 25269 -12279 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 24372 -12448 24373 -12447 l=112 w=224 "VDD" "a_23636_n13372#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 23940 -12448 23941 -12447 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 0 "a_23636_n11964#" 224 11648,328 "a_23636_n13372#" 224 19712,624
device msubckt pfet_03v3 23724 -12448 23725 -12447 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_23636_n11964#" 224 11648,328
device msubckt nfet_03v3 23264 -12339 23265 -12338 l=112 w=224 "VSS" "a_22096_n12339#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 22832 -12339 22833 -12338 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 0 "a_22296_n12339#" 224 11648,328 "a_22096_n12339#" 224 19712,624
device msubckt nfet_03v3 22616 -12339 22617 -12338 l=112 w=224 "VSS" "Q02" 224 0 "VSS" 224 11648,328 "a_22296_n12339#" 224 11648,328
device msubckt nfet_03v3 22400 -12339 22401 -12338 l=112 w=224 "VSS" "Q02" 224 0 "a_22296_n12339#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 22184 -12339 22185 -12338 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 0 "a_22096_n12339#" 224 19712,624 "a_22296_n12339#" 224 11648,328
device msubckt nfet_03v3 16614 -12720 16615 -12719 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 16398 -12720 16399 -12719 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 16182 -12720 16183 -12719 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 14182 -12932 14183 -12931 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 0 "a_13446_n11964#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 13966 -12932 13967 -12931 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 0 "a_13534_n13416#" 224 19712,624 "a_13446_n11964#" 224 11648,328
device msubckt pfet_03v3 13534 -12932 13535 -12931 l=112 w=224 "VDD" "a_13534_n13416#" 224 0 "Q06" 224 19712,624 "VDD" 224 19712,624
device msubckt nfet_03v3 12498 -12949 12499 -12948 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 224 0 "VSS" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 224 19712,624
device msubckt nfet_03v3 12282 -12949 12283 -12948 l=112 w=224 "VSS" "a_10727_n12503#" 224 0 "a_11746_n12949#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 12066 -12949 12067 -12948 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 224 11648,328 "a_11746_n12949#" 224 11648,328
device msubckt nfet_03v3 11850 -12949 11851 -12948 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "a_11746_n12949#" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 224 11648,328
device msubckt nfet_03v3 11634 -12949 11635 -12948 l=112 w=224 "VSS" "a_10727_n12503#" 224 0 "VSS" 224 11648,328 "a_11746_n12949#" 224 11648,328
device msubckt nfet_03v3 11418 -12949 11419 -12948 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "a_10882_n12949#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 11202 -12949 11203 -12948 l=112 w=224 "VSS" "a_10466_n12949#" 224 0 "a_10727_n12503#" 224 11648,328 "a_10882_n12949#" 224 11648,328
device msubckt nfet_03v3 10986 -12949 10987 -12948 l=112 w=224 "VSS" "a_10466_n12949#" 224 0 "a_10882_n12949#" 224 11648,328 "a_10727_n12503#" 224 11648,328
device msubckt nfet_03v3 10770 -12949 10771 -12948 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "VSS" 224 11648,328 "a_10882_n12949#" 224 11648,328
device msubckt nfet_03v3 10554 -12949 10555 -12948 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 0 "a_10466_n12949#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 27240 -11899 27241 -11898 l=112 w=224 "VDD" "a_26072_n12339#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 27024 -11899 27025 -11898 l=112 w=224 "VDD" "a_26072_n12339#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 26808 -11899 26809 -11898 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 224 0 "a_26072_n12339#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 26592 -11899 26593 -11898 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 224 0 "VDD" 224 11648,328 "a_26072_n12339#" 224 11648,328
device msubckt pfet_03v3 26376 -11899 26377 -11898 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 0 "a_26072_n12339#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 26160 -11899 26161 -11898 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_26072_n12339#" 224 11648,328
device msubckt pfet_03v3 25700 -11920 25701 -11919 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 25484 -11920 25485 -11919 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 25268 -11920 25269 -11919 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 24372 -11964 24373 -11963 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 0 "a_23636_n13372#" 224 11648,328 "a_23636_n11964#" 224 19712,624
device msubckt pfet_03v3 24156 -11964 24157 -11963 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 0 "a_23636_n11964#" 224 11648,328 "a_23636_n13372#" 224 11648,328
device msubckt pfet_03v3 23940 -11964 23941 -11963 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_23636_n11964#" 224 11648,328
device msubckt pfet_03v3 23724 -11964 23725 -11963 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 0 "a_23636_n11964#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 21724 -12280 21725 -12279 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 21508 -12280 21509 -12279 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 21292 -12280 21293 -12279 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 20590 -12280 20591 -12279 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 20374 -12280 20375 -12279 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 20158 -12280 20159 -12279 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 19698 -12339 19699 -12338 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 0 "a_19162_n12339#" 224 11648,328 "a_18618_n12383#" 224 19712,624
device msubckt nfet_03v3 19482 -12339 19483 -12338 l=112 w=224 "VSS" "Q05" 224 0 "VSS" 224 11648,328 "a_19162_n12339#" 224 11648,328
device msubckt nfet_03v3 19266 -12339 19267 -12338 l=112 w=224 "VSS" "Q05" 224 0 "a_19162_n12339#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 19050 -12339 19051 -12338 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 0 "a_18618_n12383#" 224 19712,624 "a_19162_n12339#" 224 11648,328
device msubckt nfet_03v3 18618 -12339 18619 -12338 l=112 w=224 "VSS" "a_18618_n12383#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 18158 -12448 18159 -12447 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 0 "a_17422_n11964#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 17942 -12448 17943 -12447 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 0 "a_17510_n13416#" 224 19712,624 "a_17422_n11964#" 224 11648,328
device msubckt pfet_03v3 17510 -12448 17511 -12447 l=112 w=224 "VDD" "a_17510_n13416#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 9716 -12932 9717 -12931 l=112 w=224 "VDD" "a_8980_n13372#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 19712,624
device msubckt pfet_03v3 9284 -12932 9285 -12931 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 0 "a_8980_n11964#" 224 11648,328 "a_8980_n13372#" 224 19712,624
device msubckt pfet_03v3 9068 -12932 9069 -12931 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_8980_n11964#" 224 11648,328
device msubckt pfet_03v3 8608 -13093 8609 -13092 l=112 w=224 "VDD" "a_7440_n13533#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 8392 -13093 8393 -13092 l=112 w=224 "VDD" "a_7440_n13533#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 8176 -13093 8177 -13092 l=112 w=224 "VDD" "D4" 224 0 "a_7440_n13533#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 7960 -13093 7961 -13092 l=112 w=224 "VDD" "D4" 224 0 "VDD" 224 11648,328 "a_7440_n13533#" 224 11648,328
device msubckt pfet_03v3 7744 -13093 7745 -13092 l=112 w=224 "VDD" "LD0" 224 0 "a_7440_n13533#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 7528 -13093 7529 -13092 l=112 w=224 "VDD" "LD0" 224 0 "VDD" 224 19712,624 "a_7440_n13533#" 224 11648,328
device msubckt pfet_03v3 23264 -11899 23265 -11898 l=112 w=224 "VDD" "a_22096_n12339#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 23048 -11899 23049 -11898 l=112 w=224 "VDD" "a_22096_n12339#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 22832 -11899 22833 -11898 l=112 w=224 "VDD" "Q02" 224 0 "a_22096_n12339#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 22616 -11899 22617 -11898 l=112 w=224 "VDD" "Q02" 224 0 "VDD" 224 11648,328 "a_22096_n12339#" 224 11648,328
device msubckt pfet_03v3 22400 -11899 22401 -11898 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 0 "a_22096_n12339#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 22184 -11899 22185 -11898 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_22096_n12339#" 224 11648,328
device msubckt pfet_03v3 21724 -11920 21725 -11919 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 21508 -11920 21509 -11919 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 21292 -11920 21293 -11919 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 20590 -11920 20591 -11919 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 20374 -11920 20375 -11919 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 20158 -11920 20159 -11919 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 16614 -12280 16615 -12279 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 16398 -12280 16399 -12279 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 16182 -12280 16183 -12279 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 15722 -12339 15723 -12338 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 0 "a_15186_n12339#" 224 11648,328 "a_14642_n12383#" 224 19712,624
device msubckt nfet_03v3 15506 -12339 15507 -12338 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 224 0 "VSS" 224 11648,328 "a_15186_n12339#" 224 11648,328
device msubckt nfet_03v3 15290 -12339 15291 -12338 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 224 0 "a_15186_n12339#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 15074 -12339 15075 -12338 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 0 "a_14642_n12383#" 224 19712,624 "a_15186_n12339#" 224 11648,328
device msubckt nfet_03v3 14642 -12339 14643 -12338 l=112 w=224 "VSS" "a_14642_n12383#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 14182 -12448 14183 -12447 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 0 "a_13446_n11964#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 13966 -12448 13967 -12447 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 0 "a_13534_n13416#" 224 19712,624 "a_13446_n11964#" 224 11648,328
device msubckt pfet_03v3 13534 -12448 13535 -12447 l=112 w=224 "VDD" "a_13534_n13416#" 224 0 "Q06" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 12155 -12503 12156 -12502 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 11939 -12503 11940 -12502 l=112 w=224 "VDD" "a_10727_n12503#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 11723 -12503 11724 -12502 l=112 w=224 "VDD" "a_10727_n12503#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 224 11648,328
device msubckt pfet_03v3 11263 -12503 11264 -12502 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "a_10727_n12019#" 224 11648,328 "a_10466_n12949#" 224 19712,624
device msubckt pfet_03v3 11047 -12503 11048 -12502 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_10727_n12019#" 224 11648,328
device msubckt pfet_03v3 10831 -12503 10832 -12502 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "a_10727_n12503#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 10615 -12503 10616 -12502 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "VDD" 224 19712,624 "a_10727_n12503#" 224 11648,328
device msubckt nfet_03v3 7068 -12720 7069 -12719 l=112 w=224 "VSS" "LD0" 224 0 "VSS" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 6852 -12720 6853 -12719 l=112 w=224 "VSS" "LD0" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 6636 -12720 6637 -12719 l=112 w=224 "VSS" "LD0" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 19698 -11899 19699 -11898 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 0 "a_18618_n12383#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 19482 -11899 19483 -11898 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_18618_n12383#" 224 11648,328
device msubckt pfet_03v3 19266 -11899 19267 -11898 l=112 w=224 "VDD" "Q05" 224 0 "a_18618_n12383#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19050 -11899 19051 -11898 l=112 w=224 "VDD" "Q05" 224 0 "VDD" 224 11648,328 "a_18618_n12383#" 224 11648,328
device msubckt pfet_03v3 18834 -11899 18835 -11898 l=112 w=224 "VDD" "a_18618_n12383#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 18618 -11899 18619 -11898 l=112 w=224 "VDD" "a_18618_n12383#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 18158 -11964 18159 -11963 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_17422_n11964#" 224 19712,624
device msubckt pfet_03v3 17942 -11964 17943 -11963 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 0 "a_17422_n11964#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 17726 -11964 17727 -11963 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 0 "a_17510_n13416#" 224 11648,328 "a_17422_n11964#" 224 11648,328
device msubckt pfet_03v3 17510 -11964 17511 -11963 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 0 "a_17422_n11964#" 224 19712,624 "a_17510_n13416#" 224 11648,328
device msubckt pfet_03v3 16614 -11920 16615 -11919 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 16398 -11920 16399 -11919 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 16182 -11920 16183 -11919 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 9716 -12448 9717 -12447 l=112 w=224 "VDD" "a_8980_n13372#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 19712,624
device msubckt pfet_03v3 9284 -12448 9285 -12447 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 0 "a_8980_n11964#" 224 11648,328 "a_8980_n13372#" 224 19712,624
device msubckt pfet_03v3 9068 -12448 9069 -12447 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_8980_n11964#" 224 11648,328
device msubckt pfet_03v3 15722 -11899 15723 -11898 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 0 "a_14642_n12383#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 15506 -11899 15507 -11898 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_14642_n12383#" 224 11648,328
device msubckt pfet_03v3 15290 -11899 15291 -11898 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 224 0 "a_14642_n12383#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 15074 -11899 15075 -11898 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 224 0 "VDD" 224 11648,328 "a_14642_n12383#" 224 11648,328
device msubckt pfet_03v3 14858 -11899 14859 -11898 l=112 w=224 "VDD" "a_14642_n12383#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 14642 -11899 14643 -11898 l=112 w=224 "VDD" "a_14642_n12383#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 14182 -11964 14183 -11963 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_13446_n11964#" 224 19712,624
device msubckt pfet_03v3 13966 -11964 13967 -11963 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 0 "a_13446_n11964#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 13750 -11964 13751 -11963 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 0 "a_13534_n13416#" 224 11648,328 "a_13446_n11964#" 224 11648,328
device msubckt pfet_03v3 13534 -11964 13535 -11963 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 0 "a_13446_n11964#" 224 19712,624 "a_13534_n13416#" 224 11648,328
device msubckt pfet_03v3 12155 -12019 12156 -12018 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 11695 -12019 11696 -12018 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "a_10727_n12019#" 224 11648,328 "a_10466_n12949#" 224 19712,624
device msubckt pfet_03v3 11479 -12019 11480 -12018 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "a_10466_n12949#" 224 11648,328 "a_10727_n12019#" 224 11648,328
device msubckt pfet_03v3 11263 -12019 11264 -12018 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "a_10727_n12019#" 224 11648,328 "a_10466_n12949#" 224 11648,328
device msubckt pfet_03v3 11047 -12019 11048 -12018 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_10727_n12019#" 224 11648,328
device msubckt pfet_03v3 10831 -12019 10832 -12018 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 0 "a_10727_n12019#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 10615 -12019 10616 -12018 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 0 "VDD" 224 19712,624 "a_10727_n12019#" 224 11648,328
device msubckt nfet_03v3 8608 -12339 8609 -12338 l=112 w=224 "VSS" "a_7440_n12339#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 8176 -12339 8177 -12338 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 0 "a_7640_n12339#" 224 11648,328 "a_7440_n12339#" 224 19712,624
device msubckt nfet_03v3 7960 -12339 7961 -12338 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 224 0 "VSS" 224 11648,328 "a_7640_n12339#" 224 11648,328
device msubckt nfet_03v3 7744 -12339 7745 -12338 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 224 0 "a_7640_n12339#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 7528 -12339 7529 -12338 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 0 "a_7440_n12339#" 224 19712,624 "a_7640_n12339#" 224 11648,328
device msubckt pfet_03v3 9716 -11964 9717 -11963 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 0 "a_8980_n13372#" 224 11648,328 "a_8980_n11964#" 224 19712,624
device msubckt pfet_03v3 9500 -11964 9501 -11963 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 0 "a_8980_n11964#" 224 11648,328 "a_8980_n13372#" 224 11648,328
device msubckt pfet_03v3 9284 -11964 9285 -11963 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_8980_n11964#" 224 11648,328
device msubckt pfet_03v3 9068 -11964 9069 -11963 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 0 "a_8980_n11964#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 7068 -12280 7069 -12279 l=112 w=224 "VDD" "LD0" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 6852 -12280 6853 -12279 l=112 w=224 "VDD" "LD0" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 6636 -12280 6637 -12279 l=112 w=224 "VDD" "LD0" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 8608 -11899 8609 -11898 l=112 w=224 "VDD" "a_7440_n12339#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 8392 -11899 8393 -11898 l=112 w=224 "VDD" "a_7440_n12339#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 8176 -11899 8177 -11898 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 224 0 "a_7440_n12339#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 7960 -11899 7961 -11898 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.QB" 224 0 "VDD" 224 11648,328 "a_7440_n12339#" 224 11648,328
device msubckt pfet_03v3 7744 -11899 7745 -11898 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 0 "a_7440_n12339#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 7528 -11899 7529 -11898 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_7440_n12339#" 224 11648,328
device msubckt pfet_03v3 7068 -11920 7069 -11919 l=112 w=224 "VDD" "LD0" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 6852 -11920 6853 -11919 l=112 w=224 "VDD" "LD0" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 6636 -11920 6637 -11919 l=112 w=224 "VDD" "LD0" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 85925 -10998 85926 -10997 l=112 w=224 "VDD" "A1" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 85709 -10998 85710 -10997 l=112 w=224 "VDD" "A1" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 85493 -10998 85494 -10997 l=112 w=224 "VDD" "A1" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 85277 -10998 85278 -10997 l=112 w=224 "VDD" "A1" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 84817 -10998 84818 -10997 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 19712,624
device msubckt pfet_03v3 84601 -10998 84602 -10997 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 84385 -10998 84386 -10997 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 90031 -10549 90032 -10548 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 89815 -10549 89816 -10548 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 88923 -10541 88924 -10540 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 88707 -10541 88708 -10540 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 81910 -10972 81911 -10971 l=112 w=224 "VDD" "Q15" 224 0 "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" 224 11648,328 "a_81174_n10972#" 224 19712,624
device msubckt pfet_03v3 81694 -10972 81695 -10971 l=112 w=224 "VDD" "Q15" 224 0 "a_81174_n10972#" 224 11648,328 "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" 224 11648,328
device msubckt pfet_03v3 81478 -10972 81479 -10971 l=112 w=224 "VDD" "Q14" 224 0 "VDD" 224 11648,328 "a_81174_n10972#" 224 11648,328
device msubckt pfet_03v3 81262 -10972 81263 -10971 l=112 w=224 "VDD" "Q14" 224 0 "a_81174_n10972#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 80692 -11061 80693 -11060 l=112 w=224 "VDD" "Q13" 224 0 "a_80588_n11061#" 224 11648,328 "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" 224 19712,624
device msubckt pfet_03v3 80476 -11061 80477 -11060 l=112 w=224 "VDD" "Q12" 224 0 "a_80372_n11061#" 224 11648,328 "a_80588_n11061#" 224 11648,328
device msubckt pfet_03v3 80260 -11061 80261 -11060 l=112 w=224 "VDD" "Q11" 224 0 "VDD" 224 19712,624 "a_80372_n11061#" 224 11648,328
device msubckt nfet_03v3 88031 -10539 88032 -10538 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 19712,624
device msubckt nfet_03v3 87815 -10539 87816 -10538 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 87599 -10539 87600 -10538 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 86774 -10549 86775 -10548 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 86558 -10549 86559 -10548 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 85709 -10541 85710 -10540 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 85493 -10541 85494 -10540 l=112 w=224 "VSS" "A1" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 84817 -10539 84818 -10538 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 19712,624
device msubckt nfet_03v3 84601 -10539 84602 -10538 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 84385 -10539 84386 -10538 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 79621 -10972 79622 -10971 l=112 w=224 "VDD" "Q17" 224 0 "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" 224 11648,328 "a_78885_n10972#" 224 19712,624
device msubckt pfet_03v3 79405 -10972 79406 -10971 l=112 w=224 "VDD" "Q17" 224 0 "a_78885_n10972#" 224 11648,328 "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" 224 11648,328
device msubckt pfet_03v3 79189 -10972 79190 -10971 l=112 w=224 "VDD" "Q16" 224 0 "VDD" 224 11648,328 "a_78885_n10972#" 224 11648,328
device msubckt pfet_03v3 78973 -10972 78974 -10971 l=112 w=224 "VDD" "Q16" 224 0 "a_78885_n10972#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 81910 -10488 81911 -10487 l=112 w=224 "VDD" "Q15" 224 0 "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" 224 11648,328 "a_81174_n10972#" 224 19712,624
device msubckt pfet_03v3 81694 -10488 81695 -10487 l=112 w=224 "VDD" "Q15" 224 0 "a_81174_n10972#" 224 11648,328 "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" 224 11648,328
device msubckt pfet_03v3 81478 -10488 81479 -10487 l=112 w=224 "VDD" "Q14" 224 0 "VDD" 224 11648,328 "a_81174_n10972#" 224 11648,328
device msubckt pfet_03v3 81262 -10488 81263 -10487 l=112 w=224 "VDD" "Q14" 224 0 "a_81174_n10972#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 80692 -10577 80693 -10576 l=112 w=224 "VDD" "Q13" 224 0 "a_80588_n11061#" 224 11648,328 "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" 224 19712,624
device msubckt pfet_03v3 80476 -10577 80477 -10576 l=112 w=224 "VDD" "Q12" 224 0 "a_80372_n11061#" 224 11648,328 "a_80588_n11061#" 224 11648,328
device msubckt pfet_03v3 80260 -10577 80261 -10576 l=112 w=224 "VDD" "Q11" 224 0 "VDD" 224 19712,624 "a_80372_n11061#" 224 11648,328
device msubckt pfet_03v3 77961 -10920 77962 -10919 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 77501 -10920 77502 -10919 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "a_76533_n10920#" 224 11648,328 "a_76272_n9990#" 224 19712,624
device msubckt pfet_03v3 77285 -10920 77286 -10919 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "a_76272_n9990#" 224 11648,328 "a_76533_n10920#" 224 11648,328
device msubckt pfet_03v3 77069 -10920 77070 -10919 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "a_76533_n10920#" 224 11648,328 "a_76272_n9990#" 224 11648,328
device msubckt pfet_03v3 76853 -10920 76854 -10919 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_76533_n10920#" 224 11648,328
device msubckt pfet_03v3 76637 -10920 76638 -10919 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 0 "a_76533_n10920#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 76421 -10920 76422 -10919 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 0 "VDD" 224 19712,624 "a_76533_n10920#" 224 11648,328
device msubckt pfet_03v3 75522 -10975 75523 -10974 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 0 "a_74786_n9567#" 224 11648,328 "a_74786_n10975#" 224 19712,624
device msubckt pfet_03v3 75306 -10975 75307 -10974 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 0 "a_74786_n10975#" 224 11648,328 "a_74786_n9567#" 224 11648,328
device msubckt pfet_03v3 75090 -10975 75091 -10974 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_74786_n10975#" 224 11648,328
device msubckt pfet_03v3 74874 -10975 74875 -10974 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 0 "a_74786_n10975#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 74414 -11040 74415 -11039 l=112 w=224 "VDD" "a_73246_n10600#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 74198 -11040 74199 -11039 l=112 w=224 "VDD" "a_73246_n10600#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 73982 -11040 73983 -11039 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 224 0 "a_73246_n10600#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 73766 -11040 73767 -11039 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 224 0 "VDD" 224 11648,328 "a_73246_n10600#" 224 11648,328
device msubckt pfet_03v3 73550 -11040 73551 -11039 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 0 "a_73246_n10600#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 73334 -11040 73335 -11039 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_73246_n10600#" 224 11648,328
device msubckt pfet_03v3 79621 -10488 79622 -10487 l=112 w=224 "VDD" "Q17" 224 0 "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" 224 11648,328 "a_78885_n10972#" 224 19712,624
device msubckt pfet_03v3 79405 -10488 79406 -10487 l=112 w=224 "VDD" "Q17" 224 0 "a_78885_n10972#" 224 11648,328 "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" 224 11648,328
device msubckt pfet_03v3 79189 -10488 79190 -10487 l=112 w=224 "VDD" "Q16" 224 0 "VDD" 224 11648,328 "a_78885_n10972#" 224 11648,328
device msubckt pfet_03v3 78973 -10488 78974 -10487 l=112 w=224 "VDD" "Q16" 224 0 "a_78885_n10972#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 72874 -11019 72875 -11018 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 72658 -11019 72659 -11018 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 72442 -11019 72443 -11018 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 71740 -11019 71741 -11018 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 71524 -11019 71525 -11018 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 71308 -11019 71309 -11018 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 70848 -11040 70849 -11039 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 0 "a_69768_n11107#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 70632 -11040 70633 -11039 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_69768_n11107#" 224 11648,328
device msubckt pfet_03v3 70416 -11040 70417 -11039 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 224 0 "a_69768_n11107#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 70200 -11040 70201 -11039 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 224 0 "VDD" 224 11648,328 "a_69768_n11107#" 224 11648,328
device msubckt pfet_03v3 69984 -11040 69985 -11039 l=112 w=224 "VDD" "a_69768_n11107#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 69768 -11040 69769 -11039 l=112 w=224 "VDD" "a_69768_n11107#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt nfet_03v3 89980 -9769 89981 -9768 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 89764 -9769 89765 -9768 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 224 11648,328
device msubckt nfet_03v3 89088 -9779 89089 -9778 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt nfet_03v3 88872 -9779 88873 -9778 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 88656 -9779 88657 -9778 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 19712,624 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 87980 -9777 87981 -9776 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 87764 -9777 87765 -9776 l=112 w=224 "VSS" "A1" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 86717 -9776 86718 -9775 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 86501 -9776 86502 -9775 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 85874 -9778 85875 -9777 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.D" 224 11648,328 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt nfet_03v3 85658 -9778 85659 -9777 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.D" 224 11648,328
device msubckt nfet_03v3 85442 -9778 85443 -9777 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.D" 224 19712,624 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 81694 -10033 81695 -10032 l=112 w=224 "VSS" "Q15" 224 0 "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 81478 -10033 81479 -10032 l=112 w=224 "VSS" "Q14" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" 224 11648,328
device msubckt pfet_03v3 80692 -10093 80693 -10092 l=112 w=224 "VDD" "Q13" 224 0 "a_80588_n11061#" 224 11648,328 "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" 224 19712,624
device msubckt pfet_03v3 80476 -10093 80477 -10092 l=112 w=224 "VDD" "Q12" 224 0 "a_80372_n11061#" 224 11648,328 "a_80588_n11061#" 224 11648,328
device msubckt pfet_03v3 80260 -10093 80261 -10092 l=112 w=224 "VDD" "Q11" 224 0 "VDD" 224 19712,624 "a_80372_n11061#" 224 11648,328
device msubckt pfet_03v3 77961 -10436 77962 -10435 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 77745 -10436 77746 -10435 l=112 w=224 "VDD" "a_76533_n10436#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 77529 -10436 77530 -10435 l=112 w=224 "VDD" "a_76533_n10436#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 224 11648,328
device msubckt pfet_03v3 77069 -10436 77070 -10435 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "a_76533_n10920#" 224 11648,328 "a_76272_n9990#" 224 19712,624
device msubckt pfet_03v3 76853 -10436 76854 -10435 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_76533_n10920#" 224 11648,328
device msubckt pfet_03v3 76637 -10436 76638 -10435 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "a_76533_n10436#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 76421 -10436 76422 -10435 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "VDD" 224 19712,624 "a_76533_n10436#" 224 11648,328
device msubckt pfet_03v3 75522 -10491 75523 -10490 l=112 w=224 "VDD" "a_74786_n9567#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 19712,624
device msubckt pfet_03v3 75090 -10491 75091 -10490 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 0 "a_74786_n10975#" 224 11648,328 "a_74786_n9567#" 224 19712,624
device msubckt pfet_03v3 74874 -10491 74875 -10490 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_74786_n10975#" 224 11648,328
device msubckt nfet_03v3 74414 -10600 74415 -10599 l=112 w=224 "VSS" "a_73246_n10600#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 73982 -10600 73983 -10599 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 0 "a_73446_n10600#" 224 11648,328 "a_73246_n10600#" 224 19712,624
device msubckt nfet_03v3 73766 -10600 73767 -10599 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 224 0 "VSS" 224 11648,328 "a_73446_n10600#" 224 11648,328
device msubckt nfet_03v3 73550 -10600 73551 -10599 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 224 0 "a_73446_n10600#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 73334 -10600 73335 -10599 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 0 "a_73246_n10600#" 224 19712,624 "a_73446_n10600#" 224 11648,328
device msubckt pfet_03v3 72874 -10659 72875 -10658 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 72658 -10659 72659 -10658 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 72442 -10659 72443 -10658 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 71740 -10659 71741 -10658 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 71524 -10659 71525 -10658 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 71308 -10659 71309 -10658 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 69308 -10975 69309 -10974 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_68572_n10975#" 224 19712,624
device msubckt pfet_03v3 69092 -10975 69093 -10974 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 0 "a_68572_n10975#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 68876 -10975 68877 -10974 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 0 "a_68660_n10535#" 224 11648,328 "a_68572_n10975#" 224 11648,328
device msubckt pfet_03v3 68660 -10975 68661 -10974 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 0 "a_68572_n10975#" 224 19712,624 "a_68660_n10535#" 224 11648,328
device msubckt nfet_03v3 84766 -9776 84767 -9775 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 84550 -9776 84551 -9775 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 83682 -9776 83683 -9775 l=112 w=224 "VSS" "A1" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 83466 -9776 83467 -9775 l=112 w=224 "VSS" "A1" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt nfet_03v3 79405 -10033 79406 -10032 l=112 w=224 "VSS" "Q17" 224 0 "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 79189 -10033 79190 -10032 l=112 w=224 "VSS" "Q16" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" 224 11648,328
device msubckt nfet_03v3 70848 -10600 70849 -10599 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 0 "a_70312_n10600#" 224 11648,328 "a_69768_n11107#" 224 19712,624
device msubckt nfet_03v3 70632 -10600 70633 -10599 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 224 0 "VSS" 224 11648,328 "a_70312_n10600#" 224 11648,328
device msubckt nfet_03v3 70416 -10600 70417 -10599 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 224 0 "a_70312_n10600#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 70200 -10600 70201 -10599 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 0 "a_69768_n11107#" 224 19712,624 "a_70312_n10600#" 224 11648,328
device msubckt nfet_03v3 69768 -10600 69769 -10599 l=112 w=224 "VSS" "a_69768_n11107#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 67761 -10920 67762 -10919 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 0 "a_66793_n10920#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 67545 -10920 67546 -10919 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_66793_n10920#" 224 11648,328
device msubckt pfet_03v3 67329 -10920 67330 -10919 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 0 "a_66793_n10920#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 67113 -10920 67114 -10919 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "a_66593_n10920#" 224 11648,328 "a_66793_n10920#" 224 11648,328
device msubckt pfet_03v3 66897 -10920 66898 -10919 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "a_66793_n10920#" 224 11648,328 "a_66593_n10920#" 224 11648,328
device msubckt pfet_03v3 66681 -10920 66682 -10919 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "a_66593_n10920#" 224 19712,624 "a_66793_n10920#" 224 11648,328
device msubckt pfet_03v3 66221 -10920 66222 -10919 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 64842 -10976 64843 -10975 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 0 "a_64106_n9568#" 224 11648,328 "a_64106_n10976#" 224 19712,624
device msubckt pfet_03v3 64626 -10976 64627 -10975 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 0 "a_64106_n10976#" 224 11648,328 "a_64106_n9568#" 224 11648,328
device msubckt pfet_03v3 64410 -10976 64411 -10975 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_64106_n10976#" 224 11648,328
device msubckt pfet_03v3 64194 -10976 64195 -10975 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 0 "a_64106_n10976#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 63734 -11041 63735 -11040 l=112 w=224 "VDD" "a_62566_n10601#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 63518 -11041 63519 -11040 l=112 w=224 "VDD" "a_62566_n10601#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 63302 -11041 63303 -11040 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 224 0 "a_62566_n10601#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 63086 -11041 63087 -11040 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 224 0 "VDD" 224 11648,328 "a_62566_n10601#" 224 11648,328
device msubckt pfet_03v3 62870 -11041 62871 -11040 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 0 "a_62566_n10601#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 62654 -11041 62655 -11040 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_62566_n10601#" 224 11648,328
device msubckt pfet_03v3 69308 -10491 69309 -10490 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 0 "a_68572_n10975#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 69092 -10491 69093 -10490 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 0 "a_68660_n10535#" 224 19712,624 "a_68572_n10975#" 224 11648,328
device msubckt pfet_03v3 68660 -10491 68661 -10490 l=112 w=224 "VDD" "a_68660_n10535#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 62194 -11020 62195 -11019 l=112 w=224 "VDD" "LD1" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 61978 -11020 61979 -11019 l=112 w=224 "VDD" "LD1" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 61762 -11020 61763 -11019 l=112 w=224 "VDD" "LD1" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 60866 -10976 60867 -10975 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 0 "a_60130_n9568#" 224 11648,328 "a_60130_n10976#" 224 19712,624
device msubckt pfet_03v3 60650 -10976 60651 -10975 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 0 "a_60130_n10976#" 224 11648,328 "a_60130_n9568#" 224 11648,328
device msubckt pfet_03v3 60434 -10976 60435 -10975 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_60130_n10976#" 224 11648,328
device msubckt pfet_03v3 60218 -10976 60219 -10975 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 0 "a_60130_n10976#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 59758 -11041 59759 -11040 l=112 w=224 "VDD" "a_58590_n10601#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 59542 -11041 59543 -11040 l=112 w=224 "VDD" "a_58590_n10601#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 59326 -11041 59327 -11040 l=112 w=224 "VDD" "Q16" 224 0 "a_58590_n10601#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 59110 -11041 59111 -11040 l=112 w=224 "VDD" "Q16" 224 0 "VDD" 224 11648,328 "a_58590_n10601#" 224 11648,328
device msubckt pfet_03v3 58894 -11041 58895 -11040 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 0 "a_58590_n10601#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 58678 -11041 58679 -11040 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_58590_n10601#" 224 11648,328
device msubckt nfet_03v3 78304 -9990 78305 -9989 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 224 0 "VSS" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 224 19712,624
device msubckt nfet_03v3 78088 -9990 78089 -9989 l=112 w=224 "VSS" "a_76533_n10436#" 224 0 "a_77552_n9990#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 77872 -9990 77873 -9989 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 224 11648,328 "a_77552_n9990#" 224 11648,328
device msubckt nfet_03v3 77656 -9990 77657 -9989 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "a_77552_n9990#" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_6.QB" 224 11648,328
device msubckt nfet_03v3 77440 -9990 77441 -9989 l=112 w=224 "VSS" "a_76533_n10436#" 224 0 "VSS" 224 11648,328 "a_77552_n9990#" 224 11648,328
device msubckt nfet_03v3 77224 -9990 77225 -9989 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "a_76688_n9990#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 77008 -9990 77009 -9989 l=112 w=224 "VSS" "a_76272_n9990#" 224 0 "a_76533_n10436#" 224 11648,328 "a_76688_n9990#" 224 11648,328
device msubckt nfet_03v3 76792 -9990 76793 -9989 l=112 w=224 "VSS" "a_76272_n9990#" 224 0 "a_76688_n9990#" 224 11648,328 "a_76533_n10436#" 224 11648,328
device msubckt nfet_03v3 76576 -9990 76577 -9989 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "VSS" 224 11648,328 "a_76688_n9990#" 224 11648,328
device msubckt nfet_03v3 76360 -9990 76361 -9989 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 0 "a_76272_n9990#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 75522 -10007 75523 -10006 l=112 w=224 "VDD" "a_74786_n9567#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 19712,624
device msubckt pfet_03v3 75090 -10007 75091 -10006 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 0 "a_74786_n10975#" 224 11648,328 "a_74786_n9567#" 224 19712,624
device msubckt pfet_03v3 74874 -10007 74875 -10006 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_74786_n10975#" 224 11648,328
device msubckt nfet_03v3 72874 -10219 72875 -10218 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 72658 -10219 72659 -10218 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 72442 -10219 72443 -10218 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 71740 -10219 71741 -10218 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 71524 -10219 71525 -10218 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 71308 -10219 71309 -10218 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 67761 -10436 67762 -10435 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "a_66094_n10034#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 67545 -10436 67546 -10435 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "VDD" 224 11648,328 "a_66094_n10034#" 224 11648,328
device msubckt pfet_03v3 67329 -10436 67330 -10435 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 0 "a_66793_n10920#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 67113 -10436 67114 -10435 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "a_66593_n10920#" 224 19712,624 "a_66793_n10920#" 224 11648,328
device msubckt pfet_03v3 66653 -10436 66654 -10435 l=112 w=224 "VDD" "a_66094_n10034#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 66437 -10436 66438 -10435 l=112 w=224 "VDD" "a_66094_n10034#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 224 11648,328
device msubckt pfet_03v3 66221 -10436 66222 -10435 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 64842 -10492 64843 -10491 l=112 w=224 "VDD" "a_64106_n9568#" 224 0 "VDD" 224 19712,624 "Q17" 224 19712,624
device msubckt pfet_03v3 64410 -10492 64411 -10491 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 0 "a_64106_n10976#" 224 11648,328 "a_64106_n9568#" 224 19712,624
device msubckt pfet_03v3 64194 -10492 64195 -10491 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_64106_n10976#" 224 11648,328
device msubckt nfet_03v3 63734 -10601 63735 -10600 l=112 w=224 "VSS" "a_62566_n10601#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 63302 -10601 63303 -10600 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 0 "a_62766_n10601#" 224 11648,328 "a_62566_n10601#" 224 19712,624
device msubckt nfet_03v3 63086 -10601 63087 -10600 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 224 0 "VSS" 224 11648,328 "a_62766_n10601#" 224 11648,328
device msubckt nfet_03v3 62870 -10601 62871 -10600 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 224 0 "a_62766_n10601#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 62654 -10601 62655 -10600 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 0 "a_62566_n10601#" 224 19712,624 "a_62766_n10601#" 224 11648,328
device msubckt pfet_03v3 62194 -10660 62195 -10659 l=112 w=224 "VDD" "LD1" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 61978 -10660 61979 -10659 l=112 w=224 "VDD" "LD1" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 61762 -10660 61763 -10659 l=112 w=224 "VDD" "LD1" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 58218 -11020 58219 -11019 l=112 w=224 "VDD" "LD1" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 58002 -11020 58003 -11019 l=112 w=224 "VDD" "LD1" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 57786 -11020 57787 -11019 l=112 w=224 "VDD" "LD1" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 90196 -9312 90197 -9311 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 89980 -9312 89981 -9311 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 224 11648,328
device msubckt pfet_03v3 89764 -9312 89765 -9311 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 89548 -9312 89549 -9311 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 224 11648,328
device msubckt pfet_03v3 89088 -9320 89089 -9319 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt pfet_03v3 88872 -9320 88873 -9319 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 88656 -9320 88657 -9319 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 19712,624 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 88196 -9320 88197 -9319 l=112 w=224 "VDD" "A1" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 87980 -9320 87981 -9319 l=112 w=224 "VDD" "A1" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 87764 -9320 87765 -9319 l=112 w=224 "VDD" "A1" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 87548 -9320 87549 -9319 l=112 w=224 "VDD" "A1" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 80692 -9609 80693 -9608 l=112 w=224 "VDD" "Q13" 224 0 "a_80588_n11061#" 224 11648,328 "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" 224 19712,624
device msubckt pfet_03v3 80476 -9609 80477 -9608 l=112 w=224 "VDD" "Q12" 224 0 "a_80372_n11061#" 224 11648,328 "a_80588_n11061#" 224 11648,328
device msubckt pfet_03v3 80260 -9609 80261 -9608 l=112 w=224 "VDD" "Q11" 224 0 "VDD" 224 19712,624 "a_80372_n11061#" 224 11648,328
device msubckt pfet_03v3 74414 -9846 74415 -9845 l=112 w=224 "VDD" "a_73246_n9406#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 74198 -9846 74199 -9845 l=112 w=224 "VDD" "a_73246_n9406#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 73982 -9846 73983 -9845 l=112 w=224 "VDD" "D12" 224 0 "a_73246_n9406#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 73766 -9846 73767 -9845 l=112 w=224 "VDD" "D12" 224 0 "VDD" 224 11648,328 "a_73246_n9406#" 224 11648,328
device msubckt pfet_03v3 73550 -9846 73551 -9845 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "a_73246_n9406#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 73334 -9846 73335 -9845 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 19712,624 "a_73246_n9406#" 224 11648,328
device msubckt pfet_03v3 70848 -9846 70849 -9845 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "a_69768_n9913#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 70632 -9846 70633 -9845 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "a_69768_n9913#" 224 11648,328
device msubckt pfet_03v3 70416 -9846 70417 -9845 l=112 w=224 "VDD" "D13" 224 0 "a_69768_n9913#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 70200 -9846 70201 -9845 l=112 w=224 "VDD" "D13" 224 0 "VDD" 224 11648,328 "a_69768_n9913#" 224 11648,328
device msubckt pfet_03v3 69984 -9846 69985 -9845 l=112 w=224 "VDD" "a_69768_n9913#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 69768 -9846 69769 -9845 l=112 w=224 "VDD" "a_69768_n9913#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 69308 -10007 69309 -10006 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 0 "a_68572_n10975#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 69092 -10007 69093 -10006 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 0 "a_68660_n10535#" 224 19712,624 "a_68572_n10975#" 224 11648,328
device msubckt pfet_03v3 68660 -10007 68661 -10006 l=112 w=224 "VDD" "a_68660_n10535#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 60866 -10492 60867 -10491 l=112 w=224 "VDD" "a_60130_n9568#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 60434 -10492 60435 -10491 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 0 "a_60130_n10976#" 224 11648,328 "a_60130_n9568#" 224 19712,624
device msubckt pfet_03v3 60218 -10492 60219 -10491 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_60130_n10976#" 224 11648,328
device msubckt nfet_03v3 59758 -10601 59759 -10600 l=112 w=224 "VSS" "a_58590_n10601#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 59326 -10601 59327 -10600 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 0 "a_58790_n10601#" 224 11648,328 "a_58590_n10601#" 224 19712,624
device msubckt nfet_03v3 59110 -10601 59111 -10600 l=112 w=224 "VSS" "Q16" 224 0 "VSS" 224 11648,328 "a_58790_n10601#" 224 11648,328
device msubckt nfet_03v3 58894 -10601 58895 -10600 l=112 w=224 "VSS" "Q16" 224 0 "a_58790_n10601#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 58678 -10601 58679 -10600 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 0 "a_58590_n10601#" 224 19712,624 "a_58790_n10601#" 224 11648,328
device msubckt pfet_03v3 58218 -10660 58219 -10659 l=112 w=224 "VDD" "LD1" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 58002 -10660 58003 -10659 l=112 w=224 "VDD" "LD1" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 57786 -10660 57787 -10659 l=112 w=224 "VDD" "LD1" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 86933 -9319 86934 -9318 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 86717 -9319 86718 -9318 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 86501 -9319 86502 -9318 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 86285 -9319 86286 -9318 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 85874 -9319 85875 -9318 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.D" 224 11648,328 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt pfet_03v3 85658 -9319 85659 -9318 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.D" 224 11648,328
device msubckt pfet_03v3 85442 -9319 85443 -9318 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.D" 224 19712,624 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 84982 -9319 84983 -9318 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 84766 -9319 84767 -9318 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 84550 -9319 84551 -9318 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 84334 -9319 84335 -9318 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 83898 -9319 83899 -9318 l=112 w=224 "VDD" "A1" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 83682 -9319 83683 -9318 l=112 w=224 "VDD" "A1" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 83466 -9319 83467 -9318 l=112 w=224 "VDD" "A1" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 83250 -9319 83251 -9318 l=112 w=224 "VDD" "A1" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt nfet_03v3 75522 -9567 75523 -9566 l=112 w=224 "VSS" "a_74786_n9567#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 19712,624
device msubckt nfet_03v3 75090 -9567 75091 -9566 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_74786_n9567#" 224 19712,624
device msubckt nfet_03v3 74874 -9567 74875 -9566 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 0 "a_74786_n9567#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 67822 -9990 67823 -9989 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 0 "VSS" 224 11648,328 "a_66593_n10920#" 224 19712,624
device msubckt nfet_03v3 67606 -9990 67607 -9989 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "a_67070_n9990#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 67390 -9990 67391 -9989 l=112 w=224 "VSS" "a_66593_n10920#" 224 0 "a_66094_n10034#" 224 11648,328 "a_67070_n9990#" 224 11648,328
device msubckt nfet_03v3 67174 -9990 67175 -9989 l=112 w=224 "VSS" "a_66593_n10920#" 224 0 "a_67070_n9990#" 224 11648,328 "a_66094_n10034#" 224 11648,328
device msubckt nfet_03v3 66958 -9990 66959 -9989 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "VSS" 224 11648,328 "a_67070_n9990#" 224 11648,328
device msubckt nfet_03v3 66742 -9990 66743 -9989 l=112 w=224 "VSS" "a_66094_n10034#" 224 0 "a_66206_n9990#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 66526 -9990 66527 -9989 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 224 11648,328 "a_66206_n9990#" 224 11648,328
device msubckt nfet_03v3 66310 -9990 66311 -9989 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "a_66206_n9990#" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 224 11648,328
device msubckt nfet_03v3 66094 -9990 66095 -9989 l=112 w=224 "VSS" "a_66094_n10034#" 224 0 "VSS" 224 11648,328 "a_66206_n9990#" 224 11648,328
device msubckt nfet_03v3 65878 -9990 65879 -9989 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.QB" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 64842 -10008 64843 -10007 l=112 w=224 "VDD" "a_64106_n9568#" 224 0 "VDD" 224 19712,624 "Q17" 224 19712,624
device msubckt pfet_03v3 64410 -10008 64411 -10007 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 0 "a_64106_n10976#" 224 11648,328 "a_64106_n9568#" 224 19712,624
device msubckt pfet_03v3 64194 -10008 64195 -10007 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_64106_n10976#" 224 11648,328
device msubckt nfet_03v3 62194 -10220 62195 -10219 l=112 w=224 "VSS" "LD1" 224 0 "VSS" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 61978 -10220 61979 -10219 l=112 w=224 "VSS" "LD1" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 61762 -10220 61763 -10219 l=112 w=224 "VSS" "LD1" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 54560 -11018 54561 -11017 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VDD_TEST" 560 49280,1296
device msubckt pfet_03v3 54356 -11018 54357 -11017 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "VDD_TEST" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt pfet_03v3 54152 -11018 54153 -11017 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 53948 -11018 53949 -11017 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "VDD_TEST" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt pfet_03v3 53744 -11018 53745 -11017 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 53540 -11018 53541 -11017 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "VDD_TEST" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt pfet_03v3 53336 -11018 53337 -11017 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 53132 -11018 53133 -11017 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "VDD_TEST" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt pfet_03v3 52928 -11018 52929 -11017 l=100 w=560 "VDD_TEST" "a_49118_n8724#" 200 0 "a_49016_n7441#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 52724 -11018 52725 -11017 l=100 w=560 "VDD_TEST" "a_49118_n8724#" 200 0 "VDD_TEST" 560 29120,664 "a_49016_n7441#" 560 29120,664
device msubckt pfet_03v3 52520 -11018 52521 -11017 l=100 w=560 "VDD_TEST" "a_49118_n8724#" 200 0 "a_49016_n7441#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 52316 -11018 52317 -11017 l=100 w=560 "VDD_TEST" "a_49118_n8724#" 200 0 "VDD_TEST" 560 29120,664 "a_49016_n7441#" 560 29120,664
device msubckt pfet_03v3 52112 -11018 52113 -11017 l=100 w=560 "VDD_TEST" "a_49118_n8724#" 200 0 "a_49016_n7441#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 51908 -11018 51909 -11017 l=100 w=560 "VDD_TEST" "a_49118_n8724#" 200 0 "VDD_TEST" 560 29120,664 "a_49016_n7441#" 560 29120,664
device msubckt pfet_03v3 51704 -11018 51705 -11017 l=100 w=560 "VDD_TEST" "a_49118_n8724#" 200 0 "a_49016_n7441#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 51500 -11018 51501 -11017 l=100 w=560 "VDD_TEST" "a_49118_n8724#" 200 0 "VDD_TEST" 560 29120,664 "a_49016_n7441#" 560 29120,664
device msubckt pfet_03v3 51296 -11018 51297 -11017 l=100 w=560 "VDD_TEST" "a_49118_n8724#" 200 0 "a_49016_n7441#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 51092 -11018 51093 -11017 l=100 w=560 "VDD_TEST" "a_49118_n8724#" 200 0 "VDD_TEST" 560 29120,664 "a_49016_n7441#" 560 29120,664
device msubckt pfet_03v3 50888 -11018 50889 -11017 l=100 w=560 "VDD_TEST" "a_49118_n8724#" 200 0 "a_49016_n7441#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 50684 -11018 50685 -11017 l=100 w=560 "VDD_TEST" "a_49118_n8724#" 200 0 "VDD_TEST" 560 29120,664 "a_49016_n7441#" 560 29120,664
device msubckt pfet_03v3 50480 -11018 50481 -11017 l=100 w=560 "VDD_TEST" "a_49118_n8724#" 200 0 "a_49016_n7441#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 50276 -11018 50277 -11017 l=100 w=560 "VDD_TEST" "a_49118_n8724#" 200 0 "VDD_TEST" 560 29120,664 "a_49016_n7441#" 560 29120,664
device msubckt pfet_03v3 50072 -11018 50073 -11017 l=100 w=560 "VDD_TEST" "a_49118_n8724#" 200 0 "a_49016_n7441#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 49868 -11018 49869 -11017 l=100 w=560 "VDD_TEST" "a_49118_n8724#" 200 0 "VDD_TEST" 560 29120,664 "a_49016_n7441#" 560 29120,664
device msubckt pfet_03v3 49664 -11018 49665 -11017 l=100 w=560 "VDD_TEST" "OUT01" 200 0 "a_49118_n8724#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 49460 -11018 49461 -11017 l=100 w=560 "VDD_TEST" "OUT01" 200 0 "VDD_TEST" 560 29120,664 "a_49118_n8724#" 560 29120,664
device msubckt pfet_03v3 49256 -11018 49257 -11017 l=100 w=560 "VDD_TEST" "OUT01" 200 0 "a_49118_n8724#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 49052 -11018 49053 -11017 l=100 w=560 "VDD_TEST" "OUT01" 200 0 "VDD_TEST" 560 49280,1296 "a_49118_n8724#" 560 29120,664
device msubckt pfet_03v3 39097 -11026 39098 -11025 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 38881 -11026 38882 -11025 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 38665 -11026 38666 -11025 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 38449 -11026 38450 -11025 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 37989 -11018 37990 -11017 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 37773 -11018 37774 -11017 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 37557 -11018 37558 -11017 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 37341 -11018 37342 -11017 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 36881 -11018 36882 -11017 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 19712,624
device msubckt pfet_03v3 36665 -11018 36666 -11017 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 36449 -11018 36450 -11017 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 35840 -11026 35841 -11025 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 35624 -11026 35625 -11025 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 35408 -11026 35409 -11025 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 35192 -11026 35193 -11025 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 34775 -11018 34776 -11017 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 34559 -11018 34560 -11017 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 34343 -11018 34344 -11017 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 34127 -11018 34128 -11017 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 33667 -11018 33668 -11017 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 19712,624
device msubckt pfet_03v3 33451 -11018 33452 -11017 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 33235 -11018 33236 -11017 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 74414 -9406 74415 -9405 l=112 w=224 "VSS" "a_73246_n9406#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 73982 -9406 73983 -9405 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "a_73446_n9406#" 224 11648,328 "a_73246_n9406#" 224 19712,624
device msubckt nfet_03v3 73766 -9406 73767 -9405 l=112 w=224 "VSS" "D12" 224 0 "VSS" 224 11648,328 "a_73446_n9406#" 224 11648,328
device msubckt nfet_03v3 73550 -9406 73551 -9405 l=112 w=224 "VSS" "D12" 224 0 "a_73446_n9406#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 73334 -9406 73335 -9405 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "a_73246_n9406#" 224 19712,624 "a_73446_n9406#" 224 11648,328
device msubckt nfet_03v3 70848 -9406 70849 -9405 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "a_70312_n9406#" 224 11648,328 "a_69768_n9913#" 224 19712,624
device msubckt nfet_03v3 70632 -9406 70633 -9405 l=112 w=224 "VSS" "D13" 224 0 "VSS" 224 11648,328 "a_70312_n9406#" 224 11648,328
device msubckt nfet_03v3 70416 -9406 70417 -9405 l=112 w=224 "VSS" "D13" 224 0 "a_70312_n9406#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 70200 -9406 70201 -9405 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "a_69768_n9913#" 224 19712,624 "a_70312_n9406#" 224 11648,328
device msubckt nfet_03v3 69768 -9406 69769 -9405 l=112 w=224 "VSS" "a_69768_n9913#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 69308 -9567 69309 -9566 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_68660_n10535#" 224 19712,624
device msubckt nfet_03v3 69092 -9567 69093 -9566 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 0 "a_68660_n10535#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 68660 -9567 68661 -9566 l=112 w=224 "VSS" "a_68660_n10535#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 63734 -9847 63735 -9846 l=112 w=224 "VDD" "a_62566_n9407#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 63518 -9847 63519 -9846 l=112 w=224 "VDD" "a_62566_n9407#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 63302 -9847 63303 -9846 l=112 w=224 "VDD" "D17G" 224 0 "a_62566_n9407#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 63086 -9847 63087 -9846 l=112 w=224 "VDD" "D17G" 224 0 "VDD" 224 11648,328 "a_62566_n9407#" 224 11648,328
device msubckt pfet_03v3 62870 -9847 62871 -9846 l=112 w=224 "VDD" "LD1" 224 0 "a_62566_n9407#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 62654 -9847 62655 -9846 l=112 w=224 "VDD" "LD1" 224 0 "VDD" 224 19712,624 "a_62566_n9407#" 224 11648,328
device msubckt pfet_03v3 60866 -10008 60867 -10007 l=112 w=224 "VDD" "a_60130_n9568#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 60434 -10008 60435 -10007 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 0 "a_60130_n10976#" 224 11648,328 "a_60130_n9568#" 224 19712,624
device msubckt pfet_03v3 60218 -10008 60219 -10007 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_60130_n10976#" 224 11648,328
device msubckt nfet_03v3 58218 -10220 58219 -10219 l=112 w=224 "VSS" "LD1" 224 0 "VSS" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 58002 -10220 58003 -10219 l=112 w=224 "VSS" "LD1" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 57786 -10220 57787 -10219 l=112 w=224 "VSS" "LD1" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 38881 -10569 38882 -10568 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 38665 -10569 38666 -10568 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 37773 -10561 37774 -10560 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 37557 -10561 37558 -10560 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 30760 -10992 30761 -10991 l=112 w=224 "VDD" "Q05" 224 0 "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" 224 11648,328 "a_30024_n10992#" 224 19712,624
device msubckt pfet_03v3 30544 -10992 30545 -10991 l=112 w=224 "VDD" "Q05" 224 0 "a_30024_n10992#" 224 11648,328 "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" 224 11648,328
device msubckt pfet_03v3 30328 -10992 30329 -10991 l=112 w=224 "VDD" "Q04" 224 0 "VDD" 224 11648,328 "a_30024_n10992#" 224 11648,328
device msubckt pfet_03v3 30112 -10992 30113 -10991 l=112 w=224 "VDD" "Q04" 224 0 "a_30024_n10992#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 29542 -11081 29543 -11080 l=112 w=224 "VDD" "Q03" 224 0 "a_29438_n11081#" 224 11648,328 "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" 224 19712,624
device msubckt pfet_03v3 29326 -11081 29327 -11080 l=112 w=224 "VDD" "Q02" 224 0 "a_29222_n11081#" 224 11648,328 "a_29438_n11081#" 224 11648,328
device msubckt pfet_03v3 29110 -11081 29111 -11080 l=112 w=224 "VDD" "Q01" 224 0 "VDD" 224 19712,624 "a_29222_n11081#" 224 11648,328
device msubckt nfet_03v3 36881 -10559 36882 -10558 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 19712,624
device msubckt nfet_03v3 36665 -10559 36666 -10558 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 36449 -10559 36450 -10558 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 35624 -10569 35625 -10568 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 35408 -10569 35409 -10568 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 34559 -10561 34560 -10560 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 34343 -10561 34344 -10560 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 33667 -10559 33668 -10558 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 19712,624
device msubckt nfet_03v3 33451 -10559 33452 -10558 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 33235 -10559 33236 -10558 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 28471 -10992 28472 -10991 l=112 w=224 "VDD" "Q07" 224 0 "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" 224 11648,328 "a_27735_n10992#" 224 19712,624
device msubckt pfet_03v3 28255 -10992 28256 -10991 l=112 w=224 "VDD" "Q07" 224 0 "a_27735_n10992#" 224 11648,328 "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" 224 11648,328
device msubckt pfet_03v3 28039 -10992 28040 -10991 l=112 w=224 "VDD" "Q06" 224 0 "VDD" 224 11648,328 "a_27735_n10992#" 224 11648,328
device msubckt pfet_03v3 27823 -10992 27824 -10991 l=112 w=224 "VDD" "Q06" 224 0 "a_27735_n10992#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 30760 -10508 30761 -10507 l=112 w=224 "VDD" "Q05" 224 0 "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" 224 11648,328 "a_30024_n10992#" 224 19712,624
device msubckt pfet_03v3 30544 -10508 30545 -10507 l=112 w=224 "VDD" "Q05" 224 0 "a_30024_n10992#" 224 11648,328 "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" 224 11648,328
device msubckt pfet_03v3 30328 -10508 30329 -10507 l=112 w=224 "VDD" "Q04" 224 0 "VDD" 224 11648,328 "a_30024_n10992#" 224 11648,328
device msubckt pfet_03v3 30112 -10508 30113 -10507 l=112 w=224 "VDD" "Q04" 224 0 "a_30024_n10992#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 29542 -10597 29543 -10596 l=112 w=224 "VDD" "Q03" 224 0 "a_29438_n11081#" 224 11648,328 "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" 224 19712,624
device msubckt pfet_03v3 29326 -10597 29327 -10596 l=112 w=224 "VDD" "Q02" 224 0 "a_29222_n11081#" 224 11648,328 "a_29438_n11081#" 224 11648,328
device msubckt pfet_03v3 29110 -10597 29111 -10596 l=112 w=224 "VDD" "Q01" 224 0 "VDD" 224 19712,624 "a_29222_n11081#" 224 11648,328
device msubckt pfet_03v3 26811 -10940 26812 -10939 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 26351 -10940 26352 -10939 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "a_25383_n10940#" 224 11648,328 "a_25122_n10010#" 224 19712,624
device msubckt pfet_03v3 26135 -10940 26136 -10939 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "a_25122_n10010#" 224 11648,328 "a_25383_n10940#" 224 11648,328
device msubckt pfet_03v3 25919 -10940 25920 -10939 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "a_25383_n10940#" 224 11648,328 "a_25122_n10010#" 224 11648,328
device msubckt pfet_03v3 25703 -10940 25704 -10939 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_25383_n10940#" 224 11648,328
device msubckt pfet_03v3 25487 -10940 25488 -10939 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 0 "a_25383_n10940#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 25271 -10940 25272 -10939 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 0 "VDD" 224 19712,624 "a_25383_n10940#" 224 11648,328
device msubckt pfet_03v3 24372 -10995 24373 -10994 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 0 "a_23636_n9587#" 224 11648,328 "a_23636_n10995#" 224 19712,624
device msubckt pfet_03v3 24156 -10995 24157 -10994 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 0 "a_23636_n10995#" 224 11648,328 "a_23636_n9587#" 224 11648,328
device msubckt pfet_03v3 23940 -10995 23941 -10994 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_23636_n10995#" 224 11648,328
device msubckt pfet_03v3 23724 -10995 23725 -10994 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 0 "a_23636_n10995#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 23264 -11060 23265 -11059 l=112 w=224 "VDD" "a_22096_n10620#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 23048 -11060 23049 -11059 l=112 w=224 "VDD" "a_22096_n10620#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 22832 -11060 22833 -11059 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 224 0 "a_22096_n10620#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 22616 -11060 22617 -11059 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 224 0 "VDD" 224 11648,328 "a_22096_n10620#" 224 11648,328
device msubckt pfet_03v3 22400 -11060 22401 -11059 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 0 "a_22096_n10620#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 22184 -11060 22185 -11059 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_22096_n10620#" 224 11648,328
device msubckt nfet_03v3 64842 -9568 64843 -9567 l=112 w=224 "VSS" "a_64106_n9568#" 224 0 "VSS" 224 19712,624 "Q17" 224 19712,624
device msubckt nfet_03v3 64410 -9568 64411 -9567 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_64106_n9568#" 224 19712,624
device msubckt nfet_03v3 64194 -9568 64195 -9567 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 0 "a_64106_n9568#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 59758 -9847 59759 -9846 l=112 w=224 "VDD" "a_58590_n9407#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 59542 -9847 59543 -9846 l=112 w=224 "VDD" "a_58590_n9407#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 59326 -9847 59327 -9846 l=112 w=224 "VDD" "A1" 224 0 "a_58590_n9407#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 59110 -9847 59111 -9846 l=112 w=224 "VDD" "A1" 224 0 "VDD" 224 11648,328 "a_58590_n9407#" 224 11648,328
device msubckt pfet_03v3 58894 -9847 58895 -9846 l=112 w=224 "VDD" "LD1" 224 0 "a_58590_n9407#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 58678 -9847 58679 -9846 l=112 w=224 "VDD" "LD1" 224 0 "VDD" 224 19712,624 "a_58590_n9407#" 224 11648,328
device msubckt pfet_03v3 54560 -10204 54561 -10203 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VDD_TEST" 560 49280,1296
device msubckt pfet_03v3 54356 -10204 54357 -10203 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "VDD_TEST" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt pfet_03v3 54152 -10204 54153 -10203 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 53948 -10204 53949 -10203 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "VDD_TEST" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt pfet_03v3 53744 -10204 53745 -10203 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 53540 -10204 53541 -10203 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "VDD_TEST" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt pfet_03v3 53336 -10204 53337 -10203 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 53132 -10204 53133 -10203 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "VDD_TEST" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt pfet_03v3 52928 -10204 52929 -10203 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 52724 -10204 52725 -10203 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "VDD_TEST" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt pfet_03v3 52520 -10204 52521 -10203 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 52316 -10204 52317 -10203 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "VDD_TEST" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt pfet_03v3 52112 -10204 52113 -10203 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 51908 -10204 51909 -10203 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "VDD_TEST" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt pfet_03v3 51704 -10204 51705 -10203 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 51500 -10204 51501 -10203 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "VDD_TEST" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt pfet_03v3 51296 -10204 51297 -10203 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 51092 -10204 51093 -10203 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "VDD_TEST" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt pfet_03v3 50888 -10204 50889 -10203 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 50684 -10204 50685 -10203 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "VDD_TEST" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt pfet_03v3 50480 -10204 50481 -10203 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 50276 -10204 50277 -10203 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "VDD_TEST" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt pfet_03v3 50072 -10204 50073 -10203 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 49868 -10204 49869 -10203 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "VDD_TEST" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt pfet_03v3 49664 -10204 49665 -10203 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 49460 -10204 49461 -10203 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "VDD_TEST" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt pfet_03v3 49256 -10204 49257 -10203 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 49052 -10204 49053 -10203 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "VDD_TEST" 560 49280,1296 "DIV_OUT" 560 29120,664
device msubckt pfet_03v3 28471 -10508 28472 -10507 l=112 w=224 "VDD" "Q07" 224 0 "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" 224 11648,328 "a_27735_n10992#" 224 19712,624
device msubckt pfet_03v3 28255 -10508 28256 -10507 l=112 w=224 "VDD" "Q07" 224 0 "a_27735_n10992#" 224 11648,328 "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" 224 11648,328
device msubckt pfet_03v3 28039 -10508 28040 -10507 l=112 w=224 "VDD" "Q06" 224 0 "VDD" 224 11648,328 "a_27735_n10992#" 224 11648,328
device msubckt pfet_03v3 27823 -10508 27824 -10507 l=112 w=224 "VDD" "Q06" 224 0 "a_27735_n10992#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 21724 -11039 21725 -11038 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 21508 -11039 21509 -11038 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 21292 -11039 21293 -11038 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 20590 -11039 20591 -11038 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 20374 -11039 20375 -11038 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 20158 -11039 20159 -11038 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 19698 -11060 19699 -11059 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 0 "a_18618_n11127#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 19482 -11060 19483 -11059 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_18618_n11127#" 224 11648,328
device msubckt pfet_03v3 19266 -11060 19267 -11059 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" 224 0 "a_18618_n11127#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19050 -11060 19051 -11059 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" 224 0 "VDD" 224 11648,328 "a_18618_n11127#" 224 11648,328
device msubckt pfet_03v3 18834 -11060 18835 -11059 l=112 w=224 "VDD" "a_18618_n11127#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 18618 -11060 18619 -11059 l=112 w=224 "VDD" "a_18618_n11127#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt nfet_03v3 82447 -8999 82448 -8998 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" 224 0 "a_81782_n8999#" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 82102 -8999 82103 -8998 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" 224 0 "a_81566_n8999#" 224 11648,328 "a_81366_n8999#" 224 19712,624
device msubckt nfet_03v3 81886 -8999 81887 -8998 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" 224 0 "a_81782_n8999#" 224 11648,328 "a_81566_n8999#" 224 11648,328
device msubckt nfet_03v3 81670 -8999 81671 -8998 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" 224 0 "a_81566_n8999#" 224 11648,328 "a_81782_n8999#" 224 11648,328
device msubckt nfet_03v3 81454 -8999 81455 -8998 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" 224 0 "a_81366_n8999#" 224 19712,624 "a_81566_n8999#" 224 11648,328
device msubckt pfet_03v3 80692 -9125 80693 -9124 l=112 w=224 "VDD" "Q13" 224 0 "a_80588_n11061#" 224 11648,328 "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" 224 19712,624
device msubckt pfet_03v3 80476 -9125 80477 -9124 l=112 w=224 "VDD" "Q12" 224 0 "a_80372_n11061#" 224 11648,328 "a_80588_n11061#" 224 11648,328
device msubckt pfet_03v3 80260 -9125 80261 -9124 l=112 w=224 "VDD" "Q11" 224 0 "VDD" 224 19712,624 "a_80372_n11061#" 224 11648,328
device msubckt nfet_03v3 63734 -9407 63735 -9406 l=112 w=224 "VSS" "a_62566_n9407#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 63302 -9407 63303 -9406 l=112 w=224 "VSS" "LD1" 224 0 "a_62766_n9407#" 224 11648,328 "a_62566_n9407#" 224 19712,624
device msubckt nfet_03v3 63086 -9407 63087 -9406 l=112 w=224 "VSS" "D17G" 224 0 "VSS" 224 11648,328 "a_62766_n9407#" 224 11648,328
device msubckt nfet_03v3 62870 -9407 62871 -9406 l=112 w=224 "VSS" "D17G" 224 0 "a_62766_n9407#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 62654 -9407 62655 -9406 l=112 w=224 "VSS" "LD1" 224 0 "a_62566_n9407#" 224 19712,624 "a_62766_n9407#" 224 11648,328
device msubckt nfet_03v3 60866 -9568 60867 -9567 l=112 w=224 "VSS" "a_60130_n9568#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 19712,624
device msubckt nfet_03v3 60434 -9568 60435 -9567 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_60130_n9568#" 224 19712,624
device msubckt nfet_03v3 60218 -9568 60219 -9567 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 0 "a_60130_n9568#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 38830 -9789 38831 -9788 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 38614 -9789 38615 -9788 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 224 11648,328
device msubckt nfet_03v3 37938 -9799 37939 -9798 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt nfet_03v3 37722 -9799 37723 -9798 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 37506 -9799 37507 -9798 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 19712,624 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 59758 -9407 59759 -9406 l=112 w=224 "VSS" "a_58590_n9407#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 59326 -9407 59327 -9406 l=112 w=224 "VSS" "LD1" 224 0 "a_58790_n9407#" 224 11648,328 "a_58590_n9407#" 224 19712,624
device msubckt nfet_03v3 59110 -9407 59111 -9406 l=112 w=224 "VSS" "A1" 224 0 "VSS" 224 11648,328 "a_58790_n9407#" 224 11648,328
device msubckt nfet_03v3 58894 -9407 58895 -9406 l=112 w=224 "VSS" "A1" 224 0 "a_58790_n9407#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 58678 -9407 58679 -9406 l=112 w=224 "VSS" "LD1" 224 0 "a_58590_n9407#" 224 19712,624 "a_58790_n9407#" 224 11648,328
device msubckt pfet_03v3 54560 -9508 54561 -9507 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VDD_TEST" 560 49280,1296
device msubckt pfet_03v3 54356 -9508 54357 -9507 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "VDD_TEST" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt pfet_03v3 54152 -9508 54153 -9507 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 53948 -9508 53949 -9507 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "VDD_TEST" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt pfet_03v3 53744 -9508 53745 -9507 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 53540 -9508 53541 -9507 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "VDD_TEST" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt pfet_03v3 53336 -9508 53337 -9507 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 53132 -9508 53133 -9507 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "VDD_TEST" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt pfet_03v3 52928 -9508 52929 -9507 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 52724 -9508 52725 -9507 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "VDD_TEST" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt pfet_03v3 52520 -9508 52521 -9507 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 52316 -9508 52317 -9507 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "VDD_TEST" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt pfet_03v3 52112 -9508 52113 -9507 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 51908 -9508 51909 -9507 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "VDD_TEST" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt pfet_03v3 51704 -9508 51705 -9507 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 51500 -9508 51501 -9507 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "VDD_TEST" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt pfet_03v3 51296 -9508 51297 -9507 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 51092 -9508 51093 -9507 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "VDD_TEST" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt pfet_03v3 50888 -9508 50889 -9507 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 50684 -9508 50685 -9507 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "VDD_TEST" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt pfet_03v3 50480 -9508 50481 -9507 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 50276 -9508 50277 -9507 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "VDD_TEST" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt pfet_03v3 50072 -9508 50073 -9507 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 49868 -9508 49869 -9507 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "VDD_TEST" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt pfet_03v3 49664 -9508 49665 -9507 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 49460 -9508 49461 -9507 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "VDD_TEST" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt pfet_03v3 49256 -9508 49257 -9507 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 49052 -9508 49053 -9507 l=100 w=560 "VDD_TEST" "a_49016_n7441#" 200 0 "VDD_TEST" 560 49280,1296 "DIV_OUT" 560 29120,664
device msubckt nfet_03v3 36830 -9797 36831 -9796 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 36614 -9797 36615 -9796 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 35567 -9796 35568 -9795 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 35351 -9796 35352 -9795 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 34724 -9798 34725 -9797 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.D" 224 11648,328 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt nfet_03v3 34508 -9798 34509 -9797 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.D" 224 11648,328
device msubckt nfet_03v3 34292 -9798 34293 -9797 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.D" 224 19712,624 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 30544 -10053 30545 -10052 l=112 w=224 "VSS" "Q05" 224 0 "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 30328 -10053 30329 -10052 l=112 w=224 "VSS" "Q04" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" 224 11648,328
device msubckt pfet_03v3 29542 -10113 29543 -10112 l=112 w=224 "VDD" "Q03" 224 0 "a_29438_n11081#" 224 11648,328 "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" 224 19712,624
device msubckt pfet_03v3 29326 -10113 29327 -10112 l=112 w=224 "VDD" "Q02" 224 0 "a_29222_n11081#" 224 11648,328 "a_29438_n11081#" 224 11648,328
device msubckt pfet_03v3 29110 -10113 29111 -10112 l=112 w=224 "VDD" "Q01" 224 0 "VDD" 224 19712,624 "a_29222_n11081#" 224 11648,328
device msubckt pfet_03v3 26811 -10456 26812 -10455 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 26595 -10456 26596 -10455 l=112 w=224 "VDD" "a_25383_n10456#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 26379 -10456 26380 -10455 l=112 w=224 "VDD" "a_25383_n10456#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 224 11648,328
device msubckt pfet_03v3 25919 -10456 25920 -10455 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "a_25383_n10940#" 224 11648,328 "a_25122_n10010#" 224 19712,624
device msubckt pfet_03v3 25703 -10456 25704 -10455 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_25383_n10940#" 224 11648,328
device msubckt pfet_03v3 25487 -10456 25488 -10455 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "a_25383_n10456#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 25271 -10456 25272 -10455 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "VDD" 224 19712,624 "a_25383_n10456#" 224 11648,328
device msubckt pfet_03v3 24372 -10511 24373 -10510 l=112 w=224 "VDD" "a_23636_n9587#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 19712,624
device msubckt pfet_03v3 23940 -10511 23941 -10510 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 0 "a_23636_n10995#" 224 11648,328 "a_23636_n9587#" 224 19712,624
device msubckt pfet_03v3 23724 -10511 23725 -10510 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_23636_n10995#" 224 11648,328
device msubckt nfet_03v3 23264 -10620 23265 -10619 l=112 w=224 "VSS" "a_22096_n10620#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 22832 -10620 22833 -10619 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 0 "a_22296_n10620#" 224 11648,328 "a_22096_n10620#" 224 19712,624
device msubckt nfet_03v3 22616 -10620 22617 -10619 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 224 0 "VSS" 224 11648,328 "a_22296_n10620#" 224 11648,328
device msubckt nfet_03v3 22400 -10620 22401 -10619 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 224 0 "a_22296_n10620#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 22184 -10620 22185 -10619 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 0 "a_22096_n10620#" 224 19712,624 "a_22296_n10620#" 224 11648,328
device msubckt pfet_03v3 21724 -10679 21725 -10678 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 21508 -10679 21509 -10678 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 21292 -10679 21293 -10678 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 20590 -10679 20591 -10678 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 20374 -10679 20375 -10678 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 20158 -10679 20159 -10678 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 18158 -10995 18159 -10994 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_17422_n10995#" 224 19712,624
device msubckt pfet_03v3 17942 -10995 17943 -10994 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 0 "a_17422_n10995#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 17726 -10995 17727 -10994 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 0 "a_17510_n10555#" 224 11648,328 "a_17422_n10995#" 224 11648,328
device msubckt pfet_03v3 17510 -10995 17511 -10994 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 0 "a_17422_n10995#" 224 19712,624 "a_17510_n10555#" 224 11648,328
device msubckt nfet_03v3 33616 -9796 33617 -9795 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 33400 -9796 33401 -9795 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 32532 -9796 32533 -9795 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 32316 -9796 32317 -9795 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt nfet_03v3 28255 -10053 28256 -10052 l=112 w=224 "VSS" "Q07" 224 0 "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 28039 -10053 28040 -10052 l=112 w=224 "VSS" "Q06" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" 224 11648,328
device msubckt nfet_03v3 19698 -10620 19699 -10619 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 0 "a_19162_n10620#" 224 11648,328 "a_18618_n11127#" 224 19712,624
device msubckt nfet_03v3 19482 -10620 19483 -10619 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" 224 0 "VSS" 224 11648,328 "a_19162_n10620#" 224 11648,328
device msubckt nfet_03v3 19266 -10620 19267 -10619 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" 224 0 "a_19162_n10620#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 19050 -10620 19051 -10619 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 0 "a_18618_n11127#" 224 19712,624 "a_19162_n10620#" 224 11648,328
device msubckt nfet_03v3 18618 -10620 18619 -10619 l=112 w=224 "VSS" "a_18618_n11127#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 16611 -10940 16612 -10939 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 0 "a_15643_n10940#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 16395 -10940 16396 -10939 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_15643_n10940#" 224 11648,328
device msubckt pfet_03v3 16179 -10940 16180 -10939 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 0 "a_15643_n10940#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 15963 -10940 15964 -10939 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "a_15443_n10940#" 224 11648,328 "a_15643_n10940#" 224 11648,328
device msubckt pfet_03v3 15747 -10940 15748 -10939 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "a_15643_n10940#" 224 11648,328 "a_15443_n10940#" 224 11648,328
device msubckt pfet_03v3 15531 -10940 15532 -10939 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "a_15443_n10940#" 224 19712,624 "a_15643_n10940#" 224 11648,328
device msubckt pfet_03v3 15071 -10940 15072 -10939 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 13692 -10996 13693 -10995 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 0 "a_12956_n9588#" 224 11648,328 "a_12956_n10996#" 224 19712,624
device msubckt pfet_03v3 13476 -10996 13477 -10995 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 0 "a_12956_n10996#" 224 11648,328 "a_12956_n9588#" 224 11648,328
device msubckt pfet_03v3 13260 -10996 13261 -10995 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_12956_n10996#" 224 11648,328
device msubckt pfet_03v3 13044 -10996 13045 -10995 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 0 "a_12956_n10996#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 12584 -11061 12585 -11060 l=112 w=224 "VDD" "a_11416_n10621#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 12368 -11061 12369 -11060 l=112 w=224 "VDD" "a_11416_n10621#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 12152 -11061 12153 -11060 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 224 0 "a_11416_n10621#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 11936 -11061 11937 -11060 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 224 0 "VDD" 224 11648,328 "a_11416_n10621#" 224 11648,328
device msubckt pfet_03v3 11720 -11061 11721 -11060 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 0 "a_11416_n10621#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 11504 -11061 11505 -11060 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_11416_n10621#" 224 11648,328
device msubckt pfet_03v3 18158 -10511 18159 -10510 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 0 "a_17422_n10995#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 17942 -10511 17943 -10510 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 0 "a_17510_n10555#" 224 19712,624 "a_17422_n10995#" 224 11648,328
device msubckt pfet_03v3 17510 -10511 17511 -10510 l=112 w=224 "VDD" "a_17510_n10555#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 11044 -11040 11045 -11039 l=112 w=224 "VDD" "LD0" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 10828 -11040 10829 -11039 l=112 w=224 "VDD" "LD0" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 10612 -11040 10613 -11039 l=112 w=224 "VDD" "LD0" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 9716 -10996 9717 -10995 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 0 "a_8980_n9588#" 224 11648,328 "a_8980_n10996#" 224 19712,624
device msubckt pfet_03v3 9500 -10996 9501 -10995 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 0 "a_8980_n10996#" 224 11648,328 "a_8980_n9588#" 224 11648,328
device msubckt pfet_03v3 9284 -10996 9285 -10995 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_8980_n10996#" 224 11648,328
device msubckt pfet_03v3 9068 -10996 9069 -10995 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 0 "a_8980_n10996#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 8608 -11061 8609 -11060 l=112 w=224 "VDD" "a_7440_n10621#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 8392 -11061 8393 -11060 l=112 w=224 "VDD" "a_7440_n10621#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 8176 -11061 8177 -11060 l=112 w=224 "VDD" "Q06" 224 0 "a_7440_n10621#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 7960 -11061 7961 -11060 l=112 w=224 "VDD" "Q06" 224 0 "VDD" 224 11648,328 "a_7440_n10621#" 224 11648,328
device msubckt pfet_03v3 7744 -11061 7745 -11060 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 0 "a_7440_n10621#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 7528 -11061 7529 -11060 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_7440_n10621#" 224 11648,328
device msubckt nfet_03v3 27154 -10010 27155 -10009 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 224 0 "VSS" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 224 19712,624
device msubckt nfet_03v3 26938 -10010 26939 -10009 l=112 w=224 "VSS" "a_25383_n10456#" 224 0 "a_26402_n10010#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 26722 -10010 26723 -10009 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 224 11648,328 "a_26402_n10010#" 224 11648,328
device msubckt nfet_03v3 26506 -10010 26507 -10009 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "a_26402_n10010#" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_6.QB" 224 11648,328
device msubckt nfet_03v3 26290 -10010 26291 -10009 l=112 w=224 "VSS" "a_25383_n10456#" 224 0 "VSS" 224 11648,328 "a_26402_n10010#" 224 11648,328
device msubckt nfet_03v3 26074 -10010 26075 -10009 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "a_25538_n10010#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 25858 -10010 25859 -10009 l=112 w=224 "VSS" "a_25122_n10010#" 224 0 "a_25383_n10456#" 224 11648,328 "a_25538_n10010#" 224 11648,328
device msubckt nfet_03v3 25642 -10010 25643 -10009 l=112 w=224 "VSS" "a_25122_n10010#" 224 0 "a_25538_n10010#" 224 11648,328 "a_25383_n10456#" 224 11648,328
device msubckt nfet_03v3 25426 -10010 25427 -10009 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "VSS" 224 11648,328 "a_25538_n10010#" 224 11648,328
device msubckt nfet_03v3 25210 -10010 25211 -10009 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 0 "a_25122_n10010#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 24372 -10027 24373 -10026 l=112 w=224 "VDD" "a_23636_n9587#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 19712,624
device msubckt pfet_03v3 23940 -10027 23941 -10026 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 0 "a_23636_n10995#" 224 11648,328 "a_23636_n9587#" 224 19712,624
device msubckt pfet_03v3 23724 -10027 23725 -10026 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_23636_n10995#" 224 11648,328
device msubckt nfet_03v3 21724 -10239 21725 -10238 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 21508 -10239 21509 -10238 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 21292 -10239 21293 -10238 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 20590 -10239 20591 -10238 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 20374 -10239 20375 -10238 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 20158 -10239 20159 -10238 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 16611 -10456 16612 -10455 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "a_14944_n10054#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 16395 -10456 16396 -10455 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "VDD" 224 11648,328 "a_14944_n10054#" 224 11648,328
device msubckt pfet_03v3 16179 -10456 16180 -10455 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 0 "a_15643_n10940#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 15963 -10456 15964 -10455 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "a_15443_n10940#" 224 19712,624 "a_15643_n10940#" 224 11648,328
device msubckt pfet_03v3 15503 -10456 15504 -10455 l=112 w=224 "VDD" "a_14944_n10054#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 15287 -10456 15288 -10455 l=112 w=224 "VDD" "a_14944_n10054#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" 224 11648,328
device msubckt pfet_03v3 15071 -10456 15072 -10455 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 13692 -10512 13693 -10511 l=112 w=224 "VDD" "a_12956_n9588#" 224 0 "VDD" 224 19712,624 "Q07" 224 19712,624
device msubckt pfet_03v3 13260 -10512 13261 -10511 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 0 "a_12956_n10996#" 224 11648,328 "a_12956_n9588#" 224 19712,624
device msubckt pfet_03v3 13044 -10512 13045 -10511 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_12956_n10996#" 224 11648,328
device msubckt nfet_03v3 12584 -10621 12585 -10620 l=112 w=224 "VSS" "a_11416_n10621#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 12152 -10621 12153 -10620 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 0 "a_11616_n10621#" 224 11648,328 "a_11416_n10621#" 224 19712,624
device msubckt nfet_03v3 11936 -10621 11937 -10620 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 224 0 "VSS" 224 11648,328 "a_11616_n10621#" 224 11648,328
device msubckt nfet_03v3 11720 -10621 11721 -10620 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 224 0 "a_11616_n10621#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 11504 -10621 11505 -10620 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 0 "a_11416_n10621#" 224 19712,624 "a_11616_n10621#" 224 11648,328
device msubckt pfet_03v3 11044 -10680 11045 -10679 l=112 w=224 "VDD" "LD0" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 10828 -10680 10829 -10679 l=112 w=224 "VDD" "LD0" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 10612 -10680 10613 -10679 l=112 w=224 "VDD" "LD0" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 7068 -11040 7069 -11039 l=112 w=224 "VDD" "LD0" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 6852 -11040 6853 -11039 l=112 w=224 "VDD" "LD0" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 6636 -11040 6637 -11039 l=112 w=224 "VDD" "LD0" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 39046 -9332 39047 -9331 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 38830 -9332 38831 -9331 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 224 11648,328
device msubckt pfet_03v3 38614 -9332 38615 -9331 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 38398 -9332 38399 -9331 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 224 11648,328
device msubckt pfet_03v3 37938 -9340 37939 -9339 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt pfet_03v3 37722 -9340 37723 -9339 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 37506 -9340 37507 -9339 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 19712,624 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 37046 -9340 37047 -9339 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 36830 -9340 36831 -9339 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 36614 -9340 36615 -9339 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 36398 -9340 36399 -9339 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 29542 -9629 29543 -9628 l=112 w=224 "VDD" "Q03" 224 0 "a_29438_n11081#" 224 11648,328 "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" 224 19712,624
device msubckt pfet_03v3 29326 -9629 29327 -9628 l=112 w=224 "VDD" "Q02" 224 0 "a_29222_n11081#" 224 11648,328 "a_29438_n11081#" 224 11648,328
device msubckt pfet_03v3 29110 -9629 29111 -9628 l=112 w=224 "VDD" "Q01" 224 0 "VDD" 224 19712,624 "a_29222_n11081#" 224 11648,328
device msubckt pfet_03v3 23264 -9866 23265 -9865 l=112 w=224 "VDD" "a_22096_n9426#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 23048 -9866 23049 -9865 l=112 w=224 "VDD" "a_22096_n9426#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 22832 -9866 22833 -9865 l=112 w=224 "VDD" "D0" 224 0 "a_22096_n9426#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 22616 -9866 22617 -9865 l=112 w=224 "VDD" "D0" 224 0 "VDD" 224 11648,328 "a_22096_n9426#" 224 11648,328
device msubckt pfet_03v3 22400 -9866 22401 -9865 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "a_22096_n9426#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 22184 -9866 22185 -9865 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 19712,624 "a_22096_n9426#" 224 11648,328
device msubckt pfet_03v3 19698 -9866 19699 -9865 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "a_18618_n9933#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 19482 -9866 19483 -9865 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "a_18618_n9933#" 224 11648,328
device msubckt pfet_03v3 19266 -9866 19267 -9865 l=112 w=224 "VDD" "D1" 224 0 "a_18618_n9933#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19050 -9866 19051 -9865 l=112 w=224 "VDD" "D1" 224 0 "VDD" 224 11648,328 "a_18618_n9933#" 224 11648,328
device msubckt pfet_03v3 18834 -9866 18835 -9865 l=112 w=224 "VDD" "a_18618_n9933#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 18618 -9866 18619 -9865 l=112 w=224 "VDD" "a_18618_n9933#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 18158 -10027 18159 -10026 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 0 "a_17422_n10995#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 17942 -10027 17943 -10026 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 0 "a_17510_n10555#" 224 19712,624 "a_17422_n10995#" 224 11648,328
device msubckt pfet_03v3 17510 -10027 17511 -10026 l=112 w=224 "VDD" "a_17510_n10555#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 9716 -10512 9717 -10511 l=112 w=224 "VDD" "a_8980_n9588#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 9284 -10512 9285 -10511 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 0 "a_8980_n10996#" 224 11648,328 "a_8980_n9588#" 224 19712,624
device msubckt pfet_03v3 9068 -10512 9069 -10511 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_8980_n10996#" 224 11648,328
device msubckt nfet_03v3 8608 -10621 8609 -10620 l=112 w=224 "VSS" "a_7440_n10621#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 8176 -10621 8177 -10620 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 0 "a_7640_n10621#" 224 11648,328 "a_7440_n10621#" 224 19712,624
device msubckt nfet_03v3 7960 -10621 7961 -10620 l=112 w=224 "VSS" "Q06" 224 0 "VSS" 224 11648,328 "a_7640_n10621#" 224 11648,328
device msubckt nfet_03v3 7744 -10621 7745 -10620 l=112 w=224 "VSS" "Q06" 224 0 "a_7640_n10621#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 7528 -10621 7529 -10620 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 0 "a_7440_n10621#" 224 19712,624 "a_7640_n10621#" 224 11648,328
device msubckt pfet_03v3 7068 -10680 7069 -10679 l=112 w=224 "VDD" "LD0" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 6852 -10680 6853 -10679 l=112 w=224 "VDD" "LD0" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 6636 -10680 6637 -10679 l=112 w=224 "VDD" "LD0" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 35783 -9339 35784 -9338 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 35567 -9339 35568 -9338 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 35351 -9339 35352 -9338 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 35135 -9339 35136 -9338 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 34724 -9339 34725 -9338 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.D" 224 11648,328 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt pfet_03v3 34508 -9339 34509 -9338 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.D" 224 11648,328
device msubckt pfet_03v3 34292 -9339 34293 -9338 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.D" 224 19712,624 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 33832 -9339 33833 -9338 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 33616 -9339 33617 -9338 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 33400 -9339 33401 -9338 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 33184 -9339 33185 -9338 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 32748 -9339 32749 -9338 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 32532 -9339 32533 -9338 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 32316 -9339 32317 -9338 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 32100 -9339 32101 -9338 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt nfet_03v3 24372 -9587 24373 -9586 l=112 w=224 "VSS" "a_23636_n9587#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 19712,624
device msubckt nfet_03v3 23940 -9587 23941 -9586 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_23636_n9587#" 224 19712,624
device msubckt nfet_03v3 23724 -9587 23725 -9586 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 0 "a_23636_n9587#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 16672 -10010 16673 -10009 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 0 "VSS" 224 11648,328 "a_15443_n10940#" 224 19712,624
device msubckt nfet_03v3 16456 -10010 16457 -10009 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "a_15920_n10010#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 16240 -10010 16241 -10009 l=112 w=224 "VSS" "a_15443_n10940#" 224 0 "a_14944_n10054#" 224 11648,328 "a_15920_n10010#" 224 11648,328
device msubckt nfet_03v3 16024 -10010 16025 -10009 l=112 w=224 "VSS" "a_15443_n10940#" 224 0 "a_15920_n10010#" 224 11648,328 "a_14944_n10054#" 224 11648,328
device msubckt nfet_03v3 15808 -10010 15809 -10009 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "VSS" 224 11648,328 "a_15920_n10010#" 224 11648,328
device msubckt nfet_03v3 15592 -10010 15593 -10009 l=112 w=224 "VSS" "a_14944_n10054#" 224 0 "a_15056_n10010#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 15376 -10010 15377 -10009 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" 224 11648,328 "a_15056_n10010#" 224 11648,328
device msubckt nfet_03v3 15160 -10010 15161 -10009 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "a_15056_n10010#" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" 224 11648,328
device msubckt nfet_03v3 14944 -10010 14945 -10009 l=112 w=224 "VSS" "a_14944_n10054#" 224 0 "VSS" 224 11648,328 "a_15056_n10010#" 224 11648,328
device msubckt nfet_03v3 14728 -10010 14729 -10009 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.QB" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 13692 -10028 13693 -10027 l=112 w=224 "VDD" "a_12956_n9588#" 224 0 "VDD" 224 19712,624 "Q07" 224 19712,624
device msubckt pfet_03v3 13260 -10028 13261 -10027 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 0 "a_12956_n10996#" 224 11648,328 "a_12956_n9588#" 224 19712,624
device msubckt pfet_03v3 13044 -10028 13045 -10027 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_12956_n10996#" 224 11648,328
device msubckt nfet_03v3 11044 -10240 11045 -10239 l=112 w=224 "VSS" "LD0" 224 0 "VSS" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 10828 -10240 10829 -10239 l=112 w=224 "VSS" "LD0" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 10612 -10240 10613 -10239 l=112 w=224 "VSS" "LD0" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 23264 -9426 23265 -9425 l=112 w=224 "VSS" "a_22096_n9426#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 22832 -9426 22833 -9425 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "a_22296_n9426#" 224 11648,328 "a_22096_n9426#" 224 19712,624
device msubckt nfet_03v3 22616 -9426 22617 -9425 l=112 w=224 "VSS" "D0" 224 0 "VSS" 224 11648,328 "a_22296_n9426#" 224 11648,328
device msubckt nfet_03v3 22400 -9426 22401 -9425 l=112 w=224 "VSS" "D0" 224 0 "a_22296_n9426#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 22184 -9426 22185 -9425 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "a_22096_n9426#" 224 19712,624 "a_22296_n9426#" 224 11648,328
device msubckt nfet_03v3 19698 -9426 19699 -9425 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "a_19162_n9426#" 224 11648,328 "a_18618_n9933#" 224 19712,624
device msubckt nfet_03v3 19482 -9426 19483 -9425 l=112 w=224 "VSS" "D1" 224 0 "VSS" 224 11648,328 "a_19162_n9426#" 224 11648,328
device msubckt nfet_03v3 19266 -9426 19267 -9425 l=112 w=224 "VSS" "D1" 224 0 "a_19162_n9426#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 19050 -9426 19051 -9425 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "a_18618_n9933#" 224 19712,624 "a_19162_n9426#" 224 11648,328
device msubckt nfet_03v3 18618 -9426 18619 -9425 l=112 w=224 "VSS" "a_18618_n9933#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 18158 -9587 18159 -9586 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_17510_n10555#" 224 19712,624
device msubckt nfet_03v3 17942 -9587 17943 -9586 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 0 "a_17510_n10555#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 17510 -9587 17511 -9586 l=112 w=224 "VSS" "a_17510_n10555#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 12584 -9867 12585 -9866 l=112 w=224 "VDD" "a_11416_n9427#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 12368 -9867 12369 -9866 l=112 w=224 "VDD" "a_11416_n9427#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 12152 -9867 12153 -9866 l=112 w=224 "VDD" "D6" 224 0 "a_11416_n9427#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 11936 -9867 11937 -9866 l=112 w=224 "VDD" "D6" 224 0 "VDD" 224 11648,328 "a_11416_n9427#" 224 11648,328
device msubckt pfet_03v3 11720 -9867 11721 -9866 l=112 w=224 "VDD" "LD0" 224 0 "a_11416_n9427#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 11504 -9867 11505 -9866 l=112 w=224 "VDD" "LD0" 224 0 "VDD" 224 19712,624 "a_11416_n9427#" 224 11648,328
device msubckt pfet_03v3 9716 -10028 9717 -10027 l=112 w=224 "VDD" "a_8980_n9588#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 9284 -10028 9285 -10027 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 0 "a_8980_n10996#" 224 11648,328 "a_8980_n9588#" 224 19712,624
device msubckt pfet_03v3 9068 -10028 9069 -10027 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_8980_n10996#" 224 11648,328
device msubckt nfet_03v3 7068 -10240 7069 -10239 l=112 w=224 "VSS" "LD0" 224 0 "VSS" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 6852 -10240 6853 -10239 l=112 w=224 "VSS" "LD0" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 6636 -10240 6637 -10239 l=112 w=224 "VSS" "LD0" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 13692 -9588 13693 -9587 l=112 w=224 "VSS" "a_12956_n9588#" 224 0 "VSS" 224 19712,624 "Q07" 224 19712,624
device msubckt nfet_03v3 13260 -9588 13261 -9587 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_12956_n9588#" 224 19712,624
device msubckt nfet_03v3 13044 -9588 13045 -9587 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 0 "a_12956_n9588#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 8608 -9867 8609 -9866 l=112 w=224 "VDD" "a_7440_n9427#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 8392 -9867 8393 -9866 l=112 w=224 "VDD" "a_7440_n9427#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 8176 -9867 8177 -9866 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "a_7440_n9427#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 7960 -9867 7961 -9866 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "VDD" 224 11648,328 "a_7440_n9427#" 224 11648,328
device msubckt pfet_03v3 7744 -9867 7745 -9866 l=112 w=224 "VDD" "LD0" 224 0 "a_7440_n9427#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 7528 -9867 7529 -9866 l=112 w=224 "VDD" "LD0" 224 0 "VDD" 224 19712,624 "a_7440_n9427#" 224 11648,328
device msubckt nfet_03v3 31297 -9019 31298 -9018 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" 224 0 "a_30632_n9019#" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 30952 -9019 30953 -9018 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" 224 0 "a_30416_n9019#" 224 11648,328 "a_30216_n9019#" 224 19712,624
device msubckt nfet_03v3 30736 -9019 30737 -9018 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" 224 0 "a_30632_n9019#" 224 11648,328 "a_30416_n9019#" 224 11648,328
device msubckt nfet_03v3 30520 -9019 30521 -9018 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" 224 0 "a_30416_n9019#" 224 11648,328 "a_30632_n9019#" 224 11648,328
device msubckt nfet_03v3 30304 -9019 30305 -9018 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" 224 0 "a_30216_n9019#" 224 19712,624 "a_30416_n9019#" 224 11648,328
device msubckt pfet_03v3 29542 -9145 29543 -9144 l=112 w=224 "VDD" "Q03" 224 0 "a_29438_n11081#" 224 11648,328 "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" 224 19712,624
device msubckt pfet_03v3 29326 -9145 29327 -9144 l=112 w=224 "VDD" "Q02" 224 0 "a_29222_n11081#" 224 11648,328 "a_29438_n11081#" 224 11648,328
device msubckt pfet_03v3 29110 -9145 29111 -9144 l=112 w=224 "VDD" "Q01" 224 0 "VDD" 224 19712,624 "a_29222_n11081#" 224 11648,328
device msubckt nfet_03v3 12584 -9427 12585 -9426 l=112 w=224 "VSS" "a_11416_n9427#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 12152 -9427 12153 -9426 l=112 w=224 "VSS" "LD0" 224 0 "a_11616_n9427#" 224 11648,328 "a_11416_n9427#" 224 19712,624
device msubckt nfet_03v3 11936 -9427 11937 -9426 l=112 w=224 "VSS" "D6" 224 0 "VSS" 224 11648,328 "a_11616_n9427#" 224 11648,328
device msubckt nfet_03v3 11720 -9427 11721 -9426 l=112 w=224 "VSS" "D6" 224 0 "a_11616_n9427#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 11504 -9427 11505 -9426 l=112 w=224 "VSS" "LD0" 224 0 "a_11416_n9427#" 224 19712,624 "a_11616_n9427#" 224 11648,328
device msubckt nfet_03v3 9716 -9588 9717 -9587 l=112 w=224 "VSS" "a_8980_n9588#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 19712,624
device msubckt nfet_03v3 9284 -9588 9285 -9587 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_8980_n9588#" 224 19712,624
device msubckt nfet_03v3 9068 -9588 9069 -9587 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 0 "a_8980_n9588#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 8608 -9427 8609 -9426 l=112 w=224 "VSS" "a_7440_n9427#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 8176 -9427 8177 -9426 l=112 w=224 "VSS" "LD0" 224 0 "a_7640_n9427#" 224 11648,328 "a_7440_n9427#" 224 19712,624
device msubckt nfet_03v3 7960 -9427 7961 -9426 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "VSS" 224 11648,328 "a_7640_n9427#" 224 11648,328
device msubckt nfet_03v3 7744 -9427 7745 -9426 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "a_7640_n9427#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 7528 -9427 7529 -9426 l=112 w=224 "VSS" "LD0" 224 0 "a_7440_n9427#" 224 19712,624 "a_7640_n9427#" 224 11648,328
device msubckt nfet_03v3 82447 -8639 82448 -8638 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" 224 0 "a_81782_n8999#" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 82102 -8639 82103 -8638 l=112 w=224 "VSS" "a_81366_n8999#" 224 0 "VSS" 224 11648,328 "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt nfet_03v3 81886 -8639 81887 -8638 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" 224 0 "a_81782_n8999#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 81670 -8639 81671 -8638 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" 224 0 "a_81566_n8999#" 224 11648,328 "a_81782_n8999#" 224 11648,328
device msubckt nfet_03v3 81454 -8639 81455 -8638 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" 224 0 "a_81366_n8999#" 224 19712,624 "a_81566_n8999#" 224 11648,328
device msubckt pfet_03v3 80692 -8641 80693 -8640 l=112 w=224 "VDD" "Q13" 224 0 "a_80588_n11061#" 224 11648,328 "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" 224 19712,624
device msubckt pfet_03v3 80476 -8641 80477 -8640 l=112 w=224 "VDD" "Q12" 224 0 "a_80372_n11061#" 224 11648,328 "a_80588_n11061#" 224 11648,328
device msubckt pfet_03v3 80260 -8641 80261 -8640 l=112 w=224 "VDD" "Q11" 224 0 "VDD" 224 19712,624 "a_80372_n11061#" 224 11648,328
device msubckt nfet_03v3 90033 -8380 90034 -8379 l=112 w=224 "VSS" "a_88821_n8380#" 224 0 "VSS" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 19712,624
device msubckt nfet_03v3 89817 -8380 89818 -8379 l=112 w=224 "VSS" "a_88821_n8380#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 89601 -8380 89602 -8379 l=112 w=224 "VSS" "a_88821_n8380#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 11648,328
device msubckt nfet_03v3 89141 -8380 89142 -8379 l=112 w=224 "VSS" "7b_divider_magic_0.DFF_magic_0.D" 224 0 "VSS" 224 11648,328 "a_88821_n8380#" 224 19712,624
device msubckt nfet_03v3 88925 -8380 88926 -8379 l=112 w=224 "VSS" "7b_divider_magic_0.DFF_magic_0.D" 224 0 "a_88821_n8380#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 88709 -8380 88710 -8379 l=112 w=224 "VSS" "7b_divider_magic_0.DFF_magic_0.D" 224 0 "VSS" 224 19712,624 "a_88821_n8380#" 224 11648,328
device msubckt nfet_03v3 88105 -8380 88106 -8379 l=112 w=224 "VSS" "a_86893_n8380#" 224 0 "VSS" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 19712,624
device msubckt nfet_03v3 87889 -8380 87890 -8379 l=112 w=224 "VSS" "a_86893_n8380#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 87673 -8380 87674 -8379 l=112 w=224 "VSS" "a_86893_n8380#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 11648,328
device msubckt nfet_03v3 87213 -8380 87214 -8379 l=112 w=224 "VSS" "7b_divider_magic_0.DFF_magic_0.D" 224 0 "VSS" 224 11648,328 "a_86893_n8380#" 224 19712,624
device msubckt nfet_03v3 86997 -8380 86998 -8379 l=112 w=224 "VSS" "7b_divider_magic_0.DFF_magic_0.D" 224 0 "a_86893_n8380#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 86781 -8380 86782 -8379 l=112 w=224 "VSS" "7b_divider_magic_0.DFF_magic_0.D" 224 0 "VSS" 224 19712,624 "a_86893_n8380#" 224 11648,328
device msubckt nfet_03v3 86160 -8380 86161 -8379 l=112 w=224 "VSS" "a_84948_n8380#" 224 0 "VSS" 224 11648,328 "LD1" 224 19712,624
device msubckt nfet_03v3 85944 -8380 85945 -8379 l=112 w=224 "VSS" "a_84948_n8380#" 224 0 "LD1" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 85728 -8380 85729 -8379 l=112 w=224 "VSS" "a_84948_n8380#" 224 0 "VSS" 224 19712,624 "LD1" 224 11648,328
device msubckt nfet_03v3 85268 -8380 85269 -8379 l=112 w=224 "VSS" "7b_divider_magic_0.DFF_magic_0.D" 224 0 "VSS" 224 11648,328 "a_84948_n8380#" 224 19712,624
device msubckt nfet_03v3 85052 -8380 85053 -8379 l=112 w=224 "VSS" "7b_divider_magic_0.DFF_magic_0.D" 224 0 "a_84948_n8380#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 84836 -8380 84837 -8379 l=112 w=224 "VSS" "7b_divider_magic_0.DFF_magic_0.D" 224 0 "VSS" 224 19712,624 "a_84948_n8380#" 224 11648,328
device msubckt nfet_03v3 83719 -8213 83720 -8212 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 224 0 "7b_divider_magic_0.DFF_magic_0.D" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 83503 -8213 83504 -8212 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.DFF_magic_0.D" 224 11648,328
device msubckt pfet_03v3 82446 -8196 82447 -8195 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT" 224 0 "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT" 0 0 "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT" 448 19712,624
device msubckt pfet_03v3 82102 -8196 82103 -8195 l=112 w=224 "VDD" "a_81366_n8999#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt pfet_03v3 81886 -8196 81887 -8195 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" 224 0 "a_81366_n8999#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 81670 -8196 81671 -8195 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" 224 0 "VDD" 224 11648,328 "a_81366_n8999#" 224 11648,328
device msubckt pfet_03v3 81454 -8196 81455 -8195 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" 224 0 "a_81366_n8999#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 80692 -8199 80693 -8198 l=112 w=224 "VSS" "Q13" 224 0 "VSS" 224 11648,328 "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" 224 19712,624
device msubckt nfet_03v3 80476 -8199 80477 -8198 l=112 w=224 "VSS" "Q12" 224 0 "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 80260 -8199 80261 -8198 l=112 w=224 "VSS" "Q11" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" 224 11648,328
device msubckt pfet_03v3 90033 -7933 90034 -7932 l=112 w=224 "VDD" "a_88821_n8380#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 19712,624
device msubckt pfet_03v3 89817 -7933 89818 -7932 l=112 w=224 "VDD" "a_88821_n8380#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 89601 -7933 89602 -7932 l=112 w=224 "VDD" "a_88821_n8380#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 11648,328
device msubckt pfet_03v3 89141 -7933 89142 -7932 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.D" 224 0 "VDD" 224 11648,328 "a_88821_n8380#" 224 19712,624
device msubckt pfet_03v3 88925 -7933 88926 -7932 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.D" 224 0 "a_88821_n8380#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 88709 -7933 88710 -7932 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.D" 224 0 "VDD" 224 19712,624 "a_88821_n8380#" 224 11648,328
device msubckt pfet_03v3 88105 -7933 88106 -7932 l=112 w=224 "VDD" "a_86893_n8380#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 19712,624
device msubckt pfet_03v3 87889 -7933 87890 -7932 l=112 w=224 "VDD" "a_86893_n8380#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 87673 -7933 87674 -7932 l=112 w=224 "VDD" "a_86893_n8380#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 11648,328
device msubckt pfet_03v3 87213 -7933 87214 -7932 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.D" 224 0 "VDD" 224 11648,328 "a_86893_n8380#" 224 19712,624
device msubckt pfet_03v3 86997 -7933 86998 -7932 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.D" 224 0 "a_86893_n8380#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 86781 -7933 86782 -7932 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.D" 224 0 "VDD" 224 19712,624 "a_86893_n8380#" 224 11648,328
device msubckt pfet_03v3 86160 -7933 86161 -7932 l=112 w=224 "VDD" "a_84948_n8380#" 224 0 "VDD" 224 11648,328 "LD1" 224 19712,624
device msubckt pfet_03v3 85944 -7933 85945 -7932 l=112 w=224 "VDD" "a_84948_n8380#" 224 0 "LD1" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 85728 -7933 85729 -7932 l=112 w=224 "VDD" "a_84948_n8380#" 224 0 "VDD" 224 19712,624 "LD1" 224 11648,328
device msubckt pfet_03v3 85268 -7933 85269 -7932 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.D" 224 0 "VDD" 224 11648,328 "a_84948_n8380#" 224 19712,624
device msubckt pfet_03v3 85052 -7933 85053 -7932 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.D" 224 0 "a_84948_n8380#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 84836 -7933 84837 -7932 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.D" 224 0 "VDD" 224 19712,624 "a_84948_n8380#" 224 11648,328
device msubckt pfet_03v3 83935 -7756 83936 -7755 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 224 0 "7b_divider_magic_0.DFF_magic_0.D" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 83719 -7756 83720 -7755 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.DFF_magic_0.D" 224 11648,328
device msubckt pfet_03v3 83503 -7756 83504 -7755 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 224 0 "7b_divider_magic_0.DFF_magic_0.D" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 83287 -7756 83288 -7755 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.DFF_magic_0.D" 224 11648,328
device msubckt pfet_03v3 82446 -7714 82447 -7713 l=112 w=224 "VDD" "VDD" 224 0 "VDD" 0 0 "VDD" 448 19712,624
device msubckt nfet_03v3 79498 -8135 79499 -8134 l=112 w=224 "VSS" "a_78762_n8135#" 224 0 "VSS" 224 19712,624 "Q11" 224 19712,624
device msubckt nfet_03v3 79066 -8135 79067 -8134 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_78762_n8135#" 224 19712,624
device msubckt nfet_03v3 78850 -8135 78851 -8134 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 0 "a_78762_n8135#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 78390 -8296 78391 -8295 l=112 w=224 "VSS" "a_77222_n8296#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 77958 -8296 77959 -8295 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "a_77422_n8296#" 224 11648,328 "a_77222_n8296#" 224 19712,624
device msubckt nfet_03v3 77742 -8296 77743 -8295 l=112 w=224 "VSS" "D12" 224 0 "VSS" 224 11648,328 "a_77422_n8296#" 224 11648,328
device msubckt nfet_03v3 77526 -8296 77527 -8295 l=112 w=224 "VSS" "D12" 224 0 "a_77422_n8296#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 77310 -8296 77311 -8295 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "a_77222_n8296#" 224 19712,624 "a_77422_n8296#" 224 11648,328
device msubckt pfet_03v3 90033 -7457 90034 -7456 l=112 w=224 "VDD" "a_88821_n8380#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 19712,624
device msubckt pfet_03v3 89817 -7457 89818 -7456 l=112 w=224 "VDD" "a_88821_n8380#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 89601 -7457 89602 -7456 l=112 w=224 "VDD" "a_88821_n8380#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_4.LD" 224 11648,328
device msubckt pfet_03v3 89141 -7457 89142 -7456 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.D" 224 0 "VDD" 224 11648,328 "a_88821_n8380#" 224 19712,624
device msubckt pfet_03v3 88925 -7457 88926 -7456 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.D" 224 0 "a_88821_n8380#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 88709 -7457 88710 -7456 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.D" 224 0 "VDD" 224 19712,624 "a_88821_n8380#" 224 11648,328
device msubckt pfet_03v3 88105 -7457 88106 -7456 l=112 w=224 "VDD" "a_86893_n8380#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 19712,624
device msubckt pfet_03v3 87889 -7457 87890 -7456 l=112 w=224 "VDD" "a_86893_n8380#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 87673 -7457 87674 -7456 l=112 w=224 "VDD" "a_86893_n8380#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 11648,328
device msubckt pfet_03v3 87213 -7457 87214 -7456 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.D" 224 0 "VDD" 224 11648,328 "a_86893_n8380#" 224 19712,624
device msubckt pfet_03v3 86997 -7457 86998 -7456 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.D" 224 0 "a_86893_n8380#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 86781 -7457 86782 -7456 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.D" 224 0 "VDD" 224 19712,624 "a_86893_n8380#" 224 11648,328
device msubckt pfet_03v3 86160 -7457 86161 -7456 l=112 w=224 "VDD" "a_84948_n8380#" 224 0 "VDD" 224 11648,328 "LD1" 224 19712,624
device msubckt pfet_03v3 85944 -7457 85945 -7456 l=112 w=224 "VDD" "a_84948_n8380#" 224 0 "LD1" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 85728 -7457 85729 -7456 l=112 w=224 "VDD" "a_84948_n8380#" 224 0 "VDD" 224 19712,624 "LD1" 224 11648,328
device msubckt pfet_03v3 85268 -7457 85269 -7456 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.D" 224 0 "VDD" 224 11648,328 "a_84948_n8380#" 224 19712,624
device msubckt pfet_03v3 85052 -7457 85053 -7456 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.D" 224 0 "a_84948_n8380#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 84836 -7457 84837 -7456 l=112 w=224 "VDD" "7b_divider_magic_0.DFF_magic_0.D" 224 0 "VDD" 224 19712,624 "a_84948_n8380#" 224 11648,328
device msubckt pfet_03v3 82102 -7712 82103 -7711 l=112 w=224 "VDD" "a_81366_n8999#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt pfet_03v3 81886 -7712 81887 -7711 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.C" 224 0 "a_81366_n8999#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 81670 -7712 81671 -7711 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.B" 224 0 "VDD" 224 11648,328 "a_81366_n8999#" 224 11648,328
device msubckt pfet_03v3 81454 -7712 81455 -7711 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.A" 224 0 "a_81366_n8999#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 75522 -8135 75523 -8134 l=112 w=224 "VSS" "a_74786_n8135#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 19712,624
device msubckt nfet_03v3 75090 -8135 75091 -8134 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_74786_n8135#" 224 19712,624
device msubckt nfet_03v3 74874 -8135 74875 -8134 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 0 "a_74786_n8135#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 74414 -8296 74415 -8295 l=112 w=224 "VSS" "a_73246_n8296#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 73982 -8296 73983 -8295 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "a_73446_n8296#" 224 11648,328 "a_73246_n8296#" 224 19712,624
device msubckt nfet_03v3 73766 -8296 73767 -8295 l=112 w=224 "VSS" "A1" 224 0 "VSS" 224 11648,328 "a_73446_n8296#" 224 11648,328
device msubckt nfet_03v3 73550 -8296 73551 -8295 l=112 w=224 "VSS" "A1" 224 0 "a_73446_n8296#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 73334 -8296 73335 -8295 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "a_73246_n8296#" 224 19712,624 "a_73446_n8296#" 224 11648,328
device msubckt nfet_03v3 70848 -8296 70849 -8295 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "a_70312_n8296#" 224 11648,328 "a_69768_n8340#" 224 19712,624
device msubckt nfet_03v3 70632 -8296 70633 -8295 l=112 w=224 "VSS" "A1" 224 0 "VSS" 224 11648,328 "a_70312_n8296#" 224 11648,328
device msubckt nfet_03v3 70416 -8296 70417 -8295 l=112 w=224 "VSS" "A1" 224 0 "a_70312_n8296#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 70200 -8296 70201 -8295 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "a_69768_n8340#" 224 19712,624 "a_70312_n8296#" 224 11648,328
device msubckt nfet_03v3 69768 -8296 69769 -8295 l=112 w=224 "VSS" "a_69768_n8340#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 79498 -7695 79499 -7694 l=112 w=224 "VDD" "a_78762_n8135#" 224 0 "VDD" 224 19712,624 "Q11" 224 19712,624
device msubckt pfet_03v3 79066 -7695 79067 -7694 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 0 "a_78762_n6727#" 224 11648,328 "a_78762_n8135#" 224 19712,624
device msubckt pfet_03v3 78850 -7695 78851 -7694 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_78762_n6727#" 224 11648,328
device msubckt pfet_03v3 78390 -7856 78391 -7855 l=112 w=224 "VDD" "a_77222_n8296#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 78174 -7856 78175 -7855 l=112 w=224 "VDD" "a_77222_n8296#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 77958 -7856 77959 -7855 l=112 w=224 "VDD" "D12" 224 0 "a_77222_n8296#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 77742 -7856 77743 -7855 l=112 w=224 "VDD" "D12" 224 0 "VDD" 224 11648,328 "a_77222_n8296#" 224 11648,328
device msubckt pfet_03v3 77526 -7856 77527 -7855 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "a_77222_n8296#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 77310 -7856 77311 -7855 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 19712,624 "a_77222_n8296#" 224 11648,328
device msubckt nfet_03v3 69308 -8135 69309 -8134 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_68660_n8179#" 224 19712,624
device msubckt nfet_03v3 69092 -8135 69093 -8134 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 0 "a_68660_n8179#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 68660 -8135 68661 -8134 l=112 w=224 "VSS" "a_68660_n8179#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 66872 -8296 66873 -8295 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "a_66336_n8296#" 224 11648,328 "a_65792_n8340#" 224 19712,624
device msubckt nfet_03v3 66656 -8296 66657 -8295 l=112 w=224 "VSS" "D13" 224 0 "VSS" 224 11648,328 "a_66336_n8296#" 224 11648,328
device msubckt nfet_03v3 66440 -8296 66441 -8295 l=112 w=224 "VSS" "D13" 224 0 "a_66336_n8296#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 66224 -8296 66225 -8295 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "a_65792_n8340#" 224 19712,624 "a_66336_n8296#" 224 11648,328
device msubckt nfet_03v3 65792 -8296 65793 -8295 l=112 w=224 "VSS" "a_65792_n8340#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 76850 -7483 76851 -7482 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 76634 -7483 76635 -7482 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 76418 -7483 76419 -7482 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 75522 -7695 75523 -7694 l=112 w=224 "VDD" "a_74786_n8135#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 75090 -7695 75091 -7694 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 0 "a_74786_n6727#" 224 11648,328 "a_74786_n8135#" 224 19712,624
device msubckt pfet_03v3 74874 -7695 74875 -7694 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_74786_n6727#" 224 11648,328
device msubckt pfet_03v3 74414 -7856 74415 -7855 l=112 w=224 "VDD" "a_73246_n8296#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 74198 -7856 74199 -7855 l=112 w=224 "VDD" "a_73246_n8296#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 73982 -7856 73983 -7855 l=112 w=224 "VDD" "A1" 224 0 "a_73246_n8296#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 73766 -7856 73767 -7855 l=112 w=224 "VDD" "A1" 224 0 "VDD" 224 11648,328 "a_73246_n8296#" 224 11648,328
device msubckt pfet_03v3 73550 -7856 73551 -7855 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "a_73246_n8296#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 73334 -7856 73335 -7855 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 19712,624 "a_73246_n8296#" 224 11648,328
device msubckt pfet_03v3 70848 -7856 70849 -7855 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "a_69768_n8340#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 70632 -7856 70633 -7855 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "a_69768_n8340#" 224 11648,328
device msubckt pfet_03v3 70416 -7856 70417 -7855 l=112 w=224 "VDD" "A1" 224 0 "a_69768_n8340#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 70200 -7856 70201 -7855 l=112 w=224 "VDD" "A1" 224 0 "VDD" 224 11648,328 "a_69768_n8340#" 224 11648,328
device msubckt pfet_03v3 69984 -7856 69985 -7855 l=112 w=224 "VDD" "a_69768_n8340#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 69768 -7856 69769 -7855 l=112 w=224 "VDD" "a_69768_n8340#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 65332 -8135 65333 -8134 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_64684_n8179#" 224 19712,624
device msubckt nfet_03v3 65116 -8135 65117 -8134 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 0 "a_64684_n8179#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 64684 -8135 64685 -8134 l=112 w=224 "VSS" "a_64684_n8179#" 224 0 "Q12" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 79498 -7211 79499 -7210 l=112 w=224 "VDD" "a_78762_n8135#" 224 0 "VDD" 224 19712,624 "Q11" 224 19712,624
device msubckt pfet_03v3 79066 -7211 79067 -7210 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 0 "a_78762_n6727#" 224 11648,328 "a_78762_n8135#" 224 19712,624
device msubckt pfet_03v3 78850 -7211 78851 -7210 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_78762_n6727#" 224 11648,328
device msubckt nfet_03v3 72874 -7483 72875 -7482 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 72658 -7483 72659 -7482 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 72442 -7483 72443 -7482 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 71740 -7483 71741 -7482 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 71524 -7483 71525 -7482 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 71308 -7483 71309 -7482 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 69308 -7695 69309 -7694 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 0 "a_68572_n6727#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 69092 -7695 69093 -7694 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 0 "a_68660_n8179#" 224 19712,624 "a_68572_n6727#" 224 11648,328
device msubckt pfet_03v3 68660 -7695 68661 -7694 l=112 w=224 "VDD" "a_68660_n8179#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 66872 -7856 66873 -7855 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "a_65792_n8340#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 66656 -7856 66657 -7855 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "a_65792_n8340#" 224 11648,328
device msubckt pfet_03v3 66440 -7856 66441 -7855 l=112 w=224 "VDD" "D13" 224 0 "a_65792_n8340#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 66224 -7856 66225 -7855 l=112 w=224 "VDD" "D13" 224 0 "VDD" 224 11648,328 "a_65792_n8340#" 224 11648,328
device msubckt pfet_03v3 66008 -7856 66009 -7855 l=112 w=224 "VDD" "a_65792_n8340#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 65792 -7856 65793 -7855 l=112 w=224 "VDD" "a_65792_n8340#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 60866 -8136 60867 -8135 l=112 w=224 "VSS" "a_60130_n8136#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 19712,624
device msubckt nfet_03v3 60434 -8136 60435 -8135 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_60130_n8136#" 224 19712,624
device msubckt nfet_03v3 60218 -8136 60219 -8135 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 0 "a_60130_n8136#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 59758 -8297 59759 -8296 l=112 w=224 "VSS" "a_58590_n8297#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 59326 -8297 59327 -8296 l=112 w=224 "VSS" "LD1" 224 0 "a_58790_n8297#" 224 11648,328 "a_58590_n8297#" 224 19712,624
device msubckt nfet_03v3 59110 -8297 59111 -8296 l=112 w=224 "VSS" "D17G" 224 0 "VSS" 224 11648,328 "a_58790_n8297#" 224 11648,328
device msubckt nfet_03v3 58894 -8297 58895 -8296 l=112 w=224 "VSS" "D17G" 224 0 "a_58790_n8297#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 58678 -8297 58679 -8296 l=112 w=224 "VSS" "LD1" 224 0 "a_58590_n8297#" 224 19712,624 "a_58790_n8297#" 224 11648,328
device msubckt nfet_03v3 54526 -8724 54527 -8723 l=100 w=560 "VSS" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VSS" 560 49280,1296
device msubckt nfet_03v3 54322 -8724 54323 -8723 l=100 w=560 "VSS" "a_49016_n7441#" 200 0 "VSS" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt nfet_03v3 54118 -8724 54119 -8723 l=100 w=560 "VSS" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 53914 -8724 53915 -8723 l=100 w=560 "VSS" "a_49016_n7441#" 200 0 "VSS" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt nfet_03v3 53710 -8724 53711 -8723 l=100 w=560 "VSS" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 53506 -8724 53507 -8723 l=100 w=560 "VSS" "a_49016_n7441#" 200 0 "VSS" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt nfet_03v3 53302 -8724 53303 -8723 l=100 w=560 "VSS" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 53098 -8724 53099 -8723 l=100 w=560 "VSS" "a_49016_n7441#" 200 0 "VSS" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt nfet_03v3 52894 -8724 52895 -8723 l=100 w=560 "VSS" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 52690 -8724 52691 -8723 l=100 w=560 "VSS" "a_49016_n7441#" 200 0 "VSS" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt nfet_03v3 52486 -8724 52487 -8723 l=100 w=560 "VSS" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 52282 -8724 52283 -8723 l=100 w=560 "VSS" "a_49016_n7441#" 200 0 "VSS" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt nfet_03v3 52078 -8724 52079 -8723 l=100 w=560 "VSS" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 51874 -8724 51875 -8723 l=100 w=560 "VSS" "a_49016_n7441#" 200 0 "VSS" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt nfet_03v3 51670 -8724 51671 -8723 l=100 w=560 "VSS" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 51466 -8724 51467 -8723 l=100 w=560 "VSS" "a_49016_n7441#" 200 0 "VSS" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt nfet_03v3 51262 -8724 51263 -8723 l=100 w=560 "VSS" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 51058 -8724 51059 -8723 l=100 w=560 "VSS" "a_49016_n7441#" 200 0 "VSS" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt nfet_03v3 50854 -8724 50855 -8723 l=100 w=560 "VSS" "a_49118_n8724#" 200 0 "a_49016_n7441#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 50650 -8724 50651 -8723 l=100 w=560 "VSS" "a_49118_n8724#" 200 0 "VSS" 560 29120,664 "a_49016_n7441#" 560 29120,664
device msubckt nfet_03v3 50446 -8724 50447 -8723 l=100 w=560 "VSS" "a_49118_n8724#" 200 0 "a_49016_n7441#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 50242 -8724 50243 -8723 l=100 w=560 "VSS" "a_49118_n8724#" 200 0 "VSS" 560 29120,664 "a_49016_n7441#" 560 29120,664
device msubckt nfet_03v3 50038 -8724 50039 -8723 l=100 w=560 "VSS" "a_49118_n8724#" 200 0 "a_49016_n7441#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 49834 -8724 49835 -8723 l=100 w=560 "VSS" "a_49118_n8724#" 200 0 "VSS" 560 29120,664 "a_49016_n7441#" 560 29120,664
device msubckt nfet_03v3 49630 -8724 49631 -8723 l=100 w=560 "VSS" "a_49118_n8724#" 200 0 "a_49016_n7441#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 49426 -8724 49427 -8723 l=100 w=560 "VSS" "a_49118_n8724#" 200 0 "VSS" 560 29120,664 "a_49016_n7441#" 560 29120,664
device msubckt nfet_03v3 49222 -8724 49223 -8723 l=100 w=560 "VSS" "OUT01" 200 0 "a_49118_n8724#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 49018 -8724 49019 -8723 l=100 w=560 "VSS" "OUT01" 200 0 "VSS" 560 49280,1296 "a_49118_n8724#" 560 29120,664
device msubckt nfet_03v3 31297 -8659 31298 -8658 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" 224 0 "a_30632_n9019#" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 30952 -8659 30953 -8658 l=112 w=224 "VSS" "a_30216_n9019#" 224 0 "VSS" 224 11648,328 "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt nfet_03v3 30736 -8659 30737 -8658 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" 224 0 "a_30632_n9019#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 30520 -8659 30521 -8658 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" 224 0 "a_30416_n9019#" 224 11648,328 "a_30632_n9019#" 224 11648,328
device msubckt nfet_03v3 30304 -8659 30305 -8658 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" 224 0 "a_30216_n9019#" 224 19712,624 "a_30416_n9019#" 224 11648,328
device msubckt pfet_03v3 29542 -8661 29543 -8660 l=112 w=224 "VDD" "Q03" 224 0 "a_29438_n11081#" 224 11648,328 "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" 224 19712,624
device msubckt pfet_03v3 29326 -8661 29327 -8660 l=112 w=224 "VDD" "Q02" 224 0 "a_29222_n11081#" 224 11648,328 "a_29438_n11081#" 224 11648,328
device msubckt pfet_03v3 29110 -8661 29111 -8660 l=112 w=224 "VDD" "Q01" 224 0 "VDD" 224 19712,624 "a_29222_n11081#" 224 11648,328
device msubckt nfet_03v3 38883 -8400 38884 -8399 l=112 w=224 "VSS" "a_37671_n8400#" 224 0 "VSS" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 19712,624
device msubckt nfet_03v3 38667 -8400 38668 -8399 l=112 w=224 "VSS" "a_37671_n8400#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 38451 -8400 38452 -8399 l=112 w=224 "VSS" "a_37671_n8400#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 11648,328
device msubckt nfet_03v3 37991 -8400 37992 -8399 l=112 w=224 "VSS" "7b_divider_magic_2.DFF_magic_0.D" 224 0 "VSS" 224 11648,328 "a_37671_n8400#" 224 19712,624
device msubckt nfet_03v3 37775 -8400 37776 -8399 l=112 w=224 "VSS" "7b_divider_magic_2.DFF_magic_0.D" 224 0 "a_37671_n8400#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 37559 -8400 37560 -8399 l=112 w=224 "VSS" "7b_divider_magic_2.DFF_magic_0.D" 224 0 "VSS" 224 19712,624 "a_37671_n8400#" 224 11648,328
device msubckt nfet_03v3 36955 -8400 36956 -8399 l=112 w=224 "VSS" "a_35743_n8400#" 224 0 "VSS" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 19712,624
device msubckt nfet_03v3 36739 -8400 36740 -8399 l=112 w=224 "VSS" "a_35743_n8400#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 36523 -8400 36524 -8399 l=112 w=224 "VSS" "a_35743_n8400#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 11648,328
device msubckt nfet_03v3 36063 -8400 36064 -8399 l=112 w=224 "VSS" "7b_divider_magic_2.DFF_magic_0.D" 224 0 "VSS" 224 11648,328 "a_35743_n8400#" 224 19712,624
device msubckt nfet_03v3 35847 -8400 35848 -8399 l=112 w=224 "VSS" "7b_divider_magic_2.DFF_magic_0.D" 224 0 "a_35743_n8400#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 35631 -8400 35632 -8399 l=112 w=224 "VSS" "7b_divider_magic_2.DFF_magic_0.D" 224 0 "VSS" 224 19712,624 "a_35743_n8400#" 224 11648,328
device msubckt nfet_03v3 35010 -8400 35011 -8399 l=112 w=224 "VSS" "a_33798_n8400#" 224 0 "VSS" 224 11648,328 "LD0" 224 19712,624
device msubckt nfet_03v3 34794 -8400 34795 -8399 l=112 w=224 "VSS" "a_33798_n8400#" 224 0 "LD0" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 34578 -8400 34579 -8399 l=112 w=224 "VSS" "a_33798_n8400#" 224 0 "VSS" 224 19712,624 "LD0" 224 11648,328
device msubckt nfet_03v3 34118 -8400 34119 -8399 l=112 w=224 "VSS" "7b_divider_magic_2.DFF_magic_0.D" 224 0 "VSS" 224 11648,328 "a_33798_n8400#" 224 19712,624
device msubckt nfet_03v3 33902 -8400 33903 -8399 l=112 w=224 "VSS" "7b_divider_magic_2.DFF_magic_0.D" 224 0 "a_33798_n8400#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 33686 -8400 33687 -8399 l=112 w=224 "VSS" "7b_divider_magic_2.DFF_magic_0.D" 224 0 "VSS" 224 19712,624 "a_33798_n8400#" 224 11648,328
device msubckt nfet_03v3 82120 -6825 82121 -6824 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_81384_n6825#" 224 19712,624
device msubckt nfet_03v3 81904 -6825 81905 -6824 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT" 224 0 "a_81384_n6825#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 81688 -6825 81689 -6824 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.D" 224 11648,328 "a_81384_n6825#" 224 11648,328
device msubckt nfet_03v3 81472 -6825 81473 -6824 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 224 0 "a_81384_n6825#" 224 19712,624 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.D" 224 11648,328
device msubckt nfet_03v3 78390 -7102 78391 -7101 l=112 w=224 "VSS" "a_77222_n7102#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 77958 -7102 77959 -7101 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 0 "a_77422_n7102#" 224 11648,328 "a_77222_n7102#" 224 19712,624
device msubckt nfet_03v3 77742 -7102 77743 -7101 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 224 0 "VSS" 224 11648,328 "a_77422_n7102#" 224 11648,328
device msubckt nfet_03v3 77526 -7102 77527 -7101 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 224 0 "a_77422_n7102#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 77310 -7102 77311 -7101 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 0 "a_77222_n7102#" 224 19712,624 "a_77422_n7102#" 224 11648,328
device msubckt pfet_03v3 79498 -6727 79499 -6726 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 0 "a_78762_n8135#" 224 11648,328 "a_78762_n6727#" 224 19712,624
device msubckt pfet_03v3 79282 -6727 79283 -6726 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 0 "a_78762_n6727#" 224 11648,328 "a_78762_n8135#" 224 11648,328
device msubckt pfet_03v3 79066 -6727 79067 -6726 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_78762_n6727#" 224 11648,328
device msubckt pfet_03v3 78850 -6727 78851 -6726 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 0 "a_78762_n6727#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 76850 -7043 76851 -7042 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 76634 -7043 76635 -7042 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 76418 -7043 76419 -7042 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 75522 -7211 75523 -7210 l=112 w=224 "VDD" "a_74786_n8135#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 75090 -7211 75091 -7210 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 0 "a_74786_n6727#" 224 11648,328 "a_74786_n8135#" 224 19712,624
device msubckt pfet_03v3 74874 -7211 74875 -7210 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_74786_n6727#" 224 11648,328
device msubckt nfet_03v3 74414 -7102 74415 -7101 l=112 w=224 "VSS" "a_73246_n7102#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 73982 -7102 73983 -7101 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 0 "a_73446_n7102#" 224 11648,328 "a_73246_n7102#" 224 19712,624
device msubckt nfet_03v3 73766 -7102 73767 -7101 l=112 w=224 "VSS" "A1" 224 0 "VSS" 224 11648,328 "a_73446_n7102#" 224 11648,328
device msubckt nfet_03v3 73550 -7102 73551 -7101 l=112 w=224 "VSS" "A1" 224 0 "a_73446_n7102#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 73334 -7102 73335 -7101 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 0 "a_73246_n7102#" 224 19712,624 "a_73446_n7102#" 224 11648,328
device msubckt nfet_03v3 67764 -7483 67765 -7482 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 67548 -7483 67549 -7482 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 67332 -7483 67333 -7482 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 65332 -7695 65333 -7694 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 0 "a_64596_n6727#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 65116 -7695 65117 -7694 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 0 "a_64684_n8179#" 224 19712,624 "a_64596_n6727#" 224 11648,328
device msubckt pfet_03v3 64684 -7695 64685 -7694 l=112 w=224 "VDD" "a_64684_n8179#" 224 0 "Q12" 224 19712,624 "VDD" 224 19712,624
device msubckt nfet_03v3 63648 -7713 63649 -7712 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" 224 0 "VSS" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 224 19712,624
device msubckt nfet_03v3 63432 -7713 63433 -7712 l=112 w=224 "VSS" "a_61877_n7267#" 224 0 "a_62896_n7713#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 63216 -7713 63217 -7712 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" 224 11648,328 "a_62896_n7713#" 224 11648,328
device msubckt nfet_03v3 63000 -7713 63001 -7712 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "a_62896_n7713#" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" 224 11648,328
device msubckt nfet_03v3 62784 -7713 62785 -7712 l=112 w=224 "VSS" "a_61877_n7267#" 224 0 "VSS" 224 11648,328 "a_62896_n7713#" 224 11648,328
device msubckt nfet_03v3 62568 -7713 62569 -7712 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "a_62032_n7713#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 62352 -7713 62353 -7712 l=112 w=224 "VSS" "a_61616_n7713#" 224 0 "a_61877_n7267#" 224 11648,328 "a_62032_n7713#" 224 11648,328
device msubckt nfet_03v3 62136 -7713 62137 -7712 l=112 w=224 "VSS" "a_61616_n7713#" 224 0 "a_62032_n7713#" 224 11648,328 "a_61877_n7267#" 224 11648,328
device msubckt nfet_03v3 61920 -7713 61921 -7712 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "VSS" 224 11648,328 "a_62032_n7713#" 224 11648,328
device msubckt nfet_03v3 61704 -7713 61705 -7712 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 0 "a_61616_n7713#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 78390 -6662 78391 -6661 l=112 w=224 "VDD" "a_77222_n7102#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 78174 -6662 78175 -6661 l=112 w=224 "VDD" "a_77222_n7102#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 77958 -6662 77959 -6661 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 224 0 "a_77222_n7102#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 77742 -6662 77743 -6661 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 224 0 "VDD" 224 11648,328 "a_77222_n7102#" 224 11648,328
device msubckt pfet_03v3 77526 -6662 77527 -6661 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 0 "a_77222_n7102#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 77310 -6662 77311 -6661 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_77222_n7102#" 224 11648,328
device msubckt pfet_03v3 76850 -6683 76851 -6682 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 76634 -6683 76635 -6682 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 76418 -6683 76419 -6682 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 75522 -6727 75523 -6726 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 0 "a_74786_n8135#" 224 11648,328 "a_74786_n6727#" 224 19712,624
device msubckt pfet_03v3 75306 -6727 75307 -6726 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 0 "a_74786_n6727#" 224 11648,328 "a_74786_n8135#" 224 11648,328
device msubckt pfet_03v3 75090 -6727 75091 -6726 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_74786_n6727#" 224 11648,328
device msubckt pfet_03v3 74874 -6727 74875 -6726 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 0 "a_74786_n6727#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 72874 -7043 72875 -7042 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 72658 -7043 72659 -7042 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 72442 -7043 72443 -7042 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 71740 -7043 71741 -7042 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 71524 -7043 71525 -7042 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 71308 -7043 71309 -7042 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 70848 -7102 70849 -7101 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 0 "a_70312_n7102#" 224 11648,328 "a_69768_n7146#" 224 19712,624
device msubckt nfet_03v3 70632 -7102 70633 -7101 l=112 w=224 "VSS" "Q11" 224 0 "VSS" 224 11648,328 "a_70312_n7102#" 224 11648,328
device msubckt nfet_03v3 70416 -7102 70417 -7101 l=112 w=224 "VSS" "Q11" 224 0 "a_70312_n7102#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 70200 -7102 70201 -7101 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 0 "a_69768_n7146#" 224 19712,624 "a_70312_n7102#" 224 11648,328
device msubckt nfet_03v3 69768 -7102 69769 -7101 l=112 w=224 "VSS" "a_69768_n7146#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 69308 -7211 69309 -7210 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 0 "a_68572_n6727#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 69092 -7211 69093 -7210 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 0 "a_68660_n8179#" 224 19712,624 "a_68572_n6727#" 224 11648,328
device msubckt pfet_03v3 68660 -7211 68661 -7210 l=112 w=224 "VDD" "a_68660_n8179#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 60866 -7696 60867 -7695 l=112 w=224 "VDD" "a_60130_n8136#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 19712,624
device msubckt pfet_03v3 60434 -7696 60435 -7695 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 0 "a_60130_n6728#" 224 11648,328 "a_60130_n8136#" 224 19712,624
device msubckt pfet_03v3 60218 -7696 60219 -7695 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_60130_n6728#" 224 11648,328
device msubckt pfet_03v3 59758 -7857 59759 -7856 l=112 w=224 "VDD" "a_58590_n8297#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 59542 -7857 59543 -7856 l=112 w=224 "VDD" "a_58590_n8297#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 59326 -7857 59327 -7856 l=112 w=224 "VDD" "D17G" 224 0 "a_58590_n8297#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 59110 -7857 59111 -7856 l=112 w=224 "VDD" "D17G" 224 0 "VDD" 224 11648,328 "a_58590_n8297#" 224 11648,328
device msubckt pfet_03v3 58894 -7857 58895 -7856 l=112 w=224 "VDD" "LD1" 224 0 "a_58590_n8297#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 58678 -7857 58679 -7856 l=112 w=224 "VDD" "LD1" 224 0 "VDD" 224 19712,624 "a_58590_n8297#" 224 11648,328
device msubckt pfet_03v3 74414 -6662 74415 -6661 l=112 w=224 "VDD" "a_73246_n7102#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 74198 -6662 74199 -6661 l=112 w=224 "VDD" "a_73246_n7102#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 73982 -6662 73983 -6661 l=112 w=224 "VDD" "A1" 224 0 "a_73246_n7102#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 73766 -6662 73767 -6661 l=112 w=224 "VDD" "A1" 224 0 "VDD" 224 11648,328 "a_73246_n7102#" 224 11648,328
device msubckt pfet_03v3 73550 -6662 73551 -6661 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 0 "a_73246_n7102#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 73334 -6662 73335 -6661 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_73246_n7102#" 224 11648,328
device msubckt pfet_03v3 72874 -6683 72875 -6682 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 72658 -6683 72659 -6682 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 72442 -6683 72443 -6682 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 71740 -6683 71741 -6682 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 71524 -6683 71525 -6682 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 71308 -6683 71309 -6682 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 67764 -7043 67765 -7042 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 67548 -7043 67549 -7042 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 67332 -7043 67333 -7042 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 66872 -7102 66873 -7101 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 0 "a_66336_n7102#" 224 11648,328 "a_65792_n7146#" 224 19712,624
device msubckt nfet_03v3 66656 -7102 66657 -7101 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 224 0 "VSS" 224 11648,328 "a_66336_n7102#" 224 11648,328
device msubckt nfet_03v3 66440 -7102 66441 -7101 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 224 0 "a_66336_n7102#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 66224 -7102 66225 -7101 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 0 "a_65792_n7146#" 224 19712,624 "a_66336_n7102#" 224 11648,328
device msubckt nfet_03v3 65792 -7102 65793 -7101 l=112 w=224 "VSS" "a_65792_n7146#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 65332 -7211 65333 -7210 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 0 "a_64596_n6727#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 65116 -7211 65117 -7210 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 0 "a_64684_n8179#" 224 19712,624 "a_64596_n6727#" 224 11648,328
device msubckt pfet_03v3 64684 -7211 64685 -7210 l=112 w=224 "VDD" "a_64684_n8179#" 224 0 "Q12" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 63305 -7267 63306 -7266 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 63089 -7267 63090 -7266 l=112 w=224 "VDD" "a_61877_n7267#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 62873 -7267 62874 -7266 l=112 w=224 "VDD" "a_61877_n7267#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" 224 11648,328
device msubckt pfet_03v3 62413 -7267 62414 -7266 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "a_61877_n6783#" 224 11648,328 "a_61616_n7713#" 224 19712,624
device msubckt pfet_03v3 62197 -7267 62198 -7266 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_61877_n6783#" 224 11648,328
device msubckt pfet_03v3 61981 -7267 61982 -7266 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "a_61877_n7267#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 61765 -7267 61766 -7266 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "VDD" 224 19712,624 "a_61877_n7267#" 224 11648,328
device msubckt nfet_03v3 58218 -7484 58219 -7483 l=112 w=224 "VSS" "LD1" 224 0 "VSS" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 58002 -7484 58003 -7483 l=112 w=224 "VSS" "LD1" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 57786 -7484 57787 -7483 l=112 w=224 "VSS" "LD1" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 54526 -8028 54527 -8027 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 54322 -8028 54323 -8027 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 54118 -8028 54119 -8027 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 53914 -8028 53915 -8027 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 53710 -8028 53711 -8027 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 53506 -8028 53507 -8027 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 53302 -8028 53303 -8027 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 53098 -8028 53099 -8027 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 52894 -8028 52895 -8027 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 52690 -8028 52691 -8027 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 52486 -8028 52487 -8027 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 52282 -8028 52283 -8027 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 52078 -8028 52079 -8027 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 51874 -8028 51875 -8027 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 51670 -8028 51671 -8027 l=100 w=560 "VSS" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 51466 -8028 51467 -8027 l=100 w=560 "VSS" "a_49016_n7441#" 200 0 "VSS" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt nfet_03v3 51262 -8028 51263 -8027 l=100 w=560 "VSS" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 51058 -8028 51059 -8027 l=100 w=560 "VSS" "a_49016_n7441#" 200 0 "VSS" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt nfet_03v3 50854 -8028 50855 -8027 l=100 w=560 "VSS" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 50650 -8028 50651 -8027 l=100 w=560 "VSS" "a_49016_n7441#" 200 0 "VSS" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt nfet_03v3 50446 -8028 50447 -8027 l=100 w=560 "VSS" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 50242 -8028 50243 -8027 l=100 w=560 "VSS" "a_49016_n7441#" 200 0 "VSS" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt nfet_03v3 50038 -8028 50039 -8027 l=100 w=560 "VSS" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 49834 -8028 49835 -8027 l=100 w=560 "VSS" "a_49016_n7441#" 200 0 "VSS" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt nfet_03v3 49630 -8028 49631 -8027 l=100 w=560 "VSS" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 49426 -8028 49427 -8027 l=100 w=560 "VSS" "a_49016_n7441#" 200 0 "VSS" 560 29120,664 "DIV_OUT" 560 29120,664
device msubckt nfet_03v3 49222 -8028 49223 -8027 l=100 w=560 "VSS" "a_49016_n7441#" 200 0 "DIV_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 49018 -8028 49019 -8027 l=100 w=560 "VSS" "a_49016_n7441#" 200 0 "VSS" 560 49280,1296 "DIV_OUT" 560 29120,664
device msubckt nfet_03v3 32569 -8233 32570 -8232 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 224 0 "7b_divider_magic_2.DFF_magic_0.D" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 32353 -8233 32354 -8232 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.DFF_magic_0.D" 224 11648,328
device msubckt pfet_03v3 31296 -8216 31297 -8215 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT" 224 0 "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT" 0 0 "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT" 448 19712,624
device msubckt pfet_03v3 30952 -8216 30953 -8215 l=112 w=224 "VDD" "a_30216_n9019#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt pfet_03v3 30736 -8216 30737 -8215 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" 224 0 "a_30216_n9019#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 30520 -8216 30521 -8215 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" 224 0 "VDD" 224 11648,328 "a_30216_n9019#" 224 11648,328
device msubckt pfet_03v3 30304 -8216 30305 -8215 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" 224 0 "a_30216_n9019#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 29542 -8219 29543 -8218 l=112 w=224 "VSS" "Q03" 224 0 "VSS" 224 11648,328 "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" 224 19712,624
device msubckt nfet_03v3 29326 -8219 29327 -8218 l=112 w=224 "VSS" "Q02" 224 0 "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 29110 -8219 29111 -8218 l=112 w=224 "VSS" "Q01" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" 224 11648,328
device msubckt pfet_03v3 38883 -7953 38884 -7952 l=112 w=224 "VDD" "a_37671_n8400#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 19712,624
device msubckt pfet_03v3 38667 -7953 38668 -7952 l=112 w=224 "VDD" "a_37671_n8400#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 38451 -7953 38452 -7952 l=112 w=224 "VDD" "a_37671_n8400#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 11648,328
device msubckt pfet_03v3 37991 -7953 37992 -7952 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.D" 224 0 "VDD" 224 11648,328 "a_37671_n8400#" 224 19712,624
device msubckt pfet_03v3 37775 -7953 37776 -7952 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.D" 224 0 "a_37671_n8400#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 37559 -7953 37560 -7952 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.D" 224 0 "VDD" 224 19712,624 "a_37671_n8400#" 224 11648,328
device msubckt pfet_03v3 36955 -7953 36956 -7952 l=112 w=224 "VDD" "a_35743_n8400#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 19712,624
device msubckt pfet_03v3 36739 -7953 36740 -7952 l=112 w=224 "VDD" "a_35743_n8400#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 36523 -7953 36524 -7952 l=112 w=224 "VDD" "a_35743_n8400#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 11648,328
device msubckt pfet_03v3 36063 -7953 36064 -7952 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.D" 224 0 "VDD" 224 11648,328 "a_35743_n8400#" 224 19712,624
device msubckt pfet_03v3 35847 -7953 35848 -7952 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.D" 224 0 "a_35743_n8400#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 35631 -7953 35632 -7952 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.D" 224 0 "VDD" 224 19712,624 "a_35743_n8400#" 224 11648,328
device msubckt pfet_03v3 35010 -7953 35011 -7952 l=112 w=224 "VDD" "a_33798_n8400#" 224 0 "VDD" 224 11648,328 "LD0" 224 19712,624
device msubckt pfet_03v3 34794 -7953 34795 -7952 l=112 w=224 "VDD" "a_33798_n8400#" 224 0 "LD0" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 34578 -7953 34579 -7952 l=112 w=224 "VDD" "a_33798_n8400#" 224 0 "VDD" 224 19712,624 "LD0" 224 11648,328
device msubckt pfet_03v3 34118 -7953 34119 -7952 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.D" 224 0 "VDD" 224 11648,328 "a_33798_n8400#" 224 19712,624
device msubckt pfet_03v3 33902 -7953 33903 -7952 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.D" 224 0 "a_33798_n8400#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 33686 -7953 33687 -7952 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.D" 224 0 "VDD" 224 19712,624 "a_33798_n8400#" 224 11648,328
device msubckt pfet_03v3 32785 -7776 32786 -7775 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 224 0 "7b_divider_magic_2.DFF_magic_0.D" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 32569 -7776 32570 -7775 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.DFF_magic_0.D" 224 11648,328
device msubckt pfet_03v3 32353 -7776 32354 -7775 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 224 0 "7b_divider_magic_2.DFF_magic_0.D" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 32137 -7776 32138 -7775 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.DFF_magic_0.D" 224 11648,328
device msubckt pfet_03v3 31296 -7734 31297 -7733 l=112 w=224 "VDD" "VDD" 224 0 "VDD" 0 0 "VDD" 448 19712,624
device msubckt nfet_03v3 28348 -8155 28349 -8154 l=112 w=224 "VSS" "a_27612_n8155#" 224 0 "VSS" 224 19712,624 "Q01" 224 19712,624
device msubckt nfet_03v3 27916 -8155 27917 -8154 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_27612_n8155#" 224 19712,624
device msubckt nfet_03v3 27700 -8155 27701 -8154 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 0 "a_27612_n8155#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 27240 -8316 27241 -8315 l=112 w=224 "VSS" "a_26072_n8316#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 26808 -8316 26809 -8315 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "a_26272_n8316#" 224 11648,328 "a_26072_n8316#" 224 19712,624
device msubckt nfet_03v3 26592 -8316 26593 -8315 l=112 w=224 "VSS" "D0" 224 0 "VSS" 224 11648,328 "a_26272_n8316#" 224 11648,328
device msubckt nfet_03v3 26376 -8316 26377 -8315 l=112 w=224 "VSS" "D0" 224 0 "a_26272_n8316#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 26160 -8316 26161 -8315 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "a_26072_n8316#" 224 19712,624 "a_26272_n8316#" 224 11648,328
device msubckt pfet_03v3 70848 -6662 70849 -6661 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 0 "a_69768_n7146#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 70632 -6662 70633 -6661 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_69768_n7146#" 224 11648,328
device msubckt pfet_03v3 70416 -6662 70417 -6661 l=112 w=224 "VDD" "Q11" 224 0 "a_69768_n7146#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 70200 -6662 70201 -6661 l=112 w=224 "VDD" "Q11" 224 0 "VDD" 224 11648,328 "a_69768_n7146#" 224 11648,328
device msubckt pfet_03v3 69984 -6662 69985 -6661 l=112 w=224 "VDD" "a_69768_n7146#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 69768 -6662 69769 -6661 l=112 w=224 "VDD" "a_69768_n7146#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 69308 -6727 69309 -6726 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_68572_n6727#" 224 19712,624
device msubckt pfet_03v3 69092 -6727 69093 -6726 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 0 "a_68572_n6727#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 68876 -6727 68877 -6726 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 0 "a_68660_n8179#" 224 11648,328 "a_68572_n6727#" 224 11648,328
device msubckt pfet_03v3 68660 -6727 68661 -6726 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 0 "a_68572_n6727#" 224 19712,624 "a_68660_n8179#" 224 11648,328
device msubckt pfet_03v3 67764 -6683 67765 -6682 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 67548 -6683 67549 -6682 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 67332 -6683 67333 -6682 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 60866 -7212 60867 -7211 l=112 w=224 "VDD" "a_60130_n8136#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 19712,624
device msubckt pfet_03v3 60434 -7212 60435 -7211 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 0 "a_60130_n6728#" 224 11648,328 "a_60130_n8136#" 224 19712,624
device msubckt pfet_03v3 60218 -7212 60219 -7211 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_60130_n6728#" 224 11648,328
device msubckt pfet_03v3 66872 -6662 66873 -6661 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 0 "a_65792_n7146#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 66656 -6662 66657 -6661 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_65792_n7146#" 224 11648,328
device msubckt pfet_03v3 66440 -6662 66441 -6661 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 224 0 "a_65792_n7146#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 66224 -6662 66225 -6661 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 224 0 "VDD" 224 11648,328 "a_65792_n7146#" 224 11648,328
device msubckt pfet_03v3 66008 -6662 66009 -6661 l=112 w=224 "VDD" "a_65792_n7146#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 65792 -6662 65793 -6661 l=112 w=224 "VDD" "a_65792_n7146#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 65332 -6727 65333 -6726 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_64596_n6727#" 224 19712,624
device msubckt pfet_03v3 65116 -6727 65117 -6726 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 0 "a_64596_n6727#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 64900 -6727 64901 -6726 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 0 "a_64684_n8179#" 224 11648,328 "a_64596_n6727#" 224 11648,328
device msubckt pfet_03v3 64684 -6727 64685 -6726 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 0 "a_64596_n6727#" 224 19712,624 "a_64684_n8179#" 224 11648,328
device msubckt pfet_03v3 63305 -6783 63306 -6782 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 62845 -6783 62846 -6782 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "a_61877_n6783#" 224 11648,328 "a_61616_n7713#" 224 19712,624
device msubckt pfet_03v3 62629 -6783 62630 -6782 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "a_61616_n7713#" 224 11648,328 "a_61877_n6783#" 224 11648,328
device msubckt pfet_03v3 62413 -6783 62414 -6782 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "a_61877_n6783#" 224 11648,328 "a_61616_n7713#" 224 11648,328
device msubckt pfet_03v3 62197 -6783 62198 -6782 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_61877_n6783#" 224 11648,328
device msubckt pfet_03v3 61981 -6783 61982 -6782 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 0 "a_61877_n6783#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 61765 -6783 61766 -6782 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 0 "VDD" 224 19712,624 "a_61877_n6783#" 224 11648,328
device msubckt nfet_03v3 59758 -7103 59759 -7102 l=112 w=224 "VSS" "a_58590_n7103#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 59326 -7103 59327 -7102 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 0 "a_58790_n7103#" 224 11648,328 "a_58590_n7103#" 224 19712,624
device msubckt nfet_03v3 59110 -7103 59111 -7102 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" 224 0 "VSS" 224 11648,328 "a_58790_n7103#" 224 11648,328
device msubckt nfet_03v3 58894 -7103 58895 -7102 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" 224 0 "a_58790_n7103#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 58678 -7103 58679 -7102 l=112 w=224 "VSS" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 0 "a_58590_n7103#" 224 19712,624 "a_58790_n7103#" 224 11648,328
device msubckt pfet_03v3 38883 -7477 38884 -7476 l=112 w=224 "VDD" "a_37671_n8400#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 19712,624
device msubckt pfet_03v3 38667 -7477 38668 -7476 l=112 w=224 "VDD" "a_37671_n8400#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 38451 -7477 38452 -7476 l=112 w=224 "VDD" "a_37671_n8400#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_4.LD" 224 11648,328
device msubckt pfet_03v3 37991 -7477 37992 -7476 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.D" 224 0 "VDD" 224 11648,328 "a_37671_n8400#" 224 19712,624
device msubckt pfet_03v3 37775 -7477 37776 -7476 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.D" 224 0 "a_37671_n8400#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 37559 -7477 37560 -7476 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.D" 224 0 "VDD" 224 19712,624 "a_37671_n8400#" 224 11648,328
device msubckt pfet_03v3 36955 -7477 36956 -7476 l=112 w=224 "VDD" "a_35743_n8400#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 19712,624
device msubckt pfet_03v3 36739 -7477 36740 -7476 l=112 w=224 "VDD" "a_35743_n8400#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 36523 -7477 36524 -7476 l=112 w=224 "VDD" "a_35743_n8400#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 11648,328
device msubckt pfet_03v3 36063 -7477 36064 -7476 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.D" 224 0 "VDD" 224 11648,328 "a_35743_n8400#" 224 19712,624
device msubckt pfet_03v3 35847 -7477 35848 -7476 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.D" 224 0 "a_35743_n8400#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 35631 -7477 35632 -7476 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.D" 224 0 "VDD" 224 19712,624 "a_35743_n8400#" 224 11648,328
device msubckt pfet_03v3 35010 -7477 35011 -7476 l=112 w=224 "VDD" "a_33798_n8400#" 224 0 "VDD" 224 11648,328 "LD0" 224 19712,624
device msubckt pfet_03v3 34794 -7477 34795 -7476 l=112 w=224 "VDD" "a_33798_n8400#" 224 0 "LD0" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 34578 -7477 34579 -7476 l=112 w=224 "VDD" "a_33798_n8400#" 224 0 "VDD" 224 19712,624 "LD0" 224 11648,328
device msubckt pfet_03v3 34118 -7477 34119 -7476 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.D" 224 0 "VDD" 224 11648,328 "a_33798_n8400#" 224 19712,624
device msubckt pfet_03v3 33902 -7477 33903 -7476 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.D" 224 0 "a_33798_n8400#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 33686 -7477 33687 -7476 l=112 w=224 "VDD" "7b_divider_magic_2.DFF_magic_0.D" 224 0 "VDD" 224 19712,624 "a_33798_n8400#" 224 11648,328
device msubckt pfet_03v3 30952 -7732 30953 -7731 l=112 w=224 "VDD" "a_30216_n9019#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt pfet_03v3 30736 -7732 30737 -7731 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.C" 224 0 "a_30216_n9019#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 30520 -7732 30521 -7731 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.B" 224 0 "VDD" 224 11648,328 "a_30216_n9019#" 224 11648,328
device msubckt pfet_03v3 30304 -7732 30305 -7731 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.A" 224 0 "a_30216_n9019#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 24372 -8155 24373 -8154 l=112 w=224 "VSS" "a_23636_n8155#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 19712,624
device msubckt nfet_03v3 23940 -8155 23941 -8154 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_23636_n8155#" 224 19712,624
device msubckt nfet_03v3 23724 -8155 23725 -8154 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 0 "a_23636_n8155#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 23264 -8316 23265 -8315 l=112 w=224 "VSS" "a_22096_n8316#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 22832 -8316 22833 -8315 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "a_22296_n8316#" 224 11648,328 "a_22096_n8316#" 224 19712,624
device msubckt nfet_03v3 22616 -8316 22617 -8315 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "VSS" 224 11648,328 "a_22296_n8316#" 224 11648,328
device msubckt nfet_03v3 22400 -8316 22401 -8315 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "a_22296_n8316#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 22184 -8316 22185 -8315 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "a_22096_n8316#" 224 19712,624 "a_22296_n8316#" 224 11648,328
device msubckt nfet_03v3 19698 -8316 19699 -8315 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "a_19162_n8316#" 224 11648,328 "a_18618_n8360#" 224 19712,624
device msubckt nfet_03v3 19482 -8316 19483 -8315 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "VSS" 224 11648,328 "a_19162_n8316#" 224 11648,328
device msubckt nfet_03v3 19266 -8316 19267 -8315 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "a_19162_n8316#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 19050 -8316 19051 -8315 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "a_18618_n8360#" 224 19712,624 "a_19162_n8316#" 224 11648,328
device msubckt nfet_03v3 18618 -8316 18619 -8315 l=112 w=224 "VSS" "a_18618_n8360#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 28348 -7715 28349 -7714 l=112 w=224 "VDD" "a_27612_n8155#" 224 0 "VDD" 224 19712,624 "Q01" 224 19712,624
device msubckt pfet_03v3 27916 -7715 27917 -7714 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 0 "a_27612_n6747#" 224 11648,328 "a_27612_n8155#" 224 19712,624
device msubckt pfet_03v3 27700 -7715 27701 -7714 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_27612_n6747#" 224 11648,328
device msubckt pfet_03v3 27240 -7876 27241 -7875 l=112 w=224 "VDD" "a_26072_n8316#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 27024 -7876 27025 -7875 l=112 w=224 "VDD" "a_26072_n8316#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 26808 -7876 26809 -7875 l=112 w=224 "VDD" "D0" 224 0 "a_26072_n8316#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 26592 -7876 26593 -7875 l=112 w=224 "VDD" "D0" 224 0 "VDD" 224 11648,328 "a_26072_n8316#" 224 11648,328
device msubckt pfet_03v3 26376 -7876 26377 -7875 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "a_26072_n8316#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 26160 -7876 26161 -7875 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 19712,624 "a_26072_n8316#" 224 11648,328
device msubckt nfet_03v3 18158 -8155 18159 -8154 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_17510_n8199#" 224 19712,624
device msubckt nfet_03v3 17942 -8155 17943 -8154 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 0 "a_17510_n8199#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 17510 -8155 17511 -8154 l=112 w=224 "VSS" "a_17510_n8199#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 15722 -8316 15723 -8315 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "a_15186_n8316#" 224 11648,328 "a_14642_n8360#" 224 19712,624
device msubckt nfet_03v3 15506 -8316 15507 -8315 l=112 w=224 "VSS" "D1" 224 0 "VSS" 224 11648,328 "a_15186_n8316#" 224 11648,328
device msubckt nfet_03v3 15290 -8316 15291 -8315 l=112 w=224 "VSS" "D1" 224 0 "a_15186_n8316#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 15074 -8316 15075 -8315 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "a_14642_n8360#" 224 19712,624 "a_15186_n8316#" 224 11648,328
device msubckt nfet_03v3 14642 -8316 14643 -8315 l=112 w=224 "VSS" "a_14642_n8360#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 60866 -6728 60867 -6727 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 0 "a_60130_n8136#" 224 11648,328 "a_60130_n6728#" 224 19712,624
device msubckt pfet_03v3 60650 -6728 60651 -6727 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 0 "a_60130_n6728#" 224 11648,328 "a_60130_n8136#" 224 11648,328
device msubckt pfet_03v3 60434 -6728 60435 -6727 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_60130_n6728#" 224 11648,328
device msubckt pfet_03v3 60218 -6728 60219 -6727 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 0 "a_60130_n6728#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 58218 -7044 58219 -7043 l=112 w=224 "VDD" "LD1" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 58002 -7044 58003 -7043 l=112 w=224 "VDD" "LD1" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 57786 -7044 57787 -7043 l=112 w=224 "VDD" "LD1" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 59758 -6663 59759 -6662 l=112 w=224 "VDD" "a_58590_n7103#" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 59542 -6663 59543 -6662 l=112 w=224 "VDD" "a_58590_n7103#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 59326 -6663 59327 -6662 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" 224 0 "a_58590_n7103#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 59110 -6663 59111 -6662 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.QB" 224 0 "VDD" 224 11648,328 "a_58590_n7103#" 224 11648,328
device msubckt pfet_03v3 58894 -6663 58895 -6662 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 0 "a_58590_n7103#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 58678 -6663 58679 -6662 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_58590_n7103#" 224 11648,328
device msubckt pfet_03v3 58218 -6684 58219 -6683 l=112 w=224 "VDD" "LD1" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 58002 -6684 58003 -6683 l=112 w=224 "VDD" "LD1" 224 0 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 57786 -6684 57787 -6683 l=112 w=224 "VDD" "LD1" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 82120 -6270 82121 -6269 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.D" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 81904 -6270 81905 -6269 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.3_inp_AND_magic_0.VOUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.D" 224 11648,328
device msubckt pfet_03v3 81688 -6270 81689 -6269 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 224 0 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.D" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 81472 -6270 81473 -6269 l=112 w=224 "VDD" "7b_divider_magic_0.7b_counter_0.DFF_magic_0.Q" 224 0 "VDD" 224 19712,624 "7b_divider_magic_0.7b_counter_0.DFF_magic_0.D" 224 11648,328
device msubckt nfet_03v3 25700 -7503 25701 -7502 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 25484 -7503 25485 -7502 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 25268 -7503 25269 -7502 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 24372 -7715 24373 -7714 l=112 w=224 "VDD" "a_23636_n8155#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 23940 -7715 23941 -7714 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 0 "a_23636_n6747#" 224 11648,328 "a_23636_n8155#" 224 19712,624
device msubckt pfet_03v3 23724 -7715 23725 -7714 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_23636_n6747#" 224 11648,328
device msubckt pfet_03v3 23264 -7876 23265 -7875 l=112 w=224 "VDD" "a_22096_n8316#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 23048 -7876 23049 -7875 l=112 w=224 "VDD" "a_22096_n8316#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 22832 -7876 22833 -7875 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "a_22096_n8316#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 22616 -7876 22617 -7875 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "VDD" 224 11648,328 "a_22096_n8316#" 224 11648,328
device msubckt pfet_03v3 22400 -7876 22401 -7875 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "a_22096_n8316#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 22184 -7876 22185 -7875 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 19712,624 "a_22096_n8316#" 224 11648,328
device msubckt pfet_03v3 19698 -7876 19699 -7875 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "a_18618_n8360#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 19482 -7876 19483 -7875 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "a_18618_n8360#" 224 11648,328
device msubckt pfet_03v3 19266 -7876 19267 -7875 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "a_18618_n8360#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19050 -7876 19051 -7875 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "VDD" 224 11648,328 "a_18618_n8360#" 224 11648,328
device msubckt pfet_03v3 18834 -7876 18835 -7875 l=112 w=224 "VDD" "a_18618_n8360#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 18618 -7876 18619 -7875 l=112 w=224 "VDD" "a_18618_n8360#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 14182 -8155 14183 -8154 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_13534_n8199#" 224 19712,624
device msubckt nfet_03v3 13966 -8155 13967 -8154 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 0 "a_13534_n8199#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 13534 -8155 13535 -8154 l=112 w=224 "VSS" "a_13534_n8199#" 224 0 "Q02" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 28348 -7231 28349 -7230 l=112 w=224 "VDD" "a_27612_n8155#" 224 0 "VDD" 224 19712,624 "Q01" 224 19712,624
device msubckt pfet_03v3 27916 -7231 27917 -7230 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 0 "a_27612_n6747#" 224 11648,328 "a_27612_n8155#" 224 19712,624
device msubckt pfet_03v3 27700 -7231 27701 -7230 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_27612_n6747#" 224 11648,328
device msubckt nfet_03v3 21724 -7503 21725 -7502 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 21508 -7503 21509 -7502 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 21292 -7503 21293 -7502 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 20590 -7503 20591 -7502 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 20374 -7503 20375 -7502 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 20158 -7503 20159 -7502 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 18158 -7715 18159 -7714 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 0 "a_17422_n6747#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 17942 -7715 17943 -7714 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 0 "a_17510_n8199#" 224 19712,624 "a_17422_n6747#" 224 11648,328
device msubckt pfet_03v3 17510 -7715 17511 -7714 l=112 w=224 "VDD" "a_17510_n8199#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 15722 -7876 15723 -7875 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "a_14642_n8360#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 15506 -7876 15507 -7875 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "a_14642_n8360#" 224 11648,328
device msubckt pfet_03v3 15290 -7876 15291 -7875 l=112 w=224 "VDD" "D1" 224 0 "a_14642_n8360#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 15074 -7876 15075 -7875 l=112 w=224 "VDD" "D1" 224 0 "VDD" 224 11648,328 "a_14642_n8360#" 224 11648,328
device msubckt pfet_03v3 14858 -7876 14859 -7875 l=112 w=224 "VDD" "a_14642_n8360#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 14642 -7876 14643 -7875 l=112 w=224 "VDD" "a_14642_n8360#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 9716 -8156 9717 -8155 l=112 w=224 "VSS" "a_8980_n8156#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 19712,624
device msubckt nfet_03v3 9284 -8156 9285 -8155 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_8980_n8156#" 224 19712,624
device msubckt nfet_03v3 9068 -8156 9069 -8155 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 0 "a_8980_n8156#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 8608 -8317 8609 -8316 l=112 w=224 "VSS" "a_7440_n8317#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 8176 -8317 8177 -8316 l=112 w=224 "VSS" "LD0" 224 0 "a_7640_n8317#" 224 11648,328 "a_7440_n8317#" 224 19712,624
device msubckt nfet_03v3 7960 -8317 7961 -8316 l=112 w=224 "VSS" "D6" 224 0 "VSS" 224 11648,328 "a_7640_n8317#" 224 11648,328
device msubckt nfet_03v3 7744 -8317 7745 -8316 l=112 w=224 "VSS" "D6" 224 0 "a_7640_n8317#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 7528 -8317 7529 -8316 l=112 w=224 "VSS" "LD0" 224 0 "a_7440_n8317#" 224 19712,624 "a_7640_n8317#" 224 11648,328
device msubckt nfet_03v3 30970 -6845 30971 -6844 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_30234_n6845#" 224 19712,624
device msubckt nfet_03v3 30754 -6845 30755 -6844 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT" 224 0 "a_30234_n6845#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 30538 -6845 30539 -6844 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.D" 224 11648,328 "a_30234_n6845#" 224 11648,328
device msubckt nfet_03v3 30322 -6845 30323 -6844 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 224 0 "a_30234_n6845#" 224 19712,624 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.D" 224 11648,328
device msubckt nfet_03v3 27240 -7122 27241 -7121 l=112 w=224 "VSS" "a_26072_n7122#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 26808 -7122 26809 -7121 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 0 "a_26272_n7122#" 224 11648,328 "a_26072_n7122#" 224 19712,624
device msubckt nfet_03v3 26592 -7122 26593 -7121 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 224 0 "VSS" 224 11648,328 "a_26272_n7122#" 224 11648,328
device msubckt nfet_03v3 26376 -7122 26377 -7121 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 224 0 "a_26272_n7122#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 26160 -7122 26161 -7121 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 0 "a_26072_n7122#" 224 19712,624 "a_26272_n7122#" 224 11648,328
device msubckt pfet_03v3 28348 -6747 28349 -6746 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 0 "a_27612_n8155#" 224 11648,328 "a_27612_n6747#" 224 19712,624
device msubckt pfet_03v3 28132 -6747 28133 -6746 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 0 "a_27612_n6747#" 224 11648,328 "a_27612_n8155#" 224 11648,328
device msubckt pfet_03v3 27916 -6747 27917 -6746 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_27612_n6747#" 224 11648,328
device msubckt pfet_03v3 27700 -6747 27701 -6746 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 0 "a_27612_n6747#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 25700 -7063 25701 -7062 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 25484 -7063 25485 -7062 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 25268 -7063 25269 -7062 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 24372 -7231 24373 -7230 l=112 w=224 "VDD" "a_23636_n8155#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 23940 -7231 23941 -7230 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 0 "a_23636_n6747#" 224 11648,328 "a_23636_n8155#" 224 19712,624
device msubckt pfet_03v3 23724 -7231 23725 -7230 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_23636_n6747#" 224 11648,328
device msubckt nfet_03v3 23264 -7122 23265 -7121 l=112 w=224 "VSS" "a_22096_n7122#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 22832 -7122 22833 -7121 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 0 "a_22296_n7122#" 224 11648,328 "a_22096_n7122#" 224 19712,624
device msubckt nfet_03v3 22616 -7122 22617 -7121 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "VSS" 224 11648,328 "a_22296_n7122#" 224 11648,328
device msubckt nfet_03v3 22400 -7122 22401 -7121 l=112 w=224 "VSS" "7b_divider_magic_2.CLK" 224 0 "a_22296_n7122#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 22184 -7122 22185 -7121 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 0 "a_22096_n7122#" 224 19712,624 "a_22296_n7122#" 224 11648,328
device msubckt nfet_03v3 16614 -7503 16615 -7502 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 16398 -7503 16399 -7502 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 16182 -7503 16183 -7502 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 14182 -7715 14183 -7714 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 0 "a_13446_n6747#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 13966 -7715 13967 -7714 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 0 "a_13534_n8199#" 224 19712,624 "a_13446_n6747#" 224 11648,328
device msubckt pfet_03v3 13534 -7715 13535 -7714 l=112 w=224 "VDD" "a_13534_n8199#" 224 0 "Q02" 224 19712,624 "VDD" 224 19712,624
device msubckt nfet_03v3 12498 -7733 12499 -7732 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" 224 0 "VSS" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 224 19712,624
device msubckt nfet_03v3 12282 -7733 12283 -7732 l=112 w=224 "VSS" "a_10727_n7287#" 224 0 "a_11746_n7733#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 12066 -7733 12067 -7732 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" 224 11648,328 "a_11746_n7733#" 224 11648,328
device msubckt nfet_03v3 11850 -7733 11851 -7732 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "a_11746_n7733#" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" 224 11648,328
device msubckt nfet_03v3 11634 -7733 11635 -7732 l=112 w=224 "VSS" "a_10727_n7287#" 224 0 "VSS" 224 11648,328 "a_11746_n7733#" 224 11648,328
device msubckt nfet_03v3 11418 -7733 11419 -7732 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "a_10882_n7733#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 11202 -7733 11203 -7732 l=112 w=224 "VSS" "a_10466_n7733#" 224 0 "a_10727_n7287#" 224 11648,328 "a_10882_n7733#" 224 11648,328
device msubckt nfet_03v3 10986 -7733 10987 -7732 l=112 w=224 "VSS" "a_10466_n7733#" 224 0 "a_10882_n7733#" 224 11648,328 "a_10727_n7287#" 224 11648,328
device msubckt nfet_03v3 10770 -7733 10771 -7732 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "VSS" 224 11648,328 "a_10882_n7733#" 224 11648,328
device msubckt nfet_03v3 10554 -7733 10555 -7732 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 0 "a_10466_n7733#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 27240 -6682 27241 -6681 l=112 w=224 "VDD" "a_26072_n7122#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 27024 -6682 27025 -6681 l=112 w=224 "VDD" "a_26072_n7122#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 26808 -6682 26809 -6681 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 224 0 "a_26072_n7122#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 26592 -6682 26593 -6681 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 224 0 "VDD" 224 11648,328 "a_26072_n7122#" 224 11648,328
device msubckt pfet_03v3 26376 -6682 26377 -6681 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 0 "a_26072_n7122#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 26160 -6682 26161 -6681 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_26072_n7122#" 224 11648,328
device msubckt pfet_03v3 25700 -6703 25701 -6702 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 25484 -6703 25485 -6702 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 25268 -6703 25269 -6702 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 24372 -6747 24373 -6746 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 0 "a_23636_n8155#" 224 11648,328 "a_23636_n6747#" 224 19712,624
device msubckt pfet_03v3 24156 -6747 24157 -6746 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 0 "a_23636_n6747#" 224 11648,328 "a_23636_n8155#" 224 11648,328
device msubckt pfet_03v3 23940 -6747 23941 -6746 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_23636_n6747#" 224 11648,328
device msubckt pfet_03v3 23724 -6747 23725 -6746 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 0 "a_23636_n6747#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 21724 -7063 21725 -7062 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 21508 -7063 21509 -7062 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 21292 -7063 21293 -7062 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 20590 -7063 20591 -7062 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 20374 -7063 20375 -7062 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 20158 -7063 20159 -7062 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 19698 -7122 19699 -7121 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 0 "a_19162_n7122#" 224 11648,328 "a_18618_n7166#" 224 19712,624
device msubckt nfet_03v3 19482 -7122 19483 -7121 l=112 w=224 "VSS" "Q01" 224 0 "VSS" 224 11648,328 "a_19162_n7122#" 224 11648,328
device msubckt nfet_03v3 19266 -7122 19267 -7121 l=112 w=224 "VSS" "Q01" 224 0 "a_19162_n7122#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 19050 -7122 19051 -7121 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 0 "a_18618_n7166#" 224 19712,624 "a_19162_n7122#" 224 11648,328
device msubckt nfet_03v3 18618 -7122 18619 -7121 l=112 w=224 "VSS" "a_18618_n7166#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 18158 -7231 18159 -7230 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 0 "a_17422_n6747#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 17942 -7231 17943 -7230 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 0 "a_17510_n8199#" 224 19712,624 "a_17422_n6747#" 224 11648,328
device msubckt pfet_03v3 17510 -7231 17511 -7230 l=112 w=224 "VDD" "a_17510_n8199#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 9716 -7716 9717 -7715 l=112 w=224 "VDD" "a_8980_n8156#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 19712,624
device msubckt pfet_03v3 9284 -7716 9285 -7715 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 0 "a_8980_n6748#" 224 11648,328 "a_8980_n8156#" 224 19712,624
device msubckt pfet_03v3 9068 -7716 9069 -7715 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_8980_n6748#" 224 11648,328
device msubckt pfet_03v3 8608 -7877 8609 -7876 l=112 w=224 "VDD" "a_7440_n8317#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 8392 -7877 8393 -7876 l=112 w=224 "VDD" "a_7440_n8317#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 8176 -7877 8177 -7876 l=112 w=224 "VDD" "D6" 224 0 "a_7440_n8317#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 7960 -7877 7961 -7876 l=112 w=224 "VDD" "D6" 224 0 "VDD" 224 11648,328 "a_7440_n8317#" 224 11648,328
device msubckt pfet_03v3 7744 -7877 7745 -7876 l=112 w=224 "VDD" "LD0" 224 0 "a_7440_n8317#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 7528 -7877 7529 -7876 l=112 w=224 "VDD" "LD0" 224 0 "VDD" 224 19712,624 "a_7440_n8317#" 224 11648,328
device msubckt pfet_03v3 23264 -6682 23265 -6681 l=112 w=224 "VDD" "a_22096_n7122#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 23048 -6682 23049 -6681 l=112 w=224 "VDD" "a_22096_n7122#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 22832 -6682 22833 -6681 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "a_22096_n7122#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 22616 -6682 22617 -6681 l=112 w=224 "VDD" "7b_divider_magic_2.CLK" 224 0 "VDD" 224 11648,328 "a_22096_n7122#" 224 11648,328
device msubckt pfet_03v3 22400 -6682 22401 -6681 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 0 "a_22096_n7122#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 22184 -6682 22185 -6681 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_22096_n7122#" 224 11648,328
device msubckt pfet_03v3 21724 -6703 21725 -6702 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 21508 -6703 21509 -6702 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 21292 -6703 21293 -6702 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 20590 -6703 20591 -6702 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 20374 -6703 20375 -6702 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 20158 -6703 20159 -6702 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 16614 -7063 16615 -7062 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 16398 -7063 16399 -7062 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 16182 -7063 16183 -7062 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 15722 -7122 15723 -7121 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 0 "a_15186_n7122#" 224 11648,328 "a_14642_n7166#" 224 19712,624
device msubckt nfet_03v3 15506 -7122 15507 -7121 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 224 0 "VSS" 224 11648,328 "a_15186_n7122#" 224 11648,328
device msubckt nfet_03v3 15290 -7122 15291 -7121 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 224 0 "a_15186_n7122#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 15074 -7122 15075 -7121 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 0 "a_14642_n7166#" 224 19712,624 "a_15186_n7122#" 224 11648,328
device msubckt nfet_03v3 14642 -7122 14643 -7121 l=112 w=224 "VSS" "a_14642_n7166#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 14182 -7231 14183 -7230 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 0 "a_13446_n6747#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 13966 -7231 13967 -7230 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 0 "a_13534_n8199#" 224 19712,624 "a_13446_n6747#" 224 11648,328
device msubckt pfet_03v3 13534 -7231 13535 -7230 l=112 w=224 "VDD" "a_13534_n8199#" 224 0 "Q02" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 12155 -7287 12156 -7286 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 11939 -7287 11940 -7286 l=112 w=224 "VDD" "a_10727_n7287#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 11723 -7287 11724 -7286 l=112 w=224 "VDD" "a_10727_n7287#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" 224 11648,328
device msubckt pfet_03v3 11263 -7287 11264 -7286 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "a_10727_n6803#" 224 11648,328 "a_10466_n7733#" 224 19712,624
device msubckt pfet_03v3 11047 -7287 11048 -7286 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_10727_n6803#" 224 11648,328
device msubckt pfet_03v3 10831 -7287 10832 -7286 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "a_10727_n7287#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 10615 -7287 10616 -7286 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "VDD" 224 19712,624 "a_10727_n7287#" 224 11648,328
device msubckt nfet_03v3 7068 -7504 7069 -7503 l=112 w=224 "VSS" "LD0" 224 0 "VSS" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 6852 -7504 6853 -7503 l=112 w=224 "VSS" "LD0" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 6636 -7504 6637 -7503 l=112 w=224 "VSS" "LD0" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 19698 -6682 19699 -6681 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 0 "a_18618_n7166#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 19482 -6682 19483 -6681 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_18618_n7166#" 224 11648,328
device msubckt pfet_03v3 19266 -6682 19267 -6681 l=112 w=224 "VDD" "Q01" 224 0 "a_18618_n7166#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19050 -6682 19051 -6681 l=112 w=224 "VDD" "Q01" 224 0 "VDD" 224 11648,328 "a_18618_n7166#" 224 11648,328
device msubckt pfet_03v3 18834 -6682 18835 -6681 l=112 w=224 "VDD" "a_18618_n7166#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 18618 -6682 18619 -6681 l=112 w=224 "VDD" "a_18618_n7166#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 18158 -6747 18159 -6746 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_17422_n6747#" 224 19712,624
device msubckt pfet_03v3 17942 -6747 17943 -6746 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 0 "a_17422_n6747#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 17726 -6747 17727 -6746 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 0 "a_17510_n8199#" 224 11648,328 "a_17422_n6747#" 224 11648,328
device msubckt pfet_03v3 17510 -6747 17511 -6746 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 0 "a_17422_n6747#" 224 19712,624 "a_17510_n8199#" 224 11648,328
device msubckt pfet_03v3 16614 -6703 16615 -6702 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 16398 -6703 16399 -6702 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 16182 -6703 16183 -6702 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.LD" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 9716 -7232 9717 -7231 l=112 w=224 "VDD" "a_8980_n8156#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 19712,624
device msubckt pfet_03v3 9284 -7232 9285 -7231 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 0 "a_8980_n6748#" 224 11648,328 "a_8980_n8156#" 224 19712,624
device msubckt pfet_03v3 9068 -7232 9069 -7231 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_8980_n6748#" 224 11648,328
device msubckt pfet_03v3 15722 -6682 15723 -6681 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 0 "a_14642_n7166#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 15506 -6682 15507 -6681 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_14642_n7166#" 224 11648,328
device msubckt pfet_03v3 15290 -6682 15291 -6681 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 224 0 "a_14642_n7166#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 15074 -6682 15075 -6681 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 224 0 "VDD" 224 11648,328 "a_14642_n7166#" 224 11648,328
device msubckt pfet_03v3 14858 -6682 14859 -6681 l=112 w=224 "VDD" "a_14642_n7166#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 14642 -6682 14643 -6681 l=112 w=224 "VDD" "a_14642_n7166#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 14182 -6747 14183 -6746 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_13446_n6747#" 224 19712,624
device msubckt pfet_03v3 13966 -6747 13967 -6746 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 0 "a_13446_n6747#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 13750 -6747 13751 -6746 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 0 "a_13534_n8199#" 224 11648,328 "a_13446_n6747#" 224 11648,328
device msubckt pfet_03v3 13534 -6747 13535 -6746 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 0 "a_13446_n6747#" 224 19712,624 "a_13534_n8199#" 224 11648,328
device msubckt pfet_03v3 12155 -6803 12156 -6802 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 11695 -6803 11696 -6802 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "a_10727_n6803#" 224 11648,328 "a_10466_n7733#" 224 19712,624
device msubckt pfet_03v3 11479 -6803 11480 -6802 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "a_10466_n7733#" 224 11648,328 "a_10727_n6803#" 224 11648,328
device msubckt pfet_03v3 11263 -6803 11264 -6802 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "a_10727_n6803#" 224 11648,328 "a_10466_n7733#" 224 11648,328
device msubckt pfet_03v3 11047 -6803 11048 -6802 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_10727_n6803#" 224 11648,328
device msubckt pfet_03v3 10831 -6803 10832 -6802 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 0 "a_10727_n6803#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 10615 -6803 10616 -6802 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 0 "VDD" 224 19712,624 "a_10727_n6803#" 224 11648,328
device msubckt nfet_03v3 8608 -7123 8609 -7122 l=112 w=224 "VSS" "a_7440_n7123#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 8176 -7123 8177 -7122 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 0 "a_7640_n7123#" 224 11648,328 "a_7440_n7123#" 224 19712,624
device msubckt nfet_03v3 7960 -7123 7961 -7122 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" 224 0 "VSS" 224 11648,328 "a_7640_n7123#" 224 11648,328
device msubckt nfet_03v3 7744 -7123 7745 -7122 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" 224 0 "a_7640_n7123#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 7528 -7123 7529 -7122 l=112 w=224 "VSS" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 0 "a_7440_n7123#" 224 19712,624 "a_7640_n7123#" 224 11648,328
device msubckt pfet_03v3 9716 -6748 9717 -6747 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 0 "a_8980_n8156#" 224 11648,328 "a_8980_n6748#" 224 19712,624
device msubckt pfet_03v3 9500 -6748 9501 -6747 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 0 "a_8980_n6748#" 224 11648,328 "a_8980_n8156#" 224 11648,328
device msubckt pfet_03v3 9284 -6748 9285 -6747 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_8980_n6748#" 224 11648,328
device msubckt pfet_03v3 9068 -6748 9069 -6747 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 0 "a_8980_n6748#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 7068 -7064 7069 -7063 l=112 w=224 "VDD" "LD0" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 6852 -7064 6853 -7063 l=112 w=224 "VDD" "LD0" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 6636 -7064 6637 -7063 l=112 w=224 "VDD" "LD0" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 8608 -6683 8609 -6682 l=112 w=224 "VDD" "a_7440_n7123#" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 8392 -6683 8393 -6682 l=112 w=224 "VDD" "a_7440_n7123#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 8176 -6683 8177 -6682 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" 224 0 "a_7440_n7123#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 7960 -6683 7961 -6682 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.QB" 224 0 "VDD" 224 11648,328 "a_7440_n7123#" 224 11648,328
device msubckt pfet_03v3 7744 -6683 7745 -6682 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 0 "a_7440_n7123#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 7528 -6683 7529 -6682 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_7440_n7123#" 224 11648,328
device msubckt pfet_03v3 7068 -6704 7069 -6703 l=112 w=224 "VDD" "LD0" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 6852 -6704 6853 -6703 l=112 w=224 "VDD" "LD0" 224 0 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 6636 -6704 6637 -6703 l=112 w=224 "VDD" "LD0" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 30970 -6290 30971 -6289 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.D" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 30754 -6290 30755 -6289 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.3_inp_AND_magic_0.VOUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.D" 224 11648,328
device msubckt pfet_03v3 30538 -6290 30539 -6289 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 224 0 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.D" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 30322 -6290 30323 -6289 l=112 w=224 "VDD" "7b_divider_magic_2.7b_counter_0.DFF_magic_0.Q" 224 0 "VDD" 224 19712,624 "7b_divider_magic_2.7b_counter_0.DFF_magic_0.D" 224 11648,328
device msubckt nfet_03v3 20002 -2871 20003 -2870 l=100 w=168 "VSS" "A_MUX_5.Tr_Gate_1.CLK" 200 0 "7b_divider_magic_2.CLK" 168 14784,512 "A1" 168 14784,512
device msubckt nfet_03v3 19667 -2871 19668 -2870 l=100 w=168 "VSS" "A_MUX_5.Tr_Gate_1.CLK" 200 0 "A1" 168 8736,272 "7b_divider_magic_2.CLK" 168 14784,512
device msubckt nfet_03v3 19463 -2871 19464 -2870 l=100 w=168 "VSS" "A_MUX_5.Tr_Gate_1.CLK" 200 0 "7b_divider_magic_2.CLK" 168 14784,512 "A1" 168 8736,272
device msubckt nfet_03v3 18830 -2913 18831 -2912 l=100 w=100 "VSS" "S7" 200 0 "A_MUX_5.Tr_Gate_1.CLK" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 18626 -2913 18627 -2912 l=100 w=100 "VSS" "S7" 200 0 "VSS" 100 5200,204 "A_MUX_5.Tr_Gate_1.CLK" 100 5200,204
device msubckt nfet_03v3 18422 -2913 18423 -2912 l=100 w=100 "VSS" "S7" 200 0 "A_MUX_5.Tr_Gate_1.CLK" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 18218 -2913 18219 -2912 l=100 w=100 "VSS" "S7" 200 0 "VSS" 100 8800,376 "A_MUX_5.Tr_Gate_1.CLK" 100 5200,204
device msubckt nfet_03v3 17573 -2873 17574 -2872 l=100 w=168 "VSS" "S7" 200 0 "F_IN" 168 8736,272 "7b_divider_magic_2.CLK" 168 14784,512
device msubckt nfet_03v3 17369 -2873 17370 -2872 l=100 w=168 "VSS" "S7" 200 0 "7b_divider_magic_2.CLK" 168 14784,512 "F_IN" 168 8736,272
device msubckt nfet_03v3 17034 -2873 17035 -2872 l=100 w=168 "VSS" "S7" 200 0 "F_IN" 168 14784,512 "7b_divider_magic_2.CLK" 168 14784,512
device msubckt nfet_03v3 20002 -2567 20003 -2566 l=100 w=168 "VSS" "A_MUX_5.Tr_Gate_1.CLK" 200 0 "7b_divider_magic_2.CLK" 168 14784,512 "A1" 168 14784,512
device msubckt nfet_03v3 19667 -2567 19668 -2566 l=100 w=168 "VSS" "A_MUX_5.Tr_Gate_1.CLK" 200 0 "VSS" 168 8736,272 "a_19375_n2567#" 168 14784,512
device msubckt nfet_03v3 19463 -2567 19464 -2566 l=100 w=168 "VSS" "A_MUX_5.Tr_Gate_1.CLK" 200 0 "a_19375_n2567#" 168 14784,512 "VSS" 168 8736,272
device msubckt pfet_03v3 18830 -2591 18831 -2590 l=100 w=100 "VDD" "S7" 200 0 "A_MUX_5.Tr_Gate_1.CLK" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 18626 -2591 18627 -2590 l=100 w=100 "VDD" "S7" 200 0 "VDD" 100 5200,204 "A_MUX_5.Tr_Gate_1.CLK" 100 5200,204
device msubckt pfet_03v3 18422 -2591 18423 -2590 l=100 w=100 "VDD" "S7" 200 0 "A_MUX_5.Tr_Gate_1.CLK" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 18218 -2591 18219 -2590 l=100 w=100 "VDD" "S7" 200 0 "VDD" 100 8800,376 "A_MUX_5.Tr_Gate_1.CLK" 100 5200,204
device msubckt nfet_03v3 17573 -2569 17574 -2568 l=100 w=168 "VSS" "S7" 200 0 "VSS" 168 8736,272 "a_16980_n2227#" 168 14784,512
device msubckt nfet_03v3 17369 -2569 17370 -2568 l=100 w=168 "VSS" "S7" 200 0 "a_16980_n2227#" 168 14784,512 "VSS" 168 8736,272
device msubckt nfet_03v3 17034 -2569 17035 -2568 l=100 w=168 "VSS" "S7" 200 0 "F_IN" 168 14784,512 "7b_divider_magic_2.CLK" 168 14784,512
device msubckt pfet_03v3 18830 -2355 18831 -2354 l=100 w=100 "VDD" "S7" 200 0 "A_MUX_5.Tr_Gate_1.CLK" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 18626 -2355 18627 -2354 l=100 w=100 "VDD" "S7" 200 0 "VDD" 100 5200,204 "A_MUX_5.Tr_Gate_1.CLK" 100 5200,204
device msubckt pfet_03v3 18422 -2355 18423 -2354 l=100 w=100 "VDD" "S7" 200 0 "A_MUX_5.Tr_Gate_1.CLK" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 18218 -2355 18219 -2354 l=100 w=100 "VDD" "S7" 200 0 "VDD" 100 8800,376 "A_MUX_5.Tr_Gate_1.CLK" 100 5200,204
device msubckt pfet_03v3 20056 -2181 20057 -2180 l=100 w=168 "VDD" "a_19375_n2567#" 200 0 "7b_divider_magic_2.CLK" 168 8736,272 "A1" 168 14784,512
device msubckt pfet_03v3 19852 -2181 19853 -2180 l=100 w=168 "VDD" "a_19375_n2567#" 200 0 "A1" 168 8736,272 "7b_divider_magic_2.CLK" 168 8736,272
device msubckt pfet_03v3 19648 -2181 19649 -2180 l=100 w=168 "VDD" "a_19375_n2567#" 200 0 "7b_divider_magic_2.CLK" 168 8736,272 "A1" 168 8736,272
device msubckt pfet_03v3 19444 -2181 19445 -2180 l=100 w=168 "VDD" "a_19375_n2567#" 200 0 "A1" 168 14784,512 "7b_divider_magic_2.CLK" 168 8736,272
device msubckt pfet_03v3 17592 -2183 17593 -2182 l=100 w=168 "VDD" "a_16980_n2227#" 200 0 "7b_divider_magic_2.CLK" 168 8736,272 "F_IN" 168 14784,512
device msubckt pfet_03v3 17388 -2183 17389 -2182 l=100 w=168 "VDD" "a_16980_n2227#" 200 0 "F_IN" 168 8736,272 "7b_divider_magic_2.CLK" 168 8736,272
device msubckt pfet_03v3 17184 -2183 17185 -2182 l=100 w=168 "VDD" "a_16980_n2227#" 200 0 "7b_divider_magic_2.CLK" 168 8736,272 "F_IN" 168 8736,272
device msubckt pfet_03v3 16980 -2183 16981 -2182 l=100 w=168 "VDD" "a_16980_n2227#" 200 0 "F_IN" 168 14784,512 "7b_divider_magic_2.CLK" 168 8736,272
device msubckt nfet_03v3 45343 -821 45344 -820 l=100 w=168 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 168 14784,512 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 168 14784,512
device msubckt nfet_03v3 45008 -821 45009 -820 l=100 w=168 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 168 8736,272 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 168 14784,512
device msubckt nfet_03v3 44804 -821 44805 -820 l=100 w=168 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 168 14784,512 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 168 8736,272
device msubckt pfet_03v3 46810 -597 46811 -596 l=100 w=100 "VDD" "VCO_DFF_C_0.OUT" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 46606 -597 46607 -596 l=100 w=100 "VDD" "VCO_DFF_C_0.OUT" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 100 5200,204
device msubckt pfet_03v3 46402 -597 46403 -596 l=100 w=100 "VDD" "VCO_DFF_C_0.OUT" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 46198 -597 46199 -596 l=100 w=100 "VDD" "VCO_DFF_C_0.OUT" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 100 5200,204
device msubckt nfet_03v3 42472 -842 42473 -841 l=100 w=168 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 168 8736,272 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 168 14784,512
device msubckt nfet_03v3 42268 -842 42269 -841 l=100 w=168 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 168 14784,512 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 168 8736,272
device msubckt nfet_03v3 41933 -842 41934 -841 l=100 w=168 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 168 14784,512 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 168 14784,512
device msubckt pfet_03v3 46810 -361 46811 -360 l=100 w=100 "VDD" "VCO_DFF_C_0.OUT" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 46606 -361 46607 -360 l=100 w=100 "VDD" "VCO_DFF_C_0.OUT" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 100 5200,204
device msubckt pfet_03v3 46402 -361 46403 -360 l=100 w=100 "VDD" "VCO_DFF_C_0.OUT" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 46198 -361 46199 -360 l=100 w=100 "VDD" "VCO_DFF_C_0.OUT" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 100 5200,204
device msubckt nfet_03v3 45343 -517 45344 -516 l=100 w=168 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 168 14784,512 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 168 14784,512
device msubckt nfet_03v3 45008 -517 45009 -516 l=100 w=168 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "VSS" 168 8736,272 "a_44716_n517#" 168 14784,512
device msubckt nfet_03v3 44804 -517 44805 -516 l=100 w=168 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "a_44716_n517#" 168 14784,512 "VSS" 168 8736,272
device msubckt pfet_03v3 43917 -605 43918 -604 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 43713 -605 43714 -604 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 100 5200,204
device msubckt pfet_03v3 43509 -605 43510 -604 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 43305 -605 43306 -604 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 100 5200,204
device msubckt nfet_03v3 42472 -538 42473 -537 l=100 w=168 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VSS" 168 8736,272 "a_41879_n196#" 168 14784,512
device msubckt nfet_03v3 42268 -538 42269 -537 l=100 w=168 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "a_41879_n196#" 168 14784,512 "VSS" 168 8736,272
device msubckt nfet_03v3 41933 -538 41934 -537 l=100 w=168 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 168 14784,512 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 168 14784,512
device msubckt pfet_03v3 43917 -369 43918 -368 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 43713 -369 43714 -368 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 100 5200,204
device msubckt pfet_03v3 43509 -369 43510 -368 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 43305 -369 43306 -368 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 100 5200,204
device msubckt nfet_03v3 46810 -39 46811 -38 l=100 w=100 "VSS" "VCO_DFF_C_0.OUT" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 46606 -39 46607 -38 l=100 w=100 "VSS" "VCO_DFF_C_0.OUT" 200 0 "VSS" 100 5200,204 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 100 5200,204
device msubckt nfet_03v3 46402 -39 46403 -38 l=100 w=100 "VSS" "VCO_DFF_C_0.OUT" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 46198 -39 46199 -38 l=100 w=100 "VSS" "VCO_DFF_C_0.OUT" 200 0 "VSS" 100 8800,376 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 100 5200,204
device msubckt pfet_03v3 45397 -131 45398 -130 l=100 w=168 "VDD" "a_44716_n517#" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 168 8736,272 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 168 14784,512
device msubckt pfet_03v3 45193 -131 45194 -130 l=100 w=168 "VDD" "a_44716_n517#" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 168 8736,272 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 168 8736,272
device msubckt pfet_03v3 44989 -131 44990 -130 l=100 w=168 "VDD" "a_44716_n517#" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 168 8736,272 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 168 8736,272
device msubckt pfet_03v3 44785 -131 44786 -130 l=100 w=168 "VDD" "a_44716_n517#" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.IN" 168 14784,512 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 168 8736,272
device msubckt nfet_03v3 43917 -47 43918 -46 l=100 w=100 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 43713 -47 43714 -46 l=100 w=100 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 200 0 "VSS" 100 5200,204 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 100 5200,204
device msubckt nfet_03v3 43509 -47 43510 -46 l=100 w=100 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 43305 -47 43306 -46 l=100 w=100 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 200 0 "VSS" 100 8800,376 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 100 5200,204
device msubckt pfet_03v3 42491 -152 42492 -151 l=100 w=168 "VDD" "a_41879_n196#" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 168 8736,272 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 168 14784,512
device msubckt pfet_03v3 42287 -152 42288 -151 l=100 w=168 "VDD" "a_41879_n196#" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 168 8736,272 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 168 8736,272
device msubckt pfet_03v3 42083 -152 42084 -151 l=100 w=168 "VDD" "a_41879_n196#" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 168 8736,272 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 168 8736,272
device msubckt pfet_03v3 41879 -152 41880 -151 l=100 w=168 "VDD" "a_41879_n196#" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_5.OUT" 168 14784,512 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 168 8736,272
device msubckt nfet_03v3 94756 337 94757 338 l=100 w=560 "VSS" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VSS" 560 49280,1296
device msubckt nfet_03v3 94552 337 94553 338 l=100 w=560 "VSS" "a_89214_1773#" 200 0 "VSS" 560 29120,664 "OUT1" 560 29120,664
device msubckt nfet_03v3 94348 337 94349 338 l=100 w=560 "VSS" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 94144 337 94145 338 l=100 w=560 "VSS" "a_89214_1773#" 200 0 "VSS" 560 29120,664 "OUT1" 560 29120,664
device msubckt nfet_03v3 93940 337 93941 338 l=100 w=560 "VSS" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 93736 337 93737 338 l=100 w=560 "VSS" "a_89214_1773#" 200 0 "VSS" 560 29120,664 "OUT1" 560 29120,664
device msubckt nfet_03v3 93532 337 93533 338 l=100 w=560 "VSS" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 93328 337 93329 338 l=100 w=560 "VSS" "a_89214_1773#" 200 0 "VSS" 560 29120,664 "OUT1" 560 29120,664
device msubckt nfet_03v3 93124 337 93125 338 l=100 w=560 "VSS" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 92920 337 92921 338 l=100 w=560 "VSS" "a_89214_1773#" 200 0 "VSS" 560 29120,664 "OUT1" 560 29120,664
device msubckt nfet_03v3 92716 337 92717 338 l=100 w=560 "VSS" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 92512 337 92513 338 l=100 w=560 "VSS" "a_89214_1773#" 200 0 "VSS" 560 29120,664 "OUT1" 560 29120,664
device msubckt nfet_03v3 92308 337 92309 338 l=100 w=560 "VSS" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 92104 337 92105 338 l=100 w=560 "VSS" "a_89214_1773#" 200 0 "VSS" 560 29120,664 "OUT1" 560 29120,664
device msubckt nfet_03v3 91900 337 91901 338 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 91696 337 91697 338 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 91492 337 91493 338 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 91288 337 91289 338 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 91084 337 91085 338 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 90880 337 90881 338 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 90676 337 90677 338 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 90472 337 90473 338 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 90268 337 90269 338 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 90064 337 90065 338 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 89860 337 89861 338 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 89656 337 89657 338 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 89452 337 89453 338 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 89248 337 89249 338 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 49280,1296
device msubckt pfet_03v3 45397 291 45398 292 l=100 w=168 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "a_44716_n517#" 168 8736,272 "VDD" 168 14784,512
device msubckt pfet_03v3 45193 291 45194 292 l=100 w=168 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "VDD" 168 8736,272 "a_44716_n517#" 168 8736,272
device msubckt pfet_03v3 44989 291 44990 292 l=100 w=168 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "a_44716_n517#" 168 8736,272 "VDD" 168 8736,272
device msubckt pfet_03v3 44785 291 44786 292 l=100 w=168 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "VDD" 168 14784,512 "a_44716_n517#" 168 8736,272
device msubckt nfet_03v3 46810 481 46811 482 l=100 w=100 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 200 0 "VCO_DFF_C_0.OUT" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 46606 481 46607 482 l=100 w=100 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 200 0 "VSS" 100 5200,204 "VCO_DFF_C_0.OUT" 100 5200,204
device msubckt nfet_03v3 46402 481 46403 482 l=100 w=100 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 200 0 "VCO_DFF_C_0.OUT" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 46198 481 46199 482 l=100 w=100 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 200 0 "VSS" 100 8800,376 "VCO_DFF_C_0.OUT" 100 5200,204
device msubckt pfet_03v3 42491 270 42492 271 l=100 w=168 "VDD" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "a_41879_n196#" 168 8736,272 "VDD" 168 14784,512
device msubckt pfet_03v3 42287 270 42288 271 l=100 w=168 "VDD" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VDD" 168 8736,272 "a_41879_n196#" 168 8736,272
device msubckt pfet_03v3 42083 270 42084 271 l=100 w=168 "VDD" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "a_41879_n196#" 168 8736,272 "VDD" 168 8736,272
device msubckt pfet_03v3 41879 270 41880 271 l=100 w=168 "VDD" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VDD" 168 14784,512 "a_41879_n196#" 168 8736,272
device msubckt nfet_03v3 43917 473 43918 474 l=100 w=100 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 43713 473 43714 474 l=100 w=100 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 200 0 "VSS" 100 5200,204 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 100 5200,204
device msubckt nfet_03v3 43509 473 43510 474 l=100 w=100 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 43305 473 43306 474 l=100 w=100 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 200 0 "VSS" 100 8800,376 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 100 5200,204
device msubckt nfet_03v3 94756 1033 94757 1034 l=100 w=560 "VSS" "OUT11" 200 0 "a_90846_3167#" 560 29120,664 "VSS" 560 49280,1296
device msubckt nfet_03v3 94552 1033 94553 1034 l=100 w=560 "VSS" "OUT11" 200 0 "VSS" 560 29120,664 "a_90846_3167#" 560 29120,664
device msubckt nfet_03v3 94348 1033 94349 1034 l=100 w=560 "VSS" "a_90846_3167#" 200 0 "a_89214_1773#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 94144 1033 94145 1034 l=100 w=560 "VSS" "a_90846_3167#" 200 0 "VSS" 560 29120,664 "a_89214_1773#" 560 29120,664
device msubckt nfet_03v3 93940 1033 93941 1034 l=100 w=560 "VSS" "a_90846_3167#" 200 0 "a_89214_1773#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 93736 1033 93737 1034 l=100 w=560 "VSS" "a_90846_3167#" 200 0 "VSS" 560 29120,664 "a_89214_1773#" 560 29120,664
device msubckt nfet_03v3 93532 1033 93533 1034 l=100 w=560 "VSS" "a_90846_3167#" 200 0 "a_89214_1773#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 93328 1033 93329 1034 l=100 w=560 "VSS" "a_90846_3167#" 200 0 "VSS" 560 29120,664 "a_89214_1773#" 560 29120,664
device msubckt nfet_03v3 93124 1033 93125 1034 l=100 w=560 "VSS" "a_90846_3167#" 200 0 "a_89214_1773#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 92920 1033 92921 1034 l=100 w=560 "VSS" "a_90846_3167#" 200 0 "VSS" 560 29120,664 "a_89214_1773#" 560 29120,664
device msubckt nfet_03v3 92716 1033 92717 1034 l=100 w=560 "VSS" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 92512 1033 92513 1034 l=100 w=560 "VSS" "a_89214_1773#" 200 0 "VSS" 560 29120,664 "OUT1" 560 29120,664
device msubckt nfet_03v3 92308 1033 92309 1034 l=100 w=560 "VSS" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 92104 1033 92105 1034 l=100 w=560 "VSS" "a_89214_1773#" 200 0 "VSS" 560 29120,664 "OUT1" 560 29120,664
device msubckt nfet_03v3 91900 1033 91901 1034 l=100 w=560 "VSS" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 91696 1033 91697 1034 l=100 w=560 "VSS" "a_89214_1773#" 200 0 "VSS" 560 29120,664 "OUT1" 560 29120,664
device msubckt nfet_03v3 91492 1033 91493 1034 l=100 w=560 "VSS" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 91288 1033 91289 1034 l=100 w=560 "VSS" "a_89214_1773#" 200 0 "VSS" 560 29120,664 "OUT1" 560 29120,664
device msubckt nfet_03v3 91084 1033 91085 1034 l=100 w=560 "VSS" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 90880 1033 90881 1034 l=100 w=560 "VSS" "a_89214_1773#" 200 0 "VSS" 560 29120,664 "OUT1" 560 29120,664
device msubckt nfet_03v3 90676 1033 90677 1034 l=100 w=560 "VSS" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 90472 1033 90473 1034 l=100 w=560 "VSS" "a_89214_1773#" 200 0 "VSS" 560 29120,664 "OUT1" 560 29120,664
device msubckt nfet_03v3 90268 1033 90269 1034 l=100 w=560 "VSS" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 90064 1033 90065 1034 l=100 w=560 "VSS" "a_89214_1773#" 200 0 "VSS" 560 29120,664 "OUT1" 560 29120,664
device msubckt nfet_03v3 89860 1033 89861 1034 l=100 w=560 "VSS" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 89656 1033 89657 1034 l=100 w=560 "VSS" "a_89214_1773#" 200 0 "VSS" 560 29120,664 "OUT1" 560 29120,664
device msubckt nfet_03v3 89452 1033 89453 1034 l=100 w=560 "VSS" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 89248 1033 89249 1034 l=100 w=560 "VSS" "a_89214_1773#" 200 0 "VSS" 560 49280,1296 "OUT1" 560 29120,664
device msubckt nfet_03v3 56218 693 56219 694 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 56014 693 56015 694 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 55810 693 55811 694 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 55606 693 55607 694 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 55402 693 55403 694 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 55198 693 55199 694 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 54994 693 54995 694 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 54790 693 54791 694 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 54586 693 54587 694 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 54382 693 54383 694 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 54178 693 54179 694 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 53974 693 53975 694 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 53770 693 53771 694 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 53566 693 53567 694 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 53362 693 53363 694 l=100 w=560 "VSS" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 53158 693 53159 694 l=100 w=560 "VSS" "a_50708_569#" 200 0 "VSS" 560 29120,664 "OUT" 560 29120,664
device msubckt nfet_03v3 52954 693 52955 694 l=100 w=560 "VSS" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 52750 693 52751 694 l=100 w=560 "VSS" "a_50708_569#" 200 0 "VSS" 560 29120,664 "OUT" 560 29120,664
device msubckt nfet_03v3 52546 693 52547 694 l=100 w=560 "VSS" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 52342 693 52343 694 l=100 w=560 "VSS" "a_50708_569#" 200 0 "VSS" 560 29120,664 "OUT" 560 29120,664
device msubckt nfet_03v3 52138 693 52139 694 l=100 w=560 "VSS" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 51934 693 51935 694 l=100 w=560 "VSS" "a_50708_569#" 200 0 "VSS" 560 29120,664 "OUT" 560 29120,664
device msubckt nfet_03v3 51730 693 51731 694 l=100 w=560 "VSS" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 51526 693 51527 694 l=100 w=560 "VSS" "a_50708_569#" 200 0 "VSS" 560 29120,664 "OUT" 560 29120,664
device msubckt nfet_03v3 51322 693 51323 694 l=100 w=560 "VSS" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 51118 693 51119 694 l=100 w=560 "VSS" "a_50708_569#" 200 0 "VSS" 560 29120,664 "OUT" 560 29120,664
device msubckt nfet_03v3 50914 693 50915 694 l=100 w=560 "VSS" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 50710 693 50711 694 l=100 w=560 "VSS" "a_50708_569#" 200 0 "VSS" 560 49280,1296 "OUT" 560 29120,664
device msubckt pfet_03v3 46810 803 46811 804 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 200 0 "VCO_DFF_C_0.OUT" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 46606 803 46607 804 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.OUT" 100 5200,204
device msubckt pfet_03v3 46402 803 46403 804 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 200 0 "VCO_DFF_C_0.OUT" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 46198 803 46199 804 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.OUT" 100 5200,204
device msubckt pfet_03v3 43917 795 43918 796 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 43713 795 43714 796 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 100 5200,204
device msubckt pfet_03v3 43509 795 43510 796 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 43305 795 43306 796 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 100 5200,204
device msubckt pfet_03v3 46810 1039 46811 1040 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 200 0 "VCO_DFF_C_0.OUT" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 46606 1039 46607 1040 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.OUT" 100 5200,204
device msubckt pfet_03v3 46402 1039 46403 1040 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 200 0 "VCO_DFF_C_0.OUT" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 46198 1039 46199 1040 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.OUT" 100 5200,204
device msubckt pfet_03v3 45397 1029 45398 1030 l=100 w=168 "VDD" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "a_44716_1837#" 168 8736,272 "VDD" 168 14784,512
device msubckt pfet_03v3 45193 1029 45194 1030 l=100 w=168 "VDD" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VDD" 168 8736,272 "a_44716_1837#" 168 8736,272
device msubckt pfet_03v3 44989 1029 44990 1030 l=100 w=168 "VDD" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "a_44716_1837#" 168 8736,272 "VDD" 168 8736,272
device msubckt pfet_03v3 44785 1029 44786 1030 l=100 w=168 "VDD" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VDD" 168 14784,512 "a_44716_1837#" 168 8736,272
device msubckt pfet_03v3 43917 1031 43918 1032 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 43713 1031 43714 1032 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 100 5200,204
device msubckt pfet_03v3 43509 1031 43510 1032 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 43305 1031 43306 1032 l=100 w=100 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 100 5200,204
device msubckt pfet_03v3 42491 990 42492 991 l=100 w=168 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "a_41879_1284#" 168 8736,272 "VDD" 168 14784,512
device msubckt pfet_03v3 42287 990 42288 991 l=100 w=168 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "VDD" 168 8736,272 "a_41879_1284#" 168 8736,272
device msubckt pfet_03v3 42083 990 42084 991 l=100 w=168 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "a_41879_1284#" 168 8736,272 "VDD" 168 8736,272
device msubckt pfet_03v3 41879 990 41880 991 l=100 w=168 "VDD" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "VDD" 168 14784,512 "a_41879_1284#" 168 8736,272
device msubckt pfet_03v3 94722 1817 94723 1818 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VDD_TEST" 560 49280,1296
device msubckt pfet_03v3 94518 1817 94519 1818 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "VDD_TEST" 560 29120,664 "OUT1" 560 29120,664
device msubckt pfet_03v3 94314 1817 94315 1818 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 94110 1817 94111 1818 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "VDD_TEST" 560 29120,664 "OUT1" 560 29120,664
device msubckt pfet_03v3 93906 1817 93907 1818 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 93702 1817 93703 1818 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "VDD_TEST" 560 29120,664 "OUT1" 560 29120,664
device msubckt pfet_03v3 93498 1817 93499 1818 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 93294 1817 93295 1818 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "VDD_TEST" 560 29120,664 "OUT1" 560 29120,664
device msubckt pfet_03v3 93090 1817 93091 1818 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 92886 1817 92887 1818 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "VDD_TEST" 560 29120,664 "OUT1" 560 29120,664
device msubckt pfet_03v3 92682 1817 92683 1818 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 92478 1817 92479 1818 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "VDD_TEST" 560 29120,664 "OUT1" 560 29120,664
device msubckt pfet_03v3 92274 1817 92275 1818 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 92070 1817 92071 1818 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "VDD_TEST" 560 29120,664 "OUT1" 560 29120,664
device msubckt pfet_03v3 91866 1817 91867 1818 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 91662 1817 91663 1818 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "VDD_TEST" 560 29120,664 "OUT1" 560 29120,664
device msubckt pfet_03v3 91458 1817 91459 1818 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 91254 1817 91255 1818 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "VDD_TEST" 560 29120,664 "OUT1" 560 29120,664
device msubckt pfet_03v3 91050 1817 91051 1818 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 90846 1817 90847 1818 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "VDD_TEST" 560 29120,664 "OUT1" 560 29120,664
device msubckt pfet_03v3 90642 1817 90643 1818 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 90438 1817 90439 1818 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "VDD_TEST" 560 29120,664 "OUT1" 560 29120,664
device msubckt pfet_03v3 90234 1817 90235 1818 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 90030 1817 90031 1818 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "VDD_TEST" 560 29120,664 "OUT1" 560 29120,664
device msubckt pfet_03v3 89826 1817 89827 1818 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 89622 1817 89623 1818 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "VDD_TEST" 560 29120,664 "OUT1" 560 29120,664
device msubckt pfet_03v3 89418 1817 89419 1818 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 89214 1817 89215 1818 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "VDD_TEST" 560 49280,1296 "OUT1" 560 29120,664
device msubckt nfet_03v3 56218 1389 56219 1390 l=100 w=560 "VSS" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VSS" 560 49280,1296
device msubckt nfet_03v3 56014 1389 56015 1390 l=100 w=560 "VSS" "a_50708_569#" 200 0 "VSS" 560 29120,664 "OUT" 560 29120,664
device msubckt nfet_03v3 55810 1389 55811 1390 l=100 w=560 "VSS" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 55606 1389 55607 1390 l=100 w=560 "VSS" "a_50708_569#" 200 0 "VSS" 560 29120,664 "OUT" 560 29120,664
device msubckt nfet_03v3 55402 1389 55403 1390 l=100 w=560 "VSS" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 55198 1389 55199 1390 l=100 w=560 "VSS" "a_50708_569#" 200 0 "VSS" 560 29120,664 "OUT" 560 29120,664
device msubckt nfet_03v3 54994 1389 54995 1390 l=100 w=560 "VSS" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 54790 1389 54791 1390 l=100 w=560 "VSS" "a_50708_569#" 200 0 "VSS" 560 29120,664 "OUT" 560 29120,664
device msubckt nfet_03v3 54586 1389 54587 1390 l=100 w=560 "VSS" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 54382 1389 54383 1390 l=100 w=560 "VSS" "a_50708_569#" 200 0 "VSS" 560 29120,664 "OUT" 560 29120,664
device msubckt nfet_03v3 54178 1389 54179 1390 l=100 w=560 "VSS" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 53974 1389 53975 1390 l=100 w=560 "VSS" "a_50708_569#" 200 0 "VSS" 560 29120,664 "OUT" 560 29120,664
device msubckt nfet_03v3 53770 1389 53771 1390 l=100 w=560 "VSS" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 53566 1389 53567 1390 l=100 w=560 "VSS" "a_50708_569#" 200 0 "VSS" 560 29120,664 "OUT" 560 29120,664
device msubckt nfet_03v3 53362 1389 53363 1390 l=100 w=560 "VSS" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 53158 1389 53159 1390 l=100 w=560 "VSS" "a_50708_569#" 200 0 "VSS" 560 29120,664 "OUT" 560 29120,664
device msubckt nfet_03v3 52954 1389 52955 1390 l=100 w=560 "VSS" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 52750 1389 52751 1390 l=100 w=560 "VSS" "a_50708_569#" 200 0 "VSS" 560 29120,664 "OUT" 560 29120,664
device msubckt nfet_03v3 52546 1389 52547 1390 l=100 w=560 "VSS" "a_50810_1389#" 200 0 "a_50708_569#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 52342 1389 52343 1390 l=100 w=560 "VSS" "a_50810_1389#" 200 0 "VSS" 560 29120,664 "a_50708_569#" 560 29120,664
device msubckt nfet_03v3 52138 1389 52139 1390 l=100 w=560 "VSS" "a_50810_1389#" 200 0 "a_50708_569#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 51934 1389 51935 1390 l=100 w=560 "VSS" "a_50810_1389#" 200 0 "VSS" 560 29120,664 "a_50708_569#" 560 29120,664
device msubckt nfet_03v3 51730 1389 51731 1390 l=100 w=560 "VSS" "a_50810_1389#" 200 0 "a_50708_569#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 51526 1389 51527 1390 l=100 w=560 "VSS" "a_50810_1389#" 200 0 "VSS" 560 29120,664 "a_50708_569#" 560 29120,664
device msubckt nfet_03v3 51322 1389 51323 1390 l=100 w=560 "VSS" "a_50810_1389#" 200 0 "a_50708_569#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 51118 1389 51119 1390 l=100 w=560 "VSS" "a_50810_1389#" 200 0 "VSS" 560 29120,664 "a_50708_569#" 560 29120,664
device msubckt nfet_03v3 50914 1389 50915 1390 l=100 w=560 "VSS" "VCO_DFF_C_0.OUT" 200 0 "a_50810_1389#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 50710 1389 50711 1390 l=100 w=560 "VSS" "VCO_DFF_C_0.OUT" 200 0 "VSS" 560 49280,1296 "a_50810_1389#" 560 29120,664
device msubckt pfet_03v3 45397 1451 45398 1452 l=100 w=168 "VDD" "a_44716_1837#" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 168 8736,272 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 168 14784,512
device msubckt pfet_03v3 45193 1451 45194 1452 l=100 w=168 "VDD" "a_44716_1837#" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 168 8736,272 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 168 8736,272
device msubckt pfet_03v3 44989 1451 44990 1452 l=100 w=168 "VDD" "a_44716_1837#" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 168 8736,272 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 168 8736,272
device msubckt pfet_03v3 44785 1451 44786 1452 l=100 w=168 "VDD" "a_44716_1837#" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 168 14784,512 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 168 8736,272
device msubckt pfet_03v3 42491 1412 42492 1413 l=100 w=168 "VDD" "a_41879_1284#" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 168 8736,272 "VCO_DFF_C_0.OUTB" 168 14784,512
device msubckt pfet_03v3 42287 1412 42288 1413 l=100 w=168 "VDD" "a_41879_1284#" 200 0 "VCO_DFF_C_0.OUTB" 168 8736,272 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 168 8736,272
device msubckt pfet_03v3 42083 1412 42084 1413 l=100 w=168 "VDD" "a_41879_1284#" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 168 8736,272 "VCO_DFF_C_0.OUTB" 168 8736,272
device msubckt pfet_03v3 41879 1412 41880 1413 l=100 w=168 "VDD" "a_41879_1284#" 200 0 "VCO_DFF_C_0.OUTB" 168 14784,512 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 168 8736,272
device msubckt pfet_03v3 46810 1669 46811 1670 l=100 w=100 "VDD" "VCO_DFF_C_0.OUT" 200 0 "VCO_DFF_C_0.OUTB" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 46606 1669 46607 1670 l=100 w=100 "VDD" "VCO_DFF_C_0.OUT" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.OUTB" 100 5200,204
device msubckt pfet_03v3 46402 1669 46403 1670 l=100 w=100 "VDD" "VCO_DFF_C_0.OUT" 200 0 "VCO_DFF_C_0.OUTB" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 46198 1669 46199 1670 l=100 w=100 "VDD" "VCO_DFF_C_0.OUT" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.OUTB" 100 5200,204
device msubckt pfet_03v3 43917 1661 43918 1662 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 43713 1661 43714 1662 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 100 5200,204
device msubckt pfet_03v3 43509 1661 43510 1662 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 43305 1661 43306 1662 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 100 5200,204
device msubckt pfet_03v3 46810 1905 46811 1906 l=100 w=100 "VDD" "VCO_DFF_C_0.OUT" 200 0 "VCO_DFF_C_0.OUTB" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 46606 1905 46607 1906 l=100 w=100 "VDD" "VCO_DFF_C_0.OUT" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.OUTB" 100 5200,204
device msubckt pfet_03v3 46402 1905 46403 1906 l=100 w=100 "VDD" "VCO_DFF_C_0.OUT" 200 0 "VCO_DFF_C_0.OUTB" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 46198 1905 46199 1906 l=100 w=100 "VDD" "VCO_DFF_C_0.OUT" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.OUTB" 100 5200,204
device msubckt nfet_03v3 45343 1837 45344 1838 l=100 w=168 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 168 14784,512 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 168 14784,512
device msubckt nfet_03v3 45008 1837 45009 1838 l=100 w=168 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VSS" 168 8736,272 "a_44716_1837#" 168 14784,512
device msubckt nfet_03v3 44804 1837 44805 1838 l=100 w=168 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "a_44716_1837#" 168 14784,512 "VSS" 168 8736,272
device msubckt pfet_03v3 43917 1897 43918 1898 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 43713 1897 43714 1898 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 100 5200,204
device msubckt pfet_03v3 43509 1897 43510 1898 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 43305 1897 43306 1898 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 100 5200,204
device msubckt nfet_03v3 42472 1798 42473 1799 l=100 w=168 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "VSS" 168 8736,272 "a_41879_1284#" 168 14784,512
device msubckt nfet_03v3 42268 1798 42269 1799 l=100 w=168 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "a_41879_1284#" 168 14784,512 "VSS" 168 8736,272
device msubckt nfet_03v3 41933 1798 41934 1799 l=100 w=168 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "VCO_DFF_C_0.OUTB" 168 14784,512 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 168 14784,512
device msubckt pfet_03v3 94722 2513 94723 2514 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VDD_TEST" 560 49280,1296
device msubckt pfet_03v3 94518 2513 94519 2514 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "VDD_TEST" 560 29120,664 "OUT1" 560 29120,664
device msubckt pfet_03v3 94314 2513 94315 2514 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 94110 2513 94111 2514 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "VDD_TEST" 560 29120,664 "OUT1" 560 29120,664
device msubckt pfet_03v3 93906 2513 93907 2514 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 93702 2513 93703 2514 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "VDD_TEST" 560 29120,664 "OUT1" 560 29120,664
device msubckt pfet_03v3 93498 2513 93499 2514 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 93294 2513 93295 2514 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "VDD_TEST" 560 29120,664 "OUT1" 560 29120,664
device msubckt pfet_03v3 93090 2513 93091 2514 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 92886 2513 92887 2514 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "VDD_TEST" 560 29120,664 "OUT1" 560 29120,664
device msubckt pfet_03v3 92682 2513 92683 2514 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 92478 2513 92479 2514 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "VDD_TEST" 560 29120,664 "OUT1" 560 29120,664
device msubckt pfet_03v3 92274 2513 92275 2514 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 92070 2513 92071 2514 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "VDD_TEST" 560 29120,664 "OUT1" 560 29120,664
device msubckt pfet_03v3 91866 2513 91867 2514 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 91662 2513 91663 2514 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "VDD_TEST" 560 29120,664 "OUT1" 560 29120,664
device msubckt pfet_03v3 91458 2513 91459 2514 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 91254 2513 91255 2514 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "VDD_TEST" 560 29120,664 "OUT1" 560 29120,664
device msubckt pfet_03v3 91050 2513 91051 2514 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 90846 2513 90847 2514 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "VDD_TEST" 560 29120,664 "OUT1" 560 29120,664
device msubckt pfet_03v3 90642 2513 90643 2514 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 90438 2513 90439 2514 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "VDD_TEST" 560 29120,664 "OUT1" 560 29120,664
device msubckt pfet_03v3 90234 2513 90235 2514 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 90030 2513 90031 2514 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "VDD_TEST" 560 29120,664 "OUT1" 560 29120,664
device msubckt pfet_03v3 89826 2513 89827 2514 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 89622 2513 89623 2514 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "VDD_TEST" 560 29120,664 "OUT1" 560 29120,664
device msubckt pfet_03v3 89418 2513 89419 2514 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 89214 2513 89215 2514 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "VDD_TEST" 560 49280,1296 "OUT1" 560 29120,664
device msubckt pfet_03v3 56252 2173 56253 2174 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VDD_TEST" 560 49280,1296
device msubckt pfet_03v3 56048 2173 56049 2174 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "VDD_TEST" 560 29120,664 "OUT" 560 29120,664
device msubckt pfet_03v3 55844 2173 55845 2174 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 55640 2173 55641 2174 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "VDD_TEST" 560 29120,664 "OUT" 560 29120,664
device msubckt pfet_03v3 55436 2173 55437 2174 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 55232 2173 55233 2174 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "VDD_TEST" 560 29120,664 "OUT" 560 29120,664
device msubckt pfet_03v3 55028 2173 55029 2174 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 54824 2173 54825 2174 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "VDD_TEST" 560 29120,664 "OUT" 560 29120,664
device msubckt pfet_03v3 54620 2173 54621 2174 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 54416 2173 54417 2174 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "VDD_TEST" 560 29120,664 "OUT" 560 29120,664
device msubckt pfet_03v3 54212 2173 54213 2174 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 54008 2173 54009 2174 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "VDD_TEST" 560 29120,664 "OUT" 560 29120,664
device msubckt pfet_03v3 53804 2173 53805 2174 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 53600 2173 53601 2174 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "VDD_TEST" 560 29120,664 "OUT" 560 29120,664
device msubckt pfet_03v3 53396 2173 53397 2174 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 53192 2173 53193 2174 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "VDD_TEST" 560 29120,664 "OUT" 560 29120,664
device msubckt pfet_03v3 52988 2173 52989 2174 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 52784 2173 52785 2174 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "VDD_TEST" 560 29120,664 "OUT" 560 29120,664
device msubckt pfet_03v3 52580 2173 52581 2174 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 52376 2173 52377 2174 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "VDD_TEST" 560 29120,664 "OUT" 560 29120,664
device msubckt pfet_03v3 52172 2173 52173 2174 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 51968 2173 51969 2174 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "VDD_TEST" 560 29120,664 "OUT" 560 29120,664
device msubckt pfet_03v3 51764 2173 51765 2174 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 51560 2173 51561 2174 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "VDD_TEST" 560 29120,664 "OUT" 560 29120,664
device msubckt pfet_03v3 51356 2173 51357 2174 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 51152 2173 51153 2174 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "VDD_TEST" 560 29120,664 "OUT" 560 29120,664
device msubckt pfet_03v3 50948 2173 50949 2174 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 50744 2173 50745 2174 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "VDD_TEST" 560 49280,1296 "OUT" 560 29120,664
device msubckt nfet_03v3 46810 2227 46811 2228 l=100 w=100 "VSS" "VCO_DFF_C_0.OUT" 200 0 "VCO_DFF_C_0.OUTB" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 46606 2227 46607 2228 l=100 w=100 "VSS" "VCO_DFF_C_0.OUT" 200 0 "VSS" 100 5200,204 "VCO_DFF_C_0.OUTB" 100 5200,204
device msubckt nfet_03v3 46402 2227 46403 2228 l=100 w=100 "VSS" "VCO_DFF_C_0.OUT" 200 0 "VCO_DFF_C_0.OUTB" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 46198 2227 46199 2228 l=100 w=100 "VSS" "VCO_DFF_C_0.OUT" 200 0 "VSS" 100 8800,376 "VCO_DFF_C_0.OUTB" 100 5200,204
device msubckt nfet_03v3 45343 2141 45344 2142 l=100 w=168 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 168 14784,512 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 168 14784,512
device msubckt nfet_03v3 45008 2141 45009 2142 l=100 w=168 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 168 8736,272 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 168 14784,512
device msubckt nfet_03v3 44804 2141 44805 2142 l=100 w=168 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.OUT" 168 14784,512 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.OUT" 168 8736,272
device msubckt nfet_03v3 43917 2219 43918 2220 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 43713 2219 43714 2220 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VSS" 100 5200,204 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 100 5200,204
device msubckt nfet_03v3 43509 2219 43510 2220 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 43305 2219 43306 2220 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 200 0 "VSS" 100 8800,376 "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 100 5200,204
device msubckt nfet_03v3 42472 2102 42473 2103 l=100 w=168 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "VCO_DFF_C_0.OUTB" 168 8736,272 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 168 14784,512
device msubckt nfet_03v3 42268 2102 42269 2103 l=100 w=168 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 168 14784,512 "VCO_DFF_C_0.OUTB" 168 8736,272
device msubckt nfet_03v3 41933 2102 41934 2103 l=100 w=168 "VSS" "VCO_DFF_C_0.DFF_3_mag_0.Tr_Gate_0.CLK" 200 0 "VCO_DFF_C_0.OUTB" 168 14784,512 "VCO_DFF_C_0.DFF_3_mag_0.INV_2_1.IN" 168 14784,512
device msubckt pfet_03v3 94722 3327 94723 3328 l=100 w=560 "VDD_TEST" "OUT11" 200 0 "a_90846_3167#" 560 29120,664 "VDD_TEST" 560 49280,1296
device msubckt pfet_03v3 94518 3327 94519 3328 l=100 w=560 "VDD_TEST" "OUT11" 200 0 "VDD_TEST" 560 29120,664 "a_90846_3167#" 560 29120,664
device msubckt pfet_03v3 94314 3327 94315 3328 l=100 w=560 "VDD_TEST" "OUT11" 200 0 "a_90846_3167#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 94110 3327 94111 3328 l=100 w=560 "VDD_TEST" "OUT11" 200 0 "VDD_TEST" 560 29120,664 "a_90846_3167#" 560 29120,664
device msubckt pfet_03v3 93906 3327 93907 3328 l=100 w=560 "VDD_TEST" "a_90846_3167#" 200 0 "a_89214_1773#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 93702 3327 93703 3328 l=100 w=560 "VDD_TEST" "a_90846_3167#" 200 0 "VDD_TEST" 560 29120,664 "a_89214_1773#" 560 29120,664
device msubckt pfet_03v3 93498 3327 93499 3328 l=100 w=560 "VDD_TEST" "a_90846_3167#" 200 0 "a_89214_1773#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 93294 3327 93295 3328 l=100 w=560 "VDD_TEST" "a_90846_3167#" 200 0 "VDD_TEST" 560 29120,664 "a_89214_1773#" 560 29120,664
device msubckt pfet_03v3 93090 3327 93091 3328 l=100 w=560 "VDD_TEST" "a_90846_3167#" 200 0 "a_89214_1773#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 92886 3327 92887 3328 l=100 w=560 "VDD_TEST" "a_90846_3167#" 200 0 "VDD_TEST" 560 29120,664 "a_89214_1773#" 560 29120,664
device msubckt pfet_03v3 92682 3327 92683 3328 l=100 w=560 "VDD_TEST" "a_90846_3167#" 200 0 "a_89214_1773#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 92478 3327 92479 3328 l=100 w=560 "VDD_TEST" "a_90846_3167#" 200 0 "VDD_TEST" 560 29120,664 "a_89214_1773#" 560 29120,664
device msubckt pfet_03v3 92274 3327 92275 3328 l=100 w=560 "VDD_TEST" "a_90846_3167#" 200 0 "a_89214_1773#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 92070 3327 92071 3328 l=100 w=560 "VDD_TEST" "a_90846_3167#" 200 0 "VDD_TEST" 560 29120,664 "a_89214_1773#" 560 29120,664
device msubckt pfet_03v3 91866 3327 91867 3328 l=100 w=560 "VDD_TEST" "a_90846_3167#" 200 0 "a_89214_1773#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 91662 3327 91663 3328 l=100 w=560 "VDD_TEST" "a_90846_3167#" 200 0 "VDD_TEST" 560 29120,664 "a_89214_1773#" 560 29120,664
device msubckt pfet_03v3 91458 3327 91459 3328 l=100 w=560 "VDD_TEST" "a_90846_3167#" 200 0 "a_89214_1773#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 91254 3327 91255 3328 l=100 w=560 "VDD_TEST" "a_90846_3167#" 200 0 "VDD_TEST" 560 29120,664 "a_89214_1773#" 560 29120,664
device msubckt pfet_03v3 91050 3327 91051 3328 l=100 w=560 "VDD_TEST" "a_90846_3167#" 200 0 "a_89214_1773#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 90846 3327 90847 3328 l=100 w=560 "VDD_TEST" "a_90846_3167#" 200 0 "VDD_TEST" 560 29120,664 "a_89214_1773#" 560 29120,664
device msubckt pfet_03v3 90642 3327 90643 3328 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 90438 3327 90439 3328 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "VDD_TEST" 560 29120,664 "OUT1" 560 29120,664
device msubckt pfet_03v3 90234 3327 90235 3328 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 90030 3327 90031 3328 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "VDD_TEST" 560 29120,664 "OUT1" 560 29120,664
device msubckt pfet_03v3 89826 3327 89827 3328 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 89622 3327 89623 3328 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "VDD_TEST" 560 29120,664 "OUT1" 560 29120,664
device msubckt pfet_03v3 89418 3327 89419 3328 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "OUT1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 89214 3327 89215 3328 l=100 w=560 "VDD_TEST" "a_89214_1773#" 200 0 "VDD_TEST" 560 49280,1296 "OUT1" 560 29120,664
device msubckt pfet_03v3 56252 2869 56253 2870 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VDD_TEST" 560 49280,1296
device msubckt pfet_03v3 56048 2869 56049 2870 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "VDD_TEST" 560 29120,664 "OUT" 560 29120,664
device msubckt pfet_03v3 55844 2869 55845 2870 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 55640 2869 55641 2870 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "VDD_TEST" 560 29120,664 "OUT" 560 29120,664
device msubckt pfet_03v3 55436 2869 55437 2870 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 55232 2869 55233 2870 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "VDD_TEST" 560 29120,664 "OUT" 560 29120,664
device msubckt pfet_03v3 55028 2869 55029 2870 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 54824 2869 54825 2870 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "VDD_TEST" 560 29120,664 "OUT" 560 29120,664
device msubckt pfet_03v3 54620 2869 54621 2870 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 54416 2869 54417 2870 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "VDD_TEST" 560 29120,664 "OUT" 560 29120,664
device msubckt pfet_03v3 54212 2869 54213 2870 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 54008 2869 54009 2870 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "VDD_TEST" 560 29120,664 "OUT" 560 29120,664
device msubckt pfet_03v3 53804 2869 53805 2870 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 53600 2869 53601 2870 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "VDD_TEST" 560 29120,664 "OUT" 560 29120,664
device msubckt pfet_03v3 53396 2869 53397 2870 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 53192 2869 53193 2870 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "VDD_TEST" 560 29120,664 "OUT" 560 29120,664
device msubckt pfet_03v3 52988 2869 52989 2870 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 52784 2869 52785 2870 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "VDD_TEST" 560 29120,664 "OUT" 560 29120,664
device msubckt pfet_03v3 52580 2869 52581 2870 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 52376 2869 52377 2870 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "VDD_TEST" 560 29120,664 "OUT" 560 29120,664
device msubckt pfet_03v3 52172 2869 52173 2870 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 51968 2869 51969 2870 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "VDD_TEST" 560 29120,664 "OUT" 560 29120,664
device msubckt pfet_03v3 51764 2869 51765 2870 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 51560 2869 51561 2870 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "VDD_TEST" 560 29120,664 "OUT" 560 29120,664
device msubckt pfet_03v3 51356 2869 51357 2870 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 51152 2869 51153 2870 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "VDD_TEST" 560 29120,664 "OUT" 560 29120,664
device msubckt pfet_03v3 50948 2869 50949 2870 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 50744 2869 50745 2870 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "VDD_TEST" 560 49280,1296 "OUT" 560 29120,664
device msubckt pfet_03v3 35052 -689 35053 -688 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 34693 -689 34694 -688 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 20056 -1759 20057 -1758 l=100 w=168 "VDD" "A_MUX_5.Tr_Gate_1.CLK" 200 0 "a_19375_n2567#" 168 8736,272 "VDD" 168 14784,512
device msubckt pfet_03v3 19852 -1759 19853 -1758 l=100 w=168 "VDD" "A_MUX_5.Tr_Gate_1.CLK" 200 0 "VDD" 168 8736,272 "a_19375_n2567#" 168 8736,272
device msubckt pfet_03v3 19648 -1759 19649 -1758 l=100 w=168 "VDD" "A_MUX_5.Tr_Gate_1.CLK" 200 0 "a_19375_n2567#" 168 8736,272 "VDD" 168 8736,272
device msubckt pfet_03v3 19444 -1759 19445 -1758 l=100 w=168 "VDD" "A_MUX_5.Tr_Gate_1.CLK" 200 0 "VDD" 168 14784,512 "a_19375_n2567#" 168 8736,272
device msubckt pfet_03v3 17592 -1761 17593 -1760 l=100 w=168 "VDD" "S7" 200 0 "a_16980_n2227#" 168 8736,272 "VDD" 168 14784,512
device msubckt pfet_03v3 17388 -1761 17389 -1760 l=100 w=168 "VDD" "S7" 200 0 "VDD" 168 8736,272 "a_16980_n2227#" 168 8736,272
device msubckt pfet_03v3 17184 -1761 17185 -1760 l=100 w=168 "VDD" "S7" 200 0 "a_16980_n2227#" 168 8736,272 "VDD" 168 8736,272
device msubckt pfet_03v3 16980 -1761 16981 -1760 l=100 w=168 "VDD" "S7" 200 0 "VDD" 168 14784,512 "a_16980_n2227#" 168 8736,272
device msubckt pfet_03v3 33197 -782 33198 -781 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 32993 -782 32994 -781 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 100 5200,204
device msubckt pfet_03v3 32789 -782 32790 -781 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 32585 -782 32586 -781 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 100 5200,204
device msubckt pfet_03v3 32001 -824 32002 -823 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 200 0 "VCO_DFF_C_0.VCO_C_0.OUTB" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 31797 -824 31798 -823 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.OUTB" 100 5200,204
device msubckt pfet_03v3 31593 -824 31594 -823 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 200 0 "VCO_DFF_C_0.VCO_C_0.OUTB" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 31389 -824 31390 -823 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.OUTB" 100 5200,204
device msubckt nfet_03v3 30077 -875 30078 -874 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 29671 -875 29672 -874 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 336 0 "a_25706_n567#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 8800,376
device msubckt nfet_03v3 29399 -875 29400 -874 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUT" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 29127 -875 29128 -874 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUT" 336 0 "a_25706_n567#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 5200,204
device msubckt nfet_03v3 28855 -875 28856 -874 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 8800,376 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 28455 -875 28456 -874 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt pfet_03v3 33197 -546 33198 -545 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 32993 -546 32994 -545 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 100 5200,204
device msubckt pfet_03v3 32789 -546 32790 -545 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 32585 -546 32586 -545 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 100 5200,204
device msubckt pfet_03v3 32001 -588 32002 -587 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 200 0 "VCO_DFF_C_0.VCO_C_0.OUTB" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 31797 -588 31798 -587 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.OUTB" 100 5200,204
device msubckt pfet_03v3 31593 -588 31594 -587 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 200 0 "VCO_DFF_C_0.VCO_C_0.OUTB" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 31389 -588 31390 -587 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.OUTB" 100 5200,204
device msubckt pfet_03v3 38847 -60 38848 -59 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 38295 -58 38296 -57 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 8800,376
device msubckt pfet_03v3 38023 -58 38024 -57 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 37751 -58 37752 -57 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 5200,204
device msubckt pfet_03v3 37479 -58 37480 -57 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 36963 -58 36964 -57 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 8800,376
device msubckt pfet_03v3 36691 -58 36692 -57 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 36419 -58 36420 -57 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 5200,204
device msubckt pfet_03v3 36147 -58 36148 -57 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 35631 -58 35632 -57 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 35053 -260 35054 -259 l=168 w=100 "VDD" "VCTRL_OBV" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 34693 -260 34694 -259 l=168 w=100 "VDD" "VCTRL_OBV" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt nfet_03v3 30077 -499 30078 -498 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 29671 -499 29672 -498 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUT" 336 0 "a_25706_n567#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 8800,376
device msubckt nfet_03v3 29399 -499 29400 -498 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 29127 -499 29128 -498 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 336 0 "a_25706_n567#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 5200,204
device msubckt nfet_03v3 28855 -499 28856 -498 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUT" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 8800,376 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 28455 -499 28456 -498 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 33197 -224 33198 -223 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 32993 -224 32994 -223 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 200 0 "VSS" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 100 5200,204
device msubckt nfet_03v3 32789 -224 32790 -223 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 32585 -224 32586 -223 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 200 0 "VSS" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 100 5200,204
device msubckt nfet_03v3 32001 -266 32002 -265 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 200 0 "VCO_DFF_C_0.VCO_C_0.OUTB" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 31797 -266 31798 -265 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 200 0 "VSS" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.OUTB" 100 5200,204
device msubckt nfet_03v3 31593 -266 31594 -265 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 200 0 "VCO_DFF_C_0.VCO_C_0.OUTB" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 31389 -266 31390 -265 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_3.OUT" 200 0 "VSS" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.OUTB" 100 5200,204
device msubckt nfet_03v3 27842 -567 27843 -566 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 27442 -567 27443 -566 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 27170 -567 27171 -566 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 26898 -567 26899 -566 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 26626 -567 26627 -566 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 26354 -567 26355 -566 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 26082 -567 26083 -566 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 25810 -567 25811 -566 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 25538 -567 25539 -566 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 8800,376 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 25137 -567 25138 -566 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt pfet_03v3 35053 12 35054 13 l=168 w=100 "VDD" "VCTRL_OBV" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 5200,204
device msubckt pfet_03v3 34693 12 34694 13 l=168 w=100 "VDD" "VCTRL_OBV" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 5200,204
device msubckt pfet_03v3 38847 350 38848 351 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 38295 352 38296 353 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 8800,376
device msubckt pfet_03v3 38023 352 38024 353 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 37751 352 37752 353 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 5200,204
device msubckt pfet_03v3 37479 352 37480 353 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 36963 352 36964 353 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 8800,376
device msubckt pfet_03v3 36691 352 36692 353 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 36419 352 36420 353 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 5200,204
device msubckt pfet_03v3 36147 352 36148 353 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 35627 356 35628 357 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 35053 284 35054 285 l=168 w=100 "VDD" "VCTRL_OBV" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 34693 284 34694 285 l=168 w=100 "VDD" "VCTRL_OBV" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt nfet_03v3 27842 -231 27843 -230 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 27442 -231 27443 -230 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 27170 -231 27171 -230 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 26898 -231 26899 -230 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 26626 -231 26627 -230 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 26354 -231 26355 -230 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 26082 -231 26083 -230 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 25810 -231 25811 -230 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 25538 -231 25539 -230 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 8800,376 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 25138 -231 25139 -230 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 30075 -63 30076 -62 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 29671 -63 29672 -62 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 336 0 "a_25706_n567#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 8800,376
device msubckt nfet_03v3 29399 -63 29400 -62 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUT" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 29127 -63 29128 -62 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUT" 336 0 "a_25706_n567#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 5200,204
device msubckt nfet_03v3 28855 -63 28856 -62 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 8800,376 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 28455 -63 28456 -62 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 27842 105 27843 106 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 27442 105 27443 106 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 27170 105 27171 106 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 26898 105 26899 106 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 26626 105 26627 106 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 26354 105 26355 106 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 26082 105 26083 106 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 25810 105 25811 106 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 25538 105 25539 106 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 8800,376 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 25136 105 25137 106 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 30073 333 30074 334 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 29671 333 29672 334 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 336 0 "a_25706_n567#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 8800,376
device msubckt nfet_03v3 29399 333 29400 334 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUT" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 29127 333 29128 334 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUT" 336 0 "a_25706_n567#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 5200,204
device msubckt nfet_03v3 28855 333 28856 334 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 8800,376 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 28455 333 28456 334 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt pfet_03v3 38847 762 38848 763 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 38295 762 38296 763 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 8800,376
device msubckt pfet_03v3 38023 762 38024 763 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 37751 762 37752 763 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 5200,204
device msubckt pfet_03v3 37479 762 37480 763 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 36963 762 36964 763 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 8800,376
device msubckt pfet_03v3 36691 762 36692 763 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 36419 762 36420 763 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 5200,204
device msubckt pfet_03v3 36147 762 36148 763 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 35053 556 35054 557 l=168 w=100 "VDD" "VCTRL_OBV" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 8800,376
device msubckt pfet_03v3 34693 556 34694 557 l=168 w=100 "VDD" "VCTRL_OBV" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 8800,376
device msubckt nfet_03v3 33171 445 33172 446 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 32967 445 32968 446 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 200 0 "VSS" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 100 5200,204
device msubckt nfet_03v3 32763 445 32764 446 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 32559 445 32560 446 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 200 0 "VSS" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 100 5200,204
device msubckt nfet_03v3 31962 484 31963 485 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.OUT" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 31758 484 31759 485 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 200 0 "VSS" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.OUT" 100 5200,204
device msubckt nfet_03v3 31554 484 31555 485 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.OUT" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 31350 484 31351 485 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 200 0 "VSS" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.OUT" 100 5200,204
device msubckt pfet_03v3 35629 764 35630 765 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 33171 767 33172 768 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 32967 767 32968 768 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 100 5200,204
device msubckt pfet_03v3 32763 767 32764 768 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 32559 767 32560 768 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 100 5200,204
device msubckt pfet_03v3 38849 1172 38850 1173 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 38295 1172 38296 1173 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 8800,376
device msubckt pfet_03v3 38023 1172 38024 1173 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 37751 1172 37752 1173 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 5200,204
device msubckt pfet_03v3 37479 1172 37480 1173 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 36963 1172 36964 1173 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 8800,376
device msubckt pfet_03v3 36691 1172 36692 1173 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 36419 1172 36420 1173 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 5200,204
device msubckt pfet_03v3 36147 1172 36148 1173 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 35631 1175 35632 1176 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 35053 956 35054 957 l=168 w=100 "VDD" "VCTRL_OBV" 336 0 "VDD" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 8800,376
device msubckt pfet_03v3 34693 956 34694 957 l=168 w=100 "VDD" "VCTRL_OBV" 336 0 "VDD" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 8800,376
device msubckt pfet_03v3 31962 806 31963 807 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.OUT" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 31758 806 31759 807 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.OUT" 100 5200,204
device msubckt pfet_03v3 31554 806 31555 807 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.OUT" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 31350 806 31351 807 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.OUT" 100 5200,204
device msubckt nfet_03v3 27842 440 27843 441 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 27442 441 27443 442 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 27170 441 27171 442 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 26898 441 26899 442 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 26626 441 26627 442 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 26354 441 26355 442 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 26082 441 26083 442 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 25810 441 25811 442 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 25538 441 25539 442 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 8800,376 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 25137 441 25138 442 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 30073 768 30074 769 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt pfet_03v3 33171 1003 33172 1004 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 32967 1003 32968 1004 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 100 5200,204
device msubckt pfet_03v3 32763 1003 32764 1004 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 32559 1003 32560 1004 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 100 5200,204
device msubckt nfet_03v3 29671 769 29672 770 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUT" 336 0 "a_25706_n567#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 8800,376
device msubckt nfet_03v3 29399 769 29400 770 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 29127 769 29128 770 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUTB" 336 0 "a_25706_n567#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 5200,204
device msubckt nfet_03v3 28855 769 28856 770 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.OUT" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 8800,376 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 28454 769 28455 770 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt pfet_03v3 31962 1042 31963 1043 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.OUT" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 31758 1042 31759 1043 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.OUT" 100 5200,204
device msubckt pfet_03v3 31554 1042 31555 1043 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.OUT" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 31350 1042 31351 1043 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_4.IN" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.OUT" 100 5200,204
device msubckt nfet_03v3 27842 769 27843 770 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 27442 769 27443 770 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 27170 769 27171 770 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 26898 769 26899 770 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 26626 769 26627 770 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 26354 769 26355 770 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 26082 769 26083 770 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 25810 769 25811 770 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_25706_n567#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 25538 769 25539 770 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 8800,376 "a_25706_n567#" 100 5200,204
device msubckt nfet_03v3 25136 769 25137 770 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt pfet_03v3 35054 1446 35055 1447 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 34690 1442 34691 1443 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 29324 1857 29325 1858 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 28960 1853 28961 1854 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 56252 3683 56253 3684 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VDD_TEST" 560 49280,1296
device msubckt pfet_03v3 56048 3683 56049 3684 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "VDD_TEST" 560 29120,664 "OUT" 560 29120,664
device msubckt pfet_03v3 55844 3683 55845 3684 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 55640 3683 55641 3684 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "VDD_TEST" 560 29120,664 "OUT" 560 29120,664
device msubckt pfet_03v3 55436 3683 55437 3684 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 55232 3683 55233 3684 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "VDD_TEST" 560 29120,664 "OUT" 560 29120,664
device msubckt pfet_03v3 55028 3683 55029 3684 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 54824 3683 54825 3684 l=100 w=560 "VDD_TEST" "a_50708_569#" 200 0 "VDD_TEST" 560 29120,664 "OUT" 560 29120,664
device msubckt pfet_03v3 54620 3683 54621 3684 l=100 w=560 "VDD_TEST" "a_50810_1389#" 200 0 "a_50708_569#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 54416 3683 54417 3684 l=100 w=560 "VDD_TEST" "a_50810_1389#" 200 0 "VDD_TEST" 560 29120,664 "a_50708_569#" 560 29120,664
device msubckt pfet_03v3 54212 3683 54213 3684 l=100 w=560 "VDD_TEST" "a_50810_1389#" 200 0 "a_50708_569#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 54008 3683 54009 3684 l=100 w=560 "VDD_TEST" "a_50810_1389#" 200 0 "VDD_TEST" 560 29120,664 "a_50708_569#" 560 29120,664
device msubckt pfet_03v3 53804 3683 53805 3684 l=100 w=560 "VDD_TEST" "a_50810_1389#" 200 0 "a_50708_569#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 53600 3683 53601 3684 l=100 w=560 "VDD_TEST" "a_50810_1389#" 200 0 "VDD_TEST" 560 29120,664 "a_50708_569#" 560 29120,664
device msubckt pfet_03v3 53396 3683 53397 3684 l=100 w=560 "VDD_TEST" "a_50810_1389#" 200 0 "a_50708_569#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 53192 3683 53193 3684 l=100 w=560 "VDD_TEST" "a_50810_1389#" 200 0 "VDD_TEST" 560 29120,664 "a_50708_569#" 560 29120,664
device msubckt pfet_03v3 52988 3683 52989 3684 l=100 w=560 "VDD_TEST" "a_50810_1389#" 200 0 "a_50708_569#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 52784 3683 52785 3684 l=100 w=560 "VDD_TEST" "a_50810_1389#" 200 0 "VDD_TEST" 560 29120,664 "a_50708_569#" 560 29120,664
device msubckt pfet_03v3 52580 3683 52581 3684 l=100 w=560 "VDD_TEST" "a_50810_1389#" 200 0 "a_50708_569#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 52376 3683 52377 3684 l=100 w=560 "VDD_TEST" "a_50810_1389#" 200 0 "VDD_TEST" 560 29120,664 "a_50708_569#" 560 29120,664
device msubckt pfet_03v3 52172 3683 52173 3684 l=100 w=560 "VDD_TEST" "a_50810_1389#" 200 0 "a_50708_569#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 51968 3683 51969 3684 l=100 w=560 "VDD_TEST" "a_50810_1389#" 200 0 "VDD_TEST" 560 29120,664 "a_50708_569#" 560 29120,664
device msubckt pfet_03v3 51764 3683 51765 3684 l=100 w=560 "VDD_TEST" "a_50810_1389#" 200 0 "a_50708_569#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 51560 3683 51561 3684 l=100 w=560 "VDD_TEST" "a_50810_1389#" 200 0 "VDD_TEST" 560 29120,664 "a_50708_569#" 560 29120,664
device msubckt pfet_03v3 51356 3683 51357 3684 l=100 w=560 "VDD_TEST" "VCO_DFF_C_0.OUT" 200 0 "a_50810_1389#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 51152 3683 51153 3684 l=100 w=560 "VDD_TEST" "VCO_DFF_C_0.OUT" 200 0 "VDD_TEST" 560 29120,664 "a_50810_1389#" 560 29120,664
device msubckt pfet_03v3 50948 3683 50949 3684 l=100 w=560 "VDD_TEST" "VCO_DFF_C_0.OUT" 200 0 "a_50810_1389#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 50744 3683 50745 3684 l=100 w=560 "VDD_TEST" "VCO_DFF_C_0.OUT" 200 0 "VDD_TEST" 560 49280,1296 "a_50810_1389#" 560 29120,664
device msubckt nfet_03v3 38810 2598 38811 2599 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 38408 2598 38409 2599 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 38136 2598 38137 2599 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 37864 2598 37865 2599 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 37592 2598 37593 2599 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 37320 2598 37321 2599 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 37048 2598 37049 2599 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 36776 2598 36777 2599 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 36504 2598 36505 2599 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 8800,376 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 36104 2598 36105 2599 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 35492 2598 35493 2599 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 35091 2598 35092 2599 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 336 0 "a_34443_2598#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 8800,376
device msubckt nfet_03v3 34819 2598 34820 2599 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 34547 2598 34548 2599 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 336 0 "a_34443_2598#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 5200,204
device msubckt nfet_03v3 34275 2598 34276 2599 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 8800,376 "a_34443_2598#" 100 5200,204
device msubckt pfet_03v3 31997 2359 31998 2360 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 31793 2359 31794 2360 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 100 5200,204
device msubckt pfet_03v3 31589 2359 31590 2360 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 31385 2359 31386 2360 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 100 5200,204
device msubckt nfet_03v3 33873 2599 33874 2600 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt pfet_03v3 29321 2343 29322 2344 l=168 w=100 "VDD" "VCTRL_OBV" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 8800,376 "VDD" 100 8800,376
device msubckt pfet_03v3 28961 2343 28962 2344 l=168 w=100 "VDD" "VCTRL_OBV" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 8800,376 "VDD" 100 8800,376
device msubckt pfet_03v3 28315 2192 28316 2193 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 27799 2195 27800 2196 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 8800,376
device msubckt pfet_03v3 27527 2195 27528 2196 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 27255 2195 27256 2196 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 5200,204
device msubckt pfet_03v3 26983 2195 26984 2196 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 26467 2195 26468 2196 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 8800,376
device msubckt pfet_03v3 26195 2195 26196 2196 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 25923 2195 25924 2196 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 5200,204
device msubckt pfet_03v3 25651 2195 25652 2196 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 25097 2195 25098 2196 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt nfet_03v3 38809 2926 38810 2927 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 38408 2926 38409 2927 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 38136 2926 38137 2927 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 37864 2926 37865 2927 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 37592 2926 37593 2927 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 37320 2926 37321 2927 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 37048 2926 37049 2927 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 36776 2926 36777 2927 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 36504 2926 36505 2927 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 8800,376 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 36104 2927 36105 2928 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt pfet_03v3 31997 2595 31998 2596 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 31793 2595 31794 2596 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 100 5200,204
device msubckt pfet_03v3 31589 2595 31590 2596 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 31385 2595 31386 2596 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 100 5200,204
device msubckt pfet_03v3 28317 2603 28318 2604 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt nfet_03v3 31997 2917 31998 2918 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 31793 2917 31794 2918 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 200 0 "VSS" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 100 5200,204
device msubckt nfet_03v3 31589 2917 31590 2918 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 31385 2917 31386 2918 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 200 0 "VSS" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 100 5200,204
device msubckt pfet_03v3 29321 2743 29322 2744 l=168 w=100 "VDD" "VCTRL_OBV" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 28961 2743 28962 2744 l=168 w=100 "VDD" "VCTRL_OBV" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 27799 2605 27800 2606 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 8800,376
device msubckt pfet_03v3 27527 2605 27528 2606 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 27255 2605 27256 2606 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 5200,204
device msubckt pfet_03v3 26983 2605 26984 2606 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 26467 2605 26468 2606 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 8800,376
device msubckt pfet_03v3 26195 2605 26196 2606 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 25923 2605 25924 2606 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 5200,204
device msubckt pfet_03v3 25651 2605 25652 2606 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 25099 2605 25100 2606 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt nfet_03v3 35491 3034 35492 3035 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 35091 3034 35092 3035 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 336 0 "a_34443_2598#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 8800,376
device msubckt nfet_03v3 34819 3034 34820 3035 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 34547 3034 34548 3035 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 336 0 "a_34443_2598#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 5200,204
device msubckt nfet_03v3 34275 3034 34276 3035 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 8800,376 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 33873 3034 33874 3035 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 38810 3262 38811 3263 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 38408 3262 38409 3263 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 38136 3262 38137 3263 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 37864 3262 37865 3263 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 37592 3262 37593 3263 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 37320 3262 37321 3263 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 37048 3262 37049 3263 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 36776 3262 36777 3263 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 36504 3262 36505 3263 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 8800,376 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 36104 3262 36105 3263 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 35491 3430 35492 3431 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 35091 3430 35092 3431 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 336 0 "a_34443_2598#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 8800,376
device msubckt nfet_03v3 34819 3430 34820 3431 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 34547 3430 34548 3431 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 336 0 "a_34443_2598#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 5200,204
device msubckt nfet_03v3 34275 3430 34276 3431 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 8800,376 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 33871 3430 33872 3431 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 38808 3598 38809 3599 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 38408 3598 38409 3599 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 38136 3598 38137 3599 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 37864 3598 37865 3599 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 37592 3598 37593 3599 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 37320 3598 37321 3599 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 37048 3598 37049 3599 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 36776 3598 36777 3599 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 36504 3598 36505 3599 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 8800,376 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 36104 3598 36105 3599 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 31997 3421 31998 3422 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 31793 3421 31794 3422 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 200 0 "VSS" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 100 5200,204
device msubckt nfet_03v3 31589 3421 31590 3422 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 31385 3421 31386 3422 l=100 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 200 0 "VSS" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 100 5200,204
device msubckt pfet_03v3 29321 3015 29322 3016 l=168 w=100 "VDD" "VCTRL_OBV" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 5200,204
device msubckt pfet_03v3 28961 3015 28962 3016 l=168 w=100 "VDD" "VCTRL_OBV" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 5200,204
device msubckt pfet_03v3 28319 3011 28320 3012 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 27799 3015 27800 3016 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 8800,376
device msubckt pfet_03v3 27527 3015 27528 3016 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 27255 3015 27256 3016 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 5200,204
device msubckt pfet_03v3 26983 3015 26984 3016 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 26467 3015 26468 3016 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 8800,376
device msubckt pfet_03v3 26195 3015 26196 3016 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 25923 3015 25924 3016 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 5200,204
device msubckt pfet_03v3 25651 3015 25652 3016 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 25099 3017 25100 3018 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 29321 3287 29322 3288 l=168 w=100 "VDD" "VCTRL_OBV" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 28961 3287 28962 3288 l=168 w=100 "VDD" "VCTRL_OBV" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt nfet_03v3 38809 3934 38810 3935 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 38408 3934 38409 3935 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 38136 3934 38137 3935 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 37864 3934 37865 3935 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 37592 3934 37593 3935 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 37320 3934 37321 3935 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 37048 3934 37049 3935 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 36776 3934 36777 3935 l=168 w=100 "VSS" "VCTRL2" 336 0 "a_34443_2598#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 36504 3934 36505 3935 l=168 w=100 "VSS" "VCTRL2" 336 0 "VSS" 100 8800,376 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 36104 3934 36105 3935 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 35491 3866 35492 3867 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 35091 3866 35092 3867 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 336 0 "a_34443_2598#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 8800,376
device msubckt nfet_03v3 34819 3866 34820 3867 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 34547 3866 34548 3867 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 336 0 "a_34443_2598#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 5200,204
device msubckt nfet_03v3 34275 3866 34276 3867 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 8800,376 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 33869 3866 33870 3867 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt pfet_03v3 31997 3743 31998 3744 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 31793 3743 31794 3744 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 100 5200,204
device msubckt pfet_03v3 31589 3743 31590 3744 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 31385 3743 31386 3744 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 100 5200,204
device msubckt pfet_03v3 29321 3559 29322 3560 l=168 w=100 "VDD" "VCTRL_OBV" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 8800,376
device msubckt pfet_03v3 28961 3559 28962 3560 l=168 w=100 "VDD" "VCTRL_OBV" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 8800,376
device msubckt pfet_03v3 28315 3425 28316 3426 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 27799 3425 27800 3426 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 8800,376
device msubckt pfet_03v3 27527 3425 27528 3426 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 27255 3425 27256 3426 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 5200,204
device msubckt pfet_03v3 26983 3425 26984 3426 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 26467 3425 26468 3426 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 8800,376
device msubckt pfet_03v3 26195 3425 26196 3426 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 25923 3425 25924 3426 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 336 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 100 5200,204
device msubckt pfet_03v3 25651 3425 25652 3426 l=168 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_0.IN" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 25099 3427 25100 3428 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 31997 3979 31998 3980 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 31793 3979 31794 3980 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 200 0 "VDD" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 100 5200,204
device msubckt pfet_03v3 31589 3979 31590 3980 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 200 0 "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 31385 3979 31386 3980 l=100 w=100 "VDD" "VCO_DFF_C_0.VCO_C_0.INV_2_5.IN" 200 0 "VDD" 100 8800,376 "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 100 5200,204
device msubckt nfet_03v3 35491 4242 35492 4243 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 35091 4242 35092 4243 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 336 0 "a_34443_2598#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 8800,376
device msubckt nfet_03v3 34819 4242 34820 4243 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 5200,204 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 34547 4242 34548 4243 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_0.OUT" 336 0 "a_34443_2598#" 100 5200,204 "VCO_DFF_C_0.VCO_C_0.INV_2_2.IN" 100 5200,204
device msubckt nfet_03v3 34275 4242 34276 4243 l=168 w=100 "VSS" "VCO_DFF_C_0.VCO_C_0.INV_2_5.OUT" 336 0 "VCO_DFF_C_0.VCO_C_0.INV_2_3.IN" 100 8800,376 "a_34443_2598#" 100 5200,204
device msubckt nfet_03v3 33869 4242 33870 4243 l=168 w=100 "VSS" "VSS" 336 0 "VSS" 0 0 "VSS" 200 8800,376
device msubckt nfet_03v3 45785 5035 45786 5036 l=100 w=168 "VSS" "A_MUX_0.Tr_Gate_1.CLK" 200 0 "VCTRL_OBV" 168 14784,512 "CP_1_0.VCTRL" 168 14784,512
device msubckt nfet_03v3 45450 5035 45451 5036 l=100 w=168 "VSS" "A_MUX_0.Tr_Gate_1.CLK" 200 0 "CP_1_0.VCTRL" 168 8736,272 "VCTRL_OBV" 168 14784,512
device msubckt nfet_03v3 45246 5035 45247 5036 l=100 w=168 "VSS" "A_MUX_0.Tr_Gate_1.CLK" 200 0 "VCTRL_OBV" 168 14784,512 "CP_1_0.VCTRL" 168 8736,272
device msubckt nfet_03v3 44613 4993 44614 4994 l=100 w=100 "VSS" "S4" 200 0 "A_MUX_0.Tr_Gate_1.CLK" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 44409 4993 44410 4994 l=100 w=100 "VSS" "S4" 200 0 "VSS" 100 5200,204 "A_MUX_0.Tr_Gate_1.CLK" 100 5200,204
device msubckt nfet_03v3 44205 4993 44206 4994 l=100 w=100 "VSS" "S4" 200 0 "A_MUX_0.Tr_Gate_1.CLK" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 44001 4993 44002 4994 l=100 w=100 "VSS" "S4" 200 0 "VSS" 100 8800,376 "A_MUX_0.Tr_Gate_1.CLK" 100 5200,204
device msubckt nfet_03v3 63999 5377 64000 5378 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 63795 5377 63796 5378 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 63591 5377 63592 5378 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 63387 5377 63388 5378 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 63183 5377 63184 5378 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 62979 5377 62980 5378 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 62775 5377 62776 5378 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 62571 5377 62572 5378 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 62367 5377 62368 5378 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 62163 5377 62164 5378 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 61959 5377 61960 5378 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 61755 5377 61756 5378 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 61551 5377 61552 5378 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 61347 5377 61348 5378 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 61143 5377 61144 5378 l=100 w=560 "VSS" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 60939 5377 60940 5378 l=100 w=560 "VSS" "a_58489_5253#" 200 0 "VSS" 560 29120,664 "A1" 560 29120,664
device msubckt nfet_03v3 60735 5377 60736 5378 l=100 w=560 "VSS" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 60531 5377 60532 5378 l=100 w=560 "VSS" "a_58489_5253#" 200 0 "VSS" 560 29120,664 "A1" 560 29120,664
device msubckt nfet_03v3 60327 5377 60328 5378 l=100 w=560 "VSS" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 60123 5377 60124 5378 l=100 w=560 "VSS" "a_58489_5253#" 200 0 "VSS" 560 29120,664 "A1" 560 29120,664
device msubckt nfet_03v3 59919 5377 59920 5378 l=100 w=560 "VSS" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 59715 5377 59716 5378 l=100 w=560 "VSS" "a_58489_5253#" 200 0 "VSS" 560 29120,664 "A1" 560 29120,664
device msubckt nfet_03v3 59511 5377 59512 5378 l=100 w=560 "VSS" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 59307 5377 59308 5378 l=100 w=560 "VSS" "a_58489_5253#" 200 0 "VSS" 560 29120,664 "A1" 560 29120,664
device msubckt nfet_03v3 59103 5377 59104 5378 l=100 w=560 "VSS" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 58899 5377 58900 5378 l=100 w=560 "VSS" "a_58489_5253#" 200 0 "VSS" 560 29120,664 "A1" 560 29120,664
device msubckt nfet_03v3 58695 5377 58696 5378 l=100 w=560 "VSS" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 58491 5377 58492 5378 l=100 w=560 "VSS" "a_58489_5253#" 200 0 "VSS" 560 49280,1296 "A1" 560 29120,664
device msubckt nfet_03v3 56038 5370 56039 5371 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 55834 5370 55835 5371 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 55630 5370 55631 5371 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 55426 5370 55427 5371 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 55222 5370 55223 5371 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 55018 5370 55019 5371 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 54814 5370 54815 5371 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 54610 5370 54611 5371 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 54406 5370 54407 5371 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 54202 5370 54203 5371 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 53998 5370 53999 5371 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 53794 5370 53795 5371 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 53590 5370 53591 5371 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 53386 5370 53387 5371 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 53182 5370 53183 5371 l=100 w=560 "VSS" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 52978 5370 52979 5371 l=100 w=560 "VSS" "a_50528_5246#" 200 0 "VSS" 560 29120,664 "OUTB" 560 29120,664
device msubckt nfet_03v3 52774 5370 52775 5371 l=100 w=560 "VSS" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 52570 5370 52571 5371 l=100 w=560 "VSS" "a_50528_5246#" 200 0 "VSS" 560 29120,664 "OUTB" 560 29120,664
device msubckt nfet_03v3 52366 5370 52367 5371 l=100 w=560 "VSS" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 52162 5370 52163 5371 l=100 w=560 "VSS" "a_50528_5246#" 200 0 "VSS" 560 29120,664 "OUTB" 560 29120,664
device msubckt nfet_03v3 51958 5370 51959 5371 l=100 w=560 "VSS" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 51754 5370 51755 5371 l=100 w=560 "VSS" "a_50528_5246#" 200 0 "VSS" 560 29120,664 "OUTB" 560 29120,664
device msubckt nfet_03v3 51550 5370 51551 5371 l=100 w=560 "VSS" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 51346 5370 51347 5371 l=100 w=560 "VSS" "a_50528_5246#" 200 0 "VSS" 560 29120,664 "OUTB" 560 29120,664
device msubckt nfet_03v3 51142 5370 51143 5371 l=100 w=560 "VSS" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 50938 5370 50939 5371 l=100 w=560 "VSS" "a_50528_5246#" 200 0 "VSS" 560 29120,664 "OUTB" 560 29120,664
device msubckt nfet_03v3 50734 5370 50735 5371 l=100 w=560 "VSS" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 50530 5370 50531 5371 l=100 w=560 "VSS" "a_50528_5246#" 200 0 "VSS" 560 49280,1296 "OUTB" 560 29120,664
device msubckt nfet_03v3 43356 5033 43357 5034 l=100 w=168 "VSS" "S4" 200 0 "VCTRL_IN" 168 8736,272 "VCTRL_OBV" 168 14784,512
device msubckt nfet_03v3 43152 5033 43153 5034 l=100 w=168 "VSS" "S4" 200 0 "VCTRL_OBV" 168 14784,512 "VCTRL_IN" 168 8736,272
device msubckt nfet_03v3 42817 5033 42818 5034 l=100 w=168 "VSS" "S4" 200 0 "VCTRL_IN" 168 14784,512 "VCTRL_OBV" 168 14784,512
device msubckt pfet_03v3 29321 3988 29322 3989 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt pfet_03v3 28962 3988 28963 3989 l=168 w=100 "VDD" "VDD" 336 0 "VDD" 0 0 "VDD" 200 8800,376
device msubckt nfet_03v3 12047 3241 12048 3242 l=100 w=560 "VSS" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VSS" 560 49280,1296
device msubckt nfet_03v3 11843 3241 11844 3242 l=100 w=560 "VSS" "a_6505_4677#" 200 0 "VSS" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt nfet_03v3 11639 3241 11640 3242 l=100 w=560 "VSS" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 11435 3241 11436 3242 l=100 w=560 "VSS" "a_6505_4677#" 200 0 "VSS" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt nfet_03v3 11231 3241 11232 3242 l=100 w=560 "VSS" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 11027 3241 11028 3242 l=100 w=560 "VSS" "a_6505_4677#" 200 0 "VSS" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt nfet_03v3 10823 3241 10824 3242 l=100 w=560 "VSS" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 10619 3241 10620 3242 l=100 w=560 "VSS" "a_6505_4677#" 200 0 "VSS" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt nfet_03v3 10415 3241 10416 3242 l=100 w=560 "VSS" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 10211 3241 10212 3242 l=100 w=560 "VSS" "a_6505_4677#" 200 0 "VSS" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt nfet_03v3 10007 3241 10008 3242 l=100 w=560 "VSS" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 9803 3241 9804 3242 l=100 w=560 "VSS" "a_6505_4677#" 200 0 "VSS" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt nfet_03v3 9599 3241 9600 3242 l=100 w=560 "VSS" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 9395 3241 9396 3242 l=100 w=560 "VSS" "a_6505_4677#" 200 0 "VSS" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt nfet_03v3 9191 3241 9192 3242 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 8987 3241 8988 3242 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 8783 3241 8784 3242 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 8579 3241 8580 3242 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 8375 3241 8376 3242 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 8171 3241 8172 3242 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 7967 3241 7968 3242 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 7763 3241 7764 3242 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 7559 3241 7560 3242 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 7355 3241 7356 3242 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 7151 3241 7152 3242 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 6947 3241 6948 3242 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 6743 3241 6744 3242 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 6539 3241 6540 3242 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 49280,1296
device msubckt nfet_03v3 12047 3937 12048 3938 l=100 w=560 "VSS" "Tappered_Buffer_8.IN" 200 0 "a_8137_6071#" 560 29120,664 "VSS" 560 49280,1296
device msubckt nfet_03v3 11843 3937 11844 3938 l=100 w=560 "VSS" "Tappered_Buffer_8.IN" 200 0 "VSS" 560 29120,664 "a_8137_6071#" 560 29120,664
device msubckt nfet_03v3 11639 3937 11640 3938 l=100 w=560 "VSS" "a_8137_6071#" 200 0 "a_6505_4677#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 11435 3937 11436 3938 l=100 w=560 "VSS" "a_8137_6071#" 200 0 "VSS" 560 29120,664 "a_6505_4677#" 560 29120,664
device msubckt nfet_03v3 11231 3937 11232 3938 l=100 w=560 "VSS" "a_8137_6071#" 200 0 "a_6505_4677#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 11027 3937 11028 3938 l=100 w=560 "VSS" "a_8137_6071#" 200 0 "VSS" 560 29120,664 "a_6505_4677#" 560 29120,664
device msubckt nfet_03v3 10823 3937 10824 3938 l=100 w=560 "VSS" "a_8137_6071#" 200 0 "a_6505_4677#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 10619 3937 10620 3938 l=100 w=560 "VSS" "a_8137_6071#" 200 0 "VSS" 560 29120,664 "a_6505_4677#" 560 29120,664
device msubckt nfet_03v3 10415 3937 10416 3938 l=100 w=560 "VSS" "a_8137_6071#" 200 0 "a_6505_4677#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 10211 3937 10212 3938 l=100 w=560 "VSS" "a_8137_6071#" 200 0 "VSS" 560 29120,664 "a_6505_4677#" 560 29120,664
device msubckt nfet_03v3 10007 3937 10008 3938 l=100 w=560 "VSS" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 9803 3937 9804 3938 l=100 w=560 "VSS" "a_6505_4677#" 200 0 "VSS" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt nfet_03v3 9599 3937 9600 3938 l=100 w=560 "VSS" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 9395 3937 9396 3938 l=100 w=560 "VSS" "a_6505_4677#" 200 0 "VSS" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt nfet_03v3 9191 3937 9192 3938 l=100 w=560 "VSS" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 8987 3937 8988 3938 l=100 w=560 "VSS" "a_6505_4677#" 200 0 "VSS" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt nfet_03v3 8783 3937 8784 3938 l=100 w=560 "VSS" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 8579 3937 8580 3938 l=100 w=560 "VSS" "a_6505_4677#" 200 0 "VSS" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt nfet_03v3 8375 3937 8376 3938 l=100 w=560 "VSS" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 8171 3937 8172 3938 l=100 w=560 "VSS" "a_6505_4677#" 200 0 "VSS" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt nfet_03v3 7967 3937 7968 3938 l=100 w=560 "VSS" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 7763 3937 7764 3938 l=100 w=560 "VSS" "a_6505_4677#" 200 0 "VSS" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt nfet_03v3 7559 3937 7560 3938 l=100 w=560 "VSS" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 7355 3937 7356 3938 l=100 w=560 "VSS" "a_6505_4677#" 200 0 "VSS" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt nfet_03v3 7151 3937 7152 3938 l=100 w=560 "VSS" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 6947 3937 6948 3938 l=100 w=560 "VSS" "a_6505_4677#" 200 0 "VSS" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt nfet_03v3 6743 3937 6744 3938 l=100 w=560 "VSS" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 6539 3937 6540 3938 l=100 w=560 "VSS" "a_6505_4677#" 200 0 "VSS" 560 49280,1296 "DN_OUT" 560 29120,664
device msubckt nfet_03v3 45785 5339 45786 5340 l=100 w=168 "VSS" "A_MUX_0.Tr_Gate_1.CLK" 200 0 "VCTRL_OBV" 168 14784,512 "CP_1_0.VCTRL" 168 14784,512
device msubckt nfet_03v3 45450 5339 45451 5340 l=100 w=168 "VSS" "A_MUX_0.Tr_Gate_1.CLK" 200 0 "VSS" 168 8736,272 "a_45158_5339#" 168 14784,512
device msubckt nfet_03v3 45246 5339 45247 5340 l=100 w=168 "VSS" "A_MUX_0.Tr_Gate_1.CLK" 200 0 "a_45158_5339#" 168 14784,512 "VSS" 168 8736,272
device msubckt pfet_03v3 44613 5315 44614 5316 l=100 w=100 "VDD" "S4" 200 0 "A_MUX_0.Tr_Gate_1.CLK" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 44409 5315 44410 5316 l=100 w=100 "VDD" "S4" 200 0 "VDD" 100 5200,204 "A_MUX_0.Tr_Gate_1.CLK" 100 5200,204
device msubckt pfet_03v3 44205 5315 44206 5316 l=100 w=100 "VDD" "S4" 200 0 "A_MUX_0.Tr_Gate_1.CLK" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 44001 5315 44002 5316 l=100 w=100 "VDD" "S4" 200 0 "VDD" 100 8800,376 "A_MUX_0.Tr_Gate_1.CLK" 100 5200,204
device msubckt pfet_03v3 12013 4721 12014 4722 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VDD_TEST" 560 49280,1296
device msubckt pfet_03v3 11809 4721 11810 4722 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "VDD_TEST" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt pfet_03v3 11605 4721 11606 4722 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 11401 4721 11402 4722 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "VDD_TEST" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt pfet_03v3 11197 4721 11198 4722 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 10993 4721 10994 4722 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "VDD_TEST" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt pfet_03v3 10789 4721 10790 4722 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 10585 4721 10586 4722 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "VDD_TEST" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt pfet_03v3 10381 4721 10382 4722 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 10177 4721 10178 4722 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "VDD_TEST" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt pfet_03v3 9973 4721 9974 4722 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 9769 4721 9770 4722 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "VDD_TEST" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt pfet_03v3 9565 4721 9566 4722 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 9361 4721 9362 4722 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "VDD_TEST" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt pfet_03v3 9157 4721 9158 4722 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 8953 4721 8954 4722 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "VDD_TEST" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt pfet_03v3 8749 4721 8750 4722 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 8545 4721 8546 4722 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "VDD_TEST" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt pfet_03v3 8341 4721 8342 4722 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 8137 4721 8138 4722 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "VDD_TEST" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt pfet_03v3 7933 4721 7934 4722 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 7729 4721 7730 4722 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "VDD_TEST" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt pfet_03v3 7525 4721 7526 4722 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 7321 4721 7322 4722 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "VDD_TEST" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt pfet_03v3 7117 4721 7118 4722 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 6913 4721 6914 4722 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "VDD_TEST" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt pfet_03v3 6709 4721 6710 4722 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 6505 4721 6506 4722 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "VDD_TEST" 560 49280,1296 "DN_OUT" 560 29120,664
device msubckt nfet_03v3 43356 5337 43357 5338 l=100 w=168 "VSS" "S4" 200 0 "VSS" 168 8736,272 "a_42763_5679#" 168 14784,512
device msubckt nfet_03v3 43152 5337 43153 5338 l=100 w=168 "VSS" "S4" 200 0 "a_42763_5679#" 168 14784,512 "VSS" 168 8736,272
device msubckt nfet_03v3 42817 5337 42818 5338 l=100 w=168 "VSS" "S4" 200 0 "VCTRL_IN" 168 14784,512 "VCTRL_OBV" 168 14784,512
device msubckt pfet_03v3 44613 5551 44614 5552 l=100 w=100 "VDD" "S4" 200 0 "A_MUX_0.Tr_Gate_1.CLK" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 44409 5551 44410 5552 l=100 w=100 "VDD" "S4" 200 0 "VDD" 100 5200,204 "A_MUX_0.Tr_Gate_1.CLK" 100 5200,204
device msubckt pfet_03v3 44205 5551 44206 5552 l=100 w=100 "VDD" "S4" 200 0 "A_MUX_0.Tr_Gate_1.CLK" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 44001 5551 44002 5552 l=100 w=100 "VDD" "S4" 200 0 "VDD" 100 8800,376 "A_MUX_0.Tr_Gate_1.CLK" 100 5200,204
device msubckt pfet_03v3 45839 5725 45840 5726 l=100 w=168 "VDD" "a_45158_5339#" 200 0 "VCTRL_OBV" 168 8736,272 "CP_1_0.VCTRL" 168 14784,512
device msubckt pfet_03v3 45635 5725 45636 5726 l=100 w=168 "VDD" "a_45158_5339#" 200 0 "CP_1_0.VCTRL" 168 8736,272 "VCTRL_OBV" 168 8736,272
device msubckt pfet_03v3 45431 5725 45432 5726 l=100 w=168 "VDD" "a_45158_5339#" 200 0 "VCTRL_OBV" 168 8736,272 "CP_1_0.VCTRL" 168 8736,272
device msubckt pfet_03v3 45227 5725 45228 5726 l=100 w=168 "VDD" "a_45158_5339#" 200 0 "CP_1_0.VCTRL" 168 14784,512 "VCTRL_OBV" 168 8736,272
device msubckt pfet_03v3 43375 5723 43376 5724 l=100 w=168 "VDD" "a_42763_5679#" 200 0 "VCTRL_OBV" 168 8736,272 "VCTRL_IN" 168 14784,512
device msubckt pfet_03v3 43171 5723 43172 5724 l=100 w=168 "VDD" "a_42763_5679#" 200 0 "VCTRL_IN" 168 8736,272 "VCTRL_OBV" 168 8736,272
device msubckt pfet_03v3 42967 5723 42968 5724 l=100 w=168 "VDD" "a_42763_5679#" 200 0 "VCTRL_OBV" 168 8736,272 "VCTRL_IN" 168 8736,272
device msubckt pfet_03v3 42763 5723 42764 5724 l=100 w=168 "VDD" "a_42763_5679#" 200 0 "VCTRL_IN" 168 14784,512 "VCTRL_OBV" 168 8736,272
device msubckt nfet_03v3 63999 6073 64000 6074 l=100 w=560 "VSS" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VSS" 560 49280,1296
device msubckt nfet_03v3 63795 6073 63796 6074 l=100 w=560 "VSS" "a_58489_5253#" 200 0 "VSS" 560 29120,664 "A1" 560 29120,664
device msubckt nfet_03v3 63591 6073 63592 6074 l=100 w=560 "VSS" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 63387 6073 63388 6074 l=100 w=560 "VSS" "a_58489_5253#" 200 0 "VSS" 560 29120,664 "A1" 560 29120,664
device msubckt nfet_03v3 63183 6073 63184 6074 l=100 w=560 "VSS" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 62979 6073 62980 6074 l=100 w=560 "VSS" "a_58489_5253#" 200 0 "VSS" 560 29120,664 "A1" 560 29120,664
device msubckt nfet_03v3 62775 6073 62776 6074 l=100 w=560 "VSS" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 62571 6073 62572 6074 l=100 w=560 "VSS" "a_58489_5253#" 200 0 "VSS" 560 29120,664 "A1" 560 29120,664
device msubckt nfet_03v3 62367 6073 62368 6074 l=100 w=560 "VSS" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 62163 6073 62164 6074 l=100 w=560 "VSS" "a_58489_5253#" 200 0 "VSS" 560 29120,664 "A1" 560 29120,664
device msubckt nfet_03v3 61959 6073 61960 6074 l=100 w=560 "VSS" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 61755 6073 61756 6074 l=100 w=560 "VSS" "a_58489_5253#" 200 0 "VSS" 560 29120,664 "A1" 560 29120,664
device msubckt nfet_03v3 61551 6073 61552 6074 l=100 w=560 "VSS" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 61347 6073 61348 6074 l=100 w=560 "VSS" "a_58489_5253#" 200 0 "VSS" 560 29120,664 "A1" 560 29120,664
device msubckt nfet_03v3 61143 6073 61144 6074 l=100 w=560 "VSS" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 60939 6073 60940 6074 l=100 w=560 "VSS" "a_58489_5253#" 200 0 "VSS" 560 29120,664 "A1" 560 29120,664
device msubckt nfet_03v3 60735 6073 60736 6074 l=100 w=560 "VSS" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 60531 6073 60532 6074 l=100 w=560 "VSS" "a_58489_5253#" 200 0 "VSS" 560 29120,664 "A1" 560 29120,664
device msubckt nfet_03v3 60327 6073 60328 6074 l=100 w=560 "VSS" "a_58591_6073#" 200 0 "a_58489_5253#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 60123 6073 60124 6074 l=100 w=560 "VSS" "a_58591_6073#" 200 0 "VSS" 560 29120,664 "a_58489_5253#" 560 29120,664
device msubckt nfet_03v3 59919 6073 59920 6074 l=100 w=560 "VSS" "a_58591_6073#" 200 0 "a_58489_5253#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 59715 6073 59716 6074 l=100 w=560 "VSS" "a_58591_6073#" 200 0 "VSS" 560 29120,664 "a_58489_5253#" 560 29120,664
device msubckt nfet_03v3 59511 6073 59512 6074 l=100 w=560 "VSS" "a_58591_6073#" 200 0 "a_58489_5253#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 59307 6073 59308 6074 l=100 w=560 "VSS" "a_58591_6073#" 200 0 "VSS" 560 29120,664 "a_58489_5253#" 560 29120,664
device msubckt nfet_03v3 59103 6073 59104 6074 l=100 w=560 "VSS" "a_58591_6073#" 200 0 "a_58489_5253#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 58899 6073 58900 6074 l=100 w=560 "VSS" "a_58591_6073#" 200 0 "VSS" 560 29120,664 "a_58489_5253#" 560 29120,664
device msubckt nfet_03v3 58695 6073 58696 6074 l=100 w=560 "VSS" "VCO_DFF_C_0.OUTB" 200 0 "a_58591_6073#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 58491 6073 58492 6074 l=100 w=560 "VSS" "VCO_DFF_C_0.OUTB" 200 0 "VSS" 560 49280,1296 "a_58591_6073#" 560 29120,664
device msubckt nfet_03v3 56038 6066 56039 6067 l=100 w=560 "VSS" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VSS" 560 49280,1296
device msubckt nfet_03v3 55834 6066 55835 6067 l=100 w=560 "VSS" "a_50528_5246#" 200 0 "VSS" 560 29120,664 "OUTB" 560 29120,664
device msubckt nfet_03v3 55630 6066 55631 6067 l=100 w=560 "VSS" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 55426 6066 55427 6067 l=100 w=560 "VSS" "a_50528_5246#" 200 0 "VSS" 560 29120,664 "OUTB" 560 29120,664
device msubckt nfet_03v3 55222 6066 55223 6067 l=100 w=560 "VSS" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 55018 6066 55019 6067 l=100 w=560 "VSS" "a_50528_5246#" 200 0 "VSS" 560 29120,664 "OUTB" 560 29120,664
device msubckt nfet_03v3 54814 6066 54815 6067 l=100 w=560 "VSS" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 54610 6066 54611 6067 l=100 w=560 "VSS" "a_50528_5246#" 200 0 "VSS" 560 29120,664 "OUTB" 560 29120,664
device msubckt nfet_03v3 54406 6066 54407 6067 l=100 w=560 "VSS" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 54202 6066 54203 6067 l=100 w=560 "VSS" "a_50528_5246#" 200 0 "VSS" 560 29120,664 "OUTB" 560 29120,664
device msubckt nfet_03v3 53998 6066 53999 6067 l=100 w=560 "VSS" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 53794 6066 53795 6067 l=100 w=560 "VSS" "a_50528_5246#" 200 0 "VSS" 560 29120,664 "OUTB" 560 29120,664
device msubckt nfet_03v3 53590 6066 53591 6067 l=100 w=560 "VSS" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 53386 6066 53387 6067 l=100 w=560 "VSS" "a_50528_5246#" 200 0 "VSS" 560 29120,664 "OUTB" 560 29120,664
device msubckt nfet_03v3 53182 6066 53183 6067 l=100 w=560 "VSS" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 52978 6066 52979 6067 l=100 w=560 "VSS" "a_50528_5246#" 200 0 "VSS" 560 29120,664 "OUTB" 560 29120,664
device msubckt nfet_03v3 52774 6066 52775 6067 l=100 w=560 "VSS" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 52570 6066 52571 6067 l=100 w=560 "VSS" "a_50528_5246#" 200 0 "VSS" 560 29120,664 "OUTB" 560 29120,664
device msubckt nfet_03v3 52366 6066 52367 6067 l=100 w=560 "VSS" "a_50630_6066#" 200 0 "a_50528_5246#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 52162 6066 52163 6067 l=100 w=560 "VSS" "a_50630_6066#" 200 0 "VSS" 560 29120,664 "a_50528_5246#" 560 29120,664
device msubckt nfet_03v3 51958 6066 51959 6067 l=100 w=560 "VSS" "a_50630_6066#" 200 0 "a_50528_5246#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 51754 6066 51755 6067 l=100 w=560 "VSS" "a_50630_6066#" 200 0 "VSS" 560 29120,664 "a_50528_5246#" 560 29120,664
device msubckt nfet_03v3 51550 6066 51551 6067 l=100 w=560 "VSS" "a_50630_6066#" 200 0 "a_50528_5246#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 51346 6066 51347 6067 l=100 w=560 "VSS" "a_50630_6066#" 200 0 "VSS" 560 29120,664 "a_50528_5246#" 560 29120,664
device msubckt nfet_03v3 51142 6066 51143 6067 l=100 w=560 "VSS" "a_50630_6066#" 200 0 "a_50528_5246#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 50938 6066 50939 6067 l=100 w=560 "VSS" "a_50630_6066#" 200 0 "VSS" 560 29120,664 "a_50528_5246#" 560 29120,664
device msubckt nfet_03v3 50734 6066 50735 6067 l=100 w=560 "VSS" "VCO_DFF_C_0.OUTB" 200 0 "a_50630_6066#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 50530 6066 50531 6067 l=100 w=560 "VSS" "VCO_DFF_C_0.OUTB" 200 0 "VSS" 560 49280,1296 "a_50630_6066#" 560 29120,664
device msubckt pfet_03v3 12013 5417 12014 5418 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VDD_TEST" 560 49280,1296
device msubckt pfet_03v3 11809 5417 11810 5418 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "VDD_TEST" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt pfet_03v3 11605 5417 11606 5418 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 11401 5417 11402 5418 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "VDD_TEST" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt pfet_03v3 11197 5417 11198 5418 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 10993 5417 10994 5418 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "VDD_TEST" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt pfet_03v3 10789 5417 10790 5418 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 10585 5417 10586 5418 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "VDD_TEST" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt pfet_03v3 10381 5417 10382 5418 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 10177 5417 10178 5418 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "VDD_TEST" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt pfet_03v3 9973 5417 9974 5418 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 9769 5417 9770 5418 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "VDD_TEST" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt pfet_03v3 9565 5417 9566 5418 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 9361 5417 9362 5418 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "VDD_TEST" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt pfet_03v3 9157 5417 9158 5418 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 8953 5417 8954 5418 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "VDD_TEST" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt pfet_03v3 8749 5417 8750 5418 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 8545 5417 8546 5418 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "VDD_TEST" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt pfet_03v3 8341 5417 8342 5418 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 8137 5417 8138 5418 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "VDD_TEST" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt pfet_03v3 7933 5417 7934 5418 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 7729 5417 7730 5418 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "VDD_TEST" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt pfet_03v3 7525 5417 7526 5418 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 7321 5417 7322 5418 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "VDD_TEST" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt pfet_03v3 7117 5417 7118 5418 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 6913 5417 6914 5418 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "VDD_TEST" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt pfet_03v3 6709 5417 6710 5418 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 6505 5417 6506 5418 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "VDD_TEST" 560 49280,1296 "DN_OUT" 560 29120,664
device msubckt pfet_03v3 45839 6147 45840 6148 l=100 w=168 "VDD" "A_MUX_0.Tr_Gate_1.CLK" 200 0 "a_45158_5339#" 168 8736,272 "VDD" 168 14784,512
device msubckt pfet_03v3 45635 6147 45636 6148 l=100 w=168 "VDD" "A_MUX_0.Tr_Gate_1.CLK" 200 0 "VDD" 168 8736,272 "a_45158_5339#" 168 8736,272
device msubckt pfet_03v3 45431 6147 45432 6148 l=100 w=168 "VDD" "A_MUX_0.Tr_Gate_1.CLK" 200 0 "a_45158_5339#" 168 8736,272 "VDD" 168 8736,272
device msubckt pfet_03v3 45227 6147 45228 6148 l=100 w=168 "VDD" "A_MUX_0.Tr_Gate_1.CLK" 200 0 "VDD" 168 14784,512 "a_45158_5339#" 168 8736,272
device msubckt pfet_03v3 43375 6145 43376 6146 l=100 w=168 "VDD" "S4" 200 0 "a_42763_5679#" 168 8736,272 "VDD" 168 14784,512
device msubckt pfet_03v3 43171 6145 43172 6146 l=100 w=168 "VDD" "S4" 200 0 "VDD" 168 8736,272 "a_42763_5679#" 168 8736,272
device msubckt pfet_03v3 42967 6145 42968 6146 l=100 w=168 "VDD" "S4" 200 0 "a_42763_5679#" 168 8736,272 "VDD" 168 8736,272
device msubckt pfet_03v3 42763 6145 42764 6146 l=100 w=168 "VDD" "S4" 200 0 "VDD" 168 14784,512 "a_42763_5679#" 168 8736,272
device msubckt pfet_03v3 64033 6857 64034 6858 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VDD_TEST" 560 49280,1296
device msubckt pfet_03v3 63829 6857 63830 6858 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "VDD_TEST" 560 29120,664 "A1" 560 29120,664
device msubckt pfet_03v3 63625 6857 63626 6858 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 63421 6857 63422 6858 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "VDD_TEST" 560 29120,664 "A1" 560 29120,664
device msubckt pfet_03v3 63217 6857 63218 6858 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 63013 6857 63014 6858 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "VDD_TEST" 560 29120,664 "A1" 560 29120,664
device msubckt pfet_03v3 62809 6857 62810 6858 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 62605 6857 62606 6858 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "VDD_TEST" 560 29120,664 "A1" 560 29120,664
device msubckt pfet_03v3 62401 6857 62402 6858 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 62197 6857 62198 6858 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "VDD_TEST" 560 29120,664 "A1" 560 29120,664
device msubckt pfet_03v3 61993 6857 61994 6858 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 61789 6857 61790 6858 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "VDD_TEST" 560 29120,664 "A1" 560 29120,664
device msubckt pfet_03v3 61585 6857 61586 6858 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 61381 6857 61382 6858 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "VDD_TEST" 560 29120,664 "A1" 560 29120,664
device msubckt pfet_03v3 61177 6857 61178 6858 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 60973 6857 60974 6858 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "VDD_TEST" 560 29120,664 "A1" 560 29120,664
device msubckt pfet_03v3 60769 6857 60770 6858 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 60565 6857 60566 6858 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "VDD_TEST" 560 29120,664 "A1" 560 29120,664
device msubckt pfet_03v3 60361 6857 60362 6858 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 60157 6857 60158 6858 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "VDD_TEST" 560 29120,664 "A1" 560 29120,664
device msubckt pfet_03v3 59953 6857 59954 6858 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 59749 6857 59750 6858 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "VDD_TEST" 560 29120,664 "A1" 560 29120,664
device msubckt pfet_03v3 59545 6857 59546 6858 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 59341 6857 59342 6858 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "VDD_TEST" 560 29120,664 "A1" 560 29120,664
device msubckt pfet_03v3 59137 6857 59138 6858 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 58933 6857 58934 6858 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "VDD_TEST" 560 29120,664 "A1" 560 29120,664
device msubckt pfet_03v3 58729 6857 58730 6858 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 58525 6857 58526 6858 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "VDD_TEST" 560 49280,1296 "A1" 560 29120,664
device msubckt pfet_03v3 56072 6850 56073 6851 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VDD_TEST" 560 49280,1296
device msubckt pfet_03v3 55868 6850 55869 6851 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "VDD_TEST" 560 29120,664 "OUTB" 560 29120,664
device msubckt pfet_03v3 55664 6850 55665 6851 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 55460 6850 55461 6851 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "VDD_TEST" 560 29120,664 "OUTB" 560 29120,664
device msubckt pfet_03v3 55256 6850 55257 6851 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 55052 6850 55053 6851 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "VDD_TEST" 560 29120,664 "OUTB" 560 29120,664
device msubckt pfet_03v3 54848 6850 54849 6851 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 54644 6850 54645 6851 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "VDD_TEST" 560 29120,664 "OUTB" 560 29120,664
device msubckt pfet_03v3 54440 6850 54441 6851 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 54236 6850 54237 6851 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "VDD_TEST" 560 29120,664 "OUTB" 560 29120,664
device msubckt pfet_03v3 54032 6850 54033 6851 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 53828 6850 53829 6851 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "VDD_TEST" 560 29120,664 "OUTB" 560 29120,664
device msubckt pfet_03v3 53624 6850 53625 6851 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 53420 6850 53421 6851 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "VDD_TEST" 560 29120,664 "OUTB" 560 29120,664
device msubckt pfet_03v3 53216 6850 53217 6851 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 53012 6850 53013 6851 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "VDD_TEST" 560 29120,664 "OUTB" 560 29120,664
device msubckt pfet_03v3 52808 6850 52809 6851 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 52604 6850 52605 6851 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "VDD_TEST" 560 29120,664 "OUTB" 560 29120,664
device msubckt pfet_03v3 52400 6850 52401 6851 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 52196 6850 52197 6851 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "VDD_TEST" 560 29120,664 "OUTB" 560 29120,664
device msubckt pfet_03v3 51992 6850 51993 6851 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 51788 6850 51789 6851 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "VDD_TEST" 560 29120,664 "OUTB" 560 29120,664
device msubckt pfet_03v3 51584 6850 51585 6851 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 51380 6850 51381 6851 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "VDD_TEST" 560 29120,664 "OUTB" 560 29120,664
device msubckt pfet_03v3 51176 6850 51177 6851 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 50972 6850 50973 6851 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "VDD_TEST" 560 29120,664 "OUTB" 560 29120,664
device msubckt pfet_03v3 50768 6850 50769 6851 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 50564 6850 50565 6851 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "VDD_TEST" 560 49280,1296 "OUTB" 560 29120,664
device msubckt pfet_03v3 12013 6231 12014 6232 l=100 w=560 "VDD_TEST" "Tappered_Buffer_8.IN" 200 0 "a_8137_6071#" 560 29120,664 "VDD_TEST" 560 49280,1296
device msubckt pfet_03v3 11809 6231 11810 6232 l=100 w=560 "VDD_TEST" "Tappered_Buffer_8.IN" 200 0 "VDD_TEST" 560 29120,664 "a_8137_6071#" 560 29120,664
device msubckt pfet_03v3 11605 6231 11606 6232 l=100 w=560 "VDD_TEST" "Tappered_Buffer_8.IN" 200 0 "a_8137_6071#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 11401 6231 11402 6232 l=100 w=560 "VDD_TEST" "Tappered_Buffer_8.IN" 200 0 "VDD_TEST" 560 29120,664 "a_8137_6071#" 560 29120,664
device msubckt pfet_03v3 11197 6231 11198 6232 l=100 w=560 "VDD_TEST" "a_8137_6071#" 200 0 "a_6505_4677#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 10993 6231 10994 6232 l=100 w=560 "VDD_TEST" "a_8137_6071#" 200 0 "VDD_TEST" 560 29120,664 "a_6505_4677#" 560 29120,664
device msubckt pfet_03v3 10789 6231 10790 6232 l=100 w=560 "VDD_TEST" "a_8137_6071#" 200 0 "a_6505_4677#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 10585 6231 10586 6232 l=100 w=560 "VDD_TEST" "a_8137_6071#" 200 0 "VDD_TEST" 560 29120,664 "a_6505_4677#" 560 29120,664
device msubckt pfet_03v3 10381 6231 10382 6232 l=100 w=560 "VDD_TEST" "a_8137_6071#" 200 0 "a_6505_4677#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 10177 6231 10178 6232 l=100 w=560 "VDD_TEST" "a_8137_6071#" 200 0 "VDD_TEST" 560 29120,664 "a_6505_4677#" 560 29120,664
device msubckt pfet_03v3 9973 6231 9974 6232 l=100 w=560 "VDD_TEST" "a_8137_6071#" 200 0 "a_6505_4677#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 9769 6231 9770 6232 l=100 w=560 "VDD_TEST" "a_8137_6071#" 200 0 "VDD_TEST" 560 29120,664 "a_6505_4677#" 560 29120,664
device msubckt pfet_03v3 9565 6231 9566 6232 l=100 w=560 "VDD_TEST" "a_8137_6071#" 200 0 "a_6505_4677#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 9361 6231 9362 6232 l=100 w=560 "VDD_TEST" "a_8137_6071#" 200 0 "VDD_TEST" 560 29120,664 "a_6505_4677#" 560 29120,664
device msubckt pfet_03v3 9157 6231 9158 6232 l=100 w=560 "VDD_TEST" "a_8137_6071#" 200 0 "a_6505_4677#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 8953 6231 8954 6232 l=100 w=560 "VDD_TEST" "a_8137_6071#" 200 0 "VDD_TEST" 560 29120,664 "a_6505_4677#" 560 29120,664
device msubckt pfet_03v3 8749 6231 8750 6232 l=100 w=560 "VDD_TEST" "a_8137_6071#" 200 0 "a_6505_4677#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 8545 6231 8546 6232 l=100 w=560 "VDD_TEST" "a_8137_6071#" 200 0 "VDD_TEST" 560 29120,664 "a_6505_4677#" 560 29120,664
device msubckt pfet_03v3 8341 6231 8342 6232 l=100 w=560 "VDD_TEST" "a_8137_6071#" 200 0 "a_6505_4677#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 8137 6231 8138 6232 l=100 w=560 "VDD_TEST" "a_8137_6071#" 200 0 "VDD_TEST" 560 29120,664 "a_6505_4677#" 560 29120,664
device msubckt pfet_03v3 7933 6231 7934 6232 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 7729 6231 7730 6232 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "VDD_TEST" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt pfet_03v3 7525 6231 7526 6232 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 7321 6231 7322 6232 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "VDD_TEST" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt pfet_03v3 7117 6231 7118 6232 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 6913 6231 6914 6232 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "VDD_TEST" 560 29120,664 "DN_OUT" 560 29120,664
device msubckt pfet_03v3 6709 6231 6710 6232 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "DN_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 6505 6231 6506 6232 l=100 w=560 "VDD_TEST" "a_6505_4677#" 200 0 "VDD_TEST" 560 49280,1296 "DN_OUT" 560 29120,664
device msubckt pfet_03v3 30499 6888 30500 6889 l=100 w=168 "VDD" "S3" 200 0 "a_29818_7696#" 168 8736,272 "VDD" 168 14784,512
device msubckt pfet_03v3 30295 6888 30296 6889 l=100 w=168 "VDD" "S3" 200 0 "VDD" 168 8736,272 "a_29818_7696#" 168 8736,272
device msubckt pfet_03v3 30091 6888 30092 6889 l=100 w=168 "VDD" "S3" 200 0 "a_29818_7696#" 168 8736,272 "VDD" 168 8736,272
device msubckt pfet_03v3 29887 6888 29888 6889 l=100 w=168 "VDD" "S3" 200 0 "VDD" 168 14784,512 "a_29818_7696#" 168 8736,272
device msubckt pfet_03v3 28035 6886 28036 6887 l=100 w=168 "VDD" "A_MUX_4.Tr_Gate_1.CLK" 200 0 "a_27423_7180#" 168 8736,272 "VDD" 168 14784,512
device msubckt pfet_03v3 27831 6886 27832 6887 l=100 w=168 "VDD" "A_MUX_4.Tr_Gate_1.CLK" 200 0 "VDD" 168 8736,272 "a_27423_7180#" 168 8736,272
device msubckt pfet_03v3 27627 6886 27628 6887 l=100 w=168 "VDD" "A_MUX_4.Tr_Gate_1.CLK" 200 0 "a_27423_7180#" 168 8736,272 "VDD" 168 8736,272
device msubckt pfet_03v3 27423 6886 27424 6887 l=100 w=168 "VDD" "A_MUX_4.Tr_Gate_1.CLK" 200 0 "VDD" 168 14784,512 "a_27423_7180#" 168 8736,272
device msubckt pfet_03v3 64033 7553 64034 7554 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VDD_TEST" 560 49280,1296
device msubckt pfet_03v3 63829 7553 63830 7554 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "VDD_TEST" 560 29120,664 "A1" 560 29120,664
device msubckt pfet_03v3 63625 7553 63626 7554 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 63421 7553 63422 7554 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "VDD_TEST" 560 29120,664 "A1" 560 29120,664
device msubckt pfet_03v3 63217 7553 63218 7554 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 63013 7553 63014 7554 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "VDD_TEST" 560 29120,664 "A1" 560 29120,664
device msubckt pfet_03v3 62809 7553 62810 7554 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 62605 7553 62606 7554 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "VDD_TEST" 560 29120,664 "A1" 560 29120,664
device msubckt pfet_03v3 62401 7553 62402 7554 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 62197 7553 62198 7554 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "VDD_TEST" 560 29120,664 "A1" 560 29120,664
device msubckt pfet_03v3 61993 7553 61994 7554 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 61789 7553 61790 7554 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "VDD_TEST" 560 29120,664 "A1" 560 29120,664
device msubckt pfet_03v3 61585 7553 61586 7554 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 61381 7553 61382 7554 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "VDD_TEST" 560 29120,664 "A1" 560 29120,664
device msubckt pfet_03v3 61177 7553 61178 7554 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 60973 7553 60974 7554 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "VDD_TEST" 560 29120,664 "A1" 560 29120,664
device msubckt pfet_03v3 60769 7553 60770 7554 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 60565 7553 60566 7554 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "VDD_TEST" 560 29120,664 "A1" 560 29120,664
device msubckt pfet_03v3 60361 7553 60362 7554 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 60157 7553 60158 7554 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "VDD_TEST" 560 29120,664 "A1" 560 29120,664
device msubckt pfet_03v3 59953 7553 59954 7554 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 59749 7553 59750 7554 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "VDD_TEST" 560 29120,664 "A1" 560 29120,664
device msubckt pfet_03v3 59545 7553 59546 7554 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 59341 7553 59342 7554 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "VDD_TEST" 560 29120,664 "A1" 560 29120,664
device msubckt pfet_03v3 59137 7553 59138 7554 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 58933 7553 58934 7554 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "VDD_TEST" 560 29120,664 "A1" 560 29120,664
device msubckt pfet_03v3 58729 7553 58730 7554 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 58525 7553 58526 7554 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "VDD_TEST" 560 49280,1296 "A1" 560 29120,664
device msubckt pfet_03v3 56072 7546 56073 7547 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VDD_TEST" 560 49280,1296
device msubckt pfet_03v3 55868 7546 55869 7547 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "VDD_TEST" 560 29120,664 "OUTB" 560 29120,664
device msubckt pfet_03v3 55664 7546 55665 7547 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 55460 7546 55461 7547 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "VDD_TEST" 560 29120,664 "OUTB" 560 29120,664
device msubckt pfet_03v3 55256 7546 55257 7547 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 55052 7546 55053 7547 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "VDD_TEST" 560 29120,664 "OUTB" 560 29120,664
device msubckt pfet_03v3 54848 7546 54849 7547 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 54644 7546 54645 7547 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "VDD_TEST" 560 29120,664 "OUTB" 560 29120,664
device msubckt pfet_03v3 54440 7546 54441 7547 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 54236 7546 54237 7547 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "VDD_TEST" 560 29120,664 "OUTB" 560 29120,664
device msubckt pfet_03v3 54032 7546 54033 7547 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 53828 7546 53829 7547 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "VDD_TEST" 560 29120,664 "OUTB" 560 29120,664
device msubckt pfet_03v3 53624 7546 53625 7547 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 53420 7546 53421 7547 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "VDD_TEST" 560 29120,664 "OUTB" 560 29120,664
device msubckt pfet_03v3 53216 7546 53217 7547 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 53012 7546 53013 7547 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "VDD_TEST" 560 29120,664 "OUTB" 560 29120,664
device msubckt pfet_03v3 52808 7546 52809 7547 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 52604 7546 52605 7547 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "VDD_TEST" 560 29120,664 "OUTB" 560 29120,664
device msubckt pfet_03v3 52400 7546 52401 7547 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 52196 7546 52197 7547 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "VDD_TEST" 560 29120,664 "OUTB" 560 29120,664
device msubckt pfet_03v3 51992 7546 51993 7547 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 51788 7546 51789 7547 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "VDD_TEST" 560 29120,664 "OUTB" 560 29120,664
device msubckt pfet_03v3 51584 7546 51585 7547 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 51380 7546 51381 7547 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "VDD_TEST" 560 29120,664 "OUTB" 560 29120,664
device msubckt pfet_03v3 51176 7546 51177 7547 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 50972 7546 50973 7547 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "VDD_TEST" 560 29120,664 "OUTB" 560 29120,664
device msubckt pfet_03v3 50768 7546 50769 7547 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 50564 7546 50565 7547 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "VDD_TEST" 560 49280,1296 "OUTB" 560 29120,664
device msubckt pfet_03v3 64033 8367 64034 8368 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VDD_TEST" 560 49280,1296
device msubckt pfet_03v3 63829 8367 63830 8368 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "VDD_TEST" 560 29120,664 "A1" 560 29120,664
device msubckt pfet_03v3 63625 8367 63626 8368 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 63421 8367 63422 8368 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "VDD_TEST" 560 29120,664 "A1" 560 29120,664
device msubckt pfet_03v3 63217 8367 63218 8368 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 63013 8367 63014 8368 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "VDD_TEST" 560 29120,664 "A1" 560 29120,664
device msubckt pfet_03v3 62809 8367 62810 8368 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "A1" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 62605 8367 62606 8368 l=100 w=560 "VDD_TEST" "a_58489_5253#" 200 0 "VDD_TEST" 560 29120,664 "A1" 560 29120,664
device msubckt pfet_03v3 62401 8367 62402 8368 l=100 w=560 "VDD_TEST" "a_58591_6073#" 200 0 "a_58489_5253#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 62197 8367 62198 8368 l=100 w=560 "VDD_TEST" "a_58591_6073#" 200 0 "VDD_TEST" 560 29120,664 "a_58489_5253#" 560 29120,664
device msubckt pfet_03v3 61993 8367 61994 8368 l=100 w=560 "VDD_TEST" "a_58591_6073#" 200 0 "a_58489_5253#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 61789 8367 61790 8368 l=100 w=560 "VDD_TEST" "a_58591_6073#" 200 0 "VDD_TEST" 560 29120,664 "a_58489_5253#" 560 29120,664
device msubckt pfet_03v3 61585 8367 61586 8368 l=100 w=560 "VDD_TEST" "a_58591_6073#" 200 0 "a_58489_5253#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 61381 8367 61382 8368 l=100 w=560 "VDD_TEST" "a_58591_6073#" 200 0 "VDD_TEST" 560 29120,664 "a_58489_5253#" 560 29120,664
device msubckt pfet_03v3 61177 8367 61178 8368 l=100 w=560 "VDD_TEST" "a_58591_6073#" 200 0 "a_58489_5253#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 60973 8367 60974 8368 l=100 w=560 "VDD_TEST" "a_58591_6073#" 200 0 "VDD_TEST" 560 29120,664 "a_58489_5253#" 560 29120,664
device msubckt pfet_03v3 60769 8367 60770 8368 l=100 w=560 "VDD_TEST" "a_58591_6073#" 200 0 "a_58489_5253#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 60565 8367 60566 8368 l=100 w=560 "VDD_TEST" "a_58591_6073#" 200 0 "VDD_TEST" 560 29120,664 "a_58489_5253#" 560 29120,664
device msubckt pfet_03v3 60361 8367 60362 8368 l=100 w=560 "VDD_TEST" "a_58591_6073#" 200 0 "a_58489_5253#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 60157 8367 60158 8368 l=100 w=560 "VDD_TEST" "a_58591_6073#" 200 0 "VDD_TEST" 560 29120,664 "a_58489_5253#" 560 29120,664
device msubckt pfet_03v3 59953 8367 59954 8368 l=100 w=560 "VDD_TEST" "a_58591_6073#" 200 0 "a_58489_5253#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 59749 8367 59750 8368 l=100 w=560 "VDD_TEST" "a_58591_6073#" 200 0 "VDD_TEST" 560 29120,664 "a_58489_5253#" 560 29120,664
device msubckt pfet_03v3 59545 8367 59546 8368 l=100 w=560 "VDD_TEST" "a_58591_6073#" 200 0 "a_58489_5253#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 59341 8367 59342 8368 l=100 w=560 "VDD_TEST" "a_58591_6073#" 200 0 "VDD_TEST" 560 29120,664 "a_58489_5253#" 560 29120,664
device msubckt pfet_03v3 59137 8367 59138 8368 l=100 w=560 "VDD_TEST" "VCO_DFF_C_0.OUTB" 200 0 "a_58591_6073#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 58933 8367 58934 8368 l=100 w=560 "VDD_TEST" "VCO_DFF_C_0.OUTB" 200 0 "VDD_TEST" 560 29120,664 "a_58591_6073#" 560 29120,664
device msubckt pfet_03v3 58729 8367 58730 8368 l=100 w=560 "VDD_TEST" "VCO_DFF_C_0.OUTB" 200 0 "a_58591_6073#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 58525 8367 58526 8368 l=100 w=560 "VDD_TEST" "VCO_DFF_C_0.OUTB" 200 0 "VDD_TEST" 560 49280,1296 "a_58591_6073#" 560 29120,664
device msubckt pfet_03v3 56072 8360 56073 8361 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VDD_TEST" 560 49280,1296
device msubckt pfet_03v3 55868 8360 55869 8361 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "VDD_TEST" 560 29120,664 "OUTB" 560 29120,664
device msubckt pfet_03v3 55664 8360 55665 8361 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 55460 8360 55461 8361 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "VDD_TEST" 560 29120,664 "OUTB" 560 29120,664
device msubckt pfet_03v3 55256 8360 55257 8361 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 55052 8360 55053 8361 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "VDD_TEST" 560 29120,664 "OUTB" 560 29120,664
device msubckt pfet_03v3 54848 8360 54849 8361 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "OUTB" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 54644 8360 54645 8361 l=100 w=560 "VDD_TEST" "a_50528_5246#" 200 0 "VDD_TEST" 560 29120,664 "OUTB" 560 29120,664
device msubckt pfet_03v3 54440 8360 54441 8361 l=100 w=560 "VDD_TEST" "a_50630_6066#" 200 0 "a_50528_5246#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 54236 8360 54237 8361 l=100 w=560 "VDD_TEST" "a_50630_6066#" 200 0 "VDD_TEST" 560 29120,664 "a_50528_5246#" 560 29120,664
device msubckt pfet_03v3 54032 8360 54033 8361 l=100 w=560 "VDD_TEST" "a_50630_6066#" 200 0 "a_50528_5246#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 53828 8360 53829 8361 l=100 w=560 "VDD_TEST" "a_50630_6066#" 200 0 "VDD_TEST" 560 29120,664 "a_50528_5246#" 560 29120,664
device msubckt pfet_03v3 53624 8360 53625 8361 l=100 w=560 "VDD_TEST" "a_50630_6066#" 200 0 "a_50528_5246#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 53420 8360 53421 8361 l=100 w=560 "VDD_TEST" "a_50630_6066#" 200 0 "VDD_TEST" 560 29120,664 "a_50528_5246#" 560 29120,664
device msubckt pfet_03v3 53216 8360 53217 8361 l=100 w=560 "VDD_TEST" "a_50630_6066#" 200 0 "a_50528_5246#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 53012 8360 53013 8361 l=100 w=560 "VDD_TEST" "a_50630_6066#" 200 0 "VDD_TEST" 560 29120,664 "a_50528_5246#" 560 29120,664
device msubckt pfet_03v3 52808 8360 52809 8361 l=100 w=560 "VDD_TEST" "a_50630_6066#" 200 0 "a_50528_5246#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 52604 8360 52605 8361 l=100 w=560 "VDD_TEST" "a_50630_6066#" 200 0 "VDD_TEST" 560 29120,664 "a_50528_5246#" 560 29120,664
device msubckt pfet_03v3 52400 8360 52401 8361 l=100 w=560 "VDD_TEST" "a_50630_6066#" 200 0 "a_50528_5246#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 52196 8360 52197 8361 l=100 w=560 "VDD_TEST" "a_50630_6066#" 200 0 "VDD_TEST" 560 29120,664 "a_50528_5246#" 560 29120,664
device msubckt pfet_03v3 51992 8360 51993 8361 l=100 w=560 "VDD_TEST" "a_50630_6066#" 200 0 "a_50528_5246#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 51788 8360 51789 8361 l=100 w=560 "VDD_TEST" "a_50630_6066#" 200 0 "VDD_TEST" 560 29120,664 "a_50528_5246#" 560 29120,664
device msubckt pfet_03v3 51584 8360 51585 8361 l=100 w=560 "VDD_TEST" "a_50630_6066#" 200 0 "a_50528_5246#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 51380 8360 51381 8361 l=100 w=560 "VDD_TEST" "a_50630_6066#" 200 0 "VDD_TEST" 560 29120,664 "a_50528_5246#" 560 29120,664
device msubckt pfet_03v3 51176 8360 51177 8361 l=100 w=560 "VDD_TEST" "VCO_DFF_C_0.OUTB" 200 0 "a_50630_6066#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 50972 8360 50973 8361 l=100 w=560 "VDD_TEST" "VCO_DFF_C_0.OUTB" 200 0 "VDD_TEST" 560 29120,664 "a_50630_6066#" 560 29120,664
device msubckt pfet_03v3 50768 8360 50769 8361 l=100 w=560 "VDD_TEST" "VCO_DFF_C_0.OUTB" 200 0 "a_50630_6066#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 50564 8360 50565 8361 l=100 w=560 "VDD_TEST" "VCO_DFF_C_0.OUTB" 200 0 "VDD_TEST" 560 49280,1296 "a_50630_6066#" 560 29120,664
device rsubckt ppolyf_u 47128 7422 47129 7423 l=520 w=220 "VDD" "a_47128_7422#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 46828 7422 46829 7423 l=520 w=220 "VDD" "a_46828_7422#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 46528 7422 46529 7423 l=520 w=220 "VDD" "a_46528_7422#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 46228 7422 46229 7423 l=520 w=220 "VDD" "a_46228_7422#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 45928 7422 45929 7423 l=520 w=220 "VDD" "a_45928_7422#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 45628 7422 45629 7423 l=520 w=220 "VDD" "a_45628_7422#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 45328 7422 45329 7423 l=520 w=220 "VDD" "a_45328_7422#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 45028 7422 45029 7423 l=520 w=220 "VDD" "a_45028_7422#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 44728 7422 44729 7423 l=520 w=220 "VDD" "a_44728_7422#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 44428 7422 44429 7423 l=520 w=220 "VDD" "a_44428_7422#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 44128 7422 44129 7423 l=520 w=220 "VDD" "a_44128_7422#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 43828 7422 43829 7423 l=520 w=220 "VDD" "a_43828_7422#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 43528 7422 43529 7423 l=520 w=220 "VDD" "a_43528_7422#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 43228 7422 43229 7423 l=520 w=220 "VDD" "a_43228_7422#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 42928 7422 42929 7423 l=520 w=220 "VDD" "a_42928_7422#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 42628 7422 42629 7423 l=520 w=220 "VDD" "a_42628_7422#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 42328 7422 42329 7423 l=520 w=220 "VDD" "a_42328_7422#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 47128 8250 47129 8251 l=520 w=220 "VDD" "a_47128_8250#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 46828 8250 46829 8251 l=520 w=220 "VDD" "a_46828_8250#" 0 0 "a_46528_8770#" 220 22440,644 "A_MUX_6.IN1" 220 22440,644
device rsubckt ppolyf_u 46528 8250 46529 8251 l=520 w=220 "VDD" "a_46528_8250#" 0 0 "a_46528_8770#" 220 22440,644 "a_46228_8148#" 220 22440,644
device rsubckt ppolyf_u 46228 8250 46229 8251 l=520 w=220 "VDD" "a_46228_8250#" 0 0 "a_45928_8770#" 220 22440,644 "a_46228_8148#" 220 22440,644
device rsubckt ppolyf_u 45928 8250 45929 8251 l=520 w=220 "VDD" "a_45928_8250#" 0 0 "a_45928_8770#" 220 22440,644 "a_45628_8148#" 220 22440,644
device rsubckt ppolyf_u 45628 8250 45629 8251 l=520 w=220 "VDD" "a_45628_8250#" 0 0 "a_45328_8770#" 220 22440,644 "a_45628_8148#" 220 22440,644
device rsubckt ppolyf_u 45328 8250 45329 8251 l=520 w=220 "VDD" "a_45328_8250#" 0 0 "a_45328_8770#" 220 22440,644 "a_45028_8148#" 220 22440,644
device rsubckt ppolyf_u 45028 8250 45029 8251 l=520 w=220 "VDD" "a_45028_8250#" 0 0 "a_44728_8770#" 220 22440,644 "a_45028_8148#" 220 22440,644
device rsubckt ppolyf_u 44728 8250 44729 8251 l=520 w=220 "VDD" "a_44728_8250#" 0 0 "a_44728_8770#" 220 22440,644 "a_44428_8148#" 220 22440,644
device rsubckt ppolyf_u 44428 8250 44429 8251 l=520 w=220 "VDD" "a_44428_8250#" 0 0 "a_44128_8770#" 220 22440,644 "a_44428_8148#" 220 22440,644
device rsubckt ppolyf_u 44128 8250 44129 8251 l=520 w=220 "VDD" "a_44128_8250#" 0 0 "a_44128_8770#" 220 22440,644 "a_43828_8148#" 220 22440,644
device rsubckt ppolyf_u 43828 8250 43829 8251 l=520 w=220 "VDD" "a_43828_8250#" 0 0 "a_43528_8770#" 220 22440,644 "a_43828_8148#" 220 22440,644
device rsubckt ppolyf_u 43528 8250 43529 8251 l=520 w=220 "VDD" "a_43528_8250#" 0 0 "a_43528_8770#" 220 22440,644 "a_43228_8148#" 220 22440,644
device rsubckt ppolyf_u 43228 8250 43229 8251 l=520 w=220 "VDD" "a_43228_8250#" 0 0 "a_42928_8770#" 220 22440,644 "a_43228_8148#" 220 22440,644
device rsubckt ppolyf_u 42928 8250 42929 8251 l=520 w=220 "VDD" "a_42928_8250#" 0 0 "a_42928_8770#" 220 22440,644 "a_42628_8148#" 220 22440,644
device rsubckt ppolyf_u 42628 8250 42629 8251 l=520 w=220 "VDD" "a_42628_8250#" 0 0 "a_42628_8770#" 220 33880,528 "a_42628_8148#" 220 22440,644
device rsubckt ppolyf_u 47128 9078 47129 9079 l=520 w=220 "VDD" "a_47128_9078#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 46828 9078 46829 9079 l=520 w=220 "VDD" "a_46828_9078#" 0 0 "a_46828_9598#" 220 33880,528 "a_46528_8976#" 220 22440,644
device rsubckt ppolyf_u 47128 9906 47129 9907 l=520 w=220 "VDD" "a_47128_9906#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 46528 9078 46529 9079 l=520 w=220 "VDD" "a_46528_9078#" 0 0 "a_46228_9598#" 220 22440,644 "a_46528_8976#" 220 22440,644
device rsubckt ppolyf_u 46228 9078 46229 9079 l=520 w=220 "VDD" "a_46228_9078#" 0 0 "a_46228_9598#" 220 22440,644 "a_45928_8976#" 220 22440,644
device rsubckt ppolyf_u 45928 9078 45929 9079 l=520 w=220 "VDD" "a_45928_9078#" 0 0 "a_45628_9598#" 220 22440,644 "a_45928_8976#" 220 22440,644
device rsubckt ppolyf_u 45628 9078 45629 9079 l=520 w=220 "VDD" "a_45628_9078#" 0 0 "a_45628_9598#" 220 22440,644 "a_45328_8976#" 220 22440,644
device rsubckt ppolyf_u 45328 9078 45329 9079 l=520 w=220 "VDD" "a_45328_9078#" 0 0 "a_45028_9598#" 220 22440,644 "a_45328_8976#" 220 22440,644
device rsubckt ppolyf_u 45028 9078 45029 9079 l=520 w=220 "VDD" "a_45028_9078#" 0 0 "a_45028_9598#" 220 22440,644 "a_44728_8976#" 220 22440,644
device rsubckt ppolyf_u 44728 9078 44729 9079 l=520 w=220 "VDD" "a_44728_9078#" 0 0 "a_44428_9598#" 220 22440,644 "a_44728_8976#" 220 22440,644
device rsubckt ppolyf_u 44428 9078 44429 9079 l=520 w=220 "VDD" "a_44428_9078#" 0 0 "a_44428_9598#" 220 22440,644 "a_44128_8976#" 220 22440,644
device rsubckt ppolyf_u 44128 9078 44129 9079 l=520 w=220 "VDD" "a_44128_9078#" 0 0 "a_43828_9598#" 220 22440,644 "a_44128_8976#" 220 22440,644
device rsubckt ppolyf_u 43828 9078 43829 9079 l=520 w=220 "VDD" "a_43828_9078#" 0 0 "a_43828_9598#" 220 22440,644 "a_43528_8976#" 220 22440,644
device rsubckt ppolyf_u 43528 9078 43529 9079 l=520 w=220 "VDD" "a_43528_9078#" 0 0 "a_43228_9598#" 220 22440,644 "a_43528_8976#" 220 22440,644
device rsubckt ppolyf_u 43228 9078 43229 9079 l=520 w=220 "VDD" "a_43228_9078#" 0 0 "a_43228_9598#" 220 22440,644 "a_42928_8976#" 220 22440,644
device rsubckt ppolyf_u 42928 9078 42929 9079 l=520 w=220 "VDD" "a_42928_9078#" 0 0 "a_42628_9598#" 220 22440,644 "a_42928_8976#" 220 22440,644
device rsubckt ppolyf_u 42328 8250 42329 8251 l=520 w=220 "VDD" "a_42328_8250#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 42628 9078 42629 9079 l=520 w=220 "VDD" "a_42628_9078#" 0 0 "a_42628_9598#" 220 22440,644 "a_42628_8770#" 220 33880,528
device rsubckt ppolyf_u 42328 9078 42329 9079 l=520 w=220 "VDD" "a_42328_9078#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 46828 9906 46829 9907 l=520 w=220 "VDD" "a_46828_9906#" 0 0 "a_46528_10426#" 220 22440,644 "a_46828_9598#" 220 33880,528
device rsubckt ppolyf_u 46528 9906 46529 9907 l=520 w=220 "VDD" "a_46528_9906#" 0 0 "a_46528_10426#" 220 22440,644 "a_46228_9804#" 220 22440,644
device rsubckt ppolyf_u 46228 9906 46229 9907 l=520 w=220 "VDD" "a_46228_9906#" 0 0 "a_45928_10426#" 220 22440,644 "a_46228_9804#" 220 22440,644
device rsubckt ppolyf_u 45928 9906 45929 9907 l=520 w=220 "VDD" "a_45928_9906#" 0 0 "a_45928_10426#" 220 22440,644 "a_45628_9804#" 220 22440,644
device rsubckt ppolyf_u 45628 9906 45629 9907 l=520 w=220 "VDD" "a_45628_9906#" 0 0 "a_45328_10426#" 220 22440,644 "a_45628_9804#" 220 22440,644
device rsubckt ppolyf_u 45328 9906 45329 9907 l=520 w=220 "VDD" "a_45328_9906#" 0 0 "a_45328_10426#" 220 22440,644 "a_45028_9804#" 220 22440,644
device rsubckt ppolyf_u 45028 9906 45029 9907 l=520 w=220 "VDD" "a_45028_9906#" 0 0 "a_44728_10426#" 220 22440,644 "a_45028_9804#" 220 22440,644
device rsubckt ppolyf_u 44728 9906 44729 9907 l=520 w=220 "VDD" "a_44728_9906#" 0 0 "a_44728_10426#" 220 22440,644 "a_44428_9804#" 220 22440,644
device rsubckt ppolyf_u 44428 9906 44429 9907 l=520 w=220 "VDD" "a_44428_9906#" 0 0 "a_44128_10426#" 220 22440,644 "a_44428_9804#" 220 22440,644
device rsubckt ppolyf_u 44128 9906 44129 9907 l=520 w=220 "VDD" "a_44128_9906#" 0 0 "a_44128_10426#" 220 22440,644 "a_43828_9804#" 220 22440,644
device rsubckt ppolyf_u 43828 9906 43829 9907 l=520 w=220 "VDD" "a_43828_9906#" 0 0 "a_43528_10426#" 220 22440,644 "a_43828_9804#" 220 22440,644
device rsubckt ppolyf_u 43528 9906 43529 9907 l=520 w=220 "VDD" "a_43528_9906#" 0 0 "a_43528_10426#" 220 22440,644 "a_43228_9804#" 220 22440,644
device rsubckt ppolyf_u 43228 9906 43229 9907 l=520 w=220 "VDD" "a_43228_9906#" 0 0 "a_42928_10426#" 220 22440,644 "a_43228_9804#" 220 22440,644
device rsubckt ppolyf_u 42928 9906 42929 9907 l=520 w=220 "VDD" "a_42928_9906#" 0 0 "a_42928_10426#" 220 22440,644 "a_42628_9804#" 220 22440,644
device rsubckt ppolyf_u 42628 9906 42629 9907 l=520 w=220 "VDD" "a_42628_9906#" 0 0 "a_42628_10426#" 220 33880,528 "a_42628_9804#" 220 22440,644
device rsubckt ppolyf_u 47128 10734 47129 10735 l=520 w=220 "VDD" "a_47128_10734#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 46828 10734 46829 10735 l=520 w=220 "VDD" "a_46828_10734#" 0 0 "a_46828_11254#" 220 33880,528 "a_46528_10632#" 220 22440,644
device rsubckt ppolyf_u 47128 11562 47129 11563 l=520 w=220 "VDD" "a_47128_11562#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 46528 10734 46529 10735 l=520 w=220 "VDD" "a_46528_10734#" 0 0 "a_46228_11254#" 220 22440,644 "a_46528_10632#" 220 22440,644
device rsubckt ppolyf_u 46228 10734 46229 10735 l=520 w=220 "VDD" "a_46228_10734#" 0 0 "a_46228_11254#" 220 22440,644 "a_45928_10632#" 220 22440,644
device rsubckt ppolyf_u 45928 10734 45929 10735 l=520 w=220 "VDD" "a_45928_10734#" 0 0 "a_45628_11254#" 220 22440,644 "a_45928_10632#" 220 22440,644
device rsubckt ppolyf_u 45628 10734 45629 10735 l=520 w=220 "VDD" "a_45628_10734#" 0 0 "a_45628_11254#" 220 22440,644 "a_45328_10632#" 220 22440,644
device rsubckt ppolyf_u 45328 10734 45329 10735 l=520 w=220 "VDD" "a_45328_10734#" 0 0 "a_45028_11254#" 220 22440,644 "a_45328_10632#" 220 22440,644
device rsubckt ppolyf_u 45028 10734 45029 10735 l=520 w=220 "VDD" "a_45028_10734#" 0 0 "a_45028_11254#" 220 22440,644 "a_44728_10632#" 220 22440,644
device rsubckt ppolyf_u 44728 10734 44729 10735 l=520 w=220 "VDD" "a_44728_10734#" 0 0 "a_44428_11254#" 220 22440,644 "a_44728_10632#" 220 22440,644
device rsubckt ppolyf_u 44428 10734 44429 10735 l=520 w=220 "VDD" "a_44428_10734#" 0 0 "a_44428_11254#" 220 22440,644 "a_44128_10632#" 220 22440,644
device rsubckt ppolyf_u 44128 10734 44129 10735 l=520 w=220 "VDD" "a_44128_10734#" 0 0 "a_43828_11254#" 220 22440,644 "a_44128_10632#" 220 22440,644
device rsubckt ppolyf_u 43828 10734 43829 10735 l=520 w=220 "VDD" "a_43828_10734#" 0 0 "a_43828_11254#" 220 22440,644 "a_43528_10632#" 220 22440,644
device rsubckt ppolyf_u 43528 10734 43529 10735 l=520 w=220 "VDD" "a_43528_10734#" 0 0 "a_43228_11254#" 220 22440,644 "a_43528_10632#" 220 22440,644
device rsubckt ppolyf_u 43228 10734 43229 10735 l=520 w=220 "VDD" "a_43228_10734#" 0 0 "a_43228_11254#" 220 22440,644 "a_42928_10632#" 220 22440,644
device rsubckt ppolyf_u 42928 10734 42929 10735 l=520 w=220 "VDD" "a_42928_10734#" 0 0 "a_42628_11254#" 220 22440,644 "a_42928_10632#" 220 22440,644
device rsubckt ppolyf_u 42328 9906 42329 9907 l=520 w=220 "VDD" "a_42328_9906#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 42628 10734 42629 10735 l=520 w=220 "VDD" "a_42628_10734#" 0 0 "a_42628_11254#" 220 22440,644 "a_42628_10426#" 220 33880,528
device rsubckt ppolyf_u 42328 10734 42329 10735 l=520 w=220 "VDD" "a_42328_10734#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 46828 11562 46829 11563 l=520 w=220 "VDD" "a_46828_11562#" 0 0 "a_46528_12082#" 220 22440,644 "a_46828_11254#" 220 33880,528
device rsubckt ppolyf_u 46528 11562 46529 11563 l=520 w=220 "VDD" "a_46528_11562#" 0 0 "a_46528_12082#" 220 22440,644 "a_46228_11460#" 220 22440,644
device rsubckt ppolyf_u 46228 11562 46229 11563 l=520 w=220 "VDD" "a_46228_11562#" 0 0 "a_45928_12082#" 220 22440,644 "a_46228_11460#" 220 22440,644
device rsubckt ppolyf_u 45928 11562 45929 11563 l=520 w=220 "VDD" "a_45928_11562#" 0 0 "a_45928_12082#" 220 22440,644 "a_45628_11460#" 220 22440,644
device rsubckt ppolyf_u 45628 11562 45629 11563 l=520 w=220 "VDD" "a_45628_11562#" 0 0 "a_45328_12082#" 220 22440,644 "a_45628_11460#" 220 22440,644
device rsubckt ppolyf_u 45328 11562 45329 11563 l=520 w=220 "VDD" "a_45328_11562#" 0 0 "a_45328_12082#" 220 22440,644 "a_45028_11460#" 220 22440,644
device rsubckt ppolyf_u 45028 11562 45029 11563 l=520 w=220 "VDD" "a_45028_11562#" 0 0 "a_44728_12082#" 220 22440,644 "a_45028_11460#" 220 22440,644
device rsubckt ppolyf_u 44728 11562 44729 11563 l=520 w=220 "VDD" "a_44728_11562#" 0 0 "a_44728_12082#" 220 22440,644 "a_44428_11460#" 220 22440,644
device rsubckt ppolyf_u 44428 11562 44429 11563 l=520 w=220 "VDD" "a_44428_11562#" 0 0 "a_44128_12082#" 220 22440,644 "a_44428_11460#" 220 22440,644
device rsubckt ppolyf_u 44128 11562 44129 11563 l=520 w=220 "VDD" "a_44128_11562#" 0 0 "a_44128_12082#" 220 22440,644 "a_43828_11460#" 220 22440,644
device rsubckt ppolyf_u 43828 11562 43829 11563 l=520 w=220 "VDD" "a_43828_11562#" 0 0 "a_43528_12082#" 220 22440,644 "a_43828_11460#" 220 22440,644
device rsubckt ppolyf_u 43528 11562 43529 11563 l=520 w=220 "VDD" "a_43528_11562#" 0 0 "a_43528_12082#" 220 22440,644 "a_43228_11460#" 220 22440,644
device rsubckt ppolyf_u 43228 11562 43229 11563 l=520 w=220 "VDD" "a_43228_11562#" 0 0 "a_42928_12082#" 220 22440,644 "a_43228_11460#" 220 22440,644
device rsubckt ppolyf_u 42928 11562 42929 11563 l=520 w=220 "VDD" "a_42928_11562#" 0 0 "a_42928_12082#" 220 22440,644 "a_42628_11460#" 220 22440,644
device rsubckt ppolyf_u 42628 11562 42629 11563 l=520 w=220 "VDD" "a_42628_11562#" 0 0 "RES_74k_1.M" 220 22440,644 "a_42628_11460#" 220 22440,644
device rsubckt ppolyf_u 42328 11562 42329 11563 l=520 w=220 "VDD" "a_42328_11562#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 47128 12390 47129 12391 l=520 w=220 "VDD" "a_47128_12390#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 46828 12390 46829 12391 l=520 w=220 "VDD" "a_46828_12390#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 46528 12390 46529 12391 l=520 w=220 "VDD" "a_46528_12390#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 46228 12390 46229 12391 l=520 w=220 "VDD" "a_46228_12390#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 45928 12390 45929 12391 l=520 w=220 "VDD" "a_45928_12390#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 45628 12390 45629 12391 l=520 w=220 "VDD" "a_45628_12390#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 45328 12390 45329 12391 l=520 w=220 "VDD" "a_45328_12390#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 45028 12390 45029 12391 l=520 w=220 "VDD" "a_45028_12390#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 44728 12390 44729 12391 l=520 w=220 "VDD" "a_44728_12390#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 44428 12390 44429 12391 l=520 w=220 "VDD" "a_44428_12390#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 44128 12390 44129 12391 l=520 w=220 "VDD" "a_44128_12390#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 43828 12390 43829 12391 l=520 w=220 "VDD" "a_43828_12390#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 43528 12390 43529 12391 l=520 w=220 "VDD" "a_43528_12390#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 43228 12390 43229 12391 l=520 w=220 "VDD" "a_43228_12390#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 42928 12390 42929 12391 l=520 w=220 "VDD" "a_42928_12390#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 42628 12390 42629 12391 l=520 w=220 "VDD" "a_42628_12390#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device rsubckt ppolyf_u 42328 12390 42329 12391 l=520 w=220 "VDD" "a_42328_12390#" 0 0 "A_MUX_6.IN1" 440 22440,644 "A_MUX_6.IN1" 0 0
device msubckt pfet_03v3 30499 7310 30500 7311 l=100 w=168 "VDD" "a_29818_7696#" 200 0 "DN" 168 8736,272 "DN_INPUT" 168 14784,512
device msubckt pfet_03v3 30295 7310 30296 7311 l=100 w=168 "VDD" "a_29818_7696#" 200 0 "DN_INPUT" 168 8736,272 "DN" 168 8736,272
device msubckt pfet_03v3 30091 7310 30092 7311 l=100 w=168 "VDD" "a_29818_7696#" 200 0 "DN" 168 8736,272 "DN_INPUT" 168 8736,272
device msubckt pfet_03v3 29887 7310 29888 7311 l=100 w=168 "VDD" "a_29818_7696#" 200 0 "DN_INPUT" 168 14784,512 "DN" 168 8736,272
device msubckt pfet_03v3 28035 7308 28036 7309 l=100 w=168 "VDD" "a_27423_7180#" 200 0 "DN" 168 8736,272 "DN1" 168 14784,512
device msubckt pfet_03v3 27831 7308 27832 7309 l=100 w=168 "VDD" "a_27423_7180#" 200 0 "DN1" 168 8736,272 "DN" 168 8736,272
device msubckt pfet_03v3 27627 7308 27628 7309 l=100 w=168 "VDD" "a_27423_7180#" 200 0 "DN" 168 8736,272 "DN1" 168 8736,272
device msubckt pfet_03v3 27423 7308 27424 7309 l=100 w=168 "VDD" "a_27423_7180#" 200 0 "DN1" 168 14784,512 "DN" 168 8736,272
device msubckt pfet_03v3 29261 7550 29262 7551 l=100 w=100 "VDD" "S3" 200 0 "A_MUX_4.Tr_Gate_1.CLK" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 29057 7550 29058 7551 l=100 w=100 "VDD" "S3" 200 0 "VDD" 100 5200,204 "A_MUX_4.Tr_Gate_1.CLK" 100 5200,204
device msubckt pfet_03v3 28853 7550 28854 7551 l=100 w=100 "VDD" "S3" 200 0 "A_MUX_4.Tr_Gate_1.CLK" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 28649 7550 28650 7551 l=100 w=100 "VDD" "S3" 200 0 "VDD" 100 8800,376 "A_MUX_4.Tr_Gate_1.CLK" 100 5200,204
device msubckt nfet_03v3 30445 7696 30446 7697 l=100 w=168 "VSS" "S3" 200 0 "DN" 168 14784,512 "DN_INPUT" 168 14784,512
device msubckt nfet_03v3 30110 7696 30111 7697 l=100 w=168 "VSS" "S3" 200 0 "VSS" 168 8736,272 "a_29818_7696#" 168 14784,512
device msubckt nfet_03v3 29906 7696 29907 7697 l=100 w=168 "VSS" "S3" 200 0 "a_29818_7696#" 168 14784,512 "VSS" 168 8736,272
device msubckt pfet_03v3 29261 7786 29262 7787 l=100 w=100 "VDD" "S3" 200 0 "A_MUX_4.Tr_Gate_1.CLK" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 29057 7786 29058 7787 l=100 w=100 "VDD" "S3" 200 0 "VDD" 100 5200,204 "A_MUX_4.Tr_Gate_1.CLK" 100 5200,204
device msubckt pfet_03v3 28853 7786 28854 7787 l=100 w=100 "VDD" "S3" 200 0 "A_MUX_4.Tr_Gate_1.CLK" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 28649 7786 28650 7787 l=100 w=100 "VDD" "S3" 200 0 "VDD" 100 8800,376 "A_MUX_4.Tr_Gate_1.CLK" 100 5200,204
device msubckt nfet_03v3 28016 7694 28017 7695 l=100 w=168 "VSS" "A_MUX_4.Tr_Gate_1.CLK" 200 0 "VSS" 168 8736,272 "a_27423_7180#" 168 14784,512
device msubckt nfet_03v3 27812 7694 27813 7695 l=100 w=168 "VSS" "A_MUX_4.Tr_Gate_1.CLK" 200 0 "a_27423_7180#" 168 14784,512 "VSS" 168 8736,272
device msubckt nfet_03v3 27477 7694 27478 7695 l=100 w=168 "VSS" "A_MUX_4.Tr_Gate_1.CLK" 200 0 "DN1" 168 14784,512 "DN" 168 14784,512
device msubckt nfet_03v3 30445 8000 30446 8001 l=100 w=168 "VSS" "S3" 200 0 "DN" 168 14784,512 "DN_INPUT" 168 14784,512
device msubckt nfet_03v3 30110 8000 30111 8001 l=100 w=168 "VSS" "S3" 200 0 "DN_INPUT" 168 8736,272 "DN" 168 14784,512
device msubckt nfet_03v3 29906 8000 29907 8001 l=100 w=168 "VSS" "S3" 200 0 "DN" 168 14784,512 "DN_INPUT" 168 8736,272
device msubckt nfet_03v3 29261 8108 29262 8109 l=100 w=100 "VSS" "S3" 200 0 "A_MUX_4.Tr_Gate_1.CLK" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 29057 8108 29058 8109 l=100 w=100 "VSS" "S3" 200 0 "VSS" 100 5200,204 "A_MUX_4.Tr_Gate_1.CLK" 100 5200,204
device msubckt nfet_03v3 28853 8108 28854 8109 l=100 w=100 "VSS" "S3" 200 0 "A_MUX_4.Tr_Gate_1.CLK" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 28649 8108 28650 8109 l=100 w=100 "VSS" "S3" 200 0 "VSS" 100 8800,376 "A_MUX_4.Tr_Gate_1.CLK" 100 5200,204
device msubckt nfet_03v3 28016 7998 28017 7999 l=100 w=168 "VSS" "A_MUX_4.Tr_Gate_1.CLK" 200 0 "DN1" 168 8736,272 "DN" 168 14784,512
device msubckt nfet_03v3 27812 7998 27813 7999 l=100 w=168 "VSS" "A_MUX_4.Tr_Gate_1.CLK" 200 0 "DN" 168 14784,512 "DN1" 168 8736,272
device msubckt nfet_03v3 27477 7998 27478 7999 l=100 w=168 "VSS" "A_MUX_4.Tr_Gate_1.CLK" 200 0 "DN1" 168 14784,512 "DN" 168 14784,512
device msubckt nfet_03v3 12480 7626 12481 7627 l=100 w=100 "VSS" "DN" 200 0 "Tappered_Buffer_8.IN" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 12276 7626 12277 7627 l=100 w=100 "VSS" "DN" 200 0 "VSS" 100 5200,204 "Tappered_Buffer_8.IN" 100 5200,204
device msubckt nfet_03v3 12072 7626 12073 7627 l=100 w=100 "VSS" "DN" 200 0 "Tappered_Buffer_8.IN" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 11868 7626 11869 7627 l=100 w=100 "VSS" "DN" 200 0 "VSS" 100 8800,376 "Tappered_Buffer_8.IN" 100 5200,204
device msubckt nfet_03v3 21530 8071 21531 8072 l=100 w=168 "VSS" "A_MUX_2.Tr_Gate_1.CLK" 200 0 "PFD_T2_0.FDIV" 168 14784,512 "OUT01" 168 14784,512
device msubckt nfet_03v3 21195 8071 21196 8072 l=100 w=168 "VSS" "A_MUX_2.Tr_Gate_1.CLK" 200 0 "OUT01" 168 8736,272 "PFD_T2_0.FDIV" 168 14784,512
device msubckt nfet_03v3 20991 8071 20992 8072 l=100 w=168 "VSS" "A_MUX_2.Tr_Gate_1.CLK" 200 0 "PFD_T2_0.FDIV" 168 14784,512 "OUT01" 168 8736,272
device msubckt nfet_03v3 20358 8029 20359 8030 l=100 w=100 "VSS" "S6" 200 0 "A_MUX_2.Tr_Gate_1.CLK" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 20154 8029 20155 8030 l=100 w=100 "VSS" "S6" 200 0 "VSS" 100 5200,204 "A_MUX_2.Tr_Gate_1.CLK" 100 5200,204
device msubckt nfet_03v3 19950 8029 19951 8030 l=100 w=100 "VSS" "S6" 200 0 "A_MUX_2.Tr_Gate_1.CLK" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 19746 8029 19747 8030 l=100 w=100 "VSS" "S6" 200 0 "VSS" 100 8800,376 "A_MUX_2.Tr_Gate_1.CLK" 100 5200,204
device msubckt nfet_03v3 19101 8069 19102 8070 l=100 w=168 "VSS" "S6" 200 0 "DIV_OUT2" 168 8736,272 "PFD_T2_0.FDIV" 168 14784,512
device msubckt nfet_03v3 18897 8069 18898 8070 l=100 w=168 "VSS" "S6" 200 0 "PFD_T2_0.FDIV" 168 14784,512 "DIV_OUT2" 168 8736,272
device msubckt nfet_03v3 18562 8069 18563 8070 l=100 w=168 "VSS" "S6" 200 0 "DIV_OUT2" 168 14784,512 "PFD_T2_0.FDIV" 168 14784,512
device msubckt pfet_03v3 12480 7948 12481 7949 l=100 w=100 "VDD_TEST" "DN" 200 0 "Tappered_Buffer_8.IN" 100 5200,204 "VDD_TEST" 100 8800,376
device msubckt pfet_03v3 12276 7948 12277 7949 l=100 w=100 "VDD_TEST" "DN" 200 0 "VDD_TEST" 100 5200,204 "Tappered_Buffer_8.IN" 100 5200,204
device msubckt pfet_03v3 12072 7948 12073 7949 l=100 w=100 "VDD_TEST" "DN" 200 0 "Tappered_Buffer_8.IN" 100 5200,204 "VDD_TEST" 100 5200,204
device msubckt pfet_03v3 11868 7948 11869 7949 l=100 w=100 "VDD_TEST" "DN" 200 0 "VDD_TEST" 100 8800,376 "Tappered_Buffer_8.IN" 100 5200,204
device msubckt nfet_03v3 21530 8375 21531 8376 l=100 w=168 "VSS" "A_MUX_2.Tr_Gate_1.CLK" 200 0 "PFD_T2_0.FDIV" 168 14784,512 "OUT01" 168 14784,512
device msubckt nfet_03v3 21195 8375 21196 8376 l=100 w=168 "VSS" "A_MUX_2.Tr_Gate_1.CLK" 200 0 "VSS" 168 8736,272 "a_20903_8375#" 168 14784,512
device msubckt nfet_03v3 20991 8375 20992 8376 l=100 w=168 "VSS" "A_MUX_2.Tr_Gate_1.CLK" 200 0 "a_20903_8375#" 168 14784,512 "VSS" 168 8736,272
device msubckt pfet_03v3 20358 8351 20359 8352 l=100 w=100 "VDD" "S6" 200 0 "A_MUX_2.Tr_Gate_1.CLK" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 20154 8351 20155 8352 l=100 w=100 "VDD" "S6" 200 0 "VDD" 100 5200,204 "A_MUX_2.Tr_Gate_1.CLK" 100 5200,204
device msubckt pfet_03v3 19950 8351 19951 8352 l=100 w=100 "VDD" "S6" 200 0 "A_MUX_2.Tr_Gate_1.CLK" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 19746 8351 19747 8352 l=100 w=100 "VDD" "S6" 200 0 "VDD" 100 8800,376 "A_MUX_2.Tr_Gate_1.CLK" 100 5200,204
device msubckt pfet_03v3 12480 8184 12481 8185 l=100 w=100 "VDD_TEST" "DN" 200 0 "Tappered_Buffer_8.IN" 100 5200,204 "VDD_TEST" 100 8800,376
device msubckt pfet_03v3 12276 8184 12277 8185 l=100 w=100 "VDD_TEST" "DN" 200 0 "VDD_TEST" 100 5200,204 "Tappered_Buffer_8.IN" 100 5200,204
device msubckt pfet_03v3 12072 8184 12073 8185 l=100 w=100 "VDD_TEST" "DN" 200 0 "Tappered_Buffer_8.IN" 100 5200,204 "VDD_TEST" 100 5200,204
device msubckt pfet_03v3 11868 8184 11869 8185 l=100 w=100 "VDD_TEST" "DN" 200 0 "VDD_TEST" 100 8800,376 "Tappered_Buffer_8.IN" 100 5200,204
device msubckt nfet_03v3 19101 8373 19102 8374 l=100 w=168 "VSS" "S6" 200 0 "VSS" 168 8736,272 "a_18508_8715#" 168 14784,512
device msubckt nfet_03v3 18897 8373 18898 8374 l=100 w=168 "VSS" "S6" 200 0 "a_18508_8715#" 168 14784,512 "VSS" 168 8736,272
device msubckt nfet_03v3 18562 8373 18563 8374 l=100 w=168 "VSS" "S6" 200 0 "DIV_OUT2" 168 14784,512 "PFD_T2_0.FDIV" 168 14784,512
device msubckt nfet_03v3 10868 7878 10869 7879 l=100 w=560 "VSS" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VSS" 560 49280,1296
device msubckt nfet_03v3 10664 7878 10665 7879 l=100 w=560 "VSS" "a_5326_9314#" 200 0 "VSS" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt nfet_03v3 10460 7878 10461 7879 l=100 w=560 "VSS" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 10256 7878 10257 7879 l=100 w=560 "VSS" "a_5326_9314#" 200 0 "VSS" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt nfet_03v3 10052 7878 10053 7879 l=100 w=560 "VSS" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 9848 7878 9849 7879 l=100 w=560 "VSS" "a_5326_9314#" 200 0 "VSS" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt nfet_03v3 9644 7878 9645 7879 l=100 w=560 "VSS" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 9440 7878 9441 7879 l=100 w=560 "VSS" "a_5326_9314#" 200 0 "VSS" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt nfet_03v3 9236 7878 9237 7879 l=100 w=560 "VSS" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 9032 7878 9033 7879 l=100 w=560 "VSS" "a_5326_9314#" 200 0 "VSS" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt nfet_03v3 8828 7878 8829 7879 l=100 w=560 "VSS" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 8624 7878 8625 7879 l=100 w=560 "VSS" "a_5326_9314#" 200 0 "VSS" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt nfet_03v3 8420 7878 8421 7879 l=100 w=560 "VSS" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 8216 7878 8217 7879 l=100 w=560 "VSS" "a_5326_9314#" 200 0 "VSS" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt nfet_03v3 8012 7878 8013 7879 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 7808 7878 7809 7879 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 7604 7878 7605 7879 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 7400 7878 7401 7879 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 7196 7878 7197 7879 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 6992 7878 6993 7879 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 6788 7878 6789 7879 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 6584 7878 6585 7879 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 6380 7878 6381 7879 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 6176 7878 6177 7879 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 5972 7878 5973 7879 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 5768 7878 5769 7879 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 5564 7878 5565 7879 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 5360 7878 5361 7879 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 49280,1296
device msubckt pfet_03v3 20358 8587 20359 8588 l=100 w=100 "VDD" "S6" 200 0 "A_MUX_2.Tr_Gate_1.CLK" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 20154 8587 20155 8588 l=100 w=100 "VDD" "S6" 200 0 "VDD" 100 5200,204 "A_MUX_2.Tr_Gate_1.CLK" 100 5200,204
device msubckt pfet_03v3 19950 8587 19951 8588 l=100 w=100 "VDD" "S6" 200 0 "A_MUX_2.Tr_Gate_1.CLK" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 19746 8587 19747 8588 l=100 w=100 "VDD" "S6" 200 0 "VDD" 100 8800,376 "A_MUX_2.Tr_Gate_1.CLK" 100 5200,204
device msubckt pfet_03v3 26069 8739 26070 8740 l=100 w=100 "VDD" "a_25557_8739#" 200 0 "DN1" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 25865 8739 25866 8740 l=100 w=100 "VDD" "a_25557_8739#" 200 0 "VDD" 100 5200,204 "DN1" 100 5200,204
device msubckt pfet_03v3 25661 8739 25662 8740 l=100 w=100 "VDD" "PFD_T2_0.Buffer_V_2_0.IN" 200 0 "a_25557_8739#" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 25457 8739 25458 8740 l=100 w=100 "VDD" "PFD_T2_0.Buffer_V_2_0.IN" 200 0 "VDD" 100 8800,376 "a_25557_8739#" 100 5200,204
device msubckt pfet_03v3 25009 8866 25010 8867 l=100 w=100 "VDD" "a_22967_8787#" 200 0 "VDD" 100 5200,204 "PFD_T2_0.INV_mag_1.IN" 100 8800,376
device msubckt pfet_03v3 24805 8866 24806 8867 l=100 w=100 "VDD" "a_22967_8787#" 200 0 "PFD_T2_0.INV_mag_1.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 24601 8866 24602 8867 l=100 w=100 "VDD" "a_22967_8787#" 200 0 "VDD" 100 5200,204 "PFD_T2_0.INV_mag_1.IN" 100 5200,204
device msubckt pfet_03v3 24397 8866 24398 8867 l=100 w=100 "VDD" "a_22967_8787#" 200 0 "PFD_T2_0.INV_mag_1.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 24193 8866 24194 8867 l=100 w=100 "VDD" "a_22967_8787#" 200 0 "VDD" 100 5200,204 "PFD_T2_0.INV_mag_1.IN" 100 5200,204
device msubckt pfet_03v3 23989 8866 23990 8867 l=100 w=100 "VDD" "a_22967_8787#" 200 0 "PFD_T2_0.INV_mag_1.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 23785 8866 23786 8867 l=100 w=100 "VDD" "a_22967_8787#" 200 0 "VDD" 100 5200,204 "PFD_T2_0.INV_mag_1.IN" 100 5200,204
device msubckt pfet_03v3 23581 8866 23582 8867 l=100 w=100 "VDD" "a_22967_8787#" 200 0 "PFD_T2_0.INV_mag_1.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 23377 8866 23378 8867 l=100 w=100 "VDD" "a_22967_8787#" 200 0 "VDD" 100 5200,204 "PFD_T2_0.INV_mag_1.IN" 100 5200,204
device msubckt pfet_03v3 23173 8866 23174 8867 l=100 w=100 "VDD" "a_22967_8787#" 200 0 "PFD_T2_0.INV_mag_1.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 22969 8866 22970 8867 l=100 w=100 "VDD" "a_22967_8787#" 200 0 "VDD" 100 8800,376 "PFD_T2_0.INV_mag_1.IN" 100 5200,204
device msubckt pfet_03v3 21584 8761 21585 8762 l=100 w=168 "VDD" "a_20903_8375#" 200 0 "PFD_T2_0.FDIV" 168 8736,272 "OUT01" 168 14784,512
device msubckt pfet_03v3 21380 8761 21381 8762 l=100 w=168 "VDD" "a_20903_8375#" 200 0 "OUT01" 168 8736,272 "PFD_T2_0.FDIV" 168 8736,272
device msubckt pfet_03v3 21176 8761 21177 8762 l=100 w=168 "VDD" "a_20903_8375#" 200 0 "PFD_T2_0.FDIV" 168 8736,272 "OUT01" 168 8736,272
device msubckt pfet_03v3 20972 8761 20973 8762 l=100 w=168 "VDD" "a_20903_8375#" 200 0 "OUT01" 168 14784,512 "PFD_T2_0.FDIV" 168 8736,272
device msubckt pfet_03v3 19120 8759 19121 8760 l=100 w=168 "VDD" "a_18508_8715#" 200 0 "PFD_T2_0.FDIV" 168 8736,272 "DIV_OUT2" 168 14784,512
device msubckt pfet_03v3 18916 8759 18917 8760 l=100 w=168 "VDD" "a_18508_8715#" 200 0 "DIV_OUT2" 168 8736,272 "PFD_T2_0.FDIV" 168 8736,272
device msubckt pfet_03v3 18712 8759 18713 8760 l=100 w=168 "VDD" "a_18508_8715#" 200 0 "PFD_T2_0.FDIV" 168 8736,272 "DIV_OUT2" 168 8736,272
device msubckt pfet_03v3 18508 8759 18509 8760 l=100 w=168 "VDD" "a_18508_8715#" 200 0 "DIV_OUT2" 168 14784,512 "PFD_T2_0.FDIV" 168 8736,272
device msubckt nfet_03v3 25865 9055 25866 9056 l=100 w=100 "VSS" "a_25557_8739#" 200 0 "VSS" 100 5200,204 "DN1" 100 8800,376
device msubckt nfet_03v3 25661 9055 25662 9056 l=100 w=100 "VSS" "PFD_T2_0.Buffer_V_2_0.IN" 200 0 "a_25557_8739#" 100 8800,376 "VSS" 100 5200,204
device msubckt pfet_03v3 25137 9224 25138 9225 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_1.IN" 200 0 "PFD_T2_0.INV_mag_1.IN" 100 5200,204 "a_24437_9224#" 100 8800,376
device msubckt pfet_03v3 24933 9224 24934 9225 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_1.IN" 200 0 "a_24437_9224#" 100 5200,204 "PFD_T2_0.INV_mag_1.IN" 100 5200,204
device msubckt pfet_03v3 24729 9224 24730 9225 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_0.IN" 200 0 "VDD" 100 5200,204 "a_24437_9224#" 100 5200,204
device msubckt pfet_03v3 24525 9224 24526 9225 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_0.IN" 200 0 "a_24437_9224#" 100 8800,376 "VDD" 100 5200,204
device msubckt nfet_03v3 10868 8574 10869 8575 l=100 w=560 "VSS" "Tappered_Buffer_7.IN" 200 0 "a_6958_10708#" 560 29120,664 "VSS" 560 49280,1296
device msubckt nfet_03v3 10664 8574 10665 8575 l=100 w=560 "VSS" "Tappered_Buffer_7.IN" 200 0 "VSS" 560 29120,664 "a_6958_10708#" 560 29120,664
device msubckt nfet_03v3 10460 8574 10461 8575 l=100 w=560 "VSS" "a_6958_10708#" 200 0 "a_5326_9314#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 10256 8574 10257 8575 l=100 w=560 "VSS" "a_6958_10708#" 200 0 "VSS" 560 29120,664 "a_5326_9314#" 560 29120,664
device msubckt nfet_03v3 10052 8574 10053 8575 l=100 w=560 "VSS" "a_6958_10708#" 200 0 "a_5326_9314#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 9848 8574 9849 8575 l=100 w=560 "VSS" "a_6958_10708#" 200 0 "VSS" 560 29120,664 "a_5326_9314#" 560 29120,664
device msubckt nfet_03v3 9644 8574 9645 8575 l=100 w=560 "VSS" "a_6958_10708#" 200 0 "a_5326_9314#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 9440 8574 9441 8575 l=100 w=560 "VSS" "a_6958_10708#" 200 0 "VSS" 560 29120,664 "a_5326_9314#" 560 29120,664
device msubckt nfet_03v3 9236 8574 9237 8575 l=100 w=560 "VSS" "a_6958_10708#" 200 0 "a_5326_9314#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 9032 8574 9033 8575 l=100 w=560 "VSS" "a_6958_10708#" 200 0 "VSS" 560 29120,664 "a_5326_9314#" 560 29120,664
device msubckt nfet_03v3 8828 8574 8829 8575 l=100 w=560 "VSS" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 8624 8574 8625 8575 l=100 w=560 "VSS" "a_5326_9314#" 200 0 "VSS" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt nfet_03v3 8420 8574 8421 8575 l=100 w=560 "VSS" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 8216 8574 8217 8575 l=100 w=560 "VSS" "a_5326_9314#" 200 0 "VSS" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt nfet_03v3 8012 8574 8013 8575 l=100 w=560 "VSS" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 7808 8574 7809 8575 l=100 w=560 "VSS" "a_5326_9314#" 200 0 "VSS" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt nfet_03v3 7604 8574 7605 8575 l=100 w=560 "VSS" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 7400 8574 7401 8575 l=100 w=560 "VSS" "a_5326_9314#" 200 0 "VSS" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt nfet_03v3 7196 8574 7197 8575 l=100 w=560 "VSS" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 6992 8574 6993 8575 l=100 w=560 "VSS" "a_5326_9314#" 200 0 "VSS" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt nfet_03v3 6788 8574 6789 8575 l=100 w=560 "VSS" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 6584 8574 6585 8575 l=100 w=560 "VSS" "a_5326_9314#" 200 0 "VSS" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt nfet_03v3 6380 8574 6381 8575 l=100 w=560 "VSS" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 6176 8574 6177 8575 l=100 w=560 "VSS" "a_5326_9314#" 200 0 "VSS" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt nfet_03v3 5972 8574 5973 8575 l=100 w=560 "VSS" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 5768 8574 5769 8575 l=100 w=560 "VSS" "a_5326_9314#" 200 0 "VSS" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt nfet_03v3 5564 8574 5565 8575 l=100 w=560 "VSS" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 5360 8574 5361 8575 l=100 w=560 "VSS" "a_5326_9314#" 200 0 "VSS" 560 49280,1296 "UP_OUT" 560 29120,664
device msubckt pfet_03v3 24193 9226 24194 9227 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_1.IN" 200 0 "VDD" 100 5200,204 "PFD_T2_0.Buffer_V_2_0.IN" 100 8800,376
device msubckt pfet_03v3 23989 9226 23990 9227 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_1.IN" 200 0 "PFD_T2_0.Buffer_V_2_0.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 23785 9226 23786 9227 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_1.IN" 200 0 "VDD" 100 5200,204 "PFD_T2_0.Buffer_V_2_0.IN" 100 5200,204
device msubckt pfet_03v3 23581 9226 23582 9227 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_1.IN" 200 0 "PFD_T2_0.Buffer_V_2_0.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 23377 9226 23378 9227 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_1.IN" 200 0 "VDD" 100 5200,204 "PFD_T2_0.Buffer_V_2_0.IN" 100 5200,204
device msubckt pfet_03v3 23173 9226 23174 9227 l=100 w=100 "VDD" "PFD_T2_0.FDIV" 200 0 "a_22967_8787#" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 22969 9226 22970 9227 l=100 w=100 "VDD" "PFD_T2_0.FDIV" 200 0 "VDD" 100 8800,376 "a_22967_8787#" 100 5200,204
device msubckt nfet_03v3 34429 9628 34430 9629 l=112 w=56 "VSS" "ITAIL_SRC" 224 0 "CP_1_0.VCTRL" 56 6304,328 "a_32939_9624#" 56 6304,328
device msubckt nfet_03v3 34077 9625 34078 9626 l=112 w=56 "VSS" "ITAIL_SRC" 224 0 "VSS" 56 3712,184 "ITAIL_SRC" 56 6304,328
device msubckt nfet_03v3 33853 9625 33854 9626 l=112 w=56 "VSS" "ITAIL_SRC" 224 0 "ITAIL_SRC" 56 6304,328 "VSS" 56 3712,184
device msubckt nfet_03v3 33499 9624 33500 9625 l=112 w=56 "VSS" "ITAIL_SRC" 224 0 "a_32939_9624#" 56 3712,184 "CP_1_0.VCTRL" 56 6304,328
device msubckt nfet_03v3 33275 9624 33276 9625 l=112 w=56 "VSS" "UP" 224 0 "VSS" 56 3712,184 "a_32939_9624#" 56 3712,184
device msubckt nfet_03v3 33051 9624 33052 9625 l=112 w=56 "VSS" "UP" 224 0 "a_32939_9624#" 56 3712,184 "VSS" 56 3712,184
device msubckt nfet_03v3 32827 9624 32828 9625 l=112 w=56 "VSS" "UP" 224 0 "VSS" 56 6304,328 "a_32939_9624#" 56 3712,184
device msubckt nfet_03v3 34429 9828 34430 9829 l=112 w=56 "VSS" "ITAIL_SRC" 224 0 "ITAIL_SRC" 56 6304,328 "VSS" 56 6304,328
device msubckt nfet_03v3 34077 9825 34078 9826 l=112 w=56 "VSS" "ITAIL_SRC" 224 0 "a_32939_9624#" 56 3712,184 "CP_1_0.VCTRL" 56 6304,328
device msubckt nfet_03v3 33853 9825 33854 9826 l=112 w=56 "VSS" "ITAIL_SRC" 224 0 "CP_1_0.VCTRL" 56 6304,328 "a_32939_9624#" 56 3712,184
device msubckt nfet_03v3 32475 9623 32476 9624 l=112 w=56 "VSS" "DN" 224 0 "VSS" 56 6304,328 "a_32467_10269#" 56 6304,328
device msubckt nfet_03v3 33499 9824 33500 9825 l=112 w=56 "VSS" "ITAIL_SRC" 224 0 "VSS" 56 6304,328 "ITAIL_SRC" 56 6304,328
device msubckt nfet_03v3 33051 9824 33052 9825 l=112 w=56 "VSS" "UP" 224 0 "a_32939_9624#" 56 3712,184 "VSS" 56 6304,328
device msubckt nfet_03v3 32827 9824 32828 9825 l=112 w=56 "VSS" "UP" 224 0 "VSS" 56 6304,328 "a_32939_9624#" 56 3712,184
device msubckt nfet_03v3 32475 9815 32476 9816 l=112 w=56 "VSS" "DN" 224 0 "VSS" 56 6304,328 "a_32467_10269#" 56 6304,328
device msubckt nfet_03v3 25781 9567 25782 9568 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_1.IN" 200 0 "VSS" 100 8800,376 "PFD_T2_0.INV_mag_1.OUT" 100 8800,376
device msubckt nfet_03v3 24945 9553 24946 9554 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_0.OUT" 200 0 "PFD_T2_0.Buffer_V_2_0.IN" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 24741 9553 24742 9554 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_0.OUT" 200 0 "VSS" 100 5200,204 "PFD_T2_0.Buffer_V_2_0.IN" 100 5200,204
device msubckt nfet_03v3 24537 9553 24538 9554 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_0.OUT" 200 0 "PFD_T2_0.Buffer_V_2_0.IN" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 24333 9553 24334 9554 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_1.IN" 200 0 "a_23837_9553#" 100 5200,204 "PFD_T2_0.Buffer_V_2_0.IN" 100 5200,204
device msubckt nfet_03v3 24129 9553 24130 9554 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_1.IN" 200 0 "PFD_T2_0.Buffer_V_2_0.IN" 100 5200,204 "a_23837_9553#" 100 5200,204
device msubckt nfet_03v3 23925 9553 23926 9554 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_1.IN" 200 0 "a_23837_9553#" 100 8800,376 "PFD_T2_0.Buffer_V_2_0.IN" 100 5200,204
device msubckt pfet_03v3 21584 9183 21585 9184 l=100 w=168 "VDD" "A_MUX_2.Tr_Gate_1.CLK" 200 0 "a_20903_8375#" 168 8736,272 "VDD" 168 14784,512
device msubckt pfet_03v3 21380 9183 21381 9184 l=100 w=168 "VDD" "A_MUX_2.Tr_Gate_1.CLK" 200 0 "VDD" 168 8736,272 "a_20903_8375#" 168 8736,272
device msubckt pfet_03v3 21176 9183 21177 9184 l=100 w=168 "VDD" "A_MUX_2.Tr_Gate_1.CLK" 200 0 "a_20903_8375#" 168 8736,272 "VDD" 168 8736,272
device msubckt pfet_03v3 20972 9183 20973 9184 l=100 w=168 "VDD" "A_MUX_2.Tr_Gate_1.CLK" 200 0 "VDD" 168 14784,512 "a_20903_8375#" 168 8736,272
device msubckt pfet_03v3 19120 9181 19121 9182 l=100 w=168 "VDD" "S6" 200 0 "a_18508_8715#" 168 8736,272 "VDD" 168 14784,512
device msubckt pfet_03v3 18916 9181 18917 9182 l=100 w=168 "VDD" "S6" 200 0 "VDD" 168 8736,272 "a_18508_8715#" 168 8736,272
device msubckt pfet_03v3 18712 9181 18713 9182 l=100 w=168 "VDD" "S6" 200 0 "a_18508_8715#" 168 8736,272 "VDD" 168 8736,272
device msubckt pfet_03v3 18508 9181 18509 9182 l=100 w=168 "VDD" "S6" 200 0 "VDD" 168 14784,512 "a_18508_8715#" 168 8736,272
device msubckt nfet_03v3 23581 9554 23582 9555 l=100 w=100 "VSS" "a_22967_8787#" 200 0 "VSS" 100 5200,204 "a_22881_9554#" 100 8800,376
device msubckt nfet_03v3 23377 9554 23378 9555 l=100 w=100 "VSS" "a_22967_8787#" 200 0 "a_22881_9554#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 23173 9554 23174 9555 l=100 w=100 "VSS" "PFD_T2_0.FDIV" 200 0 "PFD_T2_0.INV_mag_1.IN" 100 5200,204 "a_22881_9554#" 100 5200,204
device msubckt nfet_03v3 22969 9554 22970 9555 l=100 w=100 "VSS" "PFD_T2_0.FDIV" 200 0 "a_22881_9554#" 100 8800,376 "PFD_T2_0.INV_mag_1.IN" 100 5200,204
device msubckt pfet_03v3 30556 9894 30557 9895 l=100 w=168 "VDD" "S2" 200 0 "a_29875_10702#" 168 8736,272 "VDD" 168 14784,512
device msubckt pfet_03v3 30352 9894 30353 9895 l=100 w=168 "VDD" "S2" 200 0 "VDD" 168 8736,272 "a_29875_10702#" 168 8736,272
device msubckt pfet_03v3 30148 9894 30149 9895 l=100 w=168 "VDD" "S2" 200 0 "a_29875_10702#" 168 8736,272 "VDD" 168 8736,272
device msubckt pfet_03v3 29944 9894 29945 9895 l=100 w=168 "VDD" "S2" 200 0 "VDD" 168 14784,512 "a_29875_10702#" 168 8736,272
device msubckt pfet_03v3 28092 9892 28093 9893 l=100 w=168 "VDD" "A_MUX_3.Tr_Gate_1.CLK" 200 0 "a_27480_10186#" 168 8736,272 "VDD" 168 14784,512
device msubckt pfet_03v3 27888 9892 27889 9893 l=100 w=168 "VDD" "A_MUX_3.Tr_Gate_1.CLK" 200 0 "VDD" 168 8736,272 "a_27480_10186#" 168 8736,272
device msubckt pfet_03v3 27684 9892 27685 9893 l=100 w=168 "VDD" "A_MUX_3.Tr_Gate_1.CLK" 200 0 "a_27480_10186#" 168 8736,272 "VDD" 168 8736,272
device msubckt pfet_03v3 27480 9892 27481 9893 l=100 w=168 "VDD" "A_MUX_3.Tr_Gate_1.CLK" 200 0 "VDD" 168 14784,512 "a_27480_10186#" 168 8736,272
device msubckt pfet_03v3 25894 9888 25895 9889 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_1.IN" 200 0 "PFD_T2_0.INV_mag_1.OUT" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 25690 9888 25691 9889 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_1.IN" 200 0 "VDD" 100 8800,376 "PFD_T2_0.INV_mag_1.OUT" 100 5200,204
device msubckt nfet_03v3 24945 9801 24946 9802 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_1.OUT" 200 0 "a_22880_9797#" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 24741 9801 24742 9802 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_1.OUT" 200 0 "VSS" 100 8800,376 "a_22880_9797#" 100 5200,204
device msubckt nfet_03v3 24333 9808 24334 9809 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_1.IN" 200 0 "a_23837_9553#" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 24129 9808 24130 9809 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_1.IN" 200 0 "VSS" 100 5200,204 "a_23837_9553#" 100 5200,204
device msubckt nfet_03v3 23925 9808 23926 9809 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_1.IN" 200 0 "a_23837_9553#" 100 8800,376 "VSS" 100 5200,204
device msubckt nfet_03v3 23172 9797 23173 9798 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_0.OUT" 200 0 "a_22967_8787#" 100 5200,204 "a_22880_9797#" 100 8800,376
device msubckt nfet_03v3 22968 9797 22969 9798 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_0.OUT" 200 0 "a_22880_9797#" 100 8800,376 "a_22967_8787#" 100 5200,204
device msubckt pfet_03v3 10834 9358 10835 9359 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VDD_TEST" 560 49280,1296
device msubckt pfet_03v3 10630 9358 10631 9359 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "VDD_TEST" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt pfet_03v3 10426 9358 10427 9359 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 10222 9358 10223 9359 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "VDD_TEST" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt pfet_03v3 10018 9358 10019 9359 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 9814 9358 9815 9359 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "VDD_TEST" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt pfet_03v3 9610 9358 9611 9359 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 9406 9358 9407 9359 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "VDD_TEST" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt pfet_03v3 9202 9358 9203 9359 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 8998 9358 8999 9359 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "VDD_TEST" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt pfet_03v3 8794 9358 8795 9359 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 8590 9358 8591 9359 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "VDD_TEST" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt pfet_03v3 8386 9358 8387 9359 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 8182 9358 8183 9359 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "VDD_TEST" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt pfet_03v3 7978 9358 7979 9359 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 7774 9358 7775 9359 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "VDD_TEST" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt pfet_03v3 7570 9358 7571 9359 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 7366 9358 7367 9359 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "VDD_TEST" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt pfet_03v3 7162 9358 7163 9359 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 6958 9358 6959 9359 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "VDD_TEST" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt pfet_03v3 6754 9358 6755 9359 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 6550 9358 6551 9359 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "VDD_TEST" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt pfet_03v3 6346 9358 6347 9359 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 6142 9358 6143 9359 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "VDD_TEST" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt pfet_03v3 5938 9358 5939 9359 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 5734 9358 5735 9359 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "VDD_TEST" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt pfet_03v3 5530 9358 5531 9359 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 5326 9358 5327 9359 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "VDD_TEST" 560 49280,1296 "UP_OUT" 560 29120,664
device msubckt pfet_03v3 34687 10269 34688 10270 l=112 w=56 "VDD" "ITAIL_SINK" 224 0 "CP_1_0.VCTRL" 56 6304,328 "a_32731_10265#" 56 6304,328
device msubckt pfet_03v3 39761 10605 39762 10606 l=100 w=168 "VDD" "A_MUX_6.Tr_Gate_1.CLK" 200 0 "a_39080_11413#" 168 8736,272 "VDD" 168 14784,512
device msubckt pfet_03v3 39557 10605 39558 10606 l=100 w=168 "VDD" "A_MUX_6.Tr_Gate_1.CLK" 200 0 "VDD" 168 8736,272 "a_39080_11413#" 168 8736,272
device msubckt pfet_03v3 39353 10605 39354 10606 l=100 w=168 "VDD" "A_MUX_6.Tr_Gate_1.CLK" 200 0 "a_39080_11413#" 168 8736,272 "VDD" 168 8736,272
device msubckt pfet_03v3 39149 10605 39150 10606 l=100 w=168 "VDD" "A_MUX_6.Tr_Gate_1.CLK" 200 0 "VDD" 168 14784,512 "a_39080_11413#" 168 8736,272
device msubckt pfet_03v3 34219 10269 34220 10270 l=112 w=56 "VDD" "ITAIL_SINK" 224 0 "VDD" 56 6304,328 "ITAIL_SINK" 56 6304,328
device msubckt pfet_03v3 33751 10269 33752 10270 l=112 w=56 "VDD" "ITAIL_SINK" 224 0 "CP_1_0.VCTRL" 56 6304,328 "a_32731_10265#" 56 6304,328
device msubckt pfet_03v3 33283 10269 33284 10270 l=112 w=56 "VDD" "ITAIL_SINK" 224 0 "VDD" 56 6304,328 "ITAIL_SINK" 56 6304,328
device msubckt pfet_03v3 32819 10265 32820 10266 l=112 w=140 "VDD" "a_32467_10269#" 224 0 "a_32731_10265#" 140 12320,456 "VDD" 140 12320,456
device msubckt pfet_03v3 32355 10269 32356 10270 l=112 w=56 "VDD" "DN" 224 0 "VDD" 56 6304,328 "a_32467_10269#" 56 6304,328
device msubckt pfet_03v3 37297 10607 37298 10608 l=100 w=168 "VDD" "S5" 200 0 "a_36685_10901#" 168 8736,272 "VDD" 168 14784,512
device msubckt pfet_03v3 37093 10607 37094 10608 l=100 w=168 "VDD" "S5" 200 0 "VDD" 168 8736,272 "a_36685_10901#" 168 8736,272
device msubckt pfet_03v3 36889 10607 36890 10608 l=100 w=168 "VDD" "S5" 200 0 "a_36685_10901#" 168 8736,272 "VDD" 168 8736,272
device msubckt pfet_03v3 36685 10607 36686 10608 l=100 w=168 "VDD" "S5" 200 0 "VDD" 168 14784,512 "a_36685_10901#" 168 8736,272
device msubckt pfet_03v3 34687 10593 34688 10594 l=112 w=56 "VDD" "ITAIL_SINK" 224 0 "ITAIL_SINK" 56 6304,328 "VDD" 56 6304,328
device msubckt pfet_03v3 34219 10593 34220 10594 l=112 w=56 "VDD" "ITAIL_SINK" 224 0 "a_32731_10265#" 56 6304,328 "CP_1_0.VCTRL" 56 6304,328
device msubckt pfet_03v3 33751 10593 33752 10594 l=112 w=56 "VDD" "ITAIL_SINK" 224 0 "ITAIL_SINK" 56 6304,328 "VDD" 56 6304,328
device msubckt pfet_03v3 33283 10593 33284 10594 l=112 w=56 "VDD" "ITAIL_SINK" 224 0 "a_32731_10265#" 56 6304,328 "CP_1_0.VCTRL" 56 6304,328
device msubckt pfet_03v3 32819 10541 32820 10542 l=112 w=140 "VDD" "a_32467_10269#" 224 0 "a_32731_10265#" 140 12320,456 "VDD" 140 12320,456
device msubckt pfet_03v3 30556 10316 30557 10317 l=100 w=168 "VDD" "a_29875_10702#" 200 0 "UP" 168 8736,272 "UP_INPUT" 168 14784,512
device msubckt pfet_03v3 30352 10316 30353 10317 l=100 w=168 "VDD" "a_29875_10702#" 200 0 "UP_INPUT" 168 8736,272 "UP" 168 8736,272
device msubckt pfet_03v3 30148 10316 30149 10317 l=100 w=168 "VDD" "a_29875_10702#" 200 0 "UP" 168 8736,272 "UP_INPUT" 168 8736,272
device msubckt pfet_03v3 29944 10316 29945 10317 l=100 w=168 "VDD" "a_29875_10702#" 200 0 "UP_INPUT" 168 14784,512 "UP" 168 8736,272
device msubckt pfet_03v3 28092 10314 28093 10315 l=100 w=168 "VDD" "a_27480_10186#" 200 0 "UP" 168 8736,272 "UP1" 168 14784,512
device msubckt pfet_03v3 27888 10314 27889 10315 l=100 w=168 "VDD" "a_27480_10186#" 200 0 "UP1" 168 8736,272 "UP" 168 8736,272
device msubckt pfet_03v3 27684 10314 27685 10315 l=100 w=168 "VDD" "a_27480_10186#" 200 0 "UP" 168 8736,272 "UP1" 168 8736,272
device msubckt pfet_03v3 27480 10314 27481 10315 l=100 w=168 "VDD" "a_27480_10186#" 200 0 "UP1" 168 14784,512 "UP" 168 8736,272
device msubckt pfet_03v3 32355 10593 32356 10594 l=112 w=56 "VDD" "DN" 224 0 "VDD" 56 6304,328 "a_32467_10269#" 56 6304,328
device msubckt pfet_03v3 29318 10556 29319 10557 l=100 w=100 "VDD" "S2" 200 0 "A_MUX_3.Tr_Gate_1.CLK" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 29114 10556 29115 10557 l=100 w=100 "VDD" "S2" 200 0 "VDD" 100 5200,204 "A_MUX_3.Tr_Gate_1.CLK" 100 5200,204
device msubckt pfet_03v3 28910 10556 28911 10557 l=100 w=100 "VDD" "S2" 200 0 "A_MUX_3.Tr_Gate_1.CLK" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 28706 10556 28707 10557 l=100 w=100 "VDD" "S2" 200 0 "VDD" 100 8800,376 "A_MUX_3.Tr_Gate_1.CLK" 100 5200,204
device msubckt pfet_03v3 25894 10468 25895 10469 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_0.IN" 200 0 "PFD_T2_0.INV_mag_0.OUT" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 25690 10468 25691 10469 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_0.IN" 200 0 "VDD" 100 8800,376 "PFD_T2_0.INV_mag_0.OUT" 100 5200,204
device msubckt pfet_03v3 39761 11027 39762 11028 l=100 w=168 "VDD" "a_39080_11413#" 200 0 "CP_1_0.VCTRL" 168 8736,272 "A_MUX_6.IN1" 168 14784,512
device msubckt pfet_03v3 39557 11027 39558 11028 l=100 w=168 "VDD" "a_39080_11413#" 200 0 "A_MUX_6.IN1" 168 8736,272 "CP_1_0.VCTRL" 168 8736,272
device msubckt pfet_03v3 39353 11027 39354 11028 l=100 w=168 "VDD" "a_39080_11413#" 200 0 "CP_1_0.VCTRL" 168 8736,272 "A_MUX_6.IN1" 168 8736,272
device msubckt pfet_03v3 39149 11027 39150 11028 l=100 w=168 "VDD" "a_39080_11413#" 200 0 "A_MUX_6.IN1" 168 14784,512 "CP_1_0.VCTRL" 168 8736,272
device msubckt pfet_03v3 37297 11029 37298 11030 l=100 w=168 "VDD" "a_36685_10901#" 200 0 "CP_1_0.VCTRL" 168 8736,272 "LF_OFFCHIP" 168 14784,512
device msubckt pfet_03v3 37093 11029 37094 11030 l=100 w=168 "VDD" "a_36685_10901#" 200 0 "LF_OFFCHIP" 168 8736,272 "CP_1_0.VCTRL" 168 8736,272
device msubckt pfet_03v3 36889 11029 36890 11030 l=100 w=168 "VDD" "a_36685_10901#" 200 0 "CP_1_0.VCTRL" 168 8736,272 "LF_OFFCHIP" 168 8736,272
device msubckt pfet_03v3 36685 11029 36686 11030 l=100 w=168 "VDD" "a_36685_10901#" 200 0 "LF_OFFCHIP" 168 14784,512 "CP_1_0.VCTRL" 168 8736,272
device msubckt pfet_03v3 34687 10917 34688 10918 l=112 w=56 "VDD" "ITAIL_SINK" 224 0 "CP_1_0.VCTRL" 56 6304,328 "a_32731_10265#" 56 6304,328
device msubckt pfet_03v3 34219 10917 34220 10918 l=112 w=56 "VDD" "ITAIL_SINK" 224 0 "VDD" 56 6304,328 "ITAIL_SINK" 56 6304,328
device msubckt pfet_03v3 33751 10917 33752 10918 l=112 w=56 "VDD" "ITAIL_SINK" 224 0 "CP_1_0.VCTRL" 56 6304,328 "a_32731_10265#" 56 6304,328
device msubckt pfet_03v3 33283 10917 33284 10918 l=112 w=56 "VDD" "ITAIL_SINK" 224 0 "VDD" 56 6304,328 "ITAIL_SINK" 56 6304,328
device msubckt pfet_03v3 32819 10817 32820 10818 l=112 w=140 "VDD" "a_32467_10269#" 224 0 "a_32731_10265#" 140 12320,456 "VDD" 140 12320,456
device msubckt pfet_03v3 32355 10917 32356 10918 l=112 w=56 "VDD" "DN" 224 0 "VDD" 56 6304,328 "a_32467_10269#" 56 6304,328
device msubckt nfet_03v3 30502 10702 30503 10703 l=100 w=168 "VSS" "S2" 200 0 "UP" 168 14784,512 "UP_INPUT" 168 14784,512
device msubckt nfet_03v3 30167 10702 30168 10703 l=100 w=168 "VSS" "S2" 200 0 "VSS" 168 8736,272 "a_29875_10702#" 168 14784,512
device msubckt nfet_03v3 29963 10702 29964 10703 l=100 w=168 "VSS" "S2" 200 0 "a_29875_10702#" 168 14784,512 "VSS" 168 8736,272
device msubckt pfet_03v3 29318 10792 29319 10793 l=100 w=100 "VDD" "S2" 200 0 "A_MUX_3.Tr_Gate_1.CLK" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 29114 10792 29115 10793 l=100 w=100 "VDD" "S2" 200 0 "VDD" 100 5200,204 "A_MUX_3.Tr_Gate_1.CLK" 100 5200,204
device msubckt pfet_03v3 28910 10792 28911 10793 l=100 w=100 "VDD" "S2" 200 0 "A_MUX_3.Tr_Gate_1.CLK" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 28706 10792 28707 10793 l=100 w=100 "VDD" "S2" 200 0 "VDD" 100 8800,376 "A_MUX_3.Tr_Gate_1.CLK" 100 5200,204
device msubckt nfet_03v3 28073 10700 28074 10701 l=100 w=168 "VSS" "A_MUX_3.Tr_Gate_1.CLK" 200 0 "VSS" 168 8736,272 "a_27480_10186#" 168 14784,512
device msubckt nfet_03v3 27869 10700 27870 10701 l=100 w=168 "VSS" "A_MUX_3.Tr_Gate_1.CLK" 200 0 "a_27480_10186#" 168 14784,512 "VSS" 168 8736,272
device msubckt nfet_03v3 27534 10700 27535 10701 l=100 w=168 "VSS" "A_MUX_3.Tr_Gate_1.CLK" 200 0 "UP1" 168 14784,512 "UP" 168 14784,512
device msubckt pfet_03v3 38535 11269 38536 11270 l=100 w=100 "VDD" "S5" 200 0 "A_MUX_6.Tr_Gate_1.CLK" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 38331 11269 38332 11270 l=100 w=100 "VDD" "S5" 200 0 "VDD" 100 5200,204 "A_MUX_6.Tr_Gate_1.CLK" 100 5200,204
device msubckt pfet_03v3 38127 11269 38128 11270 l=100 w=100 "VDD" "S5" 200 0 "A_MUX_6.Tr_Gate_1.CLK" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 37923 11269 37924 11270 l=100 w=100 "VDD" "S5" 200 0 "VDD" 100 8800,376 "A_MUX_6.Tr_Gate_1.CLK" 100 5200,204
device msubckt nfet_03v3 39707 11413 39708 11414 l=100 w=168 "VSS" "A_MUX_6.Tr_Gate_1.CLK" 200 0 "CP_1_0.VCTRL" 168 14784,512 "A_MUX_6.IN1" 168 14784,512
device msubckt nfet_03v3 39372 11413 39373 11414 l=100 w=168 "VSS" "A_MUX_6.Tr_Gate_1.CLK" 200 0 "VSS" 168 8736,272 "a_39080_11413#" 168 14784,512
device msubckt nfet_03v3 39168 11413 39169 11414 l=100 w=168 "VSS" "A_MUX_6.Tr_Gate_1.CLK" 200 0 "a_39080_11413#" 168 14784,512 "VSS" 168 8736,272
device msubckt pfet_03v3 34687 11241 34688 11242 l=112 w=56 "VDD" "ITAIL_SINK" 224 0 "ITAIL_SINK" 56 6304,328 "VDD" 56 6304,328
device msubckt pfet_03v3 38535 11505 38536 11506 l=100 w=100 "VDD" "S5" 200 0 "A_MUX_6.Tr_Gate_1.CLK" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 38331 11505 38332 11506 l=100 w=100 "VDD" "S5" 200 0 "VDD" 100 5200,204 "A_MUX_6.Tr_Gate_1.CLK" 100 5200,204
device msubckt pfet_03v3 38127 11505 38128 11506 l=100 w=100 "VDD" "S5" 200 0 "A_MUX_6.Tr_Gate_1.CLK" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 37923 11505 37924 11506 l=100 w=100 "VDD" "S5" 200 0 "VDD" 100 8800,376 "A_MUX_6.Tr_Gate_1.CLK" 100 5200,204
device msubckt nfet_03v3 37278 11415 37279 11416 l=100 w=168 "VSS" "S5" 200 0 "VSS" 168 8736,272 "a_36685_10901#" 168 14784,512
device msubckt nfet_03v3 37074 11415 37075 11416 l=100 w=168 "VSS" "S5" 200 0 "a_36685_10901#" 168 14784,512 "VSS" 168 8736,272
device msubckt nfet_03v3 36739 11415 36740 11416 l=100 w=168 "VSS" "S5" 200 0 "LF_OFFCHIP" 168 14784,512 "CP_1_0.VCTRL" 168 14784,512
device msubckt pfet_03v3 34219 11241 34220 11242 l=112 w=56 "VDD" "ITAIL_SINK" 224 0 "a_32731_10265#" 56 6304,328 "CP_1_0.VCTRL" 56 6304,328
device msubckt pfet_03v3 33751 11241 33752 11242 l=112 w=56 "VDD" "ITAIL_SINK" 224 0 "ITAIL_SINK" 56 6304,328 "VDD" 56 6304,328
device msubckt pfet_03v3 32819 11093 32820 11094 l=112 w=140 "VDD" "a_32467_10269#" 224 0 "a_32731_10265#" 140 12320,456 "VDD" 140 12320,456
device msubckt pfet_03v3 33283 11241 33284 11242 l=112 w=56 "VDD" "ITAIL_SINK" 224 0 "a_32731_10265#" 56 6304,328 "CP_1_0.VCTRL" 56 6304,328
device msubckt nfet_03v3 30502 11006 30503 11007 l=100 w=168 "VSS" "S2" 200 0 "UP" 168 14784,512 "UP_INPUT" 168 14784,512
device msubckt nfet_03v3 30167 11006 30168 11007 l=100 w=168 "VSS" "S2" 200 0 "UP_INPUT" 168 8736,272 "UP" 168 14784,512
device msubckt nfet_03v3 29963 11006 29964 11007 l=100 w=168 "VSS" "S2" 200 0 "UP" 168 14784,512 "UP_INPUT" 168 8736,272
device msubckt nfet_03v3 25781 10789 25782 10790 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_0.IN" 200 0 "VSS" 100 8800,376 "PFD_T2_0.INV_mag_0.OUT" 100 8800,376
device msubckt nfet_03v3 24944 10700 24945 10701 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_1.OUT" 200 0 "a_22879_10704#" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 24740 10700 24741 10701 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_1.OUT" 200 0 "VSS" 100 8800,376 "a_22879_10704#" 100 5200,204
device msubckt nfet_03v3 24332 10693 24333 10694 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_0.IN" 200 0 "a_23836_10693#" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 24128 10693 24129 10694 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_0.IN" 200 0 "VSS" 100 5200,204 "a_23836_10693#" 100 5200,204
device msubckt nfet_03v3 23924 10693 23925 10694 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_0.IN" 200 0 "a_23836_10693#" 100 8800,376 "VSS" 100 5200,204
device msubckt pfet_03v3 10834 10054 10835 10055 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VDD_TEST" 560 49280,1296
device msubckt pfet_03v3 10630 10054 10631 10055 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "VDD_TEST" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt pfet_03v3 10426 10054 10427 10055 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 10222 10054 10223 10055 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "VDD_TEST" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt pfet_03v3 10018 10054 10019 10055 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 9814 10054 9815 10055 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "VDD_TEST" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt pfet_03v3 9610 10054 9611 10055 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 9406 10054 9407 10055 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "VDD_TEST" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt pfet_03v3 9202 10054 9203 10055 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 8998 10054 8999 10055 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "VDD_TEST" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt pfet_03v3 8794 10054 8795 10055 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 8590 10054 8591 10055 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "VDD_TEST" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt pfet_03v3 8386 10054 8387 10055 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 8182 10054 8183 10055 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "VDD_TEST" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt pfet_03v3 7978 10054 7979 10055 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 7774 10054 7775 10055 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "VDD_TEST" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt pfet_03v3 7570 10054 7571 10055 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 7366 10054 7367 10055 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "VDD_TEST" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt pfet_03v3 7162 10054 7163 10055 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 6958 10054 6959 10055 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "VDD_TEST" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt pfet_03v3 6754 10054 6755 10055 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 6550 10054 6551 10055 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "VDD_TEST" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt pfet_03v3 6346 10054 6347 10055 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 6142 10054 6143 10055 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "VDD_TEST" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt pfet_03v3 5938 10054 5939 10055 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 5734 10054 5735 10055 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "VDD_TEST" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt pfet_03v3 5530 10054 5531 10055 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 5326 10054 5327 10055 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "VDD_TEST" 560 49280,1296 "UP_OUT" 560 29120,664
device msubckt nfet_03v3 2016 10388 2017 10389 l=100 w=200 "VSS" "G2_1" 200 0 "G2_1" 200 10400,304 "VSS" 200 17600,576
device msubckt nfet_03v3 1812 10388 1813 10389 l=100 w=200 "VSS" "ITAIL" 200 0 "ITAIL" 200 10400,304 "G2_1" 200 10400,304
device msubckt nfet_03v3 1608 10388 1609 10389 l=100 w=200 "VSS" "ITAIL" 200 0 "G2_1" 200 10400,304 "ITAIL" 200 10400,304
device msubckt nfet_03v3 1404 10388 1405 10389 l=100 w=200 "VSS" "G2_1" 200 0 "VSS" 200 10400,304 "G2_1" 200 10400,304
device msubckt nfet_03v3 1200 10388 1201 10389 l=100 w=200 "VSS" "G2_1" 200 0 "G2_1" 200 10400,304 "VSS" 200 10400,304
device msubckt nfet_03v3 996 10388 997 10389 l=100 w=200 "VSS" "ITAIL" 200 0 "ITAIL" 200 10400,304 "G2_1" 200 10400,304
device msubckt nfet_03v3 792 10388 793 10389 l=100 w=200 "VSS" "ITAIL" 200 0 "G2_1" 200 10400,304 "ITAIL" 200 10400,304
device msubckt nfet_03v3 588 10388 589 10389 l=100 w=200 "VSS" "G2_1" 200 0 "VSS" 200 10400,304 "G2_1" 200 10400,304
device msubckt nfet_03v3 384 10388 385 10389 l=100 w=200 "VSS" "G2_1" 200 0 "G2_1" 200 10400,304 "VSS" 200 10400,304
device msubckt nfet_03v3 180 10388 181 10389 l=100 w=200 "VSS" "ITAIL" 200 0 "ITAIL" 200 10400,304 "G2_1" 200 10400,304
device msubckt nfet_03v3 -24 10388 -23 10389 l=100 w=200 "VSS" "ITAIL" 200 0 "G2_1" 200 10400,304 "ITAIL" 200 10400,304
device msubckt nfet_03v3 -228 10388 -227 10389 l=100 w=200 "VSS" "G2_1" 200 0 "VSS" 200 10400,304 "G2_1" 200 10400,304
device msubckt nfet_03v3 -432 10388 -431 10389 l=100 w=200 "VSS" "G2_1" 200 0 "G2_1" 200 10400,304 "VSS" 200 10400,304
device msubckt nfet_03v3 -636 10388 -635 10389 l=100 w=200 "VSS" "ITAIL" 200 0 "ITAIL" 200 10400,304 "G2_1" 200 10400,304
device msubckt nfet_03v3 -840 10388 -839 10389 l=100 w=200 "VSS" "ITAIL" 200 0 "G2_1" 200 10400,304 "ITAIL" 200 10400,304
device msubckt nfet_03v3 -1044 10388 -1043 10389 l=100 w=200 "VSS" "G2_1" 200 0 "VSS" 200 10400,304 "G2_1" 200 10400,304
device msubckt nfet_03v3 -1248 10388 -1247 10389 l=100 w=200 "VSS" "G2_1" 200 0 "G2_1" 200 10400,304 "VSS" 200 10400,304
device msubckt nfet_03v3 -1452 10388 -1451 10389 l=100 w=200 "VSS" "ITAIL" 200 0 "ITAIL" 200 10400,304 "G2_1" 200 10400,304
device msubckt nfet_03v3 -1656 10388 -1655 10389 l=100 w=200 "VSS" "ITAIL" 200 0 "G2_1" 200 10400,304 "ITAIL" 200 10400,304
device msubckt nfet_03v3 -1860 10388 -1859 10389 l=100 w=200 "VSS" "G2_1" 200 0 "VSS" 200 17600,576 "G2_1" 200 10400,304
device msubckt nfet_03v3 23171 10704 23172 10705 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_0.OUT" 200 0 "a_22966_11778#" 100 5200,204 "a_22879_10704#" 100 8800,376
device msubckt nfet_03v3 22967 10704 22968 10705 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_0.OUT" 200 0 "a_22879_10704#" 100 8800,376 "a_22966_11778#" 100 5200,204
device msubckt pfet_03v3 32355 11241 32356 11242 l=112 w=56 "VDD" "DN" 224 0 "VDD" 56 6304,328 "a_32467_10269#" 56 6304,328
device msubckt nfet_03v3 29318 11114 29319 11115 l=100 w=100 "VSS" "S2" 200 0 "A_MUX_3.Tr_Gate_1.CLK" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 29114 11114 29115 11115 l=100 w=100 "VSS" "S2" 200 0 "VSS" 100 5200,204 "A_MUX_3.Tr_Gate_1.CLK" 100 5200,204
device msubckt nfet_03v3 28910 11114 28911 11115 l=100 w=100 "VSS" "S2" 200 0 "A_MUX_3.Tr_Gate_1.CLK" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 28706 11114 28707 11115 l=100 w=100 "VSS" "S2" 200 0 "VSS" 100 8800,376 "A_MUX_3.Tr_Gate_1.CLK" 100 5200,204
device msubckt nfet_03v3 28073 11004 28074 11005 l=100 w=168 "VSS" "A_MUX_3.Tr_Gate_1.CLK" 200 0 "UP1" 168 8736,272 "UP" 168 14784,512
device msubckt nfet_03v3 27869 11004 27870 11005 l=100 w=168 "VSS" "A_MUX_3.Tr_Gate_1.CLK" 200 0 "UP" 168 14784,512 "UP1" 168 8736,272
device msubckt nfet_03v3 27534 11004 27535 11005 l=100 w=168 "VSS" "A_MUX_3.Tr_Gate_1.CLK" 200 0 "UP1" 168 14784,512 "UP" 168 14784,512
device msubckt nfet_03v3 24944 10948 24945 10949 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_1.OUT" 200 0 "PFD_T2_0.Buffer_V_2_1.IN" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 24740 10948 24741 10949 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_1.OUT" 200 0 "VSS" 100 5200,204 "PFD_T2_0.Buffer_V_2_1.IN" 100 5200,204
device msubckt nfet_03v3 24536 10948 24537 10949 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_1.OUT" 200 0 "PFD_T2_0.Buffer_V_2_1.IN" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 24332 10948 24333 10949 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_0.IN" 200 0 "a_23836_10693#" 100 5200,204 "PFD_T2_0.Buffer_V_2_1.IN" 100 5200,204
device msubckt nfet_03v3 24128 10948 24129 10949 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_0.IN" 200 0 "PFD_T2_0.Buffer_V_2_1.IN" 100 5200,204 "a_23836_10693#" 100 5200,204
device msubckt nfet_03v3 23924 10948 23925 10949 l=100 w=100 "VSS" "PFD_T2_0.INV_mag_0.IN" 200 0 "a_23836_10693#" 100 8800,376 "PFD_T2_0.Buffer_V_2_1.IN" 100 5200,204
device msubckt nfet_03v3 23580 10947 23581 10948 l=100 w=100 "VSS" "a_22966_11778#" 200 0 "VSS" 100 5200,204 "a_22880_10947#" 100 8800,376
device msubckt nfet_03v3 23376 10947 23377 10948 l=100 w=100 "VSS" "a_22966_11778#" 200 0 "a_22880_10947#" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 23172 10947 23173 10948 l=100 w=100 "VSS" "PFD_T2_0.FIN" 200 0 "PFD_T2_0.INV_mag_0.IN" 100 5200,204 "a_22880_10947#" 100 5200,204
device msubckt nfet_03v3 22968 10947 22969 10948 l=100 w=100 "VSS" "PFD_T2_0.FIN" 200 0 "a_22880_10947#" 100 8800,376 "PFD_T2_0.INV_mag_0.IN" 100 5200,204
device msubckt nfet_03v3 39707 11717 39708 11718 l=100 w=168 "VSS" "A_MUX_6.Tr_Gate_1.CLK" 200 0 "CP_1_0.VCTRL" 168 14784,512 "A_MUX_6.IN1" 168 14784,512
device msubckt nfet_03v3 39372 11717 39373 11718 l=100 w=168 "VSS" "A_MUX_6.Tr_Gate_1.CLK" 200 0 "A_MUX_6.IN1" 168 8736,272 "CP_1_0.VCTRL" 168 14784,512
device msubckt nfet_03v3 39168 11717 39169 11718 l=100 w=168 "VSS" "A_MUX_6.Tr_Gate_1.CLK" 200 0 "CP_1_0.VCTRL" 168 14784,512 "A_MUX_6.IN1" 168 8736,272
device msubckt pfet_03v3 21626 10977 21627 10978 l=100 w=168 "VDD" "A_MUX_1.Tr_Gate_1.CLK" 200 0 "a_20945_11785#" 168 8736,272 "VDD" 168 14784,512
device msubckt pfet_03v3 21422 10977 21423 10978 l=100 w=168 "VDD" "A_MUX_1.Tr_Gate_1.CLK" 200 0 "VDD" 168 8736,272 "a_20945_11785#" 168 8736,272
device msubckt pfet_03v3 21218 10977 21219 10978 l=100 w=168 "VDD" "A_MUX_1.Tr_Gate_1.CLK" 200 0 "a_20945_11785#" 168 8736,272 "VDD" 168 8736,272
device msubckt pfet_03v3 21014 10977 21015 10978 l=100 w=168 "VDD" "A_MUX_1.Tr_Gate_1.CLK" 200 0 "VDD" 168 14784,512 "a_20945_11785#" 168 8736,272
device msubckt pfet_03v3 19162 10979 19163 10980 l=100 w=168 "VDD" "S1" 200 0 "a_18550_11273#" 168 8736,272 "VDD" 168 14784,512
device msubckt pfet_03v3 18958 10979 18959 10980 l=100 w=168 "VDD" "S1" 200 0 "VDD" 168 8736,272 "a_18550_11273#" 168 8736,272
device msubckt pfet_03v3 18754 10979 18755 10980 l=100 w=168 "VDD" "S1" 200 0 "a_18550_11273#" 168 8736,272 "VDD" 168 8736,272
device msubckt pfet_03v3 18550 10979 18551 10980 l=100 w=168 "VDD" "S1" 200 0 "VDD" 168 14784,512 "a_18550_11273#" 168 8736,272
device msubckt nfet_03v3 25864 11321 25865 11322 l=100 w=100 "VSS" "a_25556_11637#" 200 0 "VSS" 100 5200,204 "UP1" 100 8800,376
device msubckt nfet_03v3 25660 11321 25661 11322 l=100 w=100 "VSS" "PFD_T2_0.Buffer_V_2_1.IN" 200 0 "a_25556_11637#" 100 8800,376 "VSS" 100 5200,204
device msubckt pfet_03v3 25136 11277 25137 11278 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_0.IN" 200 0 "PFD_T2_0.INV_mag_0.IN" 100 5200,204 "a_24436_11277#" 100 8800,376
device msubckt pfet_03v3 24932 11277 24933 11278 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_0.IN" 200 0 "a_24436_11277#" 100 5200,204 "PFD_T2_0.INV_mag_0.IN" 100 5200,204
device msubckt pfet_03v3 24728 11277 24729 11278 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_1.IN" 200 0 "VDD" 100 5200,204 "a_24436_11277#" 100 5200,204
device msubckt pfet_03v3 24524 11277 24525 11278 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_1.IN" 200 0 "a_24436_11277#" 100 8800,376 "VDD" 100 5200,204
device msubckt pfet_03v3 24192 11275 24193 11276 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_0.IN" 200 0 "VDD" 100 5200,204 "PFD_T2_0.Buffer_V_2_1.IN" 100 8800,376
device msubckt pfet_03v3 23988 11275 23989 11276 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_0.IN" 200 0 "PFD_T2_0.Buffer_V_2_1.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 23784 11275 23785 11276 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_0.IN" 200 0 "VDD" 100 5200,204 "PFD_T2_0.Buffer_V_2_1.IN" 100 5200,204
device msubckt pfet_03v3 23580 11275 23581 11276 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_0.IN" 200 0 "PFD_T2_0.Buffer_V_2_1.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 23376 11275 23377 11276 l=100 w=100 "VDD" "PFD_T2_0.INV_mag_0.IN" 200 0 "VDD" 100 5200,204 "PFD_T2_0.Buffer_V_2_1.IN" 100 5200,204
device msubckt pfet_03v3 23172 11275 23173 11276 l=100 w=100 "VDD" "PFD_T2_0.FIN" 200 0 "a_22966_11778#" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 22968 11275 22969 11276 l=100 w=100 "VDD" "PFD_T2_0.FIN" 200 0 "VDD" 100 8800,376 "a_22966_11778#" 100 5200,204
device msubckt nfet_03v3 38535 11827 38536 11828 l=100 w=100 "VSS" "S5" 200 0 "A_MUX_6.Tr_Gate_1.CLK" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 38331 11827 38332 11828 l=100 w=100 "VSS" "S5" 200 0 "VSS" 100 5200,204 "A_MUX_6.Tr_Gate_1.CLK" 100 5200,204
device msubckt nfet_03v3 38127 11827 38128 11828 l=100 w=100 "VSS" "S5" 200 0 "A_MUX_6.Tr_Gate_1.CLK" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 37923 11827 37924 11828 l=100 w=100 "VSS" "S5" 200 0 "VSS" 100 8800,376 "A_MUX_6.Tr_Gate_1.CLK" 100 5200,204
device msubckt nfet_03v3 37278 11719 37279 11720 l=100 w=168 "VSS" "S5" 200 0 "LF_OFFCHIP" 168 8736,272 "CP_1_0.VCTRL" 168 14784,512
device msubckt nfet_03v3 37074 11719 37075 11720 l=100 w=168 "VSS" "S5" 200 0 "CP_1_0.VCTRL" 168 14784,512 "LF_OFFCHIP" 168 8736,272
device msubckt nfet_03v3 36739 11719 36740 11720 l=100 w=168 "VSS" "S5" 200 0 "LF_OFFCHIP" 168 14784,512 "CP_1_0.VCTRL" 168 14784,512
device msubckt pfet_03v3 21626 11399 21627 11400 l=100 w=168 "VDD" "a_20945_11785#" 200 0 "PFD_T2_0.FIN" 168 8736,272 "OUT21" 168 14784,512
device msubckt pfet_03v3 21422 11399 21423 11400 l=100 w=168 "VDD" "a_20945_11785#" 200 0 "OUT21" 168 8736,272 "PFD_T2_0.FIN" 168 8736,272
device msubckt pfet_03v3 21218 11399 21219 11400 l=100 w=168 "VDD" "a_20945_11785#" 200 0 "PFD_T2_0.FIN" 168 8736,272 "OUT21" 168 8736,272
device msubckt pfet_03v3 21014 11399 21015 11400 l=100 w=168 "VDD" "a_20945_11785#" 200 0 "OUT21" 168 14784,512 "PFD_T2_0.FIN" 168 8736,272
device msubckt pfet_03v3 26068 11637 26069 11638 l=100 w=100 "VDD" "a_25556_11637#" 200 0 "UP1" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 25864 11637 25865 11638 l=100 w=100 "VDD" "a_25556_11637#" 200 0 "VDD" 100 5200,204 "UP1" 100 5200,204
device msubckt pfet_03v3 25660 11637 25661 11638 l=100 w=100 "VDD" "PFD_T2_0.Buffer_V_2_1.IN" 200 0 "a_25556_11637#" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 25456 11637 25457 11638 l=100 w=100 "VDD" "PFD_T2_0.Buffer_V_2_1.IN" 200 0 "VDD" 100 8800,376 "a_25556_11637#" 100 5200,204
device msubckt pfet_03v3 25008 11635 25009 11636 l=100 w=100 "VDD" "a_22966_11778#" 200 0 "VDD" 100 5200,204 "PFD_T2_0.INV_mag_0.IN" 100 8800,376
device msubckt pfet_03v3 24804 11635 24805 11636 l=100 w=100 "VDD" "a_22966_11778#" 200 0 "PFD_T2_0.INV_mag_0.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 24600 11635 24601 11636 l=100 w=100 "VDD" "a_22966_11778#" 200 0 "VDD" 100 5200,204 "PFD_T2_0.INV_mag_0.IN" 100 5200,204
device msubckt pfet_03v3 24396 11635 24397 11636 l=100 w=100 "VDD" "a_22966_11778#" 200 0 "PFD_T2_0.INV_mag_0.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 24192 11635 24193 11636 l=100 w=100 "VDD" "a_22966_11778#" 200 0 "VDD" 100 5200,204 "PFD_T2_0.INV_mag_0.IN" 100 5200,204
device msubckt pfet_03v3 23988 11635 23989 11636 l=100 w=100 "VDD" "a_22966_11778#" 200 0 "PFD_T2_0.INV_mag_0.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 23784 11635 23785 11636 l=100 w=100 "VDD" "a_22966_11778#" 200 0 "VDD" 100 5200,204 "PFD_T2_0.INV_mag_0.IN" 100 5200,204
device msubckt pfet_03v3 23580 11635 23581 11636 l=100 w=100 "VDD" "a_22966_11778#" 200 0 "PFD_T2_0.INV_mag_0.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 23376 11635 23377 11636 l=100 w=100 "VDD" "a_22966_11778#" 200 0 "VDD" 100 5200,204 "PFD_T2_0.INV_mag_0.IN" 100 5200,204
device msubckt pfet_03v3 23172 11635 23173 11636 l=100 w=100 "VDD" "a_22966_11778#" 200 0 "PFD_T2_0.INV_mag_0.IN" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 22968 11635 22969 11636 l=100 w=100 "VDD" "a_22966_11778#" 200 0 "VDD" 100 8800,376 "PFD_T2_0.INV_mag_0.IN" 100 5200,204
device msubckt pfet_03v3 19162 11401 19163 11402 l=100 w=168 "VDD" "a_18550_11273#" 200 0 "PFD_T2_0.FIN" 168 8736,272 "F_IN" 168 14784,512
device msubckt pfet_03v3 18958 11401 18959 11402 l=100 w=168 "VDD" "a_18550_11273#" 200 0 "F_IN" 168 8736,272 "PFD_T2_0.FIN" 168 8736,272
device msubckt pfet_03v3 18754 11401 18755 11402 l=100 w=168 "VDD" "a_18550_11273#" 200 0 "PFD_T2_0.FIN" 168 8736,272 "F_IN" 168 8736,272
device msubckt pfet_03v3 18550 11401 18551 11402 l=100 w=168 "VDD" "a_18550_11273#" 200 0 "F_IN" 168 14784,512 "PFD_T2_0.FIN" 168 8736,272
device msubckt pfet_03v3 10834 10868 10835 10869 l=100 w=560 "VDD_TEST" "Tappered_Buffer_7.IN" 200 0 "a_6958_10708#" 560 29120,664 "VDD_TEST" 560 49280,1296
device msubckt pfet_03v3 10630 10868 10631 10869 l=100 w=560 "VDD_TEST" "Tappered_Buffer_7.IN" 200 0 "VDD_TEST" 560 29120,664 "a_6958_10708#" 560 29120,664
device msubckt pfet_03v3 10426 10868 10427 10869 l=100 w=560 "VDD_TEST" "Tappered_Buffer_7.IN" 200 0 "a_6958_10708#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 10222 10868 10223 10869 l=100 w=560 "VDD_TEST" "Tappered_Buffer_7.IN" 200 0 "VDD_TEST" 560 29120,664 "a_6958_10708#" 560 29120,664
device msubckt pfet_03v3 10018 10868 10019 10869 l=100 w=560 "VDD_TEST" "a_6958_10708#" 200 0 "a_5326_9314#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 9814 10868 9815 10869 l=100 w=560 "VDD_TEST" "a_6958_10708#" 200 0 "VDD_TEST" 560 29120,664 "a_5326_9314#" 560 29120,664
device msubckt pfet_03v3 9610 10868 9611 10869 l=100 w=560 "VDD_TEST" "a_6958_10708#" 200 0 "a_5326_9314#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 9406 10868 9407 10869 l=100 w=560 "VDD_TEST" "a_6958_10708#" 200 0 "VDD_TEST" 560 29120,664 "a_5326_9314#" 560 29120,664
device msubckt pfet_03v3 9202 10868 9203 10869 l=100 w=560 "VDD_TEST" "a_6958_10708#" 200 0 "a_5326_9314#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 8998 10868 8999 10869 l=100 w=560 "VDD_TEST" "a_6958_10708#" 200 0 "VDD_TEST" 560 29120,664 "a_5326_9314#" 560 29120,664
device msubckt pfet_03v3 8794 10868 8795 10869 l=100 w=560 "VDD_TEST" "a_6958_10708#" 200 0 "a_5326_9314#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 8590 10868 8591 10869 l=100 w=560 "VDD_TEST" "a_6958_10708#" 200 0 "VDD_TEST" 560 29120,664 "a_5326_9314#" 560 29120,664
device msubckt pfet_03v3 8386 10868 8387 10869 l=100 w=560 "VDD_TEST" "a_6958_10708#" 200 0 "a_5326_9314#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 8182 10868 8183 10869 l=100 w=560 "VDD_TEST" "a_6958_10708#" 200 0 "VDD_TEST" 560 29120,664 "a_5326_9314#" 560 29120,664
device msubckt pfet_03v3 7978 10868 7979 10869 l=100 w=560 "VDD_TEST" "a_6958_10708#" 200 0 "a_5326_9314#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 7774 10868 7775 10869 l=100 w=560 "VDD_TEST" "a_6958_10708#" 200 0 "VDD_TEST" 560 29120,664 "a_5326_9314#" 560 29120,664
device msubckt pfet_03v3 7570 10868 7571 10869 l=100 w=560 "VDD_TEST" "a_6958_10708#" 200 0 "a_5326_9314#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 7366 10868 7367 10869 l=100 w=560 "VDD_TEST" "a_6958_10708#" 200 0 "VDD_TEST" 560 29120,664 "a_5326_9314#" 560 29120,664
device msubckt pfet_03v3 7162 10868 7163 10869 l=100 w=560 "VDD_TEST" "a_6958_10708#" 200 0 "a_5326_9314#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 6958 10868 6959 10869 l=100 w=560 "VDD_TEST" "a_6958_10708#" 200 0 "VDD_TEST" 560 29120,664 "a_5326_9314#" 560 29120,664
device msubckt pfet_03v3 6754 10868 6755 10869 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 6550 10868 6551 10869 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "VDD_TEST" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt pfet_03v3 6346 10868 6347 10869 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 6142 10868 6143 10869 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "VDD_TEST" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt pfet_03v3 5938 10868 5939 10869 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 5734 10868 5735 10869 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "VDD_TEST" 560 29120,664 "UP_OUT" 560 29120,664
device msubckt pfet_03v3 5530 10868 5531 10869 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "UP_OUT" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 5326 10868 5327 10869 l=100 w=560 "VDD_TEST" "a_5326_9314#" 200 0 "VDD_TEST" 560 49280,1296 "UP_OUT" 560 29120,664
device msubckt nfet_03v3 2016 10836 2017 10837 l=100 w=200 "VSS" "ITAIL" 200 0 "G2_1" 200 10400,304 "ITAIL" 200 17600,576
device msubckt nfet_03v3 1812 10836 1813 10837 l=100 w=200 "VSS" "G2_1" 200 0 "VSS" 200 10400,304 "G2_1" 200 10400,304
device msubckt nfet_03v3 1608 10836 1609 10837 l=100 w=200 "VSS" "G2_1" 200 0 "G2_1" 200 10400,304 "VSS" 200 10400,304
device msubckt nfet_03v3 1404 10836 1405 10837 l=100 w=200 "VSS" "ITAIL" 200 0 "ITAIL" 200 10400,304 "G2_1" 200 10400,304
device msubckt nfet_03v3 1200 10836 1201 10837 l=100 w=200 "VSS" "ITAIL" 200 0 "G2_1" 200 10400,304 "ITAIL" 200 10400,304
device msubckt nfet_03v3 996 10836 997 10837 l=100 w=200 "VSS" "G2_1" 200 0 "VSS" 200 10400,304 "G2_1" 200 10400,304
device msubckt nfet_03v3 792 10836 793 10837 l=100 w=200 "VSS" "G2_1" 200 0 "G2_1" 200 10400,304 "VSS" 200 10400,304
device msubckt nfet_03v3 588 10836 589 10837 l=100 w=200 "VSS" "ITAIL" 200 0 "ITAIL" 200 10400,304 "G2_1" 200 10400,304
device msubckt nfet_03v3 384 10836 385 10837 l=100 w=200 "VSS" "ITAIL" 200 0 "G2_1" 200 10400,304 "ITAIL" 200 10400,304
device msubckt nfet_03v3 180 10836 181 10837 l=100 w=200 "VSS" "G2_1" 200 0 "VSS" 200 10400,304 "G2_1" 200 10400,304
device msubckt nfet_03v3 -24 10836 -23 10837 l=100 w=200 "VSS" "G2_1" 200 0 "G2_1" 200 10400,304 "VSS" 200 10400,304
device msubckt nfet_03v3 -228 10836 -227 10837 l=100 w=200 "VSS" "ITAIL" 200 0 "ITAIL" 200 10400,304 "G2_1" 200 10400,304
device msubckt nfet_03v3 -432 10836 -431 10837 l=100 w=200 "VSS" "ITAIL" 200 0 "G2_1" 200 10400,304 "ITAIL" 200 10400,304
device msubckt nfet_03v3 -636 10836 -635 10837 l=100 w=200 "VSS" "G2_1" 200 0 "VSS" 200 10400,304 "G2_1" 200 10400,304
device msubckt nfet_03v3 -840 10836 -839 10837 l=100 w=200 "VSS" "G2_1" 200 0 "G2_1" 200 10400,304 "VSS" 200 10400,304
device msubckt nfet_03v3 -1044 10836 -1043 10837 l=100 w=200 "VSS" "ITAIL" 200 0 "ITAIL" 200 10400,304 "G2_1" 200 10400,304
device msubckt nfet_03v3 -1248 10836 -1247 10837 l=100 w=200 "VSS" "ITAIL" 200 0 "G2_1" 200 10400,304 "ITAIL" 200 10400,304
device msubckt nfet_03v3 -1452 10836 -1451 10837 l=100 w=200 "VSS" "G2_1" 200 0 "VSS" 200 10400,304 "G2_1" 200 10400,304
device msubckt nfet_03v3 -1656 10836 -1655 10837 l=100 w=200 "VSS" "G2_1" 200 0 "G2_1" 200 10400,304 "VSS" 200 10400,304
device msubckt nfet_03v3 -1860 10836 -1859 10837 l=100 w=200 "VSS" "ITAIL" 200 0 "ITAIL" 200 17600,576 "G2_1" 200 10400,304
device msubckt pfet_03v3 20400 11641 20401 11642 l=100 w=100 "VDD" "S1" 200 0 "A_MUX_1.Tr_Gate_1.CLK" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 20196 11641 20197 11642 l=100 w=100 "VDD" "S1" 200 0 "VDD" 100 5200,204 "A_MUX_1.Tr_Gate_1.CLK" 100 5200,204
device msubckt pfet_03v3 19992 11641 19993 11642 l=100 w=100 "VDD" "S1" 200 0 "A_MUX_1.Tr_Gate_1.CLK" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 19788 11641 19789 11642 l=100 w=100 "VDD" "S1" 200 0 "VDD" 100 8800,376 "A_MUX_1.Tr_Gate_1.CLK" 100 5200,204
device msubckt nfet_03v3 21572 11785 21573 11786 l=100 w=168 "VSS" "A_MUX_1.Tr_Gate_1.CLK" 200 0 "PFD_T2_0.FIN" 168 14784,512 "OUT21" 168 14784,512
device msubckt nfet_03v3 21237 11785 21238 11786 l=100 w=168 "VSS" "A_MUX_1.Tr_Gate_1.CLK" 200 0 "VSS" 168 8736,272 "a_20945_11785#" 168 14784,512
device msubckt nfet_03v3 21033 11785 21034 11786 l=100 w=168 "VSS" "A_MUX_1.Tr_Gate_1.CLK" 200 0 "a_20945_11785#" 168 14784,512 "VSS" 168 8736,272
device msubckt pfet_03v3 20400 11877 20401 11878 l=100 w=100 "VDD" "S1" 200 0 "A_MUX_1.Tr_Gate_1.CLK" 100 5200,204 "VDD" 100 8800,376
device msubckt pfet_03v3 20196 11877 20197 11878 l=100 w=100 "VDD" "S1" 200 0 "VDD" 100 5200,204 "A_MUX_1.Tr_Gate_1.CLK" 100 5200,204
device msubckt pfet_03v3 19992 11877 19993 11878 l=100 w=100 "VDD" "S1" 200 0 "A_MUX_1.Tr_Gate_1.CLK" 100 5200,204 "VDD" 100 5200,204
device msubckt pfet_03v3 19788 11877 19789 11878 l=100 w=100 "VDD" "S1" 200 0 "VDD" 100 8800,376 "A_MUX_1.Tr_Gate_1.CLK" 100 5200,204
device msubckt nfet_03v3 19143 11787 19144 11788 l=100 w=168 "VSS" "S1" 200 0 "VSS" 168 8736,272 "a_18550_11273#" 168 14784,512
device msubckt nfet_03v3 18939 11787 18940 11788 l=100 w=168 "VSS" "S1" 200 0 "a_18550_11273#" 168 14784,512 "VSS" 168 8736,272
device msubckt nfet_03v3 18604 11787 18605 11788 l=100 w=168 "VSS" "S1" 200 0 "F_IN" 168 14784,512 "PFD_T2_0.FIN" 168 14784,512
device msubckt nfet_03v3 2016 11600 2017 11601 l=100 w=200 "VSS" "G2_1" 200 0 "SD2_1" 200 10400,304 "VSS" 200 17600,576
device msubckt nfet_03v3 1812 11600 1813 11601 l=100 w=200 "VSS" "ITAIL" 200 0 "G1_1" 200 10400,304 "SD2_1" 200 10400,304
device msubckt nfet_03v3 1608 11600 1609 11601 l=100 w=200 "VSS" "ITAIL" 200 0 "SD2_1" 200 10400,304 "G1_1" 200 10400,304
device msubckt nfet_03v3 1404 11600 1405 11601 l=100 w=200 "VSS" "G2_1" 200 0 "VSS" 200 10400,304 "SD2_1" 200 10400,304
device msubckt nfet_03v3 1200 11600 1201 11601 l=100 w=200 "VSS" "G2_1" 200 0 "SD2_1" 200 10400,304 "VSS" 200 10400,304
device msubckt nfet_03v3 996 11600 997 11601 l=100 w=200 "VSS" "ITAIL" 200 0 "G1_1" 200 10400,304 "SD2_1" 200 10400,304
device msubckt nfet_03v3 792 11600 793 11601 l=100 w=200 "VSS" "ITAIL" 200 0 "SD2_1" 200 10400,304 "G1_1" 200 10400,304
device msubckt nfet_03v3 588 11600 589 11601 l=100 w=200 "VSS" "G2_1" 200 0 "VSS" 200 10400,304 "SD2_1" 200 10400,304
device msubckt nfet_03v3 384 11600 385 11601 l=100 w=200 "VSS" "G2_1" 200 0 "SD2_1" 200 10400,304 "VSS" 200 10400,304
device msubckt nfet_03v3 180 11600 181 11601 l=100 w=200 "VSS" "ITAIL" 200 0 "G1_1" 200 10400,304 "SD2_1" 200 10400,304
device msubckt nfet_03v3 -24 11600 -23 11601 l=100 w=200 "VSS" "ITAIL" 200 0 "SD2_1" 200 10400,304 "G1_1" 200 10400,304
device msubckt nfet_03v3 -228 11600 -227 11601 l=100 w=200 "VSS" "G2_1" 200 0 "VSS" 200 10400,304 "SD2_1" 200 10400,304
device msubckt nfet_03v3 -432 11600 -431 11601 l=100 w=200 "VSS" "G2_1" 200 0 "SD2_1" 200 10400,304 "VSS" 200 10400,304
device msubckt nfet_03v3 -636 11600 -635 11601 l=100 w=200 "VSS" "ITAIL" 200 0 "G1_1" 200 10400,304 "SD2_1" 200 10400,304
device msubckt nfet_03v3 -840 11600 -839 11601 l=100 w=200 "VSS" "ITAIL" 200 0 "SD2_1" 200 10400,304 "G1_1" 200 10400,304
device msubckt nfet_03v3 -1044 11600 -1043 11601 l=100 w=200 "VSS" "G2_1" 200 0 "VSS" 200 10400,304 "SD2_1" 200 10400,304
device msubckt nfet_03v3 -1248 11600 -1247 11601 l=100 w=200 "VSS" "G2_1" 200 0 "SD2_1" 200 10400,304 "VSS" 200 10400,304
device msubckt nfet_03v3 -1452 11600 -1451 11601 l=100 w=200 "VSS" "ITAIL" 200 0 "G1_1" 200 10400,304 "SD2_1" 200 10400,304
device msubckt nfet_03v3 -1656 11600 -1655 11601 l=100 w=200 "VSS" "ITAIL" 200 0 "SD2_1" 200 10400,304 "G1_1" 200 10400,304
device msubckt nfet_03v3 -1860 11600 -1859 11601 l=100 w=200 "VSS" "G2_1" 200 0 "VSS" 200 17600,576 "SD2_1" 200 10400,304
device msubckt nfet_03v3 21572 12089 21573 12090 l=100 w=168 "VSS" "A_MUX_1.Tr_Gate_1.CLK" 200 0 "PFD_T2_0.FIN" 168 14784,512 "OUT21" 168 14784,512
device msubckt nfet_03v3 21237 12089 21238 12090 l=100 w=168 "VSS" "A_MUX_1.Tr_Gate_1.CLK" 200 0 "OUT21" 168 8736,272 "PFD_T2_0.FIN" 168 14784,512
device msubckt nfet_03v3 21033 12089 21034 12090 l=100 w=168 "VSS" "A_MUX_1.Tr_Gate_1.CLK" 200 0 "PFD_T2_0.FIN" 168 14784,512 "OUT21" 168 8736,272
device msubckt nfet_03v3 20400 12199 20401 12200 l=100 w=100 "VSS" "S1" 200 0 "A_MUX_1.Tr_Gate_1.CLK" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 20196 12199 20197 12200 l=100 w=100 "VSS" "S1" 200 0 "VSS" 100 5200,204 "A_MUX_1.Tr_Gate_1.CLK" 100 5200,204
device msubckt nfet_03v3 19992 12199 19993 12200 l=100 w=100 "VSS" "S1" 200 0 "A_MUX_1.Tr_Gate_1.CLK" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 19788 12199 19789 12200 l=100 w=100 "VSS" "S1" 200 0 "VSS" 100 8800,376 "A_MUX_1.Tr_Gate_1.CLK" 100 5200,204
device msubckt nfet_03v3 19143 12091 19144 12092 l=100 w=168 "VSS" "S1" 200 0 "F_IN" 168 8736,272 "PFD_T2_0.FIN" 168 14784,512
device msubckt nfet_03v3 18939 12091 18940 12092 l=100 w=168 "VSS" "S1" 200 0 "PFD_T2_0.FIN" 168 14784,512 "F_IN" 168 8736,272
device msubckt nfet_03v3 18604 12091 18605 12092 l=100 w=168 "VSS" "S1" 200 0 "F_IN" 168 14784,512 "PFD_T2_0.FIN" 168 14784,512
device msubckt nfet_03v3 2016 12051 2017 12052 l=100 w=200 "VSS" "ITAIL" 200 0 "SD2_1" 200 10400,304 "G1_1" 200 17600,576
device msubckt nfet_03v3 1812 12051 1813 12052 l=100 w=200 "VSS" "G2_1" 200 0 "VSS" 200 10400,304 "SD2_1" 200 10400,304
device msubckt nfet_03v3 1608 12051 1609 12052 l=100 w=200 "VSS" "G2_1" 200 0 "SD2_1" 200 10400,304 "VSS" 200 10400,304
device msubckt nfet_03v3 1404 12051 1405 12052 l=100 w=200 "VSS" "ITAIL" 200 0 "G1_1" 200 10400,304 "SD2_1" 200 10400,304
device msubckt nfet_03v3 1200 12051 1201 12052 l=100 w=200 "VSS" "ITAIL" 200 0 "SD2_1" 200 10400,304 "G1_1" 200 10400,304
device msubckt nfet_03v3 996 12051 997 12052 l=100 w=200 "VSS" "G2_1" 200 0 "VSS" 200 10400,304 "SD2_1" 200 10400,304
device msubckt nfet_03v3 792 12051 793 12052 l=100 w=200 "VSS" "G2_1" 200 0 "SD2_1" 200 10400,304 "VSS" 200 10400,304
device msubckt nfet_03v3 588 12051 589 12052 l=100 w=200 "VSS" "ITAIL" 200 0 "G1_1" 200 10400,304 "SD2_1" 200 10400,304
device msubckt nfet_03v3 384 12051 385 12052 l=100 w=200 "VSS" "ITAIL" 200 0 "SD2_1" 200 10400,304 "G1_1" 200 10400,304
device msubckt nfet_03v3 180 12051 181 12052 l=100 w=200 "VSS" "G2_1" 200 0 "VSS" 200 10400,304 "SD2_1" 200 10400,304
device msubckt nfet_03v3 -24 12051 -23 12052 l=100 w=200 "VSS" "G2_1" 200 0 "SD2_1" 200 10400,304 "VSS" 200 10400,304
device msubckt nfet_03v3 -228 12051 -227 12052 l=100 w=200 "VSS" "ITAIL" 200 0 "G1_1" 200 10400,304 "SD2_1" 200 10400,304
device msubckt nfet_03v3 -432 12051 -431 12052 l=100 w=200 "VSS" "ITAIL" 200 0 "SD2_1" 200 10400,304 "G1_1" 200 10400,304
device msubckt nfet_03v3 -636 12051 -635 12052 l=100 w=200 "VSS" "G2_1" 200 0 "VSS" 200 10400,304 "SD2_1" 200 10400,304
device msubckt nfet_03v3 -840 12051 -839 12052 l=100 w=200 "VSS" "G2_1" 200 0 "SD2_1" 200 10400,304 "VSS" 200 10400,304
device msubckt nfet_03v3 -1044 12051 -1043 12052 l=100 w=200 "VSS" "ITAIL" 200 0 "G1_1" 200 10400,304 "SD2_1" 200 10400,304
device msubckt nfet_03v3 -1248 12051 -1247 12052 l=100 w=200 "VSS" "ITAIL" 200 0 "SD2_1" 200 10400,304 "G1_1" 200 10400,304
device msubckt nfet_03v3 -1452 12051 -1451 12052 l=100 w=200 "VSS" "G2_1" 200 0 "VSS" 200 10400,304 "SD2_1" 200 10400,304
device msubckt nfet_03v3 -1656 12051 -1655 12052 l=100 w=200 "VSS" "G2_1" 200 0 "SD2_1" 200 10400,304 "VSS" 200 10400,304
device msubckt nfet_03v3 -1860 12051 -1859 12052 l=100 w=200 "VSS" "ITAIL" 200 0 "G1_1" 200 17600,576 "SD2_1" 200 10400,304
device msubckt nfet_03v3 12035 12964 12036 12965 l=100 w=100 "VSS" "UP" 200 0 "Tappered_Buffer_7.IN" 100 5200,204 "VSS" 100 8800,376
device msubckt nfet_03v3 11831 12964 11832 12965 l=100 w=100 "VSS" "UP" 200 0 "VSS" 100 5200,204 "Tappered_Buffer_7.IN" 100 5200,204
device msubckt nfet_03v3 11627 12964 11628 12965 l=100 w=100 "VSS" "UP" 200 0 "Tappered_Buffer_7.IN" 100 5200,204 "VSS" 100 5200,204
device msubckt nfet_03v3 11423 12964 11424 12965 l=100 w=100 "VSS" "UP" 200 0 "VSS" 100 8800,376 "Tappered_Buffer_7.IN" 100 5200,204
device msubckt pfet_03v3 2016 13045 2017 13046 l=100 w=200 "VDD_TEST" "G1_1" 200 0 "G1_2" 200 10400,304 "G1_1" 200 17600,576
device msubckt pfet_03v3 1812 13045 1813 13046 l=100 w=200 "VDD_TEST" "G1_2" 200 0 "VDD_TEST" 200 10400,304 "G1_2" 200 10400,304
device msubckt pfet_03v3 1608 13045 1609 13046 l=100 w=200 "VDD_TEST" "G1_2" 200 0 "G1_2" 200 10400,304 "VDD_TEST" 200 10400,304
device msubckt pfet_03v3 1404 13045 1405 13046 l=100 w=200 "VDD_TEST" "G1_1" 200 0 "G1_1" 200 10400,304 "G1_2" 200 10400,304
device msubckt pfet_03v3 1200 13045 1201 13046 l=100 w=200 "VDD_TEST" "G1_1" 200 0 "G1_2" 200 10400,304 "G1_1" 200 10400,304
device msubckt pfet_03v3 996 13045 997 13046 l=100 w=200 "VDD_TEST" "G1_2" 200 0 "VDD_TEST" 200 10400,304 "G1_2" 200 10400,304
device msubckt pfet_03v3 792 13045 793 13046 l=100 w=200 "VDD_TEST" "G1_2" 200 0 "G1_2" 200 10400,304 "VDD_TEST" 200 10400,304
device msubckt pfet_03v3 588 13045 589 13046 l=100 w=200 "VDD_TEST" "G1_1" 200 0 "G1_1" 200 10400,304 "G1_2" 200 10400,304
device msubckt pfet_03v3 384 13045 385 13046 l=100 w=200 "VDD_TEST" "G1_1" 200 0 "G1_2" 200 10400,304 "G1_1" 200 10400,304
device msubckt pfet_03v3 180 13045 181 13046 l=100 w=200 "VDD_TEST" "G1_2" 200 0 "VDD_TEST" 200 10400,304 "G1_2" 200 10400,304
device msubckt pfet_03v3 -24 13045 -23 13046 l=100 w=200 "VDD_TEST" "G1_2" 200 0 "G1_2" 200 10400,304 "VDD_TEST" 200 10400,304
device msubckt pfet_03v3 -228 13045 -227 13046 l=100 w=200 "VDD_TEST" "G1_1" 200 0 "G1_1" 200 10400,304 "G1_2" 200 10400,304
device msubckt pfet_03v3 -432 13045 -431 13046 l=100 w=200 "VDD_TEST" "G1_1" 200 0 "G1_2" 200 10400,304 "G1_1" 200 10400,304
device msubckt pfet_03v3 -636 13045 -635 13046 l=100 w=200 "VDD_TEST" "G1_2" 200 0 "VDD_TEST" 200 10400,304 "G1_2" 200 10400,304
device msubckt pfet_03v3 -840 13045 -839 13046 l=100 w=200 "VDD_TEST" "G1_2" 200 0 "G1_2" 200 10400,304 "VDD_TEST" 200 10400,304
device msubckt pfet_03v3 -1044 13045 -1043 13046 l=100 w=200 "VDD_TEST" "G1_1" 200 0 "G1_1" 200 10400,304 "G1_2" 200 10400,304
device msubckt pfet_03v3 -1248 13045 -1247 13046 l=100 w=200 "VDD_TEST" "G1_1" 200 0 "G1_2" 200 10400,304 "G1_1" 200 10400,304
device msubckt pfet_03v3 -1452 13045 -1451 13046 l=100 w=200 "VDD_TEST" "G1_2" 200 0 "VDD_TEST" 200 10400,304 "G1_2" 200 10400,304
device msubckt pfet_03v3 -1656 13045 -1655 13046 l=100 w=200 "VDD_TEST" "G1_2" 200 0 "G1_2" 200 10400,304 "VDD_TEST" 200 10400,304
device msubckt pfet_03v3 -1860 13045 -1859 13046 l=100 w=200 "VDD_TEST" "G1_1" 200 0 "G1_1" 200 17600,576 "G1_2" 200 10400,304
device msubckt pfet_03v3 12035 13286 12036 13287 l=100 w=100 "VDD_TEST" "UP" 200 0 "Tappered_Buffer_7.IN" 100 5200,204 "VDD_TEST" 100 8800,376
device msubckt pfet_03v3 11831 13286 11832 13287 l=100 w=100 "VDD_TEST" "UP" 200 0 "VDD_TEST" 100 5200,204 "Tappered_Buffer_7.IN" 100 5200,204
device msubckt pfet_03v3 11627 13286 11628 13287 l=100 w=100 "VDD_TEST" "UP" 200 0 "Tappered_Buffer_7.IN" 100 5200,204 "VDD_TEST" 100 5200,204
device msubckt pfet_03v3 11423 13286 11424 13287 l=100 w=100 "VDD_TEST" "UP" 200 0 "VDD_TEST" 100 8800,376 "Tappered_Buffer_7.IN" 100 5200,204
device msubckt pfet_03v3 12035 13522 12036 13523 l=100 w=100 "VDD_TEST" "UP" 200 0 "Tappered_Buffer_7.IN" 100 5200,204 "VDD_TEST" 100 8800,376
device msubckt pfet_03v3 11831 13522 11832 13523 l=100 w=100 "VDD_TEST" "UP" 200 0 "VDD_TEST" 100 5200,204 "Tappered_Buffer_7.IN" 100 5200,204
device msubckt pfet_03v3 11627 13522 11628 13523 l=100 w=100 "VDD_TEST" "UP" 200 0 "Tappered_Buffer_7.IN" 100 5200,204 "VDD_TEST" 100 5200,204
device msubckt pfet_03v3 11423 13522 11424 13523 l=100 w=100 "VDD_TEST" "UP" 200 0 "VDD_TEST" 100 8800,376 "Tappered_Buffer_7.IN" 100 5200,204
device msubckt pfet_03v3 2016 13570 2017 13571 l=100 w=200 "VDD_TEST" "G1_2" 200 0 "G1_2" 200 10400,304 "VDD_TEST" 200 17600,576
device msubckt pfet_03v3 1812 13570 1813 13571 l=100 w=200 "VDD_TEST" "G1_1" 200 0 "G1_1" 200 10400,304 "G1_2" 200 10400,304
device msubckt pfet_03v3 1608 13570 1609 13571 l=100 w=200 "VDD_TEST" "G1_1" 200 0 "G1_2" 200 10400,304 "G1_1" 200 10400,304
device msubckt pfet_03v3 1404 13570 1405 13571 l=100 w=200 "VDD_TEST" "G1_2" 200 0 "VDD_TEST" 200 10400,304 "G1_2" 200 10400,304
device msubckt pfet_03v3 1200 13570 1201 13571 l=100 w=200 "VDD_TEST" "G1_2" 200 0 "G1_2" 200 10400,304 "VDD_TEST" 200 10400,304
device msubckt pfet_03v3 996 13570 997 13571 l=100 w=200 "VDD_TEST" "G1_1" 200 0 "G1_1" 200 10400,304 "G1_2" 200 10400,304
device msubckt pfet_03v3 792 13570 793 13571 l=100 w=200 "VDD_TEST" "G1_1" 200 0 "G1_2" 200 10400,304 "G1_1" 200 10400,304
device msubckt pfet_03v3 588 13570 589 13571 l=100 w=200 "VDD_TEST" "G1_2" 200 0 "VDD_TEST" 200 10400,304 "G1_2" 200 10400,304
device msubckt pfet_03v3 384 13570 385 13571 l=100 w=200 "VDD_TEST" "G1_2" 200 0 "G1_2" 200 10400,304 "VDD_TEST" 200 10400,304
device msubckt pfet_03v3 180 13570 181 13571 l=100 w=200 "VDD_TEST" "G1_1" 200 0 "G1_1" 200 10400,304 "G1_2" 200 10400,304
device msubckt pfet_03v3 -24 13570 -23 13571 l=100 w=200 "VDD_TEST" "G1_1" 200 0 "G1_2" 200 10400,304 "G1_1" 200 10400,304
device msubckt pfet_03v3 -228 13570 -227 13571 l=100 w=200 "VDD_TEST" "G1_2" 200 0 "VDD_TEST" 200 10400,304 "G1_2" 200 10400,304
device msubckt pfet_03v3 -432 13570 -431 13571 l=100 w=200 "VDD_TEST" "G1_2" 200 0 "G1_2" 200 10400,304 "VDD_TEST" 200 10400,304
device msubckt pfet_03v3 -636 13570 -635 13571 l=100 w=200 "VDD_TEST" "G1_1" 200 0 "G1_1" 200 10400,304 "G1_2" 200 10400,304
device msubckt pfet_03v3 -840 13570 -839 13571 l=100 w=200 "VDD_TEST" "G1_1" 200 0 "G1_2" 200 10400,304 "G1_1" 200 10400,304
device msubckt pfet_03v3 -1044 13570 -1043 13571 l=100 w=200 "VDD_TEST" "G1_2" 200 0 "VDD_TEST" 200 10400,304 "G1_2" 200 10400,304
device msubckt pfet_03v3 -1248 13570 -1247 13571 l=100 w=200 "VDD_TEST" "G1_2" 200 0 "G1_2" 200 10400,304 "VDD_TEST" 200 10400,304
device msubckt pfet_03v3 -1452 13570 -1451 13571 l=100 w=200 "VDD_TEST" "G1_1" 200 0 "G1_1" 200 10400,304 "G1_2" 200 10400,304
device msubckt pfet_03v3 -1656 13570 -1655 13571 l=100 w=200 "VDD_TEST" "G1_1" 200 0 "G1_2" 200 10400,304 "G1_1" 200 10400,304
device msubckt pfet_03v3 -1860 13570 -1859 13571 l=100 w=200 "VDD_TEST" "G1_2" 200 0 "VDD_TEST" 200 17600,576 "G1_2" 200 10400,304
device msubckt pfet_03v3 2016 14366 2017 14367 l=100 w=80 "VDD_TEST" "G1_2" 200 0 "SD0_1" 80 4160,184 "VDD_TEST" 80 7040,336
device msubckt pfet_03v3 1812 14366 1813 14367 l=100 w=80 "VDD_TEST" "G1_1" 200 0 "G_sink_up" 80 4160,184 "SD0_1" 80 4160,184
device msubckt pfet_03v3 1608 14366 1609 14367 l=100 w=80 "VDD_TEST" "G1_1" 200 0 "SD0_1" 80 4160,184 "G_sink_up" 80 4160,184
device msubckt pfet_03v3 1404 14366 1405 14367 l=100 w=80 "VDD_TEST" "G1_2" 200 0 "VDD_TEST" 80 4160,184 "SD0_1" 80 4160,184
device msubckt pfet_03v3 1200 14366 1201 14367 l=100 w=80 "VDD_TEST" "G1_2" 200 0 "SD0_1" 80 4160,184 "VDD_TEST" 80 4160,184
device msubckt pfet_03v3 996 14366 997 14367 l=100 w=80 "VDD_TEST" "G1_1" 200 0 "G_sink_up" 80 4160,184 "SD0_1" 80 4160,184
device msubckt pfet_03v3 792 14366 793 14367 l=100 w=80 "VDD_TEST" "G1_1" 200 0 "SD0_1" 80 4160,184 "G_sink_up" 80 4160,184
device msubckt pfet_03v3 588 14366 589 14367 l=100 w=80 "VDD_TEST" "G1_2" 200 0 "VDD_TEST" 80 4160,184 "SD0_1" 80 4160,184
device msubckt pfet_03v3 384 14366 385 14367 l=100 w=80 "VDD_TEST" "G1_2" 200 0 "SD0_1" 80 4160,184 "VDD_TEST" 80 4160,184
device msubckt pfet_03v3 180 14366 181 14367 l=100 w=80 "VDD_TEST" "G1_1" 200 0 "G_sink_up" 80 4160,184 "SD0_1" 80 4160,184
device msubckt pfet_03v3 -24 14366 -23 14367 l=100 w=80 "VDD_TEST" "G1_1" 200 0 "SD0_1" 80 4160,184 "G_sink_up" 80 4160,184
device msubckt pfet_03v3 -228 14366 -227 14367 l=100 w=80 "VDD_TEST" "G1_2" 200 0 "VDD_TEST" 80 4160,184 "SD0_1" 80 4160,184
device msubckt pfet_03v3 -432 14366 -431 14367 l=100 w=80 "VDD_TEST" "G1_2" 200 0 "SD0_1" 80 4160,184 "VDD_TEST" 80 4160,184
device msubckt pfet_03v3 -636 14366 -635 14367 l=100 w=80 "VDD_TEST" "G1_1" 200 0 "G_sink_up" 80 4160,184 "SD0_1" 80 4160,184
device msubckt pfet_03v3 -840 14366 -839 14367 l=100 w=80 "VDD_TEST" "G1_1" 200 0 "SD0_1" 80 4160,184 "G_sink_up" 80 4160,184
device msubckt pfet_03v3 -1044 14366 -1043 14367 l=100 w=80 "VDD_TEST" "G1_2" 200 0 "VDD_TEST" 80 4160,184 "SD0_1" 80 4160,184
device msubckt pfet_03v3 -1248 14366 -1247 14367 l=100 w=80 "VDD_TEST" "G1_2" 200 0 "SD0_1" 80 4160,184 "VDD_TEST" 80 4160,184
device msubckt pfet_03v3 -1452 14366 -1451 14367 l=100 w=80 "VDD_TEST" "G1_1" 200 0 "G_sink_up" 80 4160,184 "SD0_1" 80 4160,184
device msubckt pfet_03v3 -1656 14366 -1655 14367 l=100 w=80 "VDD_TEST" "G1_1" 200 0 "SD0_1" 80 4160,184 "G_sink_up" 80 4160,184
device msubckt pfet_03v3 -1860 14366 -1859 14367 l=100 w=80 "VDD_TEST" "G1_2" 200 0 "VDD_TEST" 80 7040,336 "SD0_1" 80 4160,184
device msubckt nfet_03v3 3806 14988 3807 14989 l=100 w=120 "VSS" "G_sink_dn" 200 0 "A3" 120 6240,224 "VSS" 120 10560,416
device msubckt nfet_03v3 3602 14988 3603 14989 l=100 w=120 "VSS" "G_sink_up" 200 0 "ITAIL_SINK" 120 6240,224 "A3" 120 6240,224
device msubckt nfet_03v3 3398 14988 3399 14989 l=100 w=120 "VSS" "G_sink_up" 200 0 "A3" 120 6240,224 "ITAIL_SINK" 120 6240,224
device msubckt nfet_03v3 3194 14988 3195 14989 l=100 w=120 "VSS" "G_sink_dn" 200 0 "VSS" 120 6240,224 "A3" 120 6240,224
device msubckt nfet_03v3 2990 14988 2991 14989 l=100 w=120 "VSS" "G_sink_dn" 200 0 "A3" 120 6240,224 "VSS" 120 6240,224
device msubckt nfet_03v3 2786 14988 2787 14989 l=100 w=120 "VSS" "G_sink_up" 200 0 "ITAIL_SINK" 120 6240,224 "A3" 120 6240,224
device msubckt nfet_03v3 2582 14988 2583 14989 l=100 w=120 "VSS" "G_sink_up" 200 0 "A3" 120 6240,224 "ITAIL_SINK" 120 6240,224
device msubckt nfet_03v3 2378 14988 2379 14989 l=100 w=120 "VSS" "G_sink_dn" 200 0 "VSS" 120 10560,416 "A3" 120 6240,224
device msubckt nfet_03v3 1656 15004 1657 15005 l=100 w=120 "VSS" "G_sink_dn" 200 0 "G_sink_dn" 120 6240,224 "VSS" 120 10560,416
device msubckt nfet_03v3 1452 15004 1453 15005 l=100 w=120 "VSS" "G_sink_up" 200 0 "G_sink_up" 120 6240,224 "G_sink_dn" 120 6240,224
device msubckt nfet_03v3 1248 15004 1249 15005 l=100 w=120 "VSS" "G_sink_up" 200 0 "G_sink_dn" 120 6240,224 "G_sink_up" 120 6240,224
device msubckt nfet_03v3 1044 15004 1045 15005 l=100 w=120 "VSS" "G_sink_dn" 200 0 "VSS" 120 6240,224 "G_sink_dn" 120 6240,224
device msubckt nfet_03v3 840 15004 841 15005 l=100 w=120 "VSS" "G_sink_dn" 200 0 "G_sink_dn" 120 6240,224 "VSS" 120 6240,224
device msubckt nfet_03v3 636 15004 637 15005 l=100 w=120 "VSS" "G_sink_up" 200 0 "G_sink_up" 120 6240,224 "G_sink_dn" 120 6240,224
device msubckt nfet_03v3 432 15004 433 15005 l=100 w=120 "VSS" "G_sink_up" 200 0 "G_sink_dn" 120 6240,224 "G_sink_up" 120 6240,224
device msubckt nfet_03v3 228 15004 229 15005 l=100 w=120 "VSS" "G_sink_dn" 200 0 "VSS" 120 10560,416 "G_sink_dn" 120 6240,224
device msubckt nfet_03v3 -115 15004 -114 15005 l=100 w=120 "VSS" "G_sink_dn" 200 0 "SD01" 120 6240,224 "VSS" 120 10560,416
device msubckt nfet_03v3 -319 15004 -318 15005 l=100 w=120 "VSS" "G_sink_up" 200 0 "G_source_dn" 120 6240,224 "SD01" 120 6240,224
device msubckt nfet_03v3 -523 15004 -522 15005 l=100 w=120 "VSS" "G_sink_up" 200 0 "SD01" 120 6240,224 "G_source_dn" 120 6240,224
device msubckt nfet_03v3 -727 15004 -726 15005 l=100 w=120 "VSS" "G_sink_dn" 200 0 "VSS" 120 6240,224 "SD01" 120 6240,224
device msubckt nfet_03v3 -931 15004 -930 15005 l=100 w=120 "VSS" "G_sink_dn" 200 0 "SD01" 120 6240,224 "VSS" 120 6240,224
device msubckt nfet_03v3 -1135 15004 -1134 15005 l=100 w=120 "VSS" "G_sink_up" 200 0 "G_source_dn" 120 6240,224 "SD01" 120 6240,224
device msubckt nfet_03v3 -1339 15004 -1338 15005 l=100 w=120 "VSS" "G_sink_up" 200 0 "SD01" 120 6240,224 "G_source_dn" 120 6240,224
device msubckt nfet_03v3 -1543 15004 -1542 15005 l=100 w=120 "VSS" "G_sink_dn" 200 0 "VSS" 120 10560,416 "SD01" 120 6240,224
device msubckt nfet_03v3 3806 15334 3807 15335 l=100 w=120 "VSS" "G_sink_up" 200 0 "A3" 120 6240,224 "ITAIL_SINK" 120 10560,416
device msubckt nfet_03v3 3602 15334 3603 15335 l=100 w=120 "VSS" "G_sink_dn" 200 0 "VSS" 120 6240,224 "A3" 120 6240,224
device msubckt nfet_03v3 3398 15334 3399 15335 l=100 w=120 "VSS" "G_sink_dn" 200 0 "A3" 120 6240,224 "VSS" 120 6240,224
device msubckt nfet_03v3 3194 15334 3195 15335 l=100 w=120 "VSS" "G_sink_up" 200 0 "ITAIL_SINK" 120 6240,224 "A3" 120 6240,224
device msubckt nfet_03v3 2990 15334 2991 15335 l=100 w=120 "VSS" "G_sink_up" 200 0 "A3" 120 6240,224 "ITAIL_SINK" 120 6240,224
device msubckt nfet_03v3 2786 15334 2787 15335 l=100 w=120 "VSS" "G_sink_dn" 200 0 "VSS" 120 6240,224 "A3" 120 6240,224
device msubckt nfet_03v3 2582 15334 2583 15335 l=100 w=120 "VSS" "G_sink_dn" 200 0 "A3" 120 6240,224 "VSS" 120 6240,224
device msubckt nfet_03v3 2378 15334 2379 15335 l=100 w=120 "VSS" "G_sink_up" 200 0 "ITAIL_SINK" 120 10560,416 "A3" 120 6240,224
device msubckt nfet_03v3 1656 15357 1657 15358 l=100 w=120 "VSS" "G_sink_up" 200 0 "G_sink_dn" 120 6240,224 "G_sink_up" 120 10560,416
device msubckt nfet_03v3 1452 15357 1453 15358 l=100 w=120 "VSS" "G_sink_dn" 200 0 "VSS" 120 6240,224 "G_sink_dn" 120 6240,224
device msubckt nfet_03v3 1248 15357 1249 15358 l=100 w=120 "VSS" "G_sink_dn" 200 0 "G_sink_dn" 120 6240,224 "VSS" 120 6240,224
device msubckt nfet_03v3 1044 15357 1045 15358 l=100 w=120 "VSS" "G_sink_up" 200 0 "G_sink_up" 120 6240,224 "G_sink_dn" 120 6240,224
device msubckt nfet_03v3 840 15357 841 15358 l=100 w=120 "VSS" "G_sink_up" 200 0 "G_sink_dn" 120 6240,224 "G_sink_up" 120 6240,224
device msubckt nfet_03v3 636 15357 637 15358 l=100 w=120 "VSS" "G_sink_dn" 200 0 "VSS" 120 6240,224 "G_sink_dn" 120 6240,224
device msubckt nfet_03v3 432 15357 433 15358 l=100 w=120 "VSS" "G_sink_dn" 200 0 "G_sink_dn" 120 6240,224 "VSS" 120 6240,224
device msubckt nfet_03v3 228 15357 229 15358 l=100 w=120 "VSS" "G_sink_up" 200 0 "G_sink_up" 120 10560,416 "G_sink_dn" 120 6240,224
device msubckt nfet_03v3 -115 15357 -114 15358 l=100 w=120 "VSS" "G_sink_up" 200 0 "SD01" 120 6240,224 "G_source_dn" 120 10560,416
device msubckt nfet_03v3 -319 15357 -318 15358 l=100 w=120 "VSS" "G_sink_dn" 200 0 "VSS" 120 6240,224 "SD01" 120 6240,224
device msubckt nfet_03v3 -523 15357 -522 15358 l=100 w=120 "VSS" "G_sink_dn" 200 0 "SD01" 120 6240,224 "VSS" 120 6240,224
device msubckt nfet_03v3 -727 15357 -726 15358 l=100 w=120 "VSS" "G_sink_up" 200 0 "G_source_dn" 120 6240,224 "SD01" 120 6240,224
device msubckt nfet_03v3 -931 15357 -930 15358 l=100 w=120 "VSS" "G_sink_up" 200 0 "SD01" 120 6240,224 "G_source_dn" 120 6240,224
device msubckt nfet_03v3 -1135 15357 -1134 15358 l=100 w=120 "VSS" "G_sink_dn" 200 0 "VSS" 120 6240,224 "SD01" 120 6240,224
device msubckt nfet_03v3 -1339 15357 -1338 15358 l=100 w=120 "VSS" "G_sink_dn" 200 0 "SD01" 120 6240,224 "VSS" 120 6240,224
device msubckt nfet_03v3 -1543 15357 -1542 15358 l=100 w=120 "VSS" "G_sink_up" 200 0 "G_source_dn" 120 10560,416 "SD01" 120 6240,224
device msubckt pfet_03v3 1594 16064 1595 16065 l=100 w=120 "VDD_TEST" "G_source_up" 200 0 "G_source_up" 120 6240,224 "VDD_TEST" 120 10560,416
device msubckt pfet_03v3 1390 16064 1391 16065 l=100 w=120 "VDD_TEST" "G_source_dn" 200 0 "G_source_dn" 120 6240,224 "G_source_up" 120 6240,224
device msubckt pfet_03v3 1186 16064 1187 16065 l=100 w=120 "VDD_TEST" "G_source_dn" 200 0 "G_source_up" 120 6240,224 "G_source_dn" 120 6240,224
device msubckt pfet_03v3 982 16064 983 16065 l=100 w=120 "VDD_TEST" "G_source_up" 200 0 "VDD_TEST" 120 6240,224 "G_source_up" 120 6240,224
device msubckt pfet_03v3 778 16064 779 16065 l=100 w=120 "VDD_TEST" "G_source_up" 200 0 "G_source_up" 120 6240,224 "VDD_TEST" 120 6240,224
device msubckt pfet_03v3 574 16064 575 16065 l=100 w=120 "VDD_TEST" "G_source_dn" 200 0 "G_source_dn" 120 6240,224 "G_source_up" 120 6240,224
device msubckt pfet_03v3 370 16064 371 16065 l=100 w=120 "VDD_TEST" "G_source_dn" 200 0 "G_source_up" 120 6240,224 "G_source_dn" 120 6240,224
device msubckt pfet_03v3 166 16064 167 16065 l=100 w=120 "VDD_TEST" "G_source_up" 200 0 "VDD_TEST" 120 6240,224 "G_source_up" 120 6240,224
device msubckt pfet_03v3 -38 16064 -37 16065 l=100 w=120 "VDD_TEST" "G_source_up" 200 0 "G_source_up" 120 6240,224 "VDD_TEST" 120 6240,224
device msubckt pfet_03v3 -242 16064 -241 16065 l=100 w=120 "VDD_TEST" "G_source_dn" 200 0 "G_source_dn" 120 6240,224 "G_source_up" 120 6240,224
device msubckt pfet_03v3 -446 16064 -445 16065 l=100 w=120 "VDD_TEST" "G_source_dn" 200 0 "G_source_up" 120 6240,224 "G_source_dn" 120 6240,224
device msubckt pfet_03v3 -650 16064 -649 16065 l=100 w=120 "VDD_TEST" "G_source_up" 200 0 "VDD_TEST" 120 6240,224 "G_source_up" 120 6240,224
device msubckt pfet_03v3 -854 16064 -853 16065 l=100 w=120 "VDD_TEST" "G_source_up" 200 0 "G_source_up" 120 6240,224 "VDD_TEST" 120 6240,224
device msubckt pfet_03v3 -1058 16064 -1057 16065 l=100 w=120 "VDD_TEST" "G_source_dn" 200 0 "G_source_dn" 120 6240,224 "G_source_up" 120 6240,224
device msubckt pfet_03v3 -1262 16064 -1261 16065 l=100 w=120 "VDD_TEST" "G_source_dn" 200 0 "G_source_up" 120 6240,224 "G_source_dn" 120 6240,224
device msubckt pfet_03v3 -1466 16064 -1465 16065 l=100 w=120 "VDD_TEST" "G_source_up" 200 0 "VDD_TEST" 120 10560,416 "G_source_up" 120 6240,224
device msubckt pfet_03v3 3763 16306 3764 16307 l=100 w=120 "VDD_TEST" "G_source_dn" 200 0 "A0" 120 6240,224 "ITAIL_SRC" 120 10560,416
device msubckt pfet_03v3 3559 16306 3560 16307 l=100 w=120 "VDD_TEST" "G_source_up" 200 0 "VDD_TEST" 120 6240,224 "A0" 120 6240,224
device msubckt pfet_03v3 3355 16306 3356 16307 l=100 w=120 "VDD_TEST" "G_source_up" 200 0 "A0" 120 6240,224 "VDD_TEST" 120 6240,224
device msubckt pfet_03v3 3151 16306 3152 16307 l=100 w=120 "VDD_TEST" "G_source_dn" 200 0 "ITAIL_SRC" 120 6240,224 "A0" 120 6240,224
device msubckt pfet_03v3 2947 16306 2948 16307 l=100 w=120 "VDD_TEST" "G_source_dn" 200 0 "A0" 120 6240,224 "ITAIL_SRC" 120 6240,224
device msubckt pfet_03v3 2743 16306 2744 16307 l=100 w=120 "VDD_TEST" "G_source_up" 200 0 "VDD_TEST" 120 6240,224 "A0" 120 6240,224
device msubckt pfet_03v3 2539 16306 2540 16307 l=100 w=120 "VDD_TEST" "G_source_up" 200 0 "A0" 120 6240,224 "VDD_TEST" 120 6240,224
device msubckt pfet_03v3 2335 16306 2336 16307 l=100 w=120 "VDD_TEST" "G_source_dn" 200 0 "ITAIL_SRC" 120 10560,416 "A0" 120 6240,224
device msubckt pfet_03v3 3763 16786 3764 16787 l=100 w=120 "VDD_TEST" "G_source_up" 200 0 "A0" 120 6240,224 "VDD_TEST" 120 10560,416
device msubckt pfet_03v3 3559 16786 3560 16787 l=100 w=120 "VDD_TEST" "G_source_dn" 200 0 "ITAIL_SRC" 120 6240,224 "A0" 120 6240,224
device msubckt pfet_03v3 3355 16786 3356 16787 l=100 w=120 "VDD_TEST" "G_source_dn" 200 0 "A0" 120 6240,224 "ITAIL_SRC" 120 6240,224
device msubckt pfet_03v3 3151 16786 3152 16787 l=100 w=120 "VDD_TEST" "G_source_up" 200 0 "VDD_TEST" 120 6240,224 "A0" 120 6240,224
device msubckt pfet_03v3 2947 16786 2948 16787 l=100 w=120 "VDD_TEST" "G_source_up" 200 0 "A0" 120 6240,224 "VDD_TEST" 120 6240,224
device msubckt pfet_03v3 2743 16786 2744 16787 l=100 w=120 "VDD_TEST" "G_source_dn" 200 0 "ITAIL_SRC" 120 6240,224 "A0" 120 6240,224
device msubckt pfet_03v3 2539 16786 2540 16787 l=100 w=120 "VDD_TEST" "G_source_dn" 200 0 "A0" 120 6240,224 "ITAIL_SRC" 120 6240,224
device msubckt pfet_03v3 2335 16786 2336 16787 l=100 w=120 "VDD_TEST" "G_source_up" 200 0 "VDD_TEST" 120 10560,416 "A0" 120 6240,224
device msubckt pfet_03v3 8456 24433 8457 24434 l=112 w=224 "VDD" "7b_divider_magic_1.mux_magic_0.IN1" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.divide_by_2_1.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 8456 24649 8457 24650 l=112 w=224 "VDD" "7b_divider_magic_1.mux_magic_0.IN1" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_2.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 6762 24484 6763 24485 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.mux_magic_0.IN1" 224 11648,328
device msubckt nfet_03v3 7999 24649 8000 24650 l=112 w=224 "VSS" "7b_divider_magic_1.mux_magic_0.IN1" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.divide_by_2_1.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 8456 24865 8457 24866 l=112 w=224 "VDD" "7b_divider_magic_1.mux_magic_0.IN1" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.divide_by_2_1.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 7999 24865 8000 24866 l=112 w=224 "VSS" "7b_divider_magic_1.mux_magic_0.IN1" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_2.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 4701 24094 4702 24095 l=100 w=560 "VSS" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VSS" 560 49280,1296
device msubckt nfet_03v3 4497 24094 4498 24095 l=100 w=560 "VSS" "a_n841_25530#" 200 0 "VSS" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt nfet_03v3 4293 24094 4294 24095 l=100 w=560 "VSS" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 4089 24094 4090 24095 l=100 w=560 "VSS" "a_n841_25530#" 200 0 "VSS" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt nfet_03v3 3885 24094 3886 24095 l=100 w=560 "VSS" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 3681 24094 3682 24095 l=100 w=560 "VSS" "a_n841_25530#" 200 0 "VSS" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt nfet_03v3 3477 24094 3478 24095 l=100 w=560 "VSS" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 3273 24094 3274 24095 l=100 w=560 "VSS" "a_n841_25530#" 200 0 "VSS" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt nfet_03v3 3069 24094 3070 24095 l=100 w=560 "VSS" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 2865 24094 2866 24095 l=100 w=560 "VSS" "a_n841_25530#" 200 0 "VSS" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt nfet_03v3 2661 24094 2662 24095 l=100 w=560 "VSS" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 2457 24094 2458 24095 l=100 w=560 "VSS" "a_n841_25530#" 200 0 "VSS" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt nfet_03v3 2253 24094 2254 24095 l=100 w=560 "VSS" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 2049 24094 2050 24095 l=100 w=560 "VSS" "a_n841_25530#" 200 0 "VSS" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt nfet_03v3 1845 24094 1846 24095 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 1641 24094 1642 24095 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 1437 24094 1438 24095 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 1233 24094 1234 24095 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 1029 24094 1030 24095 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 825 24094 826 24095 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 621 24094 622 24095 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 417 24094 418 24095 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 213 24094 214 24095 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 9 24094 10 24095 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 -195 24094 -194 24095 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 -399 24094 -398 24095 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 -603 24094 -602 24095 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 29120,664
device msubckt nfet_03v3 -807 24094 -806 24095 l=100 w=560 "VSS" "VSS" 200 0 "VSS" 0 0 "VSS" 1120 49280,1296
device msubckt nfet_03v3 7219 24700 7220 24701 l=112 w=224 "VSS" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.mux_magic_0.IN1" 224 11648,328
device msubckt pfet_03v3 6762 24700 6763 24701 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 224 0 "7b_divider_magic_1.mux_magic_0.IN1" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 7219 24916 7220 24917 l=112 w=224 "VSS" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 224 0 "7b_divider_magic_1.mux_magic_0.IN1" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 8456 25081 8457 25082 l=112 w=224 "VDD" "7b_divider_magic_1.mux_magic_0.IN1" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_2.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 6762 24916 6763 24917 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.mux_magic_0.IN1" 224 11648,328
device msubckt pfet_03v3 6762 25132 6763 25133 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 224 0 "7b_divider_magic_1.mux_magic_0.IN1" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 4701 24790 4702 24791 l=100 w=560 "VSS" "OUT21" 200 0 "a_791_26924#" 560 29120,664 "VSS" 560 49280,1296
device msubckt nfet_03v3 4497 24790 4498 24791 l=100 w=560 "VSS" "OUT21" 200 0 "VSS" 560 29120,664 "a_791_26924#" 560 29120,664
device msubckt nfet_03v3 4293 24790 4294 24791 l=100 w=560 "VSS" "a_791_26924#" 200 0 "a_n841_25530#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 4089 24790 4090 24791 l=100 w=560 "VSS" "a_791_26924#" 200 0 "VSS" 560 29120,664 "a_n841_25530#" 560 29120,664
device msubckt nfet_03v3 3885 24790 3886 24791 l=100 w=560 "VSS" "a_791_26924#" 200 0 "a_n841_25530#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 3681 24790 3682 24791 l=100 w=560 "VSS" "a_791_26924#" 200 0 "VSS" 560 29120,664 "a_n841_25530#" 560 29120,664
device msubckt nfet_03v3 3477 24790 3478 24791 l=100 w=560 "VSS" "a_791_26924#" 200 0 "a_n841_25530#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 3273 24790 3274 24791 l=100 w=560 "VSS" "a_791_26924#" 200 0 "VSS" 560 29120,664 "a_n841_25530#" 560 29120,664
device msubckt nfet_03v3 3069 24790 3070 24791 l=100 w=560 "VSS" "a_791_26924#" 200 0 "a_n841_25530#" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 2865 24790 2866 24791 l=100 w=560 "VSS" "a_791_26924#" 200 0 "VSS" 560 29120,664 "a_n841_25530#" 560 29120,664
device msubckt nfet_03v3 2661 24790 2662 24791 l=100 w=560 "VSS" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 2457 24790 2458 24791 l=100 w=560 "VSS" "a_n841_25530#" 200 0 "VSS" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt nfet_03v3 2253 24790 2254 24791 l=100 w=560 "VSS" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 2049 24790 2050 24791 l=100 w=560 "VSS" "a_n841_25530#" 200 0 "VSS" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt nfet_03v3 1845 24790 1846 24791 l=100 w=560 "VSS" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 1641 24790 1642 24791 l=100 w=560 "VSS" "a_n841_25530#" 200 0 "VSS" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt nfet_03v3 1437 24790 1438 24791 l=100 w=560 "VSS" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 1233 24790 1234 24791 l=100 w=560 "VSS" "a_n841_25530#" 200 0 "VSS" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt nfet_03v3 1029 24790 1030 24791 l=100 w=560 "VSS" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 825 24790 826 24791 l=100 w=560 "VSS" "a_n841_25530#" 200 0 "VSS" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt nfet_03v3 621 24790 622 24791 l=100 w=560 "VSS" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 417 24790 418 24791 l=100 w=560 "VSS" "a_n841_25530#" 200 0 "VSS" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt nfet_03v3 213 24790 214 24791 l=100 w=560 "VSS" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 9 24790 10 24791 l=100 w=560 "VSS" "a_n841_25530#" 200 0 "VSS" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt nfet_03v3 -195 24790 -194 24791 l=100 w=560 "VSS" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 -399 24790 -398 24791 l=100 w=560 "VSS" "a_n841_25530#" 200 0 "VSS" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt nfet_03v3 -603 24790 -602 24791 l=100 w=560 "VSS" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VSS" 560 29120,664
device msubckt nfet_03v3 -807 24790 -806 24791 l=100 w=560 "VSS" "a_n841_25530#" 200 0 "VSS" 560 49280,1296 "PRE_SCALAR" 560 29120,664
device msubckt pfet_03v3 8448 25541 8449 25542 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 8448 25757 8449 25758 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 7229 25592 7230 25593 l=112 w=224 "VSS" "7b_divider_magic_1.OR_magic_1.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 224 19712,624 "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 6770 25592 6771 25593 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 224 19712,624 "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 7991 25757 7992 25758 l=112 w=224 "VSS" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 8448 25973 8449 25974 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 7991 25973 7992 25974 l=112 w=224 "VSS" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 7229 25808 7230 25809 l=112 w=224 "VSS" "7b_divider_magic_1.OR_magic_1.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 224 11648,328
device msubckt pfet_03v3 6770 25808 6771 25809 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 224 11648,328
device msubckt nfet_03v3 7229 26024 7230 26025 l=112 w=224 "VSS" "7b_divider_magic_1.OR_magic_1.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" 224 19712,624
device msubckt pfet_03v3 6770 26024 6771 26025 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" 224 19712,624
device msubckt pfet_03v3 8448 26189 8449 26190 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 4667 25574 4668 25575 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VDD_TEST" 560 49280,1296
device msubckt pfet_03v3 4463 25574 4464 25575 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "VDD_TEST" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt pfet_03v3 4259 25574 4260 25575 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 4055 25574 4056 25575 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "VDD_TEST" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt pfet_03v3 3851 25574 3852 25575 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 3647 25574 3648 25575 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "VDD_TEST" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt pfet_03v3 3443 25574 3444 25575 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 3239 25574 3240 25575 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "VDD_TEST" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt pfet_03v3 3035 25574 3036 25575 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 2831 25574 2832 25575 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "VDD_TEST" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt pfet_03v3 2627 25574 2628 25575 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 2423 25574 2424 25575 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "VDD_TEST" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt pfet_03v3 2219 25574 2220 25575 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 2015 25574 2016 25575 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "VDD_TEST" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt pfet_03v3 1811 25574 1812 25575 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 1607 25574 1608 25575 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "VDD_TEST" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt pfet_03v3 1403 25574 1404 25575 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 1199 25574 1200 25575 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "VDD_TEST" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt pfet_03v3 995 25574 996 25575 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 791 25574 792 25575 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "VDD_TEST" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt pfet_03v3 587 25574 588 25575 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 383 25574 384 25575 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "VDD_TEST" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt pfet_03v3 179 25574 180 25575 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 -25 25574 -24 25575 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "VDD_TEST" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt pfet_03v3 -229 25574 -228 25575 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 -433 25574 -432 25575 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "VDD_TEST" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt pfet_03v3 -637 25574 -636 25575 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 -841 25574 -840 25575 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "VDD_TEST" 560 49280,1296 "PRE_SCALAR" 560 29120,664
device msubckt pfet_03v3 6770 26484 6771 26485 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_1.VOUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 8448 26649 8449 26650 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_2.IN" 224 19712,624 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 224 11648,328
device msubckt nfet_03v3 7989 26649 7990 26650 l=112 w=224 "VSS" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_2.IN" 224 19712,624 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 224 11648,328
device msubckt pfet_03v3 8448 26865 8449 26866 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_1.divide_by_2_1.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 7989 26865 7990 26866 l=112 w=224 "VSS" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_1.divide_by_2_1.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 7227 26700 7228 26701 l=112 w=224 "VSS" "7b_divider_magic_1.OR_magic_1.VOUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 6770 26700 6771 26701 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_1.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 7227 26916 7228 26917 l=112 w=224 "VSS" "7b_divider_magic_1.OR_magic_1.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 8448 27081 8449 27082 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 224 19712,624
device msubckt nfet_03v3 7989 27081 7990 27082 l=112 w=224 "VSS" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 224 19712,624
device msubckt pfet_03v3 6770 26916 6771 26917 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 4667 26270 4668 26271 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VDD_TEST" 560 49280,1296
device msubckt pfet_03v3 4463 26270 4464 26271 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "VDD_TEST" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt pfet_03v3 4259 26270 4260 26271 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 4055 26270 4056 26271 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "VDD_TEST" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt pfet_03v3 3851 26270 3852 26271 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 3647 26270 3648 26271 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "VDD_TEST" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt pfet_03v3 3443 26270 3444 26271 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 3239 26270 3240 26271 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "VDD_TEST" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt pfet_03v3 3035 26270 3036 26271 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 2831 26270 2832 26271 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "VDD_TEST" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt pfet_03v3 2627 26270 2628 26271 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 2423 26270 2424 26271 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "VDD_TEST" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt pfet_03v3 2219 26270 2220 26271 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 2015 26270 2016 26271 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "VDD_TEST" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt pfet_03v3 1811 26270 1812 26271 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 1607 26270 1608 26271 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "VDD_TEST" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt pfet_03v3 1403 26270 1404 26271 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 1199 26270 1200 26271 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "VDD_TEST" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt pfet_03v3 995 26270 996 26271 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 791 26270 792 26271 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "VDD_TEST" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt pfet_03v3 587 26270 588 26271 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 383 26270 384 26271 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "VDD_TEST" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt pfet_03v3 179 26270 180 26271 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 -25 26270 -24 26271 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "VDD_TEST" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt pfet_03v3 -229 26270 -228 26271 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 -433 26270 -432 26271 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "VDD_TEST" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt pfet_03v3 -637 26270 -636 26271 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 -841 26270 -840 26271 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "VDD_TEST" 560 49280,1296 "PRE_SCALAR" 560 29120,664
device msubckt pfet_03v3 6770 27132 6771 27133 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_1.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 11692 27374 11693 27375 l=112 w=224 "VSS" "a_10284_27486#" 224 0 "OUT21" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 11252 27374 11253 27375 l=112 w=224 "VDD" "a_10284_27486#" 224 0 "OUT21" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 10768 27374 10769 27375 l=112 w=224 "VDD" "a_10284_27486#" 224 0 "OUT21" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 10284 27374 10285 27375 l=112 w=224 "VDD" "7b_divider_magic_1.mux_magic_0.OR_magic_0.B" 224 0 "a_10284_27286#" 224 19712,624 "a_10284_27486#" 224 11648,328
device msubckt pfet_03v3 10284 27590 10285 27591 l=112 w=224 "VDD" "7b_divider_magic_1.mux_magic_0.OR_magic_0.B" 224 0 "a_10284_27486#" 224 11648,328 "a_10284_27286#" 224 11648,328
device msubckt pfet_03v3 4667 27084 4668 27085 l=100 w=560 "VDD_TEST" "OUT21" 200 0 "a_791_26924#" 560 29120,664 "VDD_TEST" 560 49280,1296
device msubckt pfet_03v3 4463 27084 4464 27085 l=100 w=560 "VDD_TEST" "OUT21" 200 0 "VDD_TEST" 560 29120,664 "a_791_26924#" 560 29120,664
device msubckt pfet_03v3 4259 27084 4260 27085 l=100 w=560 "VDD_TEST" "OUT21" 200 0 "a_791_26924#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 4055 27084 4056 27085 l=100 w=560 "VDD_TEST" "OUT21" 200 0 "VDD_TEST" 560 29120,664 "a_791_26924#" 560 29120,664
device msubckt pfet_03v3 3851 27084 3852 27085 l=100 w=560 "VDD_TEST" "a_791_26924#" 200 0 "a_n841_25530#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 3647 27084 3648 27085 l=100 w=560 "VDD_TEST" "a_791_26924#" 200 0 "VDD_TEST" 560 29120,664 "a_n841_25530#" 560 29120,664
device msubckt pfet_03v3 3443 27084 3444 27085 l=100 w=560 "VDD_TEST" "a_791_26924#" 200 0 "a_n841_25530#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 3239 27084 3240 27085 l=100 w=560 "VDD_TEST" "a_791_26924#" 200 0 "VDD_TEST" 560 29120,664 "a_n841_25530#" 560 29120,664
device msubckt pfet_03v3 3035 27084 3036 27085 l=100 w=560 "VDD_TEST" "a_791_26924#" 200 0 "a_n841_25530#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 2831 27084 2832 27085 l=100 w=560 "VDD_TEST" "a_791_26924#" 200 0 "VDD_TEST" 560 29120,664 "a_n841_25530#" 560 29120,664
device msubckt pfet_03v3 2627 27084 2628 27085 l=100 w=560 "VDD_TEST" "a_791_26924#" 200 0 "a_n841_25530#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 2423 27084 2424 27085 l=100 w=560 "VDD_TEST" "a_791_26924#" 200 0 "VDD_TEST" 560 29120,664 "a_n841_25530#" 560 29120,664
device msubckt pfet_03v3 2219 27084 2220 27085 l=100 w=560 "VDD_TEST" "a_791_26924#" 200 0 "a_n841_25530#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 2015 27084 2016 27085 l=100 w=560 "VDD_TEST" "a_791_26924#" 200 0 "VDD_TEST" 560 29120,664 "a_n841_25530#" 560 29120,664
device msubckt pfet_03v3 1811 27084 1812 27085 l=100 w=560 "VDD_TEST" "a_791_26924#" 200 0 "a_n841_25530#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 1607 27084 1608 27085 l=100 w=560 "VDD_TEST" "a_791_26924#" 200 0 "VDD_TEST" 560 29120,664 "a_n841_25530#" 560 29120,664
device msubckt pfet_03v3 1403 27084 1404 27085 l=100 w=560 "VDD_TEST" "a_791_26924#" 200 0 "a_n841_25530#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 1199 27084 1200 27085 l=100 w=560 "VDD_TEST" "a_791_26924#" 200 0 "VDD_TEST" 560 29120,664 "a_n841_25530#" 560 29120,664
device msubckt pfet_03v3 995 27084 996 27085 l=100 w=560 "VDD_TEST" "a_791_26924#" 200 0 "a_n841_25530#" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 791 27084 792 27085 l=100 w=560 "VDD_TEST" "a_791_26924#" 200 0 "VDD_TEST" 560 29120,664 "a_n841_25530#" 560 29120,664
device msubckt pfet_03v3 587 27084 588 27085 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 383 27084 384 27085 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "VDD_TEST" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt pfet_03v3 179 27084 180 27085 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 -25 27084 -24 27085 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "VDD_TEST" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt pfet_03v3 -229 27084 -228 27085 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 -433 27084 -432 27085 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "VDD_TEST" 560 29120,664 "PRE_SCALAR" 560 29120,664
device msubckt pfet_03v3 -637 27084 -636 27085 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "PRE_SCALAR" 560 29120,664 "VDD_TEST" 560 29120,664
device msubckt pfet_03v3 -841 27084 -840 27085 l=100 w=560 "VDD_TEST" "a_n841_25530#" 200 0 "VDD_TEST" 560 49280,1296 "PRE_SCALAR" 560 29120,664
device msubckt nfet_03v3 11692 27806 11693 27807 l=112 w=224 "VSS" "7b_divider_magic_1.mux_magic_0.OR_magic_0.B" 224 0 "a_10284_27486#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 11252 27806 11253 27807 l=112 w=224 "VDD" "7b_divider_magic_1.mux_magic_0.OR_magic_0.B" 224 0 "a_10284_27486#" 224 19712,624 "a_10284_27286#" 224 11648,328
device msubckt pfet_03v3 10768 27806 10769 27807 l=112 w=224 "VDD" "7b_divider_magic_1.mux_magic_0.OR_magic_0.B" 224 0 "a_10284_27486#" 224 19712,624 "a_10284_27286#" 224 11648,328
device msubckt pfet_03v3 10284 27806 10285 27807 l=112 w=224 "VDD" "7b_divider_magic_1.mux_magic_0.OR_magic_0.A" 224 0 "a_10284_27286#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 8456 27690 8457 27691 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 11692 28022 11693 28023 l=112 w=224 "VSS" "7b_divider_magic_1.mux_magic_0.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_10284_27486#" 224 19712,624
device msubckt pfet_03v3 11252 28022 11253 28023 l=112 w=224 "VDD" "7b_divider_magic_1.mux_magic_0.OR_magic_0.A" 224 0 "a_10284_27286#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 10768 28022 10769 28023 l=112 w=224 "VDD" "7b_divider_magic_1.mux_magic_0.OR_magic_0.A" 224 0 "a_10284_27286#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 10284 28022 10285 28023 l=112 w=224 "VDD" "7b_divider_magic_1.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_10284_27286#" 224 19712,624
device msubckt pfet_03v3 8456 27906 8457 27907 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 6769 27747 6770 27748 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 7999 27906 8000 27907 l=112 w=224 "VSS" "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 8456 28122 8457 28123 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 7999 28122 8000 28123 l=112 w=224 "VSS" "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 7226 27963 7227 27964 l=112 w=224 "VSS" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 6769 27963 6770 27964 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 7226 28179 7227 28180 l=112 w=224 "VSS" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 8456 28338 8457 28339 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 6769 28179 6770 28180 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 11853 28482 11854 28483 l=112 w=224 "VSS" "a_11346_28482#" 224 0 "7b_divider_magic_1.mux_magic_0.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 11413 28482 11414 28483 l=112 w=224 "VDD" "a_11346_28482#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 10659 28482 10660 28483 l=112 w=224 "VSS" "a_10152_28482#" 224 0 "7b_divider_magic_1.mux_magic_0.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 10219 28482 10220 28483 l=112 w=224 "VDD" "a_10152_28482#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 6769 28395 6770 28396 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_1.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 11413 28698 11414 28699 l=112 w=224 "VDD" "a_11346_28482#" 224 0 "7b_divider_magic_1.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 10219 28698 10220 28699 l=112 w=224 "VDD" "a_10152_28482#" 224 0 "7b_divider_magic_1.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 8448 28755 8449 28756 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_1.VOUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 11853 28914 11854 28915 l=112 w=224 "VSS" "D7" 224 0 "a_11346_28482#" 224 19712,624 "a_11853_29026#" 224 11648,328
device msubckt pfet_03v3 11413 28914 11414 28915 l=112 w=224 "VDD" "7b_divider_magic_1.mux_magic_0.IN2" 224 0 "VDD" 224 11648,328 "a_11346_28482#" 224 11648,328
device msubckt nfet_03v3 11853 29130 11854 29131 l=112 w=224 "VSS" "7b_divider_magic_1.mux_magic_0.IN2" 224 0 "a_11853_29026#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 11413 29130 11414 29131 l=112 w=224 "VDD" "7b_divider_magic_1.mux_magic_0.IN2" 224 0 "a_11346_28482#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 10659 28914 10660 28915 l=112 w=224 "VSS" "7b_divider_magic_1.mux_magic_0.AND2_magic_0.A" 224 0 "a_10152_28482#" 224 19712,624 "a_10659_29026#" 224 11648,328
device msubckt pfet_03v3 10219 28914 10220 28915 l=112 w=224 "VDD" "7b_divider_magic_1.mux_magic_0.IN1" 224 0 "VDD" 224 11648,328 "a_10152_28482#" 224 11648,328
device msubckt nfet_03v3 11853 29346 11854 29347 l=112 w=224 "VSS" "7b_divider_magic_1.mux_magic_0.IN2" 224 0 "VSS" 224 11648,328 "a_11853_29026#" 224 11648,328
device msubckt pfet_03v3 11413 29346 11414 29347 l=112 w=224 "VDD" "D7" 224 0 "VDD" 224 11648,328 "a_11346_28482#" 224 11648,328
device msubckt nfet_03v3 11853 29562 11854 29563 l=112 w=224 "VSS" "D7" 224 0 "a_11853_29026#" 224 11648,328 "a_11346_28482#" 224 19712,624
device msubckt pfet_03v3 11413 29562 11414 29563 l=112 w=224 "VDD" "D7" 224 0 "a_11346_28482#" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 10659 29130 10660 29131 l=112 w=224 "VSS" "7b_divider_magic_1.mux_magic_0.IN1" 224 0 "a_10659_29026#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 10219 29130 10220 29131 l=112 w=224 "VDD" "7b_divider_magic_1.mux_magic_0.IN1" 224 0 "a_10152_28482#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 8448 28971 8449 28972 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_1.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 7228 28806 7229 28807 l=112 w=224 "VSS" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 224 11648,328
device msubckt pfet_03v3 6769 28806 6770 28807 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 224 11648,328
device msubckt nfet_03v3 7991 28971 7992 28972 l=112 w=224 "VSS" "7b_divider_magic_1.OR_magic_1.VOUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 8448 29187 8449 29188 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 7991 29187 7992 29188 l=112 w=224 "VSS" "7b_divider_magic_1.OR_magic_1.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 7228 29022 7229 29023 l=112 w=224 "VSS" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 6769 29022 6770 29023 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 10659 29346 10660 29347 l=112 w=224 "VSS" "7b_divider_magic_1.mux_magic_0.IN1" 224 0 "VSS" 224 11648,328 "a_10659_29026#" 224 11648,328
device msubckt pfet_03v3 10219 29346 10220 29347 l=112 w=224 "VDD" "7b_divider_magic_1.mux_magic_0.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_10152_28482#" 224 11648,328
device msubckt nfet_03v3 7228 29238 7229 29239 l=112 w=224 "VSS" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 224 19712,624
device msubckt pfet_03v3 6769 29238 6770 29239 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.IN" 224 19712,624
device msubckt pfet_03v3 8448 29403 8449 29404 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_1.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 3525 29400 3526 29401 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 10659 29562 10660 29563 l=112 w=224 "VSS" "7b_divider_magic_1.mux_magic_0.AND2_magic_0.A" 224 0 "a_10659_29026#" 224 11648,328 "a_10152_28482#" 224 19712,624
device msubckt pfet_03v3 10219 29562 10220 29563 l=112 w=224 "VDD" "7b_divider_magic_1.mux_magic_0.AND2_magic_0.A" 224 0 "a_10152_28482#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 6769 29698 6770 29699 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 8448 29863 8449 29864 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN" 224 19712,624 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 7989 29863 7990 29864 l=112 w=224 "VSS" "7b_divider_magic_1.OR_magic_1.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN" 224 19712,624 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 3525 29616 3526 29617 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 1831 29451 1832 29452 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" 224 11648,328
device msubckt nfet_03v3 3068 29616 3069 29617 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 11040 30022 11041 30023 l=112 w=224 "VSS" "D7" 224 0 "7b_divider_magic_1.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 10600 30022 10601 30023 l=112 w=224 "VDD" "D7" 224 0 "7b_divider_magic_1.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 10240 30022 10241 30023 l=112 w=224 "VDD" "D7" 224 0 "7b_divider_magic_1.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 8448 30079 8449 30080 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 7989 30079 7990 30080 l=112 w=224 "VSS" "7b_divider_magic_1.OR_magic_1.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 16449 30348 16450 30349 l=112 w=224 "VDD" "7b_divider_magic_1.mux_magic_0.IN2" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.divide_by_2_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 11040 30238 11041 30239 l=112 w=224 "VSS" "D7" 224 0 "VSS" 224 11648,328 "7b_divider_magic_1.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 10600 30238 10601 30239 l=112 w=224 "VDD" "D7" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 10240 30238 10241 30239 l=112 w=224 "VDD" "D7" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 16449 30564 16450 30565 l=112 w=224 "VDD" "7b_divider_magic_1.mux_magic_0.IN2" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 14755 30399 14756 30400 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.mux_magic_0.IN2" 224 11648,328
device msubckt nfet_03v3 7226 29914 7227 29915 l=112 w=224 "VSS" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 6769 29914 6770 29915 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 3525 29832 3526 29833 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 3068 29832 3069 29833 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 7226 30130 7227 30131 l=112 w=224 "VSS" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 8448 30295 8449 30296 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT" 224 19712,624
device msubckt nfet_03v3 7989 30295 7990 30296 l=112 w=224 "VSS" "7b_divider_magic_1.OR_magic_1.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.OUT" 224 19712,624
device msubckt pfet_03v3 6769 30130 6770 30131 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 2288 29667 2289 29668 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" 224 11648,328
device msubckt pfet_03v3 1831 29667 1832 29668 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 2288 29883 2289 29884 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 3525 30048 3526 30049 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 1831 29883 1832 29884 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" 224 11648,328
device msubckt nfet_03v3 899 29614 900 29615 l=112 w=224 "VSS" "a_n90_29614#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 452 29614 453 29615 l=112 w=224 "VDD" "a_n90_29614#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 -24 29614 -23 29615 l=112 w=224 "VDD" "a_n90_29614#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 899 29830 900 29831 l=112 w=224 "VSS" "a_n90_29614#" 224 0 "VSS" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 11648,328
device msubckt pfet_03v3 452 29830 453 29831 l=112 w=224 "VDD" "a_n90_29614#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 11648,328
device msubckt pfet_03v3 -24 29830 -23 29831 l=112 w=224 "VDD" "a_n90_29614#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 11648,328
device msubckt pfet_03v3 1831 30099 1832 30100 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 899 30046 900 30047 l=112 w=224 "VSS" "a_n90_29614#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 452 30046 453 30047 l=112 w=224 "VDD" "a_n90_29614#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 -24 30046 -23 30047 l=112 w=224 "VDD" "a_n90_29614#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 15992 30564 15993 30565 l=112 w=224 "VSS" "7b_divider_magic_1.mux_magic_0.IN2" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.divide_by_2_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 16449 30780 16450 30781 l=112 w=224 "VDD" "7b_divider_magic_1.mux_magic_0.IN2" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.divide_by_2_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 15992 30780 15993 30781 l=112 w=224 "VSS" "7b_divider_magic_1.mux_magic_0.IN2" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_2.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 11040 30454 11041 30455 l=112 w=224 "VSS" "D7" 224 0 "7b_divider_magic_1.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 10600 30454 10601 30455 l=112 w=224 "VDD" "D7" 224 0 "7b_divider_magic_1.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 10240 30454 10241 30455 l=112 w=224 "VDD" "D7" 224 0 "7b_divider_magic_1.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 6769 30346 6770 30347 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 15212 30615 15213 30616 l=112 w=224 "VSS" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.mux_magic_0.IN2" 224 11648,328
device msubckt pfet_03v3 14755 30615 14756 30616 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 224 0 "7b_divider_magic_1.mux_magic_0.IN2" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 15212 30831 15213 30832 l=112 w=224 "VSS" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 224 0 "7b_divider_magic_1.mux_magic_0.IN2" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 16449 30996 16450 30997 l=112 w=224 "VDD" "7b_divider_magic_1.mux_magic_0.IN2" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 14755 30831 14756 30832 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.mux_magic_0.IN2" 224 11648,328
device msubckt pfet_03v3 3517 30508 3518 30509 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 6769 30782 6770 30783 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_1.VOUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 14755 31047 14756 31048 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 224 0 "7b_divider_magic_1.mux_magic_0.IN2" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 7226 30998 7227 30999 l=112 w=224 "VSS" "7b_divider_magic_1.OR_magic_1.VOUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 6769 30998 6770 30999 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_1.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 3517 30724 3518 30725 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 2298 30559 2299 30560 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 1839 30559 1840 30560 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 3060 30724 3061 30725 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 7226 31214 7227 31215 l=112 w=224 "VSS" "7b_divider_magic_1.OR_magic_1.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 6769 31214 6770 31215 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 3517 30940 3518 30941 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 3060 30940 3061 30941 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 2298 30775 2299 30776 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 1839 30775 1840 30776 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 899 30506 900 30507 l=112 w=224 "VSS" "7b_divider_magic_1.DFF_magic_0.D" 224 0 "a_n90_29614#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 452 30506 453 30507 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.D" 224 0 "a_n90_29614#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 -24 30506 -23 30507 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.D" 224 0 "a_n90_29614#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 899 30722 900 30723 l=112 w=224 "VSS" "7b_divider_magic_1.DFF_magic_0.D" 224 0 "VSS" 224 11648,328 "a_n90_29614#" 224 11648,328
device msubckt pfet_03v3 452 30722 453 30723 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.D" 224 0 "VDD" 224 11648,328 "a_n90_29614#" 224 11648,328
device msubckt pfet_03v3 -24 30722 -23 30723 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.D" 224 0 "VDD" 224 11648,328 "a_n90_29614#" 224 11648,328
device msubckt nfet_03v3 2298 30991 2299 30992 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 19712,624
device msubckt pfet_03v3 1839 30991 1840 30992 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 19712,624
device msubckt nfet_03v3 899 30938 900 30939 l=112 w=224 "VSS" "7b_divider_magic_1.DFF_magic_0.D" 224 0 "a_n90_29614#" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 452 30938 453 30939 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.D" 224 0 "a_n90_29614#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 -24 30938 -23 30939 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.D" 224 0 "a_n90_29614#" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 5881 31165 5882 31166 l=112 w=224 "VSS" "a_4473_31277#" 224 0 "7b_divider_magic_1.OR_magic_1.VOUT" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 16441 31456 16442 31457 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 5441 31165 5442 31166 l=112 w=224 "VDD" "a_4473_31277#" 224 0 "7b_divider_magic_1.OR_magic_1.VOUT" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 4957 31165 4958 31166 l=112 w=224 "VDD" "a_4473_31277#" 224 0 "7b_divider_magic_1.OR_magic_1.VOUT" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 4473 31165 4474 31166 l=112 w=224 "VDD" "7b_divider_magic_1.P2" 224 0 "a_4473_31077#" 224 19712,624 "a_4473_31277#" 224 11648,328
device msubckt pfet_03v3 3517 31156 3518 31157 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 16441 31672 16442 31673 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 15222 31507 15223 31508 l=112 w=224 "VSS" "7b_divider_magic_1.OR_magic_2.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 224 19712,624 "7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 14763 31507 14764 31508 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 224 19712,624 "7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 15984 31672 15985 31673 l=112 w=224 "VSS" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 16441 31888 16442 31889 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 15984 31888 15985 31889 l=112 w=224 "VSS" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 15222 31723 15223 31724 l=112 w=224 "VSS" "7b_divider_magic_1.OR_magic_2.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 224 11648,328
device msubckt pfet_03v3 14763 31723 14764 31724 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 224 11648,328
device msubckt pfet_03v3 11947 31536 11948 31537 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_2.A" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 6769 31430 6770 31431 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_1.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_1.tg_magic_3.CLK" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 4473 31381 4474 31382 l=112 w=224 "VDD" "7b_divider_magic_1.P2" 224 0 "a_4473_31277#" 224 11648,328 "a_4473_31077#" 224 11648,328
device msubckt nfet_03v3 15222 31939 15223 31940 l=112 w=224 "VSS" "7b_divider_magic_1.OR_magic_2.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN" 224 19712,624
device msubckt pfet_03v3 14763 31939 14764 31940 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN" 224 19712,624
device msubckt pfet_03v3 16441 32104 16442 32105 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 11947 31752 11948 31753 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_2.A" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 10253 31587 10254 31588 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.OR_magic_2.A" 224 11648,328
device msubckt nfet_03v3 11490 31752 11491 31753 l=112 w=224 "VSS" "7b_divider_magic_1.OR_magic_2.A" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 11947 31968 11948 31969 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_2.A" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 11490 31968 11491 31969 l=112 w=224 "VSS" "7b_divider_magic_1.OR_magic_2.A" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 5881 31597 5882 31598 l=112 w=224 "VSS" "7b_divider_magic_1.P2" 224 0 "a_4473_31277#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 10710 31803 10711 31804 l=112 w=224 "VSS" "7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.OR_magic_2.A" 224 11648,328
device msubckt pfet_03v3 10253 31803 10254 31804 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_divider_magic_1.OR_magic_2.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 5441 31597 5442 31598 l=112 w=224 "VDD" "7b_divider_magic_1.P2" 224 0 "a_4473_31277#" 224 19712,624 "a_4473_31077#" 224 11648,328
device msubckt pfet_03v3 4957 31597 4958 31598 l=112 w=224 "VDD" "7b_divider_magic_1.P2" 224 0 "a_4473_31277#" 224 19712,624 "a_4473_31077#" 224 11648,328
device msubckt pfet_03v3 4473 31597 4474 31598 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_2.A" 224 0 "a_4473_31077#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 1839 31451 1840 31452 l=112 w=224 "VDD" "F_IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 3517 31616 3518 31617 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 19712,624 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 3058 31616 3059 31617 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 19712,624 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 10710 32019 10711 32020 l=112 w=224 "VSS" "7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_divider_magic_1.OR_magic_2.A" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 11947 32184 11948 32185 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_2.A" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 10253 32019 10254 32020 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.OR_magic_2.A" 224 11648,328
device msubckt nfet_03v3 5881 31813 5882 31814 l=112 w=224 "VSS" "7b_divider_magic_1.OR_magic_2.A" 224 0 "VSS" 224 11648,328 "a_4473_31277#" 224 19712,624
device msubckt pfet_03v3 5441 31813 5442 31814 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_2.A" 224 0 "a_4473_31077#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 4957 31813 4958 31814 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_2.A" 224 0 "a_4473_31077#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 4473 31813 4474 31814 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_2.A" 224 0 "VDD" 224 11648,328 "a_4473_31077#" 224 19712,624
device msubckt pfet_03v3 3517 31832 3518 31833 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 3058 31832 3059 31833 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 2296 31667 2297 31668 l=112 w=224 "VSS" "F_IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 1839 31667 1840 31668 l=112 w=224 "VDD" "F_IN" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 899 31542 900 31543 l=112 w=224 "VSS" "a_n90_31542#" 224 0 "LD2" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 452 31542 453 31543 l=112 w=224 "VDD" "a_n90_31542#" 224 0 "LD2" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 -24 31542 -23 31543 l=112 w=224 "VDD" "a_n90_31542#" 224 0 "LD2" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 2296 31883 2297 31884 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 3517 32048 3518 32049 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt nfet_03v3 3058 32048 3059 32049 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt pfet_03v3 1839 31883 1840 31884 l=112 w=224 "VDD" "F_IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 899 31758 900 31759 l=112 w=224 "VSS" "a_n90_31542#" 224 0 "VSS" 224 11648,328 "LD2" 224 11648,328
device msubckt pfet_03v3 452 31758 453 31759 l=112 w=224 "VDD" "a_n90_31542#" 224 0 "VDD" 224 11648,328 "LD2" 224 11648,328
device msubckt pfet_03v3 -24 31758 -23 31759 l=112 w=224 "VDD" "a_n90_31542#" 224 0 "VDD" 224 11648,328 "LD2" 224 11648,328
device msubckt nfet_03v3 899 31974 900 31975 l=112 w=224 "VSS" "a_n90_31542#" 224 0 "LD2" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 452 31974 453 31975 l=112 w=224 "VDD" "a_n90_31542#" 224 0 "LD2" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 -24 31974 -23 31975 l=112 w=224 "VDD" "a_n90_31542#" 224 0 "LD2" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 10253 32235 10254 32236 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_divider_magic_1.OR_magic_2.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 1839 32099 1840 32100 l=112 w=224 "VDD" "F_IN" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 14763 32399 14764 32400 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_2.VOUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 16441 32564 16442 32565 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_2.IN" 224 19712,624 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 224 11648,328
device msubckt nfet_03v3 15982 32564 15983 32565 l=112 w=224 "VSS" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_2.IN" 224 19712,624 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 224 11648,328
device msubckt nfet_03v3 899 32434 900 32435 l=112 w=224 "VSS" "7b_divider_magic_1.DFF_magic_0.D" 224 0 "a_n90_31542#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 452 32434 453 32435 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.D" 224 0 "a_n90_31542#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 -24 32434 -23 32435 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.D" 224 0 "a_n90_31542#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 16441 32780 16442 32781 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_1.divide_by_2_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 15982 32780 15983 32781 l=112 w=224 "VSS" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_1.divide_by_2_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 15220 32615 15221 32616 l=112 w=224 "VSS" "7b_divider_magic_1.OR_magic_2.VOUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 14763 32615 14764 32616 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_2.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 15220 32831 15221 32832 l=112 w=224 "VSS" "7b_divider_magic_1.OR_magic_2.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 16441 32996 16442 32997 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 224 19712,624
device msubckt nfet_03v3 15982 32996 15983 32997 l=112 w=224 "VSS" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 224 19712,624
device msubckt pfet_03v3 14763 32831 14764 32832 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_2.VOUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 11939 32644 11940 32645 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 14763 33047 14764 33048 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_2.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 11939 32860 11940 32861 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 10720 32695 10721 32696 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 10261 32695 10262 32696 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 11482 32860 11483 32861 l=112 w=224 "VSS" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 11939 33076 11940 33077 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 11482 33076 11483 33077 l=112 w=224 "VSS" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 3525 32657 3526 32658 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 10720 32911 10721 32912 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 10261 32911 10262 32912 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 10720 33127 10721 33128 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" 224 19712,624
device msubckt pfet_03v3 10261 33127 10262 33128 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" 224 19712,624
device msubckt pfet_03v3 8755 33060 8756 33061 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 8395 33060 8396 33061 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 7955 33060 7956 33061 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 5219 33060 5220 33061 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 4779 33060 4780 33061 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 4419 33060 4420 33061 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 3525 32873 3526 32874 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 1838 32714 1839 32715 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 3068 32873 3069 32874 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 11939 33292 11940 33293 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 8755 33276 8756 33277 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 8395 33276 8396 33277 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 7955 33276 7956 33277 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 3525 33089 3526 33090 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 3068 33089 3069 33090 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 5219 33276 5220 33277 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 4779 33276 4780 33277 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 4419 33276 4420 33277 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 2295 32930 2296 32931 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 1838 32930 1839 32931 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 899 32650 900 32651 l=112 w=224 "VSS" "7b_divider_magic_1.DFF_magic_0.D" 224 0 "VSS" 224 11648,328 "a_n90_31542#" 224 11648,328
device msubckt pfet_03v3 452 32650 453 32651 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.D" 224 0 "VDD" 224 11648,328 "a_n90_31542#" 224 11648,328
device msubckt pfet_03v3 -24 32650 -23 32651 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.D" 224 0 "VDD" 224 11648,328 "a_n90_31542#" 224 11648,328
device msubckt nfet_03v3 2295 33146 2296 33147 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 3525 33305 3526 33306 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 1838 33146 1839 33147 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 899 32866 900 32867 l=112 w=224 "VSS" "7b_divider_magic_1.DFF_magic_0.D" 224 0 "a_n90_31542#" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 452 32866 453 32867 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.D" 224 0 "a_n90_31542#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 -24 32866 -23 32867 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.D" 224 0 "a_n90_31542#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 16449 33605 16450 33606 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 16449 33821 16450 33822 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 14762 33662 14763 33663 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 15992 33821 15993 33822 l=112 w=224 "VSS" "7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 16449 34037 16450 34038 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 15992 34037 15993 34038 l=112 w=224 "VSS" "7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 10261 33587 10262 33588 l=112 w=224 "VDD" "F_IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 8755 33492 8756 33493 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 8395 33492 8396 33493 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 7955 33492 7956 33493 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 5219 33492 5220 33493 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 4779 33492 4780 33493 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 4419 33492 4420 33493 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 1838 33362 1839 33363 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 899 33487 900 33488 l=112 w=224 "VSS" "a_n90_33487#" 224 0 "7b_divider_magic_1.LD" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 452 33487 453 33488 l=112 w=224 "VDD" "a_n90_33487#" 224 0 "7b_divider_magic_1.LD" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 -24 33487 -23 33488 l=112 w=224 "VDD" "a_n90_33487#" 224 0 "7b_divider_magic_1.LD" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 11939 33752 11940 33753 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN" 224 19712,624 "7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 11480 33752 11481 33753 l=112 w=224 "VSS" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN" 224 19712,624 "7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 15219 33878 15220 33879 l=112 w=224 "VSS" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 14762 33878 14763 33879 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 15219 34094 15220 34095 l=112 w=224 "VSS" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 16449 34253 16450 34254 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 14762 34094 14763 34095 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 11939 33968 11940 33969 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 11480 33968 11481 33969 l=112 w=224 "VSS" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 10718 33803 10719 33804 l=112 w=224 "VSS" "F_IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 10261 33803 10262 33804 l=112 w=224 "VDD" "F_IN" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 10718 34019 10719 34020 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 11939 34184 11940 34185 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt nfet_03v3 11480 34184 11481 34185 l=112 w=224 "VSS" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_1.DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt pfet_03v3 10261 34019 10262 34020 l=112 w=224 "VDD" "F_IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 3517 33722 3518 33723 l=112 w=224 "VDD" "F_IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 8776 33952 8777 33953 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_8292_35032#" 224 11648,328
device msubckt nfet_03v3 8336 33952 8337 33953 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 0 "a_8292_35032#" 224 19712,624 "a_8336_34064#" 224 11648,328
device msubckt pfet_03v3 14762 34310 14763 34311 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 10261 34235 10262 34236 l=112 w=224 "VDD" "F_IN" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 8776 34168 8777 34169 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 0 "a_8292_35032#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 8336 34168 8337 34169 l=112 w=224 "VSS" "Q23" 224 0 "a_8336_34064#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 16441 34670 16442 34671 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_2.VOUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 16441 34886 16442 34887 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_2.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 15221 34721 15222 34722 l=112 w=224 "VSS" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 224 11648,328
device msubckt pfet_03v3 14762 34721 14763 34722 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 224 11648,328
device msubckt pfet_03v3 8776 34384 8777 34385 l=112 w=224 "VDD" "Q23" 224 0 "VDD" 224 11648,328 "a_8292_35032#" 224 11648,328
device msubckt nfet_03v3 8336 34384 8337 34385 l=112 w=224 "VSS" "Q23" 224 0 "VSS" 224 11648,328 "a_8336_34064#" 224 11648,328
device msubckt pfet_03v3 7582 33952 7583 33953 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "a_7098_35032#" 224 11648,328
device msubckt nfet_03v3 7142 33952 7143 33953 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "a_7098_35032#" 224 19712,624 "a_7142_34064#" 224 11648,328
device msubckt pfet_03v3 7582 34168 7583 34169 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "a_7098_35032#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 7142 34168 7143 34169 l=112 w=224 "VSS" "F_IN" 224 0 "a_7142_34064#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 8776 34600 8777 34601 l=112 w=224 "VDD" "Q23" 224 0 "a_8292_35032#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 8336 34600 8337 34601 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 0 "a_8336_34064#" 224 11648,328 "a_8292_35032#" 224 19712,624
device msubckt pfet_03v3 7582 34384 7583 34385 l=112 w=224 "VDD" "F_IN" 224 0 "VDD" 224 11648,328 "a_7098_35032#" 224 11648,328
device msubckt nfet_03v3 7142 34384 7143 34385 l=112 w=224 "VSS" "F_IN" 224 0 "VSS" 224 11648,328 "a_7142_34064#" 224 11648,328
device msubckt nfet_03v3 6032 33952 6033 33953 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "a_5525_34816#" 224 19712,624 "a_6032_34064#" 224 11648,328
device msubckt pfet_03v3 5592 33952 5593 33953 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "a_5525_34816#" 224 11648,328
device msubckt pfet_03v3 7582 34600 7583 34601 l=112 w=224 "VDD" "F_IN" 224 0 "a_7098_35032#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 7142 34600 7143 34601 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "a_7142_34064#" 224 11648,328 "a_7098_35032#" 224 19712,624
device msubckt nfet_03v3 6032 34168 6033 34169 l=112 w=224 "VSS" "D10" 224 0 "a_6032_34064#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 5592 34168 5593 34169 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "a_5525_34816#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 4838 33952 4839 33953 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 0 "a_4331_34816#" 224 19712,624 "a_4838_34064#" 224 11648,328
device msubckt pfet_03v3 4398 33952 4399 33953 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_4331_34816#" 224 11648,328
device msubckt nfet_03v3 6032 34384 6033 34385 l=112 w=224 "VSS" "D10" 224 0 "VSS" 224 11648,328 "a_6032_34064#" 224 11648,328
device msubckt pfet_03v3 5592 34384 5593 34385 l=112 w=224 "VDD" "D10" 224 0 "VDD" 224 11648,328 "a_5525_34816#" 224 11648,328
device msubckt nfet_03v3 6032 34600 6033 34601 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "a_6032_34064#" 224 11648,328 "a_5525_34816#" 224 19712,624
device msubckt pfet_03v3 5592 34600 5593 34601 l=112 w=224 "VDD" "D10" 224 0 "a_5525_34816#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 4838 34168 4839 34169 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" 224 0 "a_4838_34064#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 4398 34168 4399 34169 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 0 "a_4331_34816#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 3517 33938 3518 33939 l=112 w=224 "VDD" "F_IN" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 2297 33773 2298 33774 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.D" 224 11648,328
device msubckt pfet_03v3 1838 33773 1839 33774 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.D" 224 11648,328
device msubckt nfet_03v3 3060 33938 3061 33939 l=112 w=224 "VSS" "F_IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 3517 34154 3518 34155 l=112 w=224 "VDD" "F_IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 3060 34154 3061 34155 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 2297 33989 2298 33990 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.D" 224 11648,328 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 1838 33989 1839 33990 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.D" 224 11648,328 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 899 33703 900 33704 l=112 w=224 "VSS" "a_n90_33487#" 224 0 "VSS" 224 11648,328 "7b_divider_magic_1.LD" 224 11648,328
device msubckt pfet_03v3 452 33703 453 33704 l=112 w=224 "VDD" "a_n90_33487#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.LD" 224 11648,328
device msubckt pfet_03v3 -24 33703 -23 33704 l=112 w=224 "VDD" "a_n90_33487#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.LD" 224 11648,328
device msubckt nfet_03v3 899 33919 900 33920 l=112 w=224 "VSS" "a_n90_33487#" 224 0 "7b_divider_magic_1.LD" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 452 33919 453 33920 l=112 w=224 "VDD" "a_n90_33487#" 224 0 "7b_divider_magic_1.LD" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 -24 33919 -23 33920 l=112 w=224 "VDD" "a_n90_33487#" 224 0 "7b_divider_magic_1.LD" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 4838 34384 4839 34385 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" 224 0 "VSS" 224 11648,328 "a_4838_34064#" 224 11648,328
device msubckt pfet_03v3 4398 34384 4399 34385 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" 224 0 "VDD" 224 11648,328 "a_4331_34816#" 224 11648,328
device msubckt nfet_03v3 4838 34600 4839 34601 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 0 "a_4838_34064#" 224 11648,328 "a_4331_34816#" 224 19712,624
device msubckt pfet_03v3 4398 34600 4399 34601 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" 224 0 "a_4331_34816#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 2297 34205 2298 34206 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.D" 224 19712,624
device msubckt pfet_03v3 1838 34205 1839 34206 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.D" 224 19712,624
device msubckt pfet_03v3 3517 34370 3518 34371 l=112 w=224 "VDD" "F_IN" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 899 34379 900 34380 l=112 w=224 "VSS" "7b_divider_magic_1.DFF_magic_0.D" 224 0 "a_n90_33487#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 452 34379 453 34380 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.D" 224 0 "a_n90_33487#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 -24 34379 -23 34380 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.D" 224 0 "a_n90_33487#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 15984 34886 15985 34887 l=112 w=224 "VSS" "7b_divider_magic_1.OR_magic_2.VOUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 16441 35102 16442 35103 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_2.VOUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 15984 35102 15985 35103 l=112 w=224 "VSS" "7b_divider_magic_1.OR_magic_2.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 15221 34937 15222 34938 l=112 w=224 "VSS" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 14762 34937 14763 34938 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 224 11648,328 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 11947 34793 11948 34794 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 15221 35153 15222 35154 l=112 w=224 "VSS" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 224 19712,624
device msubckt pfet_03v3 14762 35153 14763 35154 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.IN" 224 19712,624
device msubckt pfet_03v3 16441 35318 16442 35319 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_2.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 11947 35009 11948 35010 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 10260 34850 10261 34851 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 11490 35009 11491 35010 l=112 w=224 "VSS" "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 11947 35225 11948 35226 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 11490 35225 11491 35226 l=112 w=224 "VSS" "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 10717 35066 10718 35067 l=112 w=224 "VSS" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 10260 35066 10261 35067 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 8776 34816 8777 34817 l=112 w=224 "VDD" "a_8292_35032#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 7582 34816 7583 34817 l=112 w=224 "VDD" "a_7098_35032#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 5592 34816 5593 34817 l=112 w=224 "VDD" "a_5525_34816#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 4398 34816 4399 34817 l=112 w=224 "VDD" "a_4331_34816#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 1838 34665 1839 34666 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 3517 34830 3518 34831 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 19712,624 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 3058 34830 3059 34831 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 19712,624 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 10717 35282 10718 35283 l=112 w=224 "VSS" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 11947 35441 11948 35442 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 10260 35282 10261 35283 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 8776 35032 8777 35033 l=112 w=224 "VDD" "a_8292_35032#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 8336 35032 8337 35033 l=112 w=224 "VSS" "a_8292_35032#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 19712,624
device msubckt pfet_03v3 7582 35032 7583 35033 l=112 w=224 "VDD" "a_7098_35032#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 7142 35032 7143 35033 l=112 w=224 "VSS" "a_7098_35032#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 6032 35032 6033 35033 l=112 w=224 "VSS" "a_5525_34816#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 19712,624
device msubckt pfet_03v3 5592 35032 5593 35033 l=112 w=224 "VDD" "a_5525_34816#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 4838 35032 4839 35033 l=112 w=224 "VSS" "a_4331_34816#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 19712,624
device msubckt pfet_03v3 4398 35032 4399 35033 l=112 w=224 "VDD" "a_4331_34816#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 3517 35046 3518 35047 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 3058 35046 3059 35047 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 2295 34881 2296 34882 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 1838 34881 1839 34882 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 899 34595 900 34596 l=112 w=224 "VSS" "7b_divider_magic_1.DFF_magic_0.D" 224 0 "VSS" 224 11648,328 "a_n90_33487#" 224 11648,328
device msubckt pfet_03v3 452 34595 453 34596 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.D" 224 0 "VDD" 224 11648,328 "a_n90_33487#" 224 11648,328
device msubckt pfet_03v3 -24 34595 -23 34596 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.D" 224 0 "VDD" 224 11648,328 "a_n90_33487#" 224 11648,328
device msubckt nfet_03v3 2295 35097 2296 35098 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 3517 35262 3518 35263 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt nfet_03v3 3058 35262 3059 35263 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt pfet_03v3 1838 35097 1839 35098 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 899 34811 900 34812 l=112 w=224 "VSS" "7b_divider_magic_1.DFF_magic_0.D" 224 0 "a_n90_33487#" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 452 34811 453 34812 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.D" 224 0 "a_n90_33487#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 -24 34811 -23 34812 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.D" 224 0 "a_n90_33487#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 1838 35313 1839 35314 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 14762 35613 14763 35614 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 10260 35498 10261 35499 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 8711 35492 8712 35493 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 0 "a_7743_35604#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 8227 35492 8228 35493 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_7743_35604#" 224 11648,328
device msubckt pfet_03v3 7743 35492 7744 35493 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_7743_35604#" 224 11648,328
device msubckt nfet_03v3 7303 35492 7304 35493 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 0 "a_7259_36140#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 5871 35492 5872 35493 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 0 "a_4463_36036#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 5431 35492 5432 35493 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_4463_35404#" 224 11648,328
device msubckt pfet_03v3 4947 35492 4948 35493 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_4463_35404#" 224 11648,328
device msubckt pfet_03v3 4463 35492 4464 35493 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 0 "a_4463_35404#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 16441 35778 16442 35779 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN" 224 19712,624 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 15982 35778 15983 35779 l=112 w=224 "VSS" "7b_divider_magic_1.OR_magic_2.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN" 224 19712,624 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 16441 35994 16442 35995 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 15982 35994 15983 35995 l=112 w=224 "VSS" "7b_divider_magic_1.OR_magic_2.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 15219 35829 15220 35830 l=112 w=224 "VSS" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 14762 35829 14763 35830 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 15219 36045 15220 36046 l=112 w=224 "VSS" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 16441 36210 16442 36211 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT" 224 19712,624
device msubckt nfet_03v3 15982 36210 15983 36211 l=112 w=224 "VSS" "7b_divider_magic_1.OR_magic_2.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.OUT" 224 19712,624
device msubckt pfet_03v3 14762 36045 14763 36046 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 11939 35858 11940 35859 l=112 w=224 "VDD" "F_IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 8711 35708 8712 35709 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_7743_35604#" 224 11648,328
device msubckt pfet_03v3 8227 35708 8228 35709 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 0 "a_7743_35604#" 224 11648,328 "a_7259_36140#" 224 19712,624
device msubckt pfet_03v3 7743 35708 7744 35709 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 0 "a_7743_35604#" 224 11648,328 "a_7259_36140#" 224 19712,624
device msubckt nfet_03v3 7303 35708 7304 35709 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_7259_36140#" 224 19712,624
device msubckt pfet_03v3 14762 36261 14763 36262 l=112 w=224 "VDD" "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 11939 36074 11940 36075 l=112 w=224 "VDD" "F_IN" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 10719 35909 10720 35910 l=112 w=224 "VSS" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_1.DFF_magic_0.D" 224 11648,328
device msubckt pfet_03v3 10260 35909 10261 35910 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_1.DFF_magic_0.D" 224 11648,328
device msubckt nfet_03v3 11482 36074 11483 36075 l=112 w=224 "VSS" "F_IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 11939 36290 11940 36291 l=112 w=224 "VDD" "F_IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 11482 36290 11483 36291 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 10719 36125 10720 36126 l=112 w=224 "VSS" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.DFF_magic_0.D" 224 11648,328 "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 10260 36125 10261 36126 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.DFF_magic_0.D" 224 11648,328 "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 8711 35924 8712 35925 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 0 "a_7743_35604#" 224 11648,328 "a_7259_36140#" 224 11648,328
device msubckt nfet_03v3 5871 35708 5872 35709 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_4463_36036#" 224 19712,624
device msubckt pfet_03v3 5431 35708 5432 35709 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 0 "a_4463_35404#" 224 11648,328 "a_4463_36036#" 224 19712,624
device msubckt pfet_03v3 4947 35708 4948 35709 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 0 "a_4463_35404#" 224 11648,328 "a_4463_36036#" 224 19712,624
device msubckt pfet_03v3 4463 35708 4464 35709 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_4463_35404#" 224 11648,328
device msubckt pfet_03v3 1838 35749 1839 35750 l=112 w=224 "VDD" "F_IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 275 35712 276 35713 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.DFF_magic_0.D" 224 11648,328
device msubckt pfet_03v3 4463 35924 4464 35925 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 0 "a_4463_35404#" 224 11648,328 "a_4463_36036#" 224 11648,328
device msubckt pfet_03v3 8711 36140 8712 36141 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 0 "a_7259_36140#" 224 11648,328 "a_7743_35604#" 224 19712,624
device msubckt pfet_03v3 8227 36140 8228 36141 l=112 w=224 "VDD" "a_7259_36140#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 7743 36140 7744 36141 l=112 w=224 "VDD" "a_7259_36140#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 19712,624
device msubckt nfet_03v3 7303 36140 7304 36141 l=112 w=224 "VSS" "a_7259_36140#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 19712,624
device msubckt nfet_03v3 5871 36140 5872 36141 l=112 w=224 "VSS" "a_4463_36036#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 19712,624
device msubckt pfet_03v3 5431 36140 5432 36141 l=112 w=224 "VDD" "a_4463_36036#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 19712,624
device msubckt pfet_03v3 4947 36140 4948 36141 l=112 w=224 "VDD" "a_4463_36036#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 19712,624
device msubckt pfet_03v3 4463 36140 4464 36141 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 0 "a_4463_36036#" 224 11648,328 "a_4463_35404#" 224 19712,624
device msubckt nfet_03v3 10719 36341 10720 36342 l=112 w=224 "VSS" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_1.DFF_magic_0.D" 224 19712,624
device msubckt pfet_03v3 10260 36341 10261 36342 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_1.DFF_magic_0.D" 224 19712,624
device msubckt nfet_03v3 2295 35965 2296 35966 l=112 w=224 "VSS" "F_IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 1838 35965 1839 35966 l=112 w=224 "VDD" "F_IN" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 2295 36181 2296 36182 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 1838 36181 1839 36182 l=112 w=224 "VDD" "F_IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt nfet_03v3 732 35928 733 35929 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.DFF_magic_0.D" 224 11648,328
device msubckt pfet_03v3 275 35928 276 35929 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" 224 0 "7b_divider_magic_1.DFF_magic_0.D" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 732 36144 733 36145 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" 224 0 "7b_divider_magic_1.DFF_magic_0.D" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 275 36144 276 36145 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.DFF_magic_0.D" 224 11648,328
device msubckt pfet_03v3 11939 36506 11940 36507 l=112 w=224 "VDD" "F_IN" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 1838 36397 1839 36398 l=112 w=224 "VDD" "F_IN" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 275 36360 276 36361 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" 224 0 "7b_divider_magic_1.DFF_magic_0.D" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 14762 36697 14763 36698 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_2.VOUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" 224 11648,328
device msubckt nfet_03v3 15219 36913 15220 36914 l=112 w=224 "VSS" "7b_divider_magic_1.OR_magic_2.VOUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 14762 36913 14763 36914 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_2.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 15219 37129 15220 37130 l=112 w=224 "VSS" "7b_divider_magic_1.OR_magic_2.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 14762 37129 14763 37130 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_2.VOUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 10260 36801 10261 36802 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 11939 36966 11940 36967 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN" 224 19712,624 "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 11480 36966 11481 36967 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN" 224 19712,624 "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 14762 37345 14763 37346 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_2.VOUT" 224 0 "7b_divider_magic_1.divide_by_2_0.tg_magic_3.CLK" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 11939 37182 11940 37183 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 11480 37182 11481 37183 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 10717 37017 10718 37018 l=112 w=224 "VSS" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 10260 37017 10261 37018 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 10717 37233 10718 37234 l=112 w=224 "VSS" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 11939 37398 11940 37399 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt nfet_03v3 11480 37398 11481 37399 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_1.DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt pfet_03v3 10260 37233 10261 37234 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 8755 37036 8756 37037 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 8395 37036 8396 37037 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 7955 37036 7956 37037 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 5448 36978 5449 36979 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 0 "a_4518_37799#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 8755 37252 8756 37253 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 8395 37252 8396 37253 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 7955 37252 7956 37253 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 10260 37449 10261 37450 l=112 w=224 "VDD" "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 5448 37194 5449 37195 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "VSS" 224 11648,328 "a_5448_37306#" 224 11648,328
device msubckt pfet_03v3 8755 37468 8756 37469 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 8395 37468 8396 37469 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 7955 37468 7956 37469 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 10260 37885 10261 37886 l=112 w=224 "VDD" "F_IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt nfet_03v3 16193 38178 16194 38179 l=112 w=224 "VSS" "a_14785_38290#" 224 0 "7b_divider_magic_1.OR_magic_2.VOUT" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 15753 38178 15754 38179 l=112 w=224 "VDD" "a_14785_38290#" 224 0 "7b_divider_magic_1.OR_magic_2.VOUT" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 15269 38178 15270 38179 l=112 w=224 "VDD" "a_14785_38290#" 224 0 "7b_divider_magic_1.OR_magic_2.VOUT" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 14785 38178 14786 38179 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.P3" 224 0 "a_14785_38090#" 224 19712,624 "a_14785_38290#" 224 11648,328
device msubckt pfet_03v3 14785 38394 14786 38395 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.P3" 224 0 "a_14785_38290#" 224 11648,328 "a_14785_38090#" 224 11648,328
device msubckt nfet_03v3 10717 38101 10718 38102 l=112 w=224 "VSS" "F_IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 10260 38101 10261 38102 l=112 w=224 "VDD" "F_IN" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 8776 37928 8777 37929 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_8292_39008#" 224 11648,328
device msubckt nfet_03v3 8336 37928 8337 37929 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 0 "a_8292_39008#" 224 19712,624 "a_8336_38040#" 224 11648,328
device msubckt nfet_03v3 10717 38317 10718 38318 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 10260 38317 10261 38318 l=112 w=224 "VDD" "F_IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 8776 38144 8777 38145 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 0 "a_8292_39008#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 8336 38144 8337 38145 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 224 0 "a_8336_38040#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 16193 38610 16194 38611 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.P3" 224 0 "a_14785_38290#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 15753 38610 15754 38611 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.P3" 224 0 "a_14785_38290#" 224 19712,624 "a_14785_38090#" 224 11648,328
device msubckt pfet_03v3 15269 38610 15270 38611 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.P3" 224 0 "a_14785_38290#" 224 19712,624 "a_14785_38090#" 224 11648,328
device msubckt pfet_03v3 14785 38610 14786 38611 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_2.A" 224 0 "a_14785_38090#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 10260 38533 10261 38534 l=112 w=224 "VDD" "F_IN" 224 0 "7b_divider_magic_1.DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 8776 38360 8777 38361 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 224 0 "VDD" 224 11648,328 "a_8292_39008#" 224 11648,328
device msubckt nfet_03v3 8336 38360 8337 38361 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 224 0 "VSS" 224 11648,328 "a_8336_38040#" 224 11648,328
device msubckt pfet_03v3 7582 37928 7583 37929 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "a_7098_39008#" 224 11648,328
device msubckt nfet_03v3 7142 37928 7143 37929 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "a_7098_39008#" 224 19712,624 "a_7142_38040#" 224 11648,328
device msubckt pfet_03v3 7582 38144 7583 38145 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "a_7098_39008#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 7142 38144 7143 38145 l=112 w=224 "VSS" "D10" 224 0 "a_7142_38040#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 8776 38576 8777 38577 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 224 0 "a_8292_39008#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 8336 38576 8337 38577 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 0 "a_8336_38040#" 224 11648,328 "a_8292_39008#" 224 19712,624
device msubckt pfet_03v3 7582 38360 7583 38361 l=112 w=224 "VDD" "D10" 224 0 "VDD" 224 11648,328 "a_7098_39008#" 224 11648,328
device msubckt nfet_03v3 7142 38360 7143 38361 l=112 w=224 "VSS" "D10" 224 0 "VSS" 224 11648,328 "a_7142_38040#" 224 11648,328
device msubckt nfet_03v3 5448 37410 5449 37411 l=112 w=224 "VSS" "a_4518_37799#" 224 0 "a_5448_37306#" 224 11648,328 "a_4935_38147#" 224 11648,328
device msubckt pfet_03v3 5002 37039 5003 37040 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "VDD" 224 19712,624 "a_4935_38147#" 224 11648,328
device msubckt pfet_03v3 4518 37039 4519 37040 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 0 "VDD" 224 19712,624 "a_4518_37151#" 224 11648,328
device msubckt pfet_03v3 5002 37255 5003 37256 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "a_4935_38147#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 4518 37255 4519 37256 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 0 "a_4518_37151#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 5002 37471 5003 37472 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_4518_37151#" 224 11648,328
device msubckt pfet_03v3 4518 37471 4519 37472 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_4518_37151#" 224 11648,328
device msubckt nfet_03v3 5448 37626 5449 37627 l=112 w=224 "VSS" "a_4518_37799#" 224 0 "a_4935_38147#" 224 11648,328 "a_5448_37306#" 224 11648,328
device msubckt nfet_03v3 1518 37200 1519 37201 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" 224 0 "VSS" 224 19712,624 "a_1158_37312#" 224 19712,624
device msubckt nfet_03v3 1158 37200 1159 37201 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" 224 0 "VSS" 224 19712,624 "a_1158_37312#" 224 19712,624
device msubckt pfet_03v3 715 37201 716 37202 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT" 224 0 "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT" 0 0 "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT" 448 19712,624
device msubckt pfet_03v3 233 37201 234 37202 l=112 w=224 "VDD" "VDD" 224 0 "VDD" 0 0 "VDD" 448 19712,624
device msubckt pfet_03v3 5002 37687 5003 37688 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "a_4518_37151#" 224 11648,328 "a_4518_37799#" 224 19712,624
device msubckt nfet_03v3 5448 37842 5449 37843 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "a_5448_37306#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 4518 37687 4519 37688 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "a_4518_37151#" 224 11648,328 "a_4518_37799#" 224 11648,328
device msubckt pfet_03v3 4518 37903 4519 37904 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "a_4518_37799#" 224 11648,328 "a_4518_37151#" 224 11648,328
device msubckt nfet_03v3 5448 38058 5449 38059 l=112 w=224 "VSS" "a_4935_38147#" 224 0 "VSS" 224 11648,328 "a_5448_38170#" 224 11648,328
device msubckt pfet_03v3 7582 38576 7583 38577 l=112 w=224 "VDD" "D10" 224 0 "a_7098_39008#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 7142 38576 7143 38577 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "a_7142_38040#" 224 11648,328 "a_7098_39008#" 224 19712,624
device msubckt pfet_03v3 5002 38147 5003 38148 l=112 w=224 "VDD" "a_4935_38147#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" 224 11648,328
device msubckt pfet_03v3 4518 38119 4519 38120 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "a_4518_37151#" 224 11648,328 "a_4518_37799#" 224 19712,624
device msubckt nfet_03v3 5448 38274 5449 38275 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "a_5448_38170#" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" 224 11648,328
device msubckt nfet_03v3 1518 37545 1519 37546 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" 224 0 "a_187_37545#" 224 19712,624 "a_1158_38089#" 224 11648,328
device msubckt nfet_03v3 1158 37545 1159 37546 l=112 w=224 "VSS" "a_187_37545#" 224 0 "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 715 37545 716 37546 l=112 w=224 "VDD" "a_187_37545#" 224 0 "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 231 37545 232 37546 l=112 w=224 "VDD" "a_187_37545#" 224 0 "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 -656 37527 -655 37528 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT" 224 0 "a_n656_37439#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 -1211 37527 -1210 37528 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.D" 224 11648,328
device msubckt pfet_03v3 3491 37737 3492 37738 l=112 w=224 "VDD" "Q25" 224 0 "a_3007_37649#" 224 19712,624 "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" 224 11648,328
device msubckt pfet_03v3 3007 37737 3008 37738 l=112 w=224 "VDD" "Q25" 224 0 "a_3007_37649#" 224 19712,624 "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" 224 11648,328
device msubckt pfet_03v3 3491 37953 3492 37954 l=112 w=224 "VDD" "Q25" 224 0 "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" 224 11648,328 "a_3007_37649#" 224 11648,328
device msubckt pfet_03v3 3007 37953 3008 37954 l=112 w=224 "VDD" "Q25" 224 0 "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" 224 11648,328 "a_3007_37649#" 224 11648,328
device msubckt nfet_03v3 2552 37953 2553 37954 l=112 w=224 "VSS" "Q25" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" 224 11648,328
device msubckt pfet_03v3 5002 38363 5003 38364 l=112 w=224 "VDD" "a_4935_38147#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 5448 38490 5449 38491 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" 224 11648,328 "a_5448_38170#" 224 11648,328
device msubckt pfet_03v3 5002 38579 5003 38580 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 4518 38579 4519 38580 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 224 19712,624
device msubckt nfet_03v3 16193 38826 16194 38827 l=112 w=224 "VSS" "7b_divider_magic_1.OR_magic_2.A" 224 0 "VSS" 224 11648,328 "a_14785_38290#" 224 19712,624
device msubckt pfet_03v3 15753 38826 15754 38827 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_2.A" 224 0 "a_14785_38090#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 15269 38826 15270 38827 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_2.A" 224 0 "a_14785_38090#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 14785 38826 14786 38827 l=112 w=224 "VDD" "7b_divider_magic_1.OR_magic_2.A" 224 0 "VDD" 224 11648,328 "a_14785_38090#" 224 19712,624
device msubckt pfet_03v3 8776 38792 8777 38793 l=112 w=224 "VDD" "a_8292_39008#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 7582 38792 7583 38793 l=112 w=224 "VDD" "a_7098_39008#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 5448 38706 5449 38707 l=112 w=224 "VSS" "a_4935_38147#" 224 0 "a_5448_38170#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 8776 39008 8777 39009 l=112 w=224 "VDD" "a_8292_39008#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 8336 39008 8337 39009 l=112 w=224 "VSS" "a_8292_39008#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 19712,624
device msubckt pfet_03v3 7582 39008 7583 39009 l=112 w=224 "VDD" "a_7098_39008#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 7142 39008 7143 39009 l=112 w=224 "VSS" "a_7098_39008#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 5448 38922 5449 38923 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.QB" 224 0 "VSS" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_7.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 3491 38169 3492 38170 l=112 w=224 "VDD" "Q24" 224 0 "a_3007_37649#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 3007 38169 3008 38170 l=112 w=224 "VDD" "Q24" 224 0 "a_3007_37649#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 2552 38169 2553 38170 l=112 w=224 "VSS" "Q24" 224 0 "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 1518 37761 1519 37762 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" 224 0 "a_1158_38089#" 224 11648,328 "a_1158_37312#" 224 11648,328
device msubckt nfet_03v3 1158 37761 1159 37762 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" 224 0 "VSS" 224 11648,328 "a_1158_37312#" 224 11648,328
device msubckt pfet_03v3 715 37761 716 37762 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" 224 0 "VDD" 224 11648,328 "a_187_37545#" 224 11648,328
device msubckt pfet_03v3 231 37761 232 37762 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" 224 0 "VDD" 224 11648,328 "a_187_37545#" 224 11648,328
device msubckt nfet_03v3 1518 37977 1519 37978 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" 224 0 "a_1158_37312#" 224 11648,328 "a_1158_38089#" 224 11648,328
device msubckt nfet_03v3 1158 37977 1159 37978 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" 224 0 "a_1158_37312#" 224 11648,328 "a_1158_38089#" 224 11648,328
device msubckt pfet_03v3 715 37977 716 37978 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" 224 0 "a_187_37545#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 231 37977 232 37978 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" 224 0 "a_187_37545#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 -656 37743 -655 37744 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_n656_37439#" 224 11648,328
device msubckt pfet_03v3 -1211 37743 -1210 37744 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.VOUT" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.D" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 -656 37959 -655 37960 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" 224 0 "a_n656_37439#" 224 11648,328 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.D" 224 11648,328
device msubckt pfet_03v3 -1211 37959 -1210 37960 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.D" 224 11648,328
device msubckt pfet_03v3 3491 38385 3492 38386 l=112 w=224 "VDD" "Q24" 224 0 "VDD" 224 11648,328 "a_3007_37649#" 224 19712,624
device msubckt pfet_03v3 3007 38385 3008 38386 l=112 w=224 "VDD" "Q24" 224 0 "VDD" 224 11648,328 "a_3007_37649#" 224 19712,624
device msubckt nfet_03v3 1518 38193 1519 38194 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" 224 0 "a_1158_38089#" 224 11648,328 "a_187_37545#" 224 19712,624
device msubckt nfet_03v3 1158 38193 1159 38194 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" 224 0 "a_1158_38089#" 224 11648,328 "a_187_37545#" 224 19712,624
device msubckt pfet_03v3 715 38193 716 38194 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" 224 0 "VDD" 224 11648,328 "a_187_37545#" 224 19712,624
device msubckt pfet_03v3 231 38193 232 38194 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.A" 224 0 "VDD" 224 11648,328 "a_187_37545#" 224 19712,624
device msubckt nfet_03v3 -656 38175 -655 38176 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.D" 224 11648,328 "a_n656_37439#" 224 19712,624
device msubckt pfet_03v3 -1211 38175 -1210 38176 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.DFF_magic_0.Q" 224 0 "7b_divider_magic_1.7b_counter_0.DFF_magic_0.D" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 3580 38955 3581 38956 l=112 w=224 "VDD" "Q23" 224 0 "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" 224 19712,624 "a_1160_39067#" 224 11648,328
device msubckt pfet_03v3 3096 38955 3097 38956 l=112 w=224 "VDD" "Q23" 224 0 "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" 224 19712,624 "a_1160_39067#" 224 11648,328
device msubckt pfet_03v3 2612 38955 2613 38956 l=112 w=224 "VDD" "Q23" 224 0 "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" 224 19712,624 "a_1160_39067#" 224 11648,328
device msubckt pfet_03v3 2128 38955 2129 38956 l=112 w=224 "VDD" "Q23" 224 0 "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" 224 19712,624 "a_1160_39067#" 224 11648,328
device msubckt pfet_03v3 1644 38955 1645 38956 l=112 w=224 "VDD" "Q23" 224 0 "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" 224 19712,624 "a_1160_39067#" 224 11648,328
device msubckt pfet_03v3 1160 38955 1161 38956 l=112 w=224 "VDD" "Q23" 224 0 "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" 224 19712,624 "a_1160_39067#" 224 11648,328
device msubckt nfet_03v3 718 38955 719 38956 l=112 w=224 "VSS" "Q23" 224 0 "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 3580 39171 3581 39172 l=112 w=224 "VDD" "Q22" 224 0 "a_1160_39067#" 224 11648,328 "a_1160_39283#" 224 11648,328
device msubckt pfet_03v3 3096 39171 3097 39172 l=112 w=224 "VDD" "Q22" 224 0 "a_1160_39067#" 224 11648,328 "a_1160_39283#" 224 11648,328
device msubckt pfet_03v3 2612 39171 2613 39172 l=112 w=224 "VDD" "Q22" 224 0 "a_1160_39067#" 224 11648,328 "a_1160_39283#" 224 11648,328
device msubckt pfet_03v3 2128 39171 2129 39172 l=112 w=224 "VDD" "Q22" 224 0 "a_1160_39067#" 224 11648,328 "a_1160_39283#" 224 11648,328
device msubckt pfet_03v3 1644 39171 1645 39172 l=112 w=224 "VDD" "Q22" 224 0 "a_1160_39067#" 224 11648,328 "a_1160_39283#" 224 11648,328
device msubckt pfet_03v3 1160 39171 1161 39172 l=112 w=224 "VDD" "Q22" 224 0 "a_1160_39067#" 224 11648,328 "a_1160_39283#" 224 11648,328
device msubckt nfet_03v3 718 39171 719 39172 l=112 w=224 "VSS" "Q22" 224 0 "VSS" 224 11648,328 "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" 224 11648,328
device msubckt pfet_03v3 8711 39468 8712 39469 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 0 "a_7743_39580#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 8227 39468 8228 39469 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_7743_39580#" 224 11648,328
device msubckt pfet_03v3 7743 39468 7744 39469 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_7743_39580#" 224 11648,328
device msubckt nfet_03v3 7303 39468 7304 39469 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 0 "a_7259_40116#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 3580 39387 3581 39388 l=112 w=224 "VDD" "Q21" 224 0 "a_1160_39283#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 3096 39387 3097 39388 l=112 w=224 "VDD" "Q21" 224 0 "a_1160_39283#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 2612 39387 2613 39388 l=112 w=224 "VDD" "Q21" 224 0 "a_1160_39283#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 2128 39387 2129 39388 l=112 w=224 "VDD" "Q21" 224 0 "a_1160_39283#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 1644 39387 1645 39388 l=112 w=224 "VDD" "Q21" 224 0 "a_1160_39283#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 1160 39387 1161 39388 l=112 w=224 "VDD" "Q21" 224 0 "a_1160_39283#" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 718 39387 719 39388 l=112 w=224 "VSS" "Q21" 224 0 "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.C" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 16448 39886 16449 39887 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.P3" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 8711 39684 8712 39685 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_7743_39580#" 224 11648,328
device msubckt pfet_03v3 8227 39684 8228 39685 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 0 "a_7743_39580#" 224 11648,328 "a_7259_40116#" 224 19712,624
device msubckt pfet_03v3 7743 39684 7744 39685 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 0 "a_7743_39580#" 224 11648,328 "a_7259_40116#" 224 19712,624
device msubckt nfet_03v3 7303 39684 7304 39685 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_7259_40116#" 224 19712,624
device msubckt pfet_03v3 16448 40102 16449 40103 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.P3" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 14754 39937 14755 39938 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.P3" 224 11648,328
device msubckt nfet_03v3 15991 40102 15992 40103 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.P3" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 16448 40318 16449 40319 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.P3" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 15991 40318 15992 40319 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.P3" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 11954 39886 11955 39887 l=112 w=224 "VDD" "7b_divider_magic_1.P2" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 15211 40153 15212 40154 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.P3" 224 11648,328
device msubckt pfet_03v3 14754 40153 14755 40154 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_divider_magic_1.p3_gen_magic_0.P3" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 15211 40369 15212 40370 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_divider_magic_1.p3_gen_magic_0.P3" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 16448 40534 16449 40535 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.P3" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 14754 40369 14755 40370 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.P3" 224 11648,328
device msubckt pfet_03v3 11954 40102 11955 40103 l=112 w=224 "VDD" "7b_divider_magic_1.P2" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 10260 39937 10261 39938 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.P2" 224 11648,328
device msubckt nfet_03v3 11497 40102 11498 40103 l=112 w=224 "VSS" "7b_divider_magic_1.P2" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 11954 40318 11955 40319 l=112 w=224 "VDD" "7b_divider_magic_1.P2" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 11497 40318 11498 40319 l=112 w=224 "VSS" "7b_divider_magic_1.P2" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 14754 40585 14755 40586 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_divider_magic_1.p3_gen_magic_0.P3" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 10717 40153 10718 40154 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.P2" 224 11648,328
device msubckt pfet_03v3 10260 40153 10261 40154 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_divider_magic_1.P2" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 8711 39900 8712 39901 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 0 "a_7743_39580#" 224 11648,328 "a_7259_40116#" 224 11648,328
device msubckt nfet_03v3 10717 40369 10718 40370 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_divider_magic_1.P2" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 11954 40534 11955 40535 l=112 w=224 "VDD" "7b_divider_magic_1.P2" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 10260 40369 10261 40370 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.P2" 224 11648,328
device msubckt pfet_03v3 8711 40116 8712 40117 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 0 "a_7259_40116#" 224 11648,328 "a_7743_39580#" 224 19712,624
device msubckt pfet_03v3 8227 40116 8228 40117 l=112 w=224 "VDD" "a_7259_40116#" 224 0 "VDD" 224 19712,624 "Q24" 224 19712,624
device msubckt pfet_03v3 7743 40116 7744 40117 l=112 w=224 "VDD" "a_7259_40116#" 224 0 "VDD" 224 19712,624 "Q24" 224 19712,624
device msubckt nfet_03v3 7303 40116 7304 40117 l=112 w=224 "VSS" "a_7259_40116#" 224 0 "VSS" 224 19712,624 "Q24" 224 19712,624
device msubckt pfet_03v3 3491 40026 3492 40027 l=112 w=224 "VDD" "Q27" 224 0 "a_3007_39938#" 224 19712,624 "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" 224 11648,328
device msubckt pfet_03v3 3007 40026 3008 40027 l=112 w=224 "VDD" "Q27" 224 0 "a_3007_39938#" 224 19712,624 "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" 224 11648,328
device msubckt nfet_03v3 5871 40149 5872 40150 l=112 w=224 "VSS" "a_4463_40261#" 224 0 "Q23" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 5431 40149 5432 40150 l=112 w=224 "VDD" "a_4463_40261#" 224 0 "Q23" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 4947 40149 4948 40150 l=112 w=224 "VDD" "a_4463_40261#" 224 0 "Q23" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 4463 40149 4464 40150 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 0 "a_4463_40061#" 224 19712,624 "a_4463_40261#" 224 11648,328
device msubckt pfet_03v3 10260 40585 10261 40586 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_divider_magic_1.P2" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 4463 40365 4464 40366 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 0 "a_4463_40261#" 224 11648,328 "a_4463_40061#" 224 11648,328
device msubckt pfet_03v3 3491 40242 3492 40243 l=112 w=224 "VDD" "Q27" 224 0 "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" 224 11648,328 "a_3007_39938#" 224 11648,328
device msubckt pfet_03v3 3007 40242 3008 40243 l=112 w=224 "VDD" "Q27" 224 0 "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" 224 11648,328 "a_3007_39938#" 224 11648,328
device msubckt nfet_03v3 2552 40242 2553 40243 l=112 w=224 "VSS" "Q27" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" 224 11648,328
device msubckt nfet_03v3 654 40149 655 40150 l=112 w=224 "VSS" "a_n754_40261#" 224 0 "Q21" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 214 40149 215 40150 l=112 w=224 "VDD" "a_n754_40261#" 224 0 "Q21" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 -270 40149 -269 40150 l=112 w=224 "VDD" "a_n754_40261#" 224 0 "Q21" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 -754 40149 -753 40150 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 0 "a_n754_40061#" 224 19712,624 "a_n754_40261#" 224 11648,328
device msubckt nfet_03v3 5871 40581 5872 40582 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 0 "a_4463_40261#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 5431 40581 5432 40582 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 0 "a_4463_40261#" 224 19712,624 "a_4463_40061#" 224 11648,328
device msubckt pfet_03v3 4947 40581 4948 40582 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 0 "a_4463_40261#" 224 19712,624 "a_4463_40061#" 224 11648,328
device msubckt pfet_03v3 4463 40581 4464 40582 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 0 "a_4463_40061#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 3491 40458 3492 40459 l=112 w=224 "VDD" "Q26" 224 0 "a_3007_39938#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 3007 40458 3008 40459 l=112 w=224 "VDD" "Q26" 224 0 "a_3007_39938#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 2552 40458 2553 40459 l=112 w=224 "VSS" "Q26" 224 0 "7b_divider_magic_1.7b_counter_0.3_inp_AND_magic_0.B" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 -754 40365 -753 40366 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 0 "a_n754_40261#" 224 11648,328 "a_n754_40061#" 224 11648,328
device msubckt pfet_03v3 3491 40674 3492 40675 l=112 w=224 "VDD" "Q26" 224 0 "VDD" 224 11648,328 "a_3007_39938#" 224 19712,624
device msubckt pfet_03v3 3007 40674 3008 40675 l=112 w=224 "VDD" "Q26" 224 0 "VDD" 224 11648,328 "a_3007_39938#" 224 19712,624
device msubckt nfet_03v3 654 40581 655 40582 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 0 "a_n754_40261#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 214 40581 215 40582 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 0 "a_n754_40261#" 224 19712,624 "a_n754_40061#" 224 11648,328
device msubckt pfet_03v3 -270 40581 -269 40582 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 0 "a_n754_40261#" 224 19712,624 "a_n754_40061#" 224 11648,328
device msubckt pfet_03v3 -754 40581 -753 40582 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 0 "a_n754_40061#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 5871 40797 5872 40798 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_4463_40261#" 224 19712,624
device msubckt pfet_03v3 5431 40797 5432 40798 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 0 "a_4463_40061#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 4947 40797 4948 40798 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 0 "a_4463_40061#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 4463 40797 4464 40798 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_4463_40061#" 224 19712,624
device msubckt nfet_03v3 654 40797 655 40798 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_n754_40261#" 224 19712,624
device msubckt pfet_03v3 214 40797 215 40798 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 0 "a_n754_40061#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 -270 40797 -269 40798 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 0 "a_n754_40061#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 -754 40797 -753 40798 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_n754_40061#" 224 19712,624
device msubckt pfet_03v3 16440 40994 16441 40995 l=112 w=224 "VDD" "F_IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 16440 41210 16441 41211 l=112 w=224 "VDD" "F_IN" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 15221 41045 15222 41046 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 14762 41045 14763 41046 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 15983 41210 15984 41211 l=112 w=224 "VSS" "F_IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 16440 41426 16441 41427 l=112 w=224 "VDD" "F_IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 15983 41426 15984 41427 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 11946 40994 11947 40995 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 15221 41261 15222 41262 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 14762 41261 14763 41262 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 15221 41477 15222 41478 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 19712,624
device msubckt pfet_03v3 14762 41477 14763 41478 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 19712,624
device msubckt pfet_03v3 11946 41210 11947 41211 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 10727 41045 10728 41046 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 10268 41045 10269 41046 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 11489 41210 11490 41211 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 16440 41642 16441 41643 l=112 w=224 "VDD" "F_IN" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 11946 41426 11947 41427 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 11489 41426 11490 41427 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 10727 41261 10728 41262 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 10268 41261 10269 41262 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 10727 41477 10728 41478 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 19712,624
device msubckt pfet_03v3 10268 41477 10269 41478 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 19712,624
device msubckt pfet_03v3 11946 41642 11947 41643 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 14762 41937 14763 41938 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 16440 42102 16441 42103 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 15981 42102 15982 42103 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 16440 42318 16441 42319 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 15981 42318 15982 42319 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 15219 42153 15220 42154 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 14762 42153 14763 42154 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 10268 41937 10269 41938 l=112 w=224 "VDD" "F_IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 15219 42369 15220 42370 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 16440 42534 16441 42535 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt nfet_03v3 15981 42534 15982 42535 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt pfet_03v3 14762 42369 14763 42370 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 11946 42102 11947 42103 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 11487 42102 11488 42103 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 11946 42318 11947 42319 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 11487 42318 11488 42319 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 14762 42585 14763 42586 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 10725 42153 10726 42154 l=112 w=224 "VSS" "F_IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 10268 42153 10269 42154 l=112 w=224 "VDD" "F_IN" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 7726 41343 7727 41344 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 6032 41257 6033 41258 l=112 w=224 "VSS" "a_5525_41257#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 5592 41257 5593 41258 l=112 w=224 "VDD" "a_5525_41257#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 4838 41257 4839 41258 l=112 w=224 "VSS" "a_4331_41257#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 4398 41257 4399 41258 l=112 w=224 "VDD" "a_4331_41257#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt nfet_03v3 7726 41559 7727 41560 l=112 w=224 "VSS" "a_7507_41559#" 224 0 "VSS" 224 11648,328 "a_7726_41671#" 224 11648,328
device msubckt pfet_03v3 5592 41473 5593 41474 l=112 w=224 "VDD" "a_5525_41257#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 4398 41473 4399 41474 l=112 w=224 "VDD" "a_4331_41257#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 8656 41686 8657 41687 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 8172 41686 8173 41687 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 7726 41775 7727 41776 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "a_7726_41671#" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 224 11648,328
device msubckt pfet_03v3 8172 41902 8173 41903 l=112 w=224 "VDD" "a_7507_41559#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 224 11648,328
device msubckt nfet_03v3 10725 42369 10726 42370 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 11946 42534 11947 42535 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt nfet_03v3 11487 42534 11488 42535 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt pfet_03v3 10268 42369 10269 42370 l=112 w=224 "VDD" "F_IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 10268 42585 10269 42586 l=112 w=224 "VDD" "F_IN" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 7726 41991 7727 41992 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 224 11648,328 "a_7726_41671#" 224 11648,328
device msubckt pfet_03v3 8656 42146 8657 42147 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "a_7593_42855#" 224 19712,624 "a_8172_42690#" 224 11648,328
device msubckt pfet_03v3 8172 42118 8173 42119 l=112 w=224 "VDD" "a_7507_41559#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 6032 41689 6033 41690 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "a_5525_41257#" 224 19712,624 "a_6032_41801#" 224 11648,328
device msubckt pfet_03v3 5592 41689 5593 41690 l=112 w=224 "VDD" "D9" 224 0 "VDD" 224 11648,328 "a_5525_41257#" 224 11648,328
device msubckt nfet_03v3 7726 42207 7727 42208 l=112 w=224 "VSS" "a_7507_41559#" 224 0 "a_7726_41671#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 8656 42362 8657 42363 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "a_8172_42690#" 224 11648,328 "a_7593_42855#" 224 11648,328
device msubckt pfet_03v3 8656 42578 8657 42579 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "a_7593_42855#" 224 11648,328 "a_8172_42690#" 224 11648,328
device msubckt nfet_03v3 7726 42423 7727 42424 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "VSS" 224 11648,328 "a_7726_42535#" 224 11648,328
device msubckt pfet_03v3 8172 42578 8173 42579 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "a_7593_42855#" 224 19712,624 "a_8172_42690#" 224 11648,328
device msubckt pfet_03v3 16448 43143 16449 43144 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 16448 43359 16449 43360 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 14761 43200 14762 43201 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 15991 43359 15992 43360 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 17943 43671 17944 43672 l=112 w=224 "VDD" "D7" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" 224 11648,328
device msubckt pfet_03v3 16448 43575 16449 43576 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 15991 43575 15992 43576 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 11954 43143 11955 43144 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 15218 43416 15219 43417 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 14761 43416 14762 43417 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 15218 43632 15219 43633 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 17943 43887 17944 43888 l=112 w=224 "VDD" "D7" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 17486 43887 17487 43888 l=112 w=224 "VSS" "D7" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" 224 11648,328
device msubckt pfet_03v3 17943 44103 17944 44104 l=112 w=224 "VDD" "D7" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" 224 11648,328
device msubckt nfet_03v3 17486 44103 17487 44104 l=112 w=224 "VSS" "D7" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 16448 43791 16449 43792 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 14761 43632 14762 43633 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 11954 43359 11955 43360 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 10267 43200 10268 43201 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 11497 43359 11498 43360 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 11954 43575 11955 43576 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 11497 43575 11498 43576 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 14761 43848 14762 43849 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 10724 43416 10725 43417 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 10267 43416 10268 43417 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 10724 43632 10725 43633 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 11954 43791 11955 43792 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 10267 43632 10268 43633 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 7726 42639 7727 42640 l=112 w=224 "VSS" "a_7593_42855#" 224 0 "a_7726_42535#" 224 11648,328 "a_7507_41559#" 224 11648,328
device msubckt pfet_03v3 8656 42794 8657 42795 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 0 "a_8172_42690#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 8172 42794 8173 42795 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 0 "a_8172_42690#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 8656 43010 8657 43011 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_8172_42690#" 224 11648,328
device msubckt pfet_03v3 8172 43010 8173 43011 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "VDD" 224 11648,328 "a_7507_41559#" 224 11648,328
device msubckt pfet_03v3 8656 43226 8657 43227 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 0 "a_8172_42690#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 8172 43226 8173 43227 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "a_7507_41559#" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 7726 42855 7727 42856 l=112 w=224 "VSS" "a_7593_42855#" 224 0 "a_7507_41559#" 224 11648,328 "a_7726_42535#" 224 11648,328
device msubckt nfet_03v3 6032 41905 6033 41906 l=112 w=224 "VSS" "D9" 224 0 "a_6032_41801#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 5592 41905 5593 41906 l=112 w=224 "VDD" "D9" 224 0 "a_5525_41257#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 4838 41689 4839 41690 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 0 "a_4331_41257#" 224 19712,624 "a_4838_41801#" 224 11648,328
device msubckt pfet_03v3 4398 41689 4399 41690 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 224 0 "VDD" 224 11648,328 "a_4331_41257#" 224 11648,328
device msubckt nfet_03v3 6032 42121 6033 42122 l=112 w=224 "VSS" "D9" 224 0 "VSS" 224 11648,328 "a_6032_41801#" 224 11648,328
device msubckt pfet_03v3 5592 42121 5593 42122 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "a_5525_41257#" 224 11648,328
device msubckt nfet_03v3 6032 42337 6033 42338 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "a_6032_41801#" 224 11648,328 "a_5525_41257#" 224 19712,624
device msubckt pfet_03v3 5592 42337 5593 42338 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "a_5525_41257#" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 4838 41905 4839 41906 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 224 0 "a_4838_41801#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 4398 41905 4399 41906 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 224 0 "a_4331_41257#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 2509 41343 2510 41344 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 815 41257 816 41258 l=112 w=224 "VSS" "a_308_41257#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 375 41257 376 41258 l=112 w=224 "VDD" "a_308_41257#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 -379 41257 -378 41258 l=112 w=224 "VSS" "a_n886_41257#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 -819 41257 -818 41258 l=112 w=224 "VDD" "a_n886_41257#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt nfet_03v3 2509 41559 2510 41560 l=112 w=224 "VSS" "a_2290_41559#" 224 0 "VSS" 224 11648,328 "a_2509_41671#" 224 11648,328
device msubckt pfet_03v3 375 41473 376 41474 l=112 w=224 "VDD" "a_308_41257#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 -819 41473 -818 41474 l=112 w=224 "VDD" "a_n886_41257#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 3439 41686 3440 41687 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 2955 41686 2956 41687 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 2509 41775 2510 41776 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "a_2509_41671#" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" 224 11648,328
device msubckt pfet_03v3 2955 41902 2956 41903 l=112 w=224 "VDD" "a_2290_41559#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" 224 11648,328
device msubckt nfet_03v3 4838 42121 4839 42122 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.Q" 224 0 "VSS" 224 11648,328 "a_4838_41801#" 224 11648,328
device msubckt pfet_03v3 4398 42121 4399 42122 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_4331_41257#" 224 11648,328
device msubckt nfet_03v3 4838 42337 4839 42338 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 0 "a_4838_41801#" 224 11648,328 "a_4331_41257#" 224 19712,624
device msubckt pfet_03v3 4398 42337 4399 42338 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 0 "a_4331_41257#" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 2509 41991 2510 41992 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" 224 11648,328 "a_2509_41671#" 224 11648,328
device msubckt pfet_03v3 3439 42146 3440 42147 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "a_2376_42855#" 224 19712,624 "a_2955_42690#" 224 11648,328
device msubckt pfet_03v3 2955 42118 2956 42119 l=112 w=224 "VDD" "a_2290_41559#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 815 41689 816 41690 l=112 w=224 "VSS" "LD2" 224 0 "a_308_41257#" 224 19712,624 "a_815_41801#" 224 11648,328
device msubckt pfet_03v3 375 41689 376 41690 l=112 w=224 "VDD" "D7" 224 0 "VDD" 224 11648,328 "a_308_41257#" 224 11648,328
device msubckt nfet_03v3 2509 42207 2510 42208 l=112 w=224 "VSS" "a_2290_41559#" 224 0 "a_2509_41671#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 3439 42362 3440 42363 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "a_2955_42690#" 224 11648,328 "a_2376_42855#" 224 11648,328
device msubckt pfet_03v3 3439 42578 3440 42579 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "a_2376_42855#" 224 11648,328 "a_2955_42690#" 224 11648,328
device msubckt nfet_03v3 2509 42423 2510 42424 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "VSS" 224 11648,328 "a_2509_42535#" 224 11648,328
device msubckt pfet_03v3 2955 42578 2956 42579 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "a_2376_42855#" 224 19712,624 "a_2955_42690#" 224 11648,328
device msubckt nfet_03v3 5219 42797 5220 42798 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 4779 42797 4780 42798 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 4419 42797 4420 42798 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 7726 43071 7727 43072 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "a_7726_42535#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 5219 43013 5220 43014 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 4779 43013 4780 43014 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 4419 43013 4420 43014 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 7726 43287 7727 43288 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 0 "VSS" 224 11648,328 "a_7593_42855#" 224 19712,624
device msubckt nfet_03v3 5219 43229 5220 43230 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 4779 43229 4780 43230 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 4419 43229 4420 43230 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 2509 42639 2510 42640 l=112 w=224 "VSS" "a_2376_42855#" 224 0 "a_2509_42535#" 224 11648,328 "a_2290_41559#" 224 11648,328
device msubckt pfet_03v3 3439 42794 3440 42795 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 0 "a_2955_42690#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 2955 42794 2956 42795 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 0 "a_2955_42690#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 3439 43010 3440 43011 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_2955_42690#" 224 11648,328
device msubckt pfet_03v3 2955 43010 2956 43011 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "VDD" 224 11648,328 "a_2290_41559#" 224 11648,328
device msubckt pfet_03v3 3439 43226 3440 43227 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 0 "a_2955_42690#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 2955 43226 2956 43227 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "a_2290_41559#" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 2509 42855 2510 42856 l=112 w=224 "VSS" "a_2376_42855#" 224 0 "a_2290_41559#" 224 11648,328 "a_2509_42535#" 224 11648,328
device msubckt nfet_03v3 815 41905 816 41906 l=112 w=224 "VSS" "D7" 224 0 "a_815_41801#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 375 41905 376 41906 l=112 w=224 "VDD" "D7" 224 0 "a_308_41257#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 -379 41689 -378 41690 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 0 "a_n886_41257#" 224 19712,624 "a_n379_41801#" 224 11648,328
device msubckt pfet_03v3 -819 41689 -818 41690 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 224 0 "VDD" 224 11648,328 "a_n886_41257#" 224 11648,328
device msubckt nfet_03v3 815 42121 816 42122 l=112 w=224 "VSS" "D7" 224 0 "VSS" 224 11648,328 "a_815_41801#" 224 11648,328
device msubckt pfet_03v3 375 42121 376 42122 l=112 w=224 "VDD" "LD2" 224 0 "VDD" 224 11648,328 "a_308_41257#" 224 11648,328
device msubckt nfet_03v3 815 42337 816 42338 l=112 w=224 "VSS" "LD2" 224 0 "a_815_41801#" 224 11648,328 "a_308_41257#" 224 19712,624
device msubckt pfet_03v3 375 42337 376 42338 l=112 w=224 "VDD" "LD2" 224 0 "a_308_41257#" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 -379 41905 -378 41906 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 224 0 "a_n379_41801#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 -819 41905 -818 41906 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 224 0 "a_n886_41257#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 -379 42121 -378 42122 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.Q" 224 0 "VSS" 224 11648,328 "a_n379_41801#" 224 11648,328
device msubckt pfet_03v3 -819 42121 -818 42122 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_n886_41257#" 224 11648,328
device msubckt nfet_03v3 -379 42337 -378 42338 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 0 "a_n379_41801#" 224 11648,328 "a_n886_41257#" 224 19712,624
device msubckt pfet_03v3 -819 42337 -818 42338 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 0 "a_n886_41257#" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 2 42797 3 42798 l=112 w=224 "VSS" "LD2" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 -438 42797 -437 42798 l=112 w=224 "VDD" "LD2" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 -798 42797 -797 42798 l=112 w=224 "VDD" "LD2" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 2509 43071 2510 43072 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "a_2509_42535#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 2 43013 3 43014 l=112 w=224 "VSS" "LD2" 224 0 "VSS" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 -438 43013 -437 43014 l=112 w=224 "VDD" "LD2" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 -798 43013 -797 43014 l=112 w=224 "VDD" "LD2" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 2509 43287 2510 43288 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 0 "VSS" 224 11648,328 "a_2376_42855#" 224 19712,624
device msubckt nfet_03v3 2 43229 3 43230 l=112 w=224 "VSS" "LD2" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 -438 43229 -437 43230 l=112 w=224 "VDD" "LD2" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 -798 43229 -797 43230 l=112 w=224 "VDD" "LD2" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 10267 43848 10268 43849 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 17943 44319 17944 44320 l=112 w=224 "VDD" "D7" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 16440 44208 16441 44209 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 16440 44424 16441 44425 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 15220 44259 15221 44260 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 14761 44259 14762 44260 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 15983 44424 15984 44425 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 16440 44640 16441 44641 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 15983 44640 15984 44641 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 11946 44208 11947 44209 l=112 w=224 "VDD" "F_IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 8711 44125 8712 44126 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 0 "a_7743_44669#" 224 19712,624 "a_7259_44125#" 224 11648,328
device msubckt pfet_03v3 8227 44125 8228 44126 l=112 w=224 "VDD" "a_7259_44125#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 7743 44125 7744 44126 l=112 w=224 "VDD" "a_7259_44125#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 19712,624 "VDD" 224 19712,624
device msubckt nfet_03v3 15220 44475 15221 44476 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 14761 44475 14762 44476 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 15220 44691 15221 44692 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt pfet_03v3 14761 44691 14762 44692 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt pfet_03v3 11946 44424 11947 44425 l=112 w=224 "VDD" "F_IN" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 10726 44259 10727 44260 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 10267 44259 10268 44260 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 11489 44424 11490 44425 l=112 w=224 "VSS" "F_IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 17977 44912 17978 44913 l=112 w=224 "VDD" "a_17493_44912#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" 224 11648,328
device msubckt nfet_03v3 17537 44912 17538 44913 l=112 w=224 "VSS" "a_17493_44912#" 224 0 "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 16440 44856 16441 44857 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 11946 44640 11947 44641 l=112 w=224 "VDD" "F_IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 11489 44640 11490 44641 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 7303 44125 7304 44126 l=112 w=224 "VSS" "a_7259_44125#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 5871 44125 5872 44126 l=112 w=224 "VSS" "a_4463_44237#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 5431 44125 5432 44126 l=112 w=224 "VDD" "a_4463_44237#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 4947 44125 4948 44126 l=112 w=224 "VDD" "a_4463_44237#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 4463 44125 4464 44126 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 0 "a_4463_44037#" 224 19712,624 "a_4463_44237#" 224 11648,328
device msubckt pfet_03v3 8711 44341 8712 44342 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 0 "a_7259_44125#" 224 11648,328 "a_7743_44669#" 224 11648,328
device msubckt nfet_03v3 10726 44475 10727 44476 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 10267 44475 10268 44476 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 8711 44557 8712 44558 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 0 "a_7743_44669#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 8227 44557 8228 44558 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 0 "a_7259_44125#" 224 19712,624 "a_7743_44669#" 224 11648,328
device msubckt pfet_03v3 7743 44557 7744 44558 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 0 "a_7259_44125#" 224 19712,624 "a_7743_44669#" 224 11648,328
device msubckt nfet_03v3 10726 44691 10727 44692 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt pfet_03v3 10267 44691 10268 44692 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt pfet_03v3 13479 44912 13480 44913 l=112 w=224 "VDD" "a_12995_44912#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" 224 11648,328
device msubckt nfet_03v3 13039 44912 13040 44913 l=112 w=224 "VSS" "a_12995_44912#" 224 0 "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 11946 44856 11947 44857 l=112 w=224 "VDD" "F_IN" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 7303 44557 7304 44558 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 0 "a_7259_44125#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 4463 44341 4464 44342 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 0 "a_4463_44237#" 224 11648,328 "a_4463_44037#" 224 11648,328
device msubckt pfet_03v3 3494 44125 3495 44126 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 0 "a_2526_44669#" 224 19712,624 "a_2042_44125#" 224 11648,328
device msubckt pfet_03v3 3010 44125 3011 44126 l=112 w=224 "VDD" "a_2042_44125#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 2526 44125 2527 44126 l=112 w=224 "VDD" "a_2042_44125#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 19712,624 "VDD" 224 19712,624
device msubckt nfet_03v3 2086 44125 2087 44126 l=112 w=224 "VSS" "a_2042_44125#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 654 44125 655 44126 l=112 w=224 "VSS" "a_n754_44237#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 214 44125 215 44126 l=112 w=224 "VDD" "a_n754_44237#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 -270 44125 -269 44126 l=112 w=224 "VDD" "a_n754_44237#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 -754 44125 -753 44126 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 0 "a_n754_44037#" 224 19712,624 "a_n754_44237#" 224 11648,328
device msubckt pfet_03v3 3494 44341 3495 44342 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 0 "a_2042_44125#" 224 11648,328 "a_2526_44669#" 224 11648,328
device msubckt nfet_03v3 5871 44557 5872 44558 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 0 "a_4463_44237#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 5431 44557 5432 44558 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 0 "a_4463_44237#" 224 19712,624 "a_4463_44037#" 224 11648,328
device msubckt pfet_03v3 4947 44557 4948 44558 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 0 "a_4463_44237#" 224 19712,624 "a_4463_44037#" 224 11648,328
device msubckt pfet_03v3 4463 44557 4464 44558 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 0 "a_4463_44037#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 3494 44557 3495 44558 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 0 "a_2526_44669#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 3010 44557 3011 44558 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 0 "a_2042_44125#" 224 19712,624 "a_2526_44669#" 224 11648,328
device msubckt pfet_03v3 2526 44557 2527 44558 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 0 "a_2042_44125#" 224 19712,624 "a_2526_44669#" 224 11648,328
device msubckt pfet_03v3 8711 44773 8712 44774 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_7743_44669#" 224 19712,624
device msubckt pfet_03v3 8227 44773 8228 44774 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 0 "a_7743_44669#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 7743 44773 7744 44774 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 0 "a_7743_44669#" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 7303 44773 7304 44774 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_7259_44125#" 224 19712,624
device msubckt nfet_03v3 5871 44773 5872 44774 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_4463_44237#" 224 19712,624
device msubckt pfet_03v3 5431 44773 5432 44774 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 0 "a_4463_44037#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 4947 44773 4948 44774 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 0 "a_4463_44037#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 4463 44773 4464 44774 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_4463_44037#" 224 19712,624
device msubckt nfet_03v3 2086 44557 2087 44558 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 0 "a_2042_44125#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 -754 44341 -753 44342 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 0 "a_n754_44237#" 224 11648,328 "a_n754_44037#" 224 11648,328
device msubckt nfet_03v3 654 44557 655 44558 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 0 "a_n754_44237#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 214 44557 215 44558 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 0 "a_n754_44237#" 224 19712,624 "a_n754_44037#" 224 11648,328
device msubckt pfet_03v3 -270 44557 -269 44558 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 0 "a_n754_44237#" 224 19712,624 "a_n754_44037#" 224 11648,328
device msubckt pfet_03v3 -754 44557 -753 44558 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 0 "a_n754_44037#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 3494 44773 3495 44774 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_2526_44669#" 224 19712,624
device msubckt pfet_03v3 3010 44773 3011 44774 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 0 "a_2526_44669#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 2526 44773 2527 44774 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 0 "a_2526_44669#" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 2086 44773 2087 44774 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_2042_44125#" 224 19712,624
device msubckt nfet_03v3 654 44773 655 44774 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_n754_44237#" 224 19712,624
device msubckt pfet_03v3 214 44773 215 44774 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 0 "a_n754_44037#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 -270 44773 -269 44774 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 0 "a_n754_44037#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 -754 44773 -753 44774 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_n754_44037#" 224 19712,624
device msubckt pfet_03v3 17977 45128 17978 45129 l=112 w=224 "VDD" "a_17493_44912#" 224 0 "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 17977 45344 17978 45345 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" 224 0 "VDD" 224 11648,328 "a_17493_44912#" 224 11648,328
device msubckt nfet_03v3 17537 45344 17538 45345 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 224 0 "a_17493_44912#" 224 19712,624 "a_17537_45456#" 224 11648,328
device msubckt pfet_03v3 14761 45151 14762 45152 l=112 w=224 "VDD" "F_IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 13479 45128 13480 45129 l=112 w=224 "VDD" "a_12995_44912#" 224 0 "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 17977 45560 17978 45561 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" 224 0 "a_17493_44912#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 17537 45560 17538 45561 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" 224 0 "a_17537_45456#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 17977 45776 17978 45777 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 224 0 "VDD" 224 11648,328 "a_17493_44912#" 224 11648,328
device msubckt nfet_03v3 17537 45776 17538 45777 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" 224 0 "VSS" 224 11648,328 "a_17537_45456#" 224 11648,328
device msubckt pfet_03v3 16440 45316 16441 45317 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 15981 45316 15982 45317 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 16440 45532 16441 45533 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 15981 45532 15982 45533 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 15218 45367 15219 45368 l=112 w=224 "VSS" "F_IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 14761 45367 14762 45368 l=112 w=224 "VDD" "F_IN" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 15218 45583 15219 45584 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 16440 45748 16441 45749 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt nfet_03v3 15981 45748 15982 45749 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt pfet_03v3 14761 45583 14762 45584 l=112 w=224 "VDD" "F_IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 13479 45344 13480 45345 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 224 0 "VDD" 224 11648,328 "a_12995_44912#" 224 11648,328
device msubckt nfet_03v3 13039 45344 13040 45345 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 224 0 "a_12995_44912#" 224 19712,624 "a_13039_45456#" 224 11648,328
device msubckt pfet_03v3 10267 45151 10268 45152 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 13479 45560 13480 45561 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 224 0 "a_12995_44912#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 13039 45560 13040 45561 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 224 0 "a_13039_45456#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 14761 45799 14762 45800 l=112 w=224 "VDD" "F_IN" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 13479 45776 13480 45777 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 224 0 "VDD" 224 11648,328 "a_12995_44912#" 224 11648,328
device msubckt nfet_03v3 13039 45776 13040 45777 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 224 0 "VSS" 224 11648,328 "a_13039_45456#" 224 11648,328
device msubckt pfet_03v3 17977 45992 17978 45993 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 224 0 "a_17493_44912#" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 17537 45992 17538 45993 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 224 0 "a_17537_45456#" 224 11648,328 "a_17493_44912#" 224 19712,624
device msubckt pfet_03v3 11946 45316 11947 45317 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 11487 45316 11488 45317 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 11946 45532 11947 45533 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 11487 45532 11488 45533 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 10724 45367 10725 45368 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 10267 45367 10268 45368 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 8776 45233 8777 45234 l=112 w=224 "VDD" "a_8292_45233#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt nfet_03v3 8336 45233 8337 45234 l=112 w=224 "VSS" "a_8292_45233#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 7582 45233 7583 45234 l=112 w=224 "VDD" "a_7098_45233#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 7142 45233 7143 45234 l=112 w=224 "VSS" "a_7098_45233#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 6032 45233 6033 45234 l=112 w=224 "VSS" "a_5525_45233#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 5592 45233 5593 45234 l=112 w=224 "VDD" "a_5525_45233#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 4838 45233 4839 45234 l=112 w=224 "VSS" "a_4331_45233#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 4398 45233 4399 45234 l=112 w=224 "VDD" "a_4331_45233#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt nfet_03v3 10724 45583 10725 45584 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 11946 45748 11947 45749 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt nfet_03v3 11487 45748 11488 45749 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt pfet_03v3 10267 45583 10268 45584 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 8776 45449 8777 45450 l=112 w=224 "VDD" "a_8292_45233#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 7582 45449 7583 45450 l=112 w=224 "VDD" "a_7098_45233#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 5592 45449 5593 45450 l=112 w=224 "VDD" "a_5525_45233#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 3559 45233 3560 45234 l=112 w=224 "VDD" "a_3075_45233#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt nfet_03v3 3119 45233 3120 45234 l=112 w=224 "VSS" "a_3075_45233#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 2365 45233 2366 45234 l=112 w=224 "VDD" "a_1881_45233#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 1925 45233 1926 45234 l=112 w=224 "VSS" "a_1881_45233#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 815 45233 816 45234 l=112 w=224 "VSS" "a_308_45233#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 375 45233 376 45234 l=112 w=224 "VDD" "a_308_45233#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 -379 45233 -378 45234 l=112 w=224 "VSS" "a_n886_45233#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 -819 45233 -818 45234 l=112 w=224 "VDD" "a_n886_45233#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 4398 45449 4399 45450 l=112 w=224 "VDD" "a_4331_45233#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 3559 45449 3560 45450 l=112 w=224 "VDD" "a_3075_45233#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 2365 45449 2366 45450 l=112 w=224 "VDD" "a_1881_45233#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 10267 45799 10268 45800 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 13479 45992 13480 45993 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 224 0 "a_12995_44912#" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 13039 45992 13040 45993 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 224 0 "a_13039_45456#" 224 11648,328 "a_12995_44912#" 224 19712,624
device msubckt pfet_03v3 8776 45665 8777 45666 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 224 0 "VDD" 224 11648,328 "a_8292_45233#" 224 11648,328
device msubckt nfet_03v3 8336 45665 8337 45666 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 0 "a_8292_45233#" 224 19712,624 "a_8336_45777#" 224 11648,328
device msubckt pfet_03v3 8776 45881 8777 45882 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 224 0 "a_8292_45233#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 8336 45881 8337 45882 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 224 0 "a_8336_45777#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 14761 46235 14762 46236 l=112 w=224 "VDD" "F_IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 11648,328
device msubckt pfet_03v3 10267 46235 10268 46236 l=112 w=224 "VDD" "F_IN" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 8776 46097 8777 46098 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_8292_45233#" 224 11648,328
device msubckt nfet_03v3 8336 46097 8337 46098 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.QB" 224 0 "VSS" 224 11648,328 "a_8336_45777#" 224 11648,328
device msubckt pfet_03v3 7582 45665 7583 45666 l=112 w=224 "VDD" "D9" 224 0 "VDD" 224 11648,328 "a_7098_45233#" 224 11648,328
device msubckt nfet_03v3 7142 45665 7143 45666 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "a_7098_45233#" 224 19712,624 "a_7142_45777#" 224 11648,328
device msubckt pfet_03v3 7582 45881 7583 45882 l=112 w=224 "VDD" "D9" 224 0 "a_7098_45233#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 7142 45881 7143 45882 l=112 w=224 "VSS" "D9" 224 0 "a_7142_45777#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 8776 46313 8777 46314 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 0 "a_8292_45233#" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 8336 46313 8337 46314 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 0 "a_8336_45777#" 224 11648,328 "a_8292_45233#" 224 19712,624
device msubckt pfet_03v3 7582 46097 7583 46098 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "a_7098_45233#" 224 11648,328
device msubckt nfet_03v3 7142 46097 7143 46098 l=112 w=224 "VSS" "D9" 224 0 "VSS" 224 11648,328 "a_7142_45777#" 224 11648,328
device msubckt nfet_03v3 6032 45665 6033 45666 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "a_5525_45233#" 224 19712,624 "a_6032_45777#" 224 11648,328
device msubckt pfet_03v3 5592 45665 5593 45666 l=112 w=224 "VDD" "F_IN" 224 0 "VDD" 224 11648,328 "a_5525_45233#" 224 11648,328
device msubckt pfet_03v3 7582 46313 7583 46314 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "a_7098_45233#" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 7142 46313 7143 46314 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "a_7142_45777#" 224 11648,328 "a_7098_45233#" 224 19712,624
device msubckt nfet_03v3 6032 45881 6033 45882 l=112 w=224 "VSS" "F_IN" 224 0 "a_6032_45777#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 5592 45881 5593 45882 l=112 w=224 "VDD" "F_IN" 224 0 "a_5525_45233#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 4838 45665 4839 45666 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 0 "a_4331_45233#" 224 19712,624 "a_4838_45777#" 224 11648,328
device msubckt pfet_03v3 4398 45665 4399 45666 l=112 w=224 "VDD" "Q22" 224 0 "VDD" 224 11648,328 "a_4331_45233#" 224 11648,328
device msubckt nfet_03v3 6032 46097 6033 46098 l=112 w=224 "VSS" "F_IN" 224 0 "VSS" 224 11648,328 "a_6032_45777#" 224 11648,328
device msubckt pfet_03v3 5592 46097 5593 46098 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "a_5525_45233#" 224 11648,328
device msubckt nfet_03v3 6032 46313 6033 46314 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "a_6032_45777#" 224 11648,328 "a_5525_45233#" 224 19712,624
device msubckt pfet_03v3 5592 46313 5593 46314 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "a_5525_45233#" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 4838 45881 4839 45882 l=112 w=224 "VSS" "Q22" 224 0 "a_4838_45777#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 4398 45881 4399 45882 l=112 w=224 "VDD" "Q22" 224 0 "a_4331_45233#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 375 45449 376 45450 l=112 w=224 "VDD" "a_308_45233#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 -819 45449 -818 45450 l=112 w=224 "VDD" "a_n886_45233#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 3559 45665 3560 45666 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" 224 0 "VDD" 224 11648,328 "a_3075_45233#" 224 11648,328
device msubckt nfet_03v3 3119 45665 3120 45666 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 0 "a_3075_45233#" 224 19712,624 "a_3119_45777#" 224 11648,328
device msubckt pfet_03v3 3559 45881 3560 45882 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" 224 0 "a_3075_45233#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 3119 45881 3120 45882 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" 224 0 "a_3119_45777#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 4838 46097 4839 46098 l=112 w=224 "VSS" "Q22" 224 0 "VSS" 224 11648,328 "a_4838_45777#" 224 11648,328
device msubckt pfet_03v3 4398 46097 4399 46098 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_4331_45233#" 224 11648,328
device msubckt pfet_03v3 3559 46097 3560 46098 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_3075_45233#" 224 11648,328
device msubckt nfet_03v3 3119 46097 3120 46098 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.QB" 224 0 "VSS" 224 11648,328 "a_3119_45777#" 224 11648,328
device msubckt nfet_03v3 4838 46313 4839 46314 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 0 "a_4838_45777#" 224 11648,328 "a_4331_45233#" 224 19712,624
device msubckt pfet_03v3 4398 46313 4399 46314 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 0 "a_4331_45233#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 2365 45665 2366 45666 l=112 w=224 "VDD" "D7" 224 0 "VDD" 224 11648,328 "a_1881_45233#" 224 11648,328
device msubckt nfet_03v3 1925 45665 1926 45666 l=112 w=224 "VSS" "LD2" 224 0 "a_1881_45233#" 224 19712,624 "a_1925_45777#" 224 11648,328
device msubckt pfet_03v3 2365 45881 2366 45882 l=112 w=224 "VDD" "D7" 224 0 "a_1881_45233#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 1925 45881 1926 45882 l=112 w=224 "VSS" "D7" 224 0 "a_1925_45777#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 3559 46313 3560 46314 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 0 "a_3075_45233#" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 3119 46313 3120 46314 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 0 "a_3119_45777#" 224 11648,328 "a_3075_45233#" 224 19712,624
device msubckt pfet_03v3 2365 46097 2366 46098 l=112 w=224 "VDD" "LD2" 224 0 "VDD" 224 11648,328 "a_1881_45233#" 224 11648,328
device msubckt nfet_03v3 1925 46097 1926 46098 l=112 w=224 "VSS" "D7" 224 0 "VSS" 224 11648,328 "a_1925_45777#" 224 11648,328
device msubckt nfet_03v3 815 45665 816 45666 l=112 w=224 "VSS" "LD2" 224 0 "a_308_45233#" 224 19712,624 "a_815_45777#" 224 11648,328
device msubckt pfet_03v3 375 45665 376 45666 l=112 w=224 "VDD" "F_IN" 224 0 "VDD" 224 11648,328 "a_308_45233#" 224 11648,328
device msubckt pfet_03v3 2365 46313 2366 46314 l=112 w=224 "VDD" "LD2" 224 0 "a_1881_45233#" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 1925 46313 1926 46314 l=112 w=224 "VSS" "LD2" 224 0 "a_1925_45777#" 224 11648,328 "a_1881_45233#" 224 19712,624
device msubckt nfet_03v3 815 45881 816 45882 l=112 w=224 "VSS" "F_IN" 224 0 "a_815_45777#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 375 45881 376 45882 l=112 w=224 "VDD" "F_IN" 224 0 "a_308_45233#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 -379 45665 -378 45666 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 0 "a_n886_45233#" 224 19712,624 "a_n379_45777#" 224 11648,328
device msubckt pfet_03v3 -819 45665 -818 45666 l=112 w=224 "VDD" "F_IN" 224 0 "VDD" 224 11648,328 "a_n886_45233#" 224 11648,328
device msubckt nfet_03v3 815 46097 816 46098 l=112 w=224 "VSS" "F_IN" 224 0 "VSS" 224 11648,328 "a_815_45777#" 224 11648,328
device msubckt pfet_03v3 375 46097 376 46098 l=112 w=224 "VDD" "LD2" 224 0 "VDD" 224 11648,328 "a_308_45233#" 224 11648,328
device msubckt nfet_03v3 815 46313 816 46314 l=112 w=224 "VSS" "LD2" 224 0 "a_815_45777#" 224 11648,328 "a_308_45233#" 224 19712,624
device msubckt pfet_03v3 375 46313 376 46314 l=112 w=224 "VDD" "LD2" 224 0 "a_308_45233#" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 -379 45881 -378 45882 l=112 w=224 "VSS" "F_IN" 224 0 "a_n379_45777#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 -819 45881 -818 45882 l=112 w=224 "VDD" "F_IN" 224 0 "a_n886_45233#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 -379 46097 -378 46098 l=112 w=224 "VSS" "F_IN" 224 0 "VSS" 224 11648,328 "a_n379_45777#" 224 11648,328
device msubckt pfet_03v3 -819 46097 -818 46098 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_n886_45233#" 224 11648,328
device msubckt nfet_03v3 -379 46313 -378 46314 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 0 "a_n379_45777#" 224 11648,328 "a_n886_45233#" 224 19712,624
device msubckt pfet_03v3 -819 46313 -818 46314 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 0 "a_n886_45233#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 17977 46542 17978 46543 l=112 w=224 "VDD" "a_17493_46542#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" 224 11648,328
device msubckt nfet_03v3 17537 46542 17538 46543 l=112 w=224 "VSS" "a_17493_46542#" 224 0 "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 17977 46758 17978 46759 l=112 w=224 "VDD" "a_17493_46542#" 224 0 "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 15218 46451 15219 46452 l=112 w=224 "VSS" "F_IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 11648,328
device msubckt pfet_03v3 14761 46451 14762 46452 l=112 w=224 "VDD" "F_IN" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 15218 46667 15219 46668 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 14761 46667 14762 46668 l=112 w=224 "VDD" "F_IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 11648,328
device msubckt pfet_03v3 13479 46542 13480 46543 l=112 w=224 "VDD" "a_12995_46542#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" 224 11648,328
device msubckt nfet_03v3 13039 46542 13040 46543 l=112 w=224 "VSS" "a_12995_46542#" 224 0 "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 13479 46758 13480 46759 l=112 w=224 "VDD" "a_12995_46542#" 224 0 "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 10724 46451 10725 46452 l=112 w=224 "VSS" "F_IN" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 10267 46451 10268 46452 l=112 w=224 "VDD" "F_IN" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 10724 46667 10725 46668 l=112 w=224 "VSS" "F_IN" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 10267 46667 10268 46668 l=112 w=224 "VDD" "F_IN" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 17977 46974 17978 46975 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 224 0 "VDD" 224 11648,328 "a_17493_46542#" 224 11648,328
device msubckt nfet_03v3 17537 46974 17538 46975 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A" 224 0 "a_17493_46542#" 224 19712,624 "a_17537_47086#" 224 11648,328
device msubckt pfet_03v3 17977 47190 17978 47191 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 224 0 "a_17493_46542#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 17537 47190 17538 47191 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 224 0 "a_17537_47086#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 17977 47406 17978 47407 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A" 224 0 "VDD" 224 11648,328 "a_17493_46542#" 224 11648,328
device msubckt nfet_03v3 17537 47406 17538 47407 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 224 0 "VSS" 224 11648,328 "a_17537_47086#" 224 11648,328
device msubckt pfet_03v3 14761 46883 14762 46884 l=112 w=224 "VDD" "F_IN" 224 0 "7b_divider_magic_1.p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 13479 46974 13480 46975 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 224 0 "VDD" 224 11648,328 "a_12995_46542#" 224 11648,328
device msubckt nfet_03v3 13039 46974 13040 46975 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" 224 0 "a_12995_46542#" 224 19712,624 "a_13039_47086#" 224 11648,328
device msubckt pfet_03v3 13479 47190 13480 47191 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 224 0 "a_12995_46542#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 13039 47190 13040 47191 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 224 0 "a_13039_47086#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 17977 47622 17978 47623 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A" 224 0 "a_17493_46542#" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 17537 47622 17538 47623 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A" 224 0 "a_17537_47086#" 224 11648,328 "a_17493_46542#" 224 19712,624
device msubckt pfet_03v3 13479 47406 13480 47407 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" 224 0 "VDD" 224 11648,328 "a_12995_46542#" 224 11648,328
device msubckt nfet_03v3 13039 47406 13040 47407 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 224 0 "VSS" 224 11648,328 "a_13039_47086#" 224 11648,328
device msubckt pfet_03v3 10267 46883 10268 46884 l=112 w=224 "VDD" "F_IN" 224 0 "7b_divider_magic_1.p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 8755 46773 8756 46774 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 8395 46773 8396 46774 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 7955 46773 7956 46774 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 5219 46773 5220 46774 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 4779 46773 4780 46774 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 4419 46773 4420 46774 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 8755 46989 8756 46990 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 8395 46989 8396 46990 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 7955 46989 7956 46990 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 3538 46773 3539 46774 l=112 w=224 "VDD" "LD2" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 3178 46773 3179 46774 l=112 w=224 "VDD" "LD2" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 2738 46773 2739 46774 l=112 w=224 "VSS" "LD2" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 2 46773 3 46774 l=112 w=224 "VSS" "LD2" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 -438 46773 -437 46774 l=112 w=224 "VDD" "LD2" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 -798 46773 -797 46774 l=112 w=224 "VDD" "LD2" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 5219 46989 5220 46990 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 4779 46989 4780 46990 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 4419 46989 4420 46990 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 3538 46989 3539 46990 l=112 w=224 "VDD" "LD2" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 3178 46989 3179 46990 l=112 w=224 "VDD" "LD2" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 2738 46989 2739 46990 l=112 w=224 "VSS" "LD2" 224 0 "VSS" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 2 46989 3 46990 l=112 w=224 "VSS" "LD2" 224 0 "VSS" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 -438 46989 -437 46990 l=112 w=224 "VDD" "LD2" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 -798 46989 -797 46990 l=112 w=224 "VDD" "LD2" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 8755 47205 8756 47206 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 8395 47205 8396 47206 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 7955 47205 7956 47206 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 5219 47205 5220 47206 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 4779 47205 4780 47206 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 4419 47205 4420 47206 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 3538 47205 3539 47206 l=112 w=224 "VDD" "LD2" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 3178 47205 3179 47206 l=112 w=224 "VDD" "LD2" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 2738 47205 2739 47206 l=112 w=224 "VSS" "LD2" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 2 47205 3 47206 l=112 w=224 "VSS" "LD2" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 -438 47205 -437 47206 l=112 w=224 "VDD" "LD2" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 -798 47205 -797 47206 l=112 w=224 "VDD" "LD2" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 13479 47622 13480 47623 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" 224 0 "a_12995_46542#" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 13039 47622 13040 47623 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" 224 0 "a_13039_47086#" 224 11648,328 "a_12995_46542#" 224 19712,624
device msubckt nfet_03v3 16008 47832 16009 47833 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "VSS" 224 19712,624 "a_15648_47944#" 224 19712,624
device msubckt nfet_03v3 15648 47832 15649 47833 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "VSS" 224 19712,624 "a_15648_47944#" 224 19712,624
device msubckt pfet_03v3 15205 47833 15206 47834 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 0 "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 0 0 "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 448 19712,624
device msubckt pfet_03v3 14723 47833 14724 47834 l=112 w=224 "VDD" "VDD" 224 0 "VDD" 0 0 "VDD" 448 19712,624
device msubckt nfet_03v3 11510 47832 11511 47833 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "VSS" 224 19712,624 "a_11150_47944#" 224 19712,624
device msubckt nfet_03v3 11150 47832 11151 47833 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "VSS" 224 19712,624 "a_11150_47944#" 224 19712,624
device msubckt pfet_03v3 10707 47833 10708 47834 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 0 "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 0 0 "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 448 19712,624
device msubckt pfet_03v3 10225 47833 10226 47834 l=112 w=224 "VDD" "VDD" 224 0 "VDD" 0 0 "VDD" 448 19712,624
device msubckt pfet_03v3 8755 47907 8756 47908 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 8395 47907 8396 47908 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 7955 47907 7956 47908 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 5219 47907 5220 47908 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 4779 47907 4780 47908 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 4419 47907 4420 47908 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 3538 47907 3539 47908 l=112 w=224 "VDD" "LD2" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 3178 47907 3179 47908 l=112 w=224 "VDD" "LD2" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 2738 47907 2739 47908 l=112 w=224 "VSS" "LD2" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 2 47907 3 47908 l=112 w=224 "VSS" "LD2" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 -438 47907 -437 47908 l=112 w=224 "VDD" "LD2" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 -798 47907 -797 47908 l=112 w=224 "VDD" "LD2" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 17943 48239 17944 48240 l=112 w=224 "VDD" "D11" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 16008 48177 16009 48178 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_14677_48177#" 224 19712,624 "a_15648_48721#" 224 11648,328
device msubckt nfet_03v3 15648 48177 15649 48178 l=112 w=224 "VSS" "a_14677_48177#" 224 0 "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 15205 48177 15206 48178 l=112 w=224 "VDD" "a_14677_48177#" 224 0 "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 14721 48177 14722 48178 l=112 w=224 "VDD" "a_14677_48177#" 224 0 "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 17943 48455 17944 48456 l=112 w=224 "VDD" "D11" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 17486 48455 17487 48456 l=112 w=224 "VSS" "D11" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 17943 48671 17944 48672 l=112 w=224 "VDD" "D11" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 17486 48671 17487 48672 l=112 w=224 "VSS" "D11" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 13445 48239 13446 48240 l=112 w=224 "VDD" "D11" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 11510 48177 11511 48178 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_10179_48177#" 224 19712,624 "a_11150_48721#" 224 11648,328
device msubckt nfet_03v3 11150 48177 11151 48178 l=112 w=224 "VSS" "a_10179_48177#" 224 0 "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 10707 48177 10708 48178 l=112 w=224 "VDD" "a_10179_48177#" 224 0 "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 10223 48177 10224 48178 l=112 w=224 "VDD" "a_10179_48177#" 224 0 "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 8755 48123 8756 48124 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 8395 48123 8396 48124 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 7955 48123 7956 48124 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 16008 48393 16009 48394 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "a_15648_48721#" 224 11648,328 "a_15648_47944#" 224 11648,328
device msubckt nfet_03v3 15648 48393 15649 48394 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "VSS" 224 11648,328 "a_15648_47944#" 224 11648,328
device msubckt pfet_03v3 15205 48393 15206 48394 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "VDD" 224 11648,328 "a_14677_48177#" 224 11648,328
device msubckt pfet_03v3 14721 48393 14722 48394 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "VDD" 224 11648,328 "a_14677_48177#" 224 11648,328
device msubckt nfet_03v3 16008 48609 16009 48610 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "a_15648_47944#" 224 11648,328 "a_15648_48721#" 224 11648,328
device msubckt nfet_03v3 15648 48609 15649 48610 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "a_15648_47944#" 224 11648,328 "a_15648_48721#" 224 11648,328
device msubckt pfet_03v3 15205 48609 15206 48610 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "a_14677_48177#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 14721 48609 14722 48610 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "a_14677_48177#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 13445 48455 13446 48456 l=112 w=224 "VDD" "D11" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 12988 48455 12989 48456 l=112 w=224 "VSS" "D11" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 13445 48671 13446 48672 l=112 w=224 "VDD" "D11" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 17943 48887 17944 48888 l=112 w=224 "VDD" "D11" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 16008 48825 16009 48826 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_15648_48721#" 224 11648,328 "a_14677_48177#" 224 19712,624
device msubckt nfet_03v3 15648 48825 15649 48826 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_15648_48721#" 224 11648,328 "a_14677_48177#" 224 19712,624
device msubckt pfet_03v3 15205 48825 15206 48826 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "VDD" 224 11648,328 "a_14677_48177#" 224 19712,624
device msubckt pfet_03v3 14721 48825 14722 48826 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "VDD" 224 11648,328 "a_14677_48177#" 224 19712,624
device msubckt nfet_03v3 12988 48671 12989 48672 l=112 w=224 "VSS" "D11" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 5219 48123 5220 48124 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 4779 48123 4780 48124 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 4419 48123 4420 48124 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 3538 48123 3539 48124 l=112 w=224 "VDD" "LD2" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 3178 48123 3179 48124 l=112 w=224 "VDD" "LD2" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 2738 48123 2739 48124 l=112 w=224 "VSS" "LD2" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 11510 48393 11511 48394 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "a_11150_48721#" 224 11648,328 "a_11150_47944#" 224 11648,328
device msubckt nfet_03v3 11150 48393 11151 48394 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "VSS" 224 11648,328 "a_11150_47944#" 224 11648,328
device msubckt pfet_03v3 10707 48393 10708 48394 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "VDD" 224 11648,328 "a_10179_48177#" 224 11648,328
device msubckt pfet_03v3 10223 48393 10224 48394 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "VDD" 224 11648,328 "a_10179_48177#" 224 11648,328
device msubckt pfet_03v3 8755 48339 8756 48340 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 8395 48339 8396 48340 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 7955 48339 7956 48340 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 5219 48339 5220 48340 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 4779 48339 4780 48340 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 4419 48339 4420 48340 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 2 48123 3 48124 l=112 w=224 "VSS" "LD2" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 -438 48123 -437 48124 l=112 w=224 "VDD" "LD2" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 -798 48123 -797 48124 l=112 w=224 "VDD" "LD2" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 3538 48339 3539 48340 l=112 w=224 "VDD" "LD2" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 3178 48339 3179 48340 l=112 w=224 "VDD" "LD2" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 2738 48339 2739 48340 l=112 w=224 "VSS" "LD2" 224 0 "VSS" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 2 48339 3 48340 l=112 w=224 "VSS" "LD2" 224 0 "VSS" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 -438 48339 -437 48340 l=112 w=224 "VDD" "LD2" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 -798 48339 -797 48340 l=112 w=224 "VDD" "LD2" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 11510 48609 11511 48610 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "a_11150_47944#" 224 11648,328 "a_11150_48721#" 224 11648,328
device msubckt nfet_03v3 11150 48609 11151 48610 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "a_11150_47944#" 224 11648,328 "a_11150_48721#" 224 11648,328
device msubckt pfet_03v3 10707 48609 10708 48610 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "a_10179_48177#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 10223 48609 10224 48610 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "a_10179_48177#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 13445 48887 13446 48888 l=112 w=224 "VDD" "D11" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 11510 48825 11511 48826 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_11150_48721#" 224 11648,328 "a_10179_48177#" 224 19712,624
device msubckt nfet_03v3 11150 48825 11151 48826 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_11150_48721#" 224 11648,328 "a_10179_48177#" 224 19712,624
device msubckt pfet_03v3 10707 48825 10708 48826 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "VDD" 224 11648,328 "a_10179_48177#" 224 19712,624
device msubckt pfet_03v3 10223 48825 10224 48826 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "VDD" 224 11648,328 "a_10179_48177#" 224 19712,624
device msubckt pfet_03v3 8776 48799 8777 48800 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_8292_49879#" 224 11648,328
device msubckt nfet_03v3 8336 48799 8337 48800 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 0 "a_8292_49879#" 224 19712,624 "a_8336_48911#" 224 11648,328
device msubckt pfet_03v3 8776 49015 8777 49016 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 0 "a_8292_49879#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 8336 49015 8337 49016 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 224 0 "a_8336_48911#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 17974 49356 17975 49357 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 0 "a_17974_49268#" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A" 224 11648,328
device msubckt pfet_03v3 17490 49356 17491 49357 l=112 w=224 "VDD" "D11" 224 0 "a_17490_49268#" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A" 224 11648,328
device msubckt nfet_03v3 17043 49356 17044 49357 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 0 "a_17043_49268#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 13476 49356 13477 49357 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 0 "a_13476_49268#" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" 224 11648,328
device msubckt pfet_03v3 12992 49356 12993 49357 l=112 w=224 "VDD" "D11" 224 0 "a_12992_49268#" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" 224 11648,328
device msubckt nfet_03v3 12545 49356 12546 49357 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 0 "a_12545_49268#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 8776 49231 8777 49232 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 224 0 "VDD" 224 11648,328 "a_8292_49879#" 224 11648,328
device msubckt nfet_03v3 8336 49231 8337 49232 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 224 0 "VSS" 224 11648,328 "a_8336_48911#" 224 11648,328
device msubckt pfet_03v3 7582 48799 7583 48800 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "a_7098_49879#" 224 11648,328
device msubckt nfet_03v3 7142 48799 7143 48800 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "a_7098_49879#" 224 19712,624 "a_7142_48911#" 224 11648,328
device msubckt pfet_03v3 7582 49015 7583 49016 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "a_7098_49879#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 7142 49015 7143 49016 l=112 w=224 "VSS" "D26G" 224 0 "a_7142_48911#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 8776 49447 8777 49448 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 224 0 "a_8292_49879#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 8336 49447 8337 49448 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 0 "a_8336_48911#" 224 11648,328 "a_8292_49879#" 224 19712,624
device msubckt pfet_03v3 7582 49231 7583 49232 l=112 w=224 "VDD" "D26G" 224 0 "VDD" 224 11648,328 "a_7098_49879#" 224 11648,328
device msubckt nfet_03v3 7142 49231 7143 49232 l=112 w=224 "VSS" "D26G" 224 0 "VSS" 224 11648,328 "a_7142_48911#" 224 11648,328
device msubckt nfet_03v3 6032 48799 6033 48800 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "a_5525_49663#" 224 19712,624 "a_6032_48911#" 224 11648,328
device msubckt pfet_03v3 5592 48799 5593 48800 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "a_5525_49663#" 224 11648,328
device msubckt pfet_03v3 7582 49447 7583 49448 l=112 w=224 "VDD" "D26G" 224 0 "a_7098_49879#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 7142 49447 7143 49448 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "a_7142_48911#" 224 11648,328 "a_7098_49879#" 224 19712,624
device msubckt nfet_03v3 6032 49015 6033 49016 l=112 w=224 "VSS" "F_IN" 224 0 "a_6032_48911#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 5592 49015 5593 49016 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "a_5525_49663#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 4838 48799 4839 48800 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 0 "a_4331_49663#" 224 19712,624 "a_4838_48911#" 224 11648,328
device msubckt pfet_03v3 4398 48799 4399 48800 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_4331_49663#" 224 11648,328
device msubckt nfet_03v3 6032 49231 6033 49232 l=112 w=224 "VSS" "F_IN" 224 0 "VSS" 224 11648,328 "a_6032_48911#" 224 11648,328
device msubckt pfet_03v3 5592 49231 5593 49232 l=112 w=224 "VDD" "F_IN" 224 0 "VDD" 224 11648,328 "a_5525_49663#" 224 11648,328
device msubckt nfet_03v3 6032 49447 6033 49448 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "a_6032_48911#" 224 11648,328 "a_5525_49663#" 224 19712,624
device msubckt pfet_03v3 5592 49447 5593 49448 l=112 w=224 "VDD" "F_IN" 224 0 "a_5525_49663#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 3559 48799 3560 48800 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_3075_49879#" 224 11648,328
device msubckt nfet_03v3 3119 48799 3120 48800 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 0 "a_3075_49879#" 224 19712,624 "a_3119_48911#" 224 11648,328
device msubckt nfet_03v3 4838 49015 4839 49016 l=112 w=224 "VSS" "Q25" 224 0 "a_4838_48911#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 4398 49015 4399 49016 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 0 "a_4331_49663#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 3559 49015 3560 49016 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 0 "a_3075_49879#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 3119 49015 3120 49016 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 224 0 "a_3119_48911#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 4838 49231 4839 49232 l=112 w=224 "VSS" "Q25" 224 0 "VSS" 224 11648,328 "a_4838_48911#" 224 11648,328
device msubckt pfet_03v3 4398 49231 4399 49232 l=112 w=224 "VDD" "Q25" 224 0 "VDD" 224 11648,328 "a_4331_49663#" 224 11648,328
device msubckt nfet_03v3 4838 49447 4839 49448 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 0 "a_4838_48911#" 224 11648,328 "a_4331_49663#" 224 19712,624
device msubckt pfet_03v3 4398 49447 4399 49448 l=112 w=224 "VDD" "Q25" 224 0 "a_4331_49663#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 17974 49572 17975 49573 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A" 224 11648,328 "a_17974_49268#" 224 11648,328
device msubckt pfet_03v3 17490 49572 17491 49573 l=112 w=224 "VDD" "D11" 224 0 "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A" 224 11648,328 "a_17490_49268#" 224 11648,328
device msubckt nfet_03v3 17043 49572 17044 49573 l=112 w=224 "VSS" "D11" 224 0 "VSS" 224 11648,328 "a_17043_49684#" 224 11648,328
device msubckt pfet_03v3 17974 49788 17975 49789 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 0 "a_17974_49268#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 17490 49788 17491 49789 l=112 w=224 "VDD" "Q24" 224 0 "a_17490_49268#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 17043 49788 17044 49789 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 0 "a_17043_49684#" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A" 224 11648,328
device msubckt pfet_03v3 13476 49572 13477 49573 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" 224 11648,328 "a_13476_49268#" 224 11648,328
device msubckt pfet_03v3 12992 49572 12993 49573 l=112 w=224 "VDD" "D11" 224 0 "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" 224 11648,328 "a_12992_49268#" 224 11648,328
device msubckt nfet_03v3 12545 49572 12546 49573 l=112 w=224 "VSS" "D11" 224 0 "VSS" 224 11648,328 "a_12545_49684#" 224 11648,328
device msubckt pfet_03v3 17974 50004 17975 50005 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_17974_49268#" 224 19712,624
device msubckt pfet_03v3 17490 50004 17491 50005 l=112 w=224 "VDD" "Q24" 224 0 "VDD" 224 11648,328 "a_17490_49268#" 224 19712,624
device msubckt nfet_03v3 17043 50004 17044 50005 l=112 w=224 "VSS" "Q24" 224 0 "7b_divider_magic_1.p3_gen_magic_0.AND2_magic_1.A" 224 11648,328 "a_17043_49268#" 224 19712,624
device msubckt nfet_03v3 16008 49893 16009 49894 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" 224 0 "VSS" 224 19712,624 "a_15648_50005#" 224 19712,624
device msubckt nfet_03v3 15648 49893 15649 49894 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" 224 0 "VSS" 224 19712,624 "a_15648_50005#" 224 19712,624
device msubckt pfet_03v3 15205 49894 15206 49895 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" 0 0 "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" 448 19712,624
device msubckt pfet_03v3 14723 49894 14724 49895 l=112 w=224 "VDD" "VDD" 224 0 "VDD" 0 0 "VDD" 448 19712,624
device msubckt pfet_03v3 13476 49788 13477 49789 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 0 "a_13476_49268#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 12992 49788 12993 49789 l=112 w=224 "VDD" "Q24" 224 0 "a_12992_49268#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 12545 49788 12546 49789 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 0 "a_12545_49684#" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" 224 11648,328
device msubckt pfet_03v3 8776 49663 8777 49664 l=112 w=224 "VDD" "a_8292_49879#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 13476 50004 13477 50005 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_13476_49268#" 224 19712,624
device msubckt pfet_03v3 12992 50004 12993 50005 l=112 w=224 "VDD" "Q24" 224 0 "VDD" 224 11648,328 "a_12992_49268#" 224 19712,624
device msubckt nfet_03v3 12545 50004 12546 50005 l=112 w=224 "VSS" "Q24" 224 0 "7b_divider_magic_1.p2_gen_magic_0.AND2_magic_1.A" 224 11648,328 "a_12545_49268#" 224 19712,624
device msubckt nfet_03v3 11510 49893 11511 49894 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 224 0 "VSS" 224 19712,624 "a_11150_50005#" 224 19712,624
device msubckt nfet_03v3 11150 49893 11151 49894 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 224 0 "VSS" 224 19712,624 "a_11150_50005#" 224 19712,624
device msubckt pfet_03v3 7582 49663 7583 49664 l=112 w=224 "VDD" "a_7098_49879#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 3559 49231 3560 49232 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 224 0 "VDD" 224 11648,328 "a_3075_49879#" 224 11648,328
device msubckt nfet_03v3 3119 49231 3120 49232 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 224 0 "VSS" 224 11648,328 "a_3119_48911#" 224 11648,328
device msubckt pfet_03v3 2365 48799 2366 48800 l=112 w=224 "VDD" "LD2" 224 0 "VDD" 224 19712,624 "a_1881_49879#" 224 11648,328
device msubckt nfet_03v3 1925 48799 1926 48800 l=112 w=224 "VSS" "LD2" 224 0 "a_1881_49879#" 224 19712,624 "a_1925_48911#" 224 11648,328
device msubckt pfet_03v3 2365 49015 2366 49016 l=112 w=224 "VDD" "LD2" 224 0 "a_1881_49879#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 1925 49015 1926 49016 l=112 w=224 "VSS" "D8" 224 0 "a_1925_48911#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 3559 49447 3560 49448 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 224 0 "a_3075_49879#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 3119 49447 3120 49448 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 0 "a_3119_48911#" 224 11648,328 "a_3075_49879#" 224 19712,624
device msubckt pfet_03v3 2365 49231 2366 49232 l=112 w=224 "VDD" "D8" 224 0 "VDD" 224 11648,328 "a_1881_49879#" 224 11648,328
device msubckt nfet_03v3 1925 49231 1926 49232 l=112 w=224 "VSS" "D8" 224 0 "VSS" 224 11648,328 "a_1925_48911#" 224 11648,328
device msubckt nfet_03v3 815 48799 816 48800 l=112 w=224 "VSS" "LD2" 224 0 "a_308_49663#" 224 19712,624 "a_815_48911#" 224 11648,328
device msubckt pfet_03v3 375 48799 376 48800 l=112 w=224 "VDD" "LD2" 224 0 "VDD" 224 19712,624 "a_308_49663#" 224 11648,328
device msubckt pfet_03v3 2365 49447 2366 49448 l=112 w=224 "VDD" "D8" 224 0 "a_1881_49879#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 1925 49447 1926 49448 l=112 w=224 "VSS" "LD2" 224 0 "a_1925_48911#" 224 11648,328 "a_1881_49879#" 224 19712,624
device msubckt nfet_03v3 815 49015 816 49016 l=112 w=224 "VSS" "F_IN" 224 0 "a_815_48911#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 375 49015 376 49016 l=112 w=224 "VDD" "LD2" 224 0 "a_308_49663#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 -379 48799 -378 48800 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 0 "a_n886_49663#" 224 19712,624 "a_n379_48911#" 224 11648,328
device msubckt pfet_03v3 -819 48799 -818 48800 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_n886_49663#" 224 11648,328
device msubckt nfet_03v3 815 49231 816 49232 l=112 w=224 "VSS" "F_IN" 224 0 "VSS" 224 11648,328 "a_815_48911#" 224 11648,328
device msubckt pfet_03v3 375 49231 376 49232 l=112 w=224 "VDD" "F_IN" 224 0 "VDD" 224 11648,328 "a_308_49663#" 224 11648,328
device msubckt nfet_03v3 815 49447 816 49448 l=112 w=224 "VSS" "LD2" 224 0 "a_815_48911#" 224 11648,328 "a_308_49663#" 224 19712,624
device msubckt pfet_03v3 375 49447 376 49448 l=112 w=224 "VDD" "F_IN" 224 0 "a_308_49663#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 -379 49015 -378 49016 l=112 w=224 "VSS" "Q21" 224 0 "a_n379_48911#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 -819 49015 -818 49016 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 0 "a_n886_49663#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 -379 49231 -378 49232 l=112 w=224 "VSS" "Q21" 224 0 "VSS" 224 11648,328 "a_n379_48911#" 224 11648,328
device msubckt pfet_03v3 -819 49231 -818 49232 l=112 w=224 "VDD" "Q21" 224 0 "VDD" 224 11648,328 "a_n886_49663#" 224 11648,328
device msubckt nfet_03v3 -379 49447 -378 49448 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 0 "a_n379_48911#" 224 11648,328 "a_n886_49663#" 224 19712,624
device msubckt pfet_03v3 -819 49447 -818 49448 l=112 w=224 "VDD" "Q21" 224 0 "a_n886_49663#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 5592 49663 5593 49664 l=112 w=224 "VDD" "a_5525_49663#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 4398 49663 4399 49664 l=112 w=224 "VDD" "a_4331_49663#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 3559 49663 3560 49664 l=112 w=224 "VDD" "a_3075_49879#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 10707 49894 10708 49895 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" 0 0 "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" 448 19712,624
device msubckt pfet_03v3 10225 49894 10226 49895 l=112 w=224 "VDD" "VDD" 224 0 "VDD" 0 0 "VDD" 448 19712,624
device msubckt pfet_03v3 8776 49879 8777 49880 l=112 w=224 "VDD" "a_8292_49879#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 8336 49879 8337 49880 l=112 w=224 "VSS" "a_8292_49879#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 19712,624
device msubckt pfet_03v3 7582 49879 7583 49880 l=112 w=224 "VDD" "a_7098_49879#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 7142 49879 7143 49880 l=112 w=224 "VSS" "a_7098_49879#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 6032 49879 6033 49880 l=112 w=224 "VSS" "a_5525_49663#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 19712,624
device msubckt pfet_03v3 5592 49879 5593 49880 l=112 w=224 "VDD" "a_5525_49663#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 4838 49879 4839 49880 l=112 w=224 "VSS" "a_4331_49663#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 19712,624
device msubckt pfet_03v3 4398 49879 4399 49880 l=112 w=224 "VDD" "a_4331_49663#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 2365 49663 2366 49664 l=112 w=224 "VDD" "a_1881_49879#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 375 49663 376 49664 l=112 w=224 "VDD" "a_308_49663#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 -819 49663 -818 49664 l=112 w=224 "VDD" "a_n886_49663#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 3559 49879 3560 49880 l=112 w=224 "VDD" "a_3075_49879#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 3119 49879 3120 49880 l=112 w=224 "VSS" "a_3075_49879#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 19712,624
device msubckt pfet_03v3 2365 49879 2366 49880 l=112 w=224 "VDD" "a_1881_49879#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 1925 49879 1926 49880 l=112 w=224 "VSS" "a_1881_49879#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 815 49879 816 49880 l=112 w=224 "VSS" "a_308_49663#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 19712,624
device msubckt pfet_03v3 375 49879 376 49880 l=112 w=224 "VDD" "a_308_49663#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 -379 49879 -378 49880 l=112 w=224 "VSS" "a_n886_49663#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 19712,624
device msubckt pfet_03v3 -819 49879 -818 49880 l=112 w=224 "VDD" "a_n886_49663#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 16008 50238 16009 50239 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_14677_50238#" 224 19712,624 "a_15648_50782#" 224 11648,328
device msubckt nfet_03v3 15648 50238 15649 50239 l=112 w=224 "VSS" "a_14677_50238#" 224 0 "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 15205 50238 15206 50239 l=112 w=224 "VDD" "a_14677_50238#" 224 0 "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 14721 50238 14722 50239 l=112 w=224 "VDD" "a_14677_50238#" 224 0 "7b_divider_magic_1.p3_gen_magic_0.3_inp_AND_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 11510 50238 11511 50239 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_10179_50238#" 224 19712,624 "a_11150_50782#" 224 11648,328
device msubckt nfet_03v3 11150 50238 11151 50239 l=112 w=224 "VSS" "a_10179_50238#" 224 0 "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 10707 50238 10708 50239 l=112 w=224 "VDD" "a_10179_50238#" 224 0 "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 10223 50238 10224 50239 l=112 w=224 "VDD" "a_10179_50238#" 224 0 "7b_divider_magic_1.p2_gen_magic_0.3_inp_AND_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 17943 50502 17944 50503 l=112 w=224 "VDD" "Q24" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 17943 50718 17944 50719 l=112 w=224 "VDD" "Q24" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 17486 50718 17487 50719 l=112 w=224 "VSS" "Q24" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 17943 50934 17944 50935 l=112 w=224 "VDD" "Q24" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 17486 50934 17487 50935 l=112 w=224 "VSS" "Q24" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 16008 50454 16009 50455 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 224 0 "a_15648_50782#" 224 11648,328 "a_15648_50005#" 224 11648,328
device msubckt nfet_03v3 15648 50454 15649 50455 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" 224 0 "VSS" 224 11648,328 "a_15648_50005#" 224 11648,328
device msubckt pfet_03v3 15205 50454 15206 50455 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" 224 0 "VDD" 224 11648,328 "a_14677_50238#" 224 11648,328
device msubckt pfet_03v3 14721 50454 14722 50455 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" 224 0 "VDD" 224 11648,328 "a_14677_50238#" 224 11648,328
device msubckt nfet_03v3 16008 50670 16009 50671 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 224 0 "a_15648_50005#" 224 11648,328 "a_15648_50782#" 224 11648,328
device msubckt nfet_03v3 15648 50670 15649 50671 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 224 0 "a_15648_50005#" 224 11648,328 "a_15648_50782#" 224 11648,328
device msubckt pfet_03v3 15205 50670 15206 50671 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 224 0 "a_14677_50238#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 14721 50670 14722 50671 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 224 0 "a_14677_50238#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 13445 50502 13446 50503 l=112 w=224 "VDD" "Q24" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 16008 50886 16009 50887 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_15648_50782#" 224 11648,328 "a_14677_50238#" 224 19712,624
device msubckt nfet_03v3 15648 50886 15649 50887 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_15648_50782#" 224 11648,328 "a_14677_50238#" 224 19712,624
device msubckt pfet_03v3 15205 50886 15206 50887 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" 224 0 "VDD" 224 11648,328 "a_14677_50238#" 224 19712,624
device msubckt pfet_03v3 14721 50886 14722 50887 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" 224 0 "VDD" 224 11648,328 "a_14677_50238#" 224 19712,624
device msubckt pfet_03v3 17943 51150 17944 51151 l=112 w=224 "VDD" "Q24" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 13445 50718 13446 50719 l=112 w=224 "VDD" "Q24" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 12988 50718 12989 50719 l=112 w=224 "VSS" "Q24" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 13445 50934 13446 50935 l=112 w=224 "VDD" "Q24" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 12988 50934 12989 50935 l=112 w=224 "VSS" "Q24" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 8711 50339 8712 50340 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 0 "a_7743_50451#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 8227 50339 8228 50340 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_7743_50451#" 224 11648,328
device msubckt pfet_03v3 7743 50339 7744 50340 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_7743_50451#" 224 11648,328
device msubckt nfet_03v3 7303 50339 7304 50340 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 0 "a_7259_50987#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 5871 50339 5872 50340 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 0 "a_4463_50883#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 5431 50339 5432 50340 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_4463_50251#" 224 11648,328
device msubckt pfet_03v3 4947 50339 4948 50340 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_4463_50251#" 224 11648,328
device msubckt pfet_03v3 4463 50339 4464 50340 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 0 "a_4463_50251#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 11510 50454 11511 50455 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 224 0 "a_11150_50782#" 224 11648,328 "a_11150_50005#" 224 11648,328
device msubckt nfet_03v3 11150 50454 11151 50455 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 224 0 "VSS" 224 11648,328 "a_11150_50005#" 224 11648,328
device msubckt pfet_03v3 10707 50454 10708 50455 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 224 0 "VDD" 224 11648,328 "a_10179_50238#" 224 11648,328
device msubckt pfet_03v3 10223 50454 10224 50455 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 224 0 "VDD" 224 11648,328 "a_10179_50238#" 224 11648,328
device msubckt nfet_03v3 11510 50670 11511 50671 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 224 0 "a_11150_50005#" 224 11648,328 "a_11150_50782#" 224 11648,328
device msubckt nfet_03v3 11150 50670 11151 50671 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 224 0 "a_11150_50005#" 224 11648,328 "a_11150_50782#" 224 11648,328
device msubckt pfet_03v3 10707 50670 10708 50671 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 224 0 "a_10179_50238#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 10223 50670 10224 50671 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 224 0 "a_10179_50238#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 8711 50555 8712 50556 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_7743_50451#" 224 11648,328
device msubckt pfet_03v3 8227 50555 8228 50556 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 0 "a_7743_50451#" 224 11648,328 "a_7259_50987#" 224 19712,624
device msubckt pfet_03v3 7743 50555 7744 50556 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 0 "a_7743_50451#" 224 11648,328 "a_7259_50987#" 224 19712,624
device msubckt nfet_03v3 7303 50555 7304 50556 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_7259_50987#" 224 19712,624
device msubckt pfet_03v3 8711 50771 8712 50772 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 0 "a_7743_50451#" 224 11648,328 "a_7259_50987#" 224 11648,328
device msubckt nfet_03v3 11510 50886 11511 50887 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_11150_50782#" 224 11648,328 "a_10179_50238#" 224 19712,624
device msubckt nfet_03v3 11150 50886 11151 50887 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_11150_50782#" 224 11648,328 "a_10179_50238#" 224 19712,624
device msubckt pfet_03v3 10707 50886 10708 50887 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 224 0 "VDD" 224 11648,328 "a_10179_50238#" 224 19712,624
device msubckt pfet_03v3 10223 50886 10224 50887 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 224 0 "VDD" 224 11648,328 "a_10179_50238#" 224 19712,624
device msubckt nfet_03v3 5871 50555 5872 50556 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_4463_50883#" 224 19712,624
device msubckt pfet_03v3 3494 50339 3495 50340 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 0 "a_2526_50451#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 3010 50339 3011 50340 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_2526_50451#" 224 11648,328
device msubckt pfet_03v3 2526 50339 2527 50340 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_2526_50451#" 224 11648,328
device msubckt nfet_03v3 2086 50339 2087 50340 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 0 "a_2042_50987#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 654 50339 655 50340 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 0 "a_n754_50883#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 214 50339 215 50340 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_n754_50251#" 224 11648,328
device msubckt pfet_03v3 -270 50339 -269 50340 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_n754_50251#" 224 11648,328
device msubckt pfet_03v3 -754 50339 -753 50340 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 0 "a_n754_50251#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 5431 50555 5432 50556 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 0 "a_4463_50251#" 224 11648,328 "a_4463_50883#" 224 19712,624
device msubckt pfet_03v3 4947 50555 4948 50556 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 0 "a_4463_50251#" 224 11648,328 "a_4463_50883#" 224 19712,624
device msubckt pfet_03v3 4463 50555 4464 50556 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_4463_50251#" 224 11648,328
device msubckt pfet_03v3 3494 50555 3495 50556 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_2526_50451#" 224 11648,328
device msubckt pfet_03v3 3010 50555 3011 50556 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 0 "a_2526_50451#" 224 11648,328 "a_2042_50987#" 224 19712,624
device msubckt pfet_03v3 2526 50555 2527 50556 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 0 "a_2526_50451#" 224 11648,328 "a_2042_50987#" 224 19712,624
device msubckt nfet_03v3 2086 50555 2087 50556 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_2042_50987#" 224 19712,624
device msubckt pfet_03v3 4463 50771 4464 50772 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 0 "a_4463_50251#" 224 11648,328 "a_4463_50883#" 224 11648,328
device msubckt pfet_03v3 13445 51150 13446 51151 l=112 w=224 "VDD" "Q24" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 8711 50987 8712 50988 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 0 "a_7259_50987#" 224 11648,328 "a_7743_50451#" 224 19712,624
device msubckt pfet_03v3 8227 50987 8228 50988 l=112 w=224 "VDD" "a_7259_50987#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 19712,624
device msubckt pfet_03v3 7743 50987 7744 50988 l=112 w=224 "VDD" "a_7259_50987#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 19712,624
device msubckt nfet_03v3 7303 50987 7304 50988 l=112 w=224 "VSS" "a_7259_50987#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 19712,624
device msubckt nfet_03v3 5871 50987 5872 50988 l=112 w=224 "VSS" "a_4463_50883#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 5431 50987 5432 50988 l=112 w=224 "VDD" "a_4463_50883#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 4947 50987 4948 50988 l=112 w=224 "VDD" "a_4463_50883#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 4463 50987 4464 50988 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 0 "a_4463_50883#" 224 11648,328 "a_4463_50251#" 224 19712,624
device msubckt pfet_03v3 3494 50771 3495 50772 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 0 "a_2526_50451#" 224 11648,328 "a_2042_50987#" 224 11648,328
device msubckt nfet_03v3 654 50555 655 50556 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_n754_50883#" 224 19712,624
device msubckt pfet_03v3 214 50555 215 50556 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 0 "a_n754_50251#" 224 11648,328 "a_n754_50883#" 224 19712,624
device msubckt pfet_03v3 -270 50555 -269 50556 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 0 "a_n754_50251#" 224 11648,328 "a_n754_50883#" 224 19712,624
device msubckt pfet_03v3 -754 50555 -753 50556 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_n754_50251#" 224 11648,328
device msubckt pfet_03v3 -754 50771 -753 50772 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 0 "a_n754_50251#" 224 11648,328 "a_n754_50883#" 224 11648,328
device msubckt pfet_03v3 3494 50987 3495 50988 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 0 "a_2042_50987#" 224 11648,328 "a_2526_50451#" 224 19712,624
device msubckt pfet_03v3 3010 50987 3011 50988 l=112 w=224 "VDD" "a_2042_50987#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 19712,624
device msubckt pfet_03v3 2526 50987 2527 50988 l=112 w=224 "VDD" "a_2042_50987#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 19712,624
device msubckt nfet_03v3 2086 50987 2087 50988 l=112 w=224 "VSS" "a_2042_50987#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 19712,624
device msubckt nfet_03v3 654 50987 655 50988 l=112 w=224 "VSS" "a_n754_50883#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 214 50987 215 50988 l=112 w=224 "VDD" "a_n754_50883#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 -270 50987 -269 50988 l=112 w=224 "VDD" "a_n754_50883#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 -754 50987 -753 50988 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 0 "a_n754_50883#" 224 11648,328 "a_n754_50251#" 224 19712,624
device msubckt pfet_03v3 14966 51770 14967 51771 l=112 w=224 "VDD" "D8" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 17943 51890 17944 51891 l=112 w=224 "VDD" "D26G" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 10468 51770 10469 51771 l=112 w=224 "VDD" "D8" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 17943 52106 17944 52107 l=112 w=224 "VDD" "D26G" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 17486 52106 17487 52107 l=112 w=224 "VSS" "D26G" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 17943 52322 17944 52323 l=112 w=224 "VDD" "D26G" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 17486 52322 17487 52323 l=112 w=224 "VSS" "D26G" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 15423 51986 15424 51987 l=112 w=224 "VSS" "D8" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 14966 51986 14967 51987 l=112 w=224 "VDD" "D8" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 13445 51890 13446 51891 l=112 w=224 "VDD" "D26G" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 15423 52202 15424 52203 l=112 w=224 "VSS" "D8" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 14966 52202 14967 52203 l=112 w=224 "VDD" "D8" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 13445 52106 13446 52107 l=112 w=224 "VDD" "D26G" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 12988 52106 12989 52107 l=112 w=224 "VSS" "D26G" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 14966 52418 14967 52419 l=112 w=224 "VDD" "D8" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 13445 52322 13446 52323 l=112 w=224 "VDD" "D26G" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 17943 52538 17944 52539 l=112 w=224 "VDD" "D26G" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 12988 52322 12989 52323 l=112 w=224 "VSS" "D26G" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 10925 51986 10926 51987 l=112 w=224 "VSS" "D8" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 10468 51986 10469 51987 l=112 w=224 "VDD" "D8" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 10925 52202 10926 52203 l=112 w=224 "VSS" "D8" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 10468 52202 10469 52203 l=112 w=224 "VDD" "D8" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 10468 52418 10469 52419 l=112 w=224 "VDD" "D8" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 8656 51886 8657 51887 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 0 "VDD" 224 19712,624 "a_8172_52430#" 224 11648,328
device msubckt pfet_03v3 8172 51886 8173 51887 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "VDD" 224 19712,624 "a_7507_52905#" 224 11648,328
device msubckt nfet_03v3 7726 51825 7727 51826 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 0 "a_7593_52257#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 8656 52102 8657 52103 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 0 "a_8172_52430#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 8172 52102 8173 52103 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "a_7507_52905#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 5219 51883 5220 51884 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 4779 51883 4780 51884 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 4419 51883 4420 51884 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 7726 52041 7727 52042 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "VSS" 224 11648,328 "a_7726_52153#" 224 11648,328
device msubckt pfet_03v3 8656 52318 8657 52319 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_8172_52430#" 224 11648,328
device msubckt pfet_03v3 8172 52318 8173 52319 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_8172_52430#" 224 11648,328
device msubckt nfet_03v3 7726 52257 7727 52258 l=112 w=224 "VSS" "a_7593_52257#" 224 0 "a_7726_52153#" 224 11648,328 "a_7507_52905#" 224 11648,328
device msubckt pfet_03v3 13445 52538 13446 52539 l=112 w=224 "VDD" "D26G" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 15866 52887 15867 52888 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 0 "a_15866_52799#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 15419 52887 15420 52888 l=112 w=224 "VDD" "D8" 224 0 "a_15419_52799#" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" 224 11648,328
device msubckt pfet_03v3 14935 52887 14936 52888 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 0 "a_14935_52799#" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" 224 11648,328
device msubckt pfet_03v3 17974 53007 17975 53008 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 0 "a_17974_52919#" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 224 11648,328
device msubckt pfet_03v3 17490 53007 17491 53008 l=112 w=224 "VDD" "D26G" 224 0 "a_17490_52919#" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 224 11648,328
device msubckt nfet_03v3 17043 53007 17044 53008 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 0 "a_17043_52919#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 11368 52887 11369 52888 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 0 "a_11368_52799#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 10921 52887 10922 52888 l=112 w=224 "VDD" "D8" 224 0 "a_10921_52799#" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 224 11648,328
device msubckt pfet_03v3 10437 52887 10438 52888 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 0 "a_10437_52799#" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 224 11648,328
device msubckt pfet_03v3 17974 53223 17975 53224 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 224 11648,328 "a_17974_52919#" 224 11648,328
device msubckt pfet_03v3 17490 53223 17491 53224 l=112 w=224 "VDD" "D26G" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 224 11648,328 "a_17490_52919#" 224 11648,328
device msubckt nfet_03v3 17043 53223 17044 53224 l=112 w=224 "VSS" "D26G" 224 0 "VSS" 224 11648,328 "a_17043_53335#" 224 11648,328
device msubckt nfet_03v3 15866 53103 15867 53104 l=112 w=224 "VSS" "D8" 224 0 "VSS" 224 11648,328 "a_15866_53215#" 224 11648,328
device msubckt pfet_03v3 15419 53103 15420 53104 l=112 w=224 "VDD" "D8" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" 224 11648,328 "a_15419_52799#" 224 11648,328
device msubckt pfet_03v3 14935 53103 14936 53104 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" 224 11648,328 "a_14935_52799#" 224 11648,328
device msubckt pfet_03v3 13476 53007 13477 53008 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 0 "a_13476_52919#" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 224 11648,328
device msubckt pfet_03v3 12992 53007 12993 53008 l=112 w=224 "VDD" "D26G" 224 0 "a_12992_52919#" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 224 11648,328
device msubckt nfet_03v3 12545 53007 12546 53008 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 0 "a_12545_52919#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 17974 53439 17975 53440 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 0 "a_17974_52919#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 17490 53439 17491 53440 l=112 w=224 "VDD" "Q25" 224 0 "a_17490_52919#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 17043 53439 17044 53440 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 0 "a_17043_53335#" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 224 11648,328
device msubckt nfet_03v3 15866 53319 15867 53320 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 0 "a_15866_53215#" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" 224 11648,328
device msubckt pfet_03v3 15419 53319 15420 53320 l=112 w=224 "VDD" "Q21" 224 0 "a_15419_52799#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 14935 53319 14936 53320 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 0 "a_14935_52799#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 13476 53223 13477 53224 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 224 11648,328 "a_13476_52919#" 224 11648,328
device msubckt pfet_03v3 12992 53223 12993 53224 l=112 w=224 "VDD" "D26G" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 224 11648,328 "a_12992_52919#" 224 11648,328
device msubckt nfet_03v3 12545 53223 12546 53224 l=112 w=224 "VSS" "D26G" 224 0 "VSS" 224 11648,328 "a_12545_53335#" 224 11648,328
device msubckt nfet_03v3 11368 53103 11369 53104 l=112 w=224 "VSS" "D8" 224 0 "VSS" 224 11648,328 "a_11368_53215#" 224 11648,328
device msubckt pfet_03v3 10921 53103 10922 53104 l=112 w=224 "VDD" "D8" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 224 11648,328 "a_10921_52799#" 224 11648,328
device msubckt pfet_03v3 10437 53103 10438 53104 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 224 11648,328 "a_10437_52799#" 224 11648,328
device msubckt pfet_03v3 8656 52534 8657 52535 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "a_8172_52430#" 224 11648,328 "a_7593_52257#" 224 11648,328
device msubckt pfet_03v3 8172 52534 8173 52535 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "a_8172_52430#" 224 11648,328 "a_7593_52257#" 224 19712,624
device msubckt nfet_03v3 7726 52473 7727 52474 l=112 w=224 "VSS" "a_7593_52257#" 224 0 "a_7507_52905#" 224 11648,328 "a_7726_52153#" 224 11648,328
device msubckt nfet_03v3 5219 52099 5220 52100 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 4779 52099 4780 52100 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 4419 52099 4420 52100 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 8656 52750 8657 52751 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "a_7593_52257#" 224 11648,328 "a_8172_52430#" 224 11648,328
device msubckt nfet_03v3 7726 52689 7727 52690 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "a_7726_52153#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 5219 52315 5220 52316 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 4779 52315 4780 52316 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 4419 52315 4420 52316 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 3439 51886 3440 51887 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 0 "VDD" 224 19712,624 "a_2955_52430#" 224 11648,328
device msubckt pfet_03v3 2955 51886 2956 51887 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "VDD" 224 19712,624 "a_2290_52905#" 224 11648,328
device msubckt nfet_03v3 2509 51825 2510 51826 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 0 "a_2376_52257#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 3439 52102 3440 52103 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 0 "a_2955_52430#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 2955 52102 2956 52103 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "a_2290_52905#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 2 51883 3 51884 l=112 w=224 "VSS" "LD2" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 -438 51883 -437 51884 l=112 w=224 "VDD" "LD2" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 -798 51883 -797 51884 l=112 w=224 "VDD" "LD2" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 2509 52041 2510 52042 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "VSS" 224 11648,328 "a_2509_52153#" 224 11648,328
device msubckt pfet_03v3 3439 52318 3440 52319 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_2955_52430#" 224 11648,328
device msubckt pfet_03v3 2955 52318 2956 52319 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_2955_52430#" 224 11648,328
device msubckt nfet_03v3 2509 52257 2510 52258 l=112 w=224 "VSS" "a_2376_52257#" 224 0 "a_2509_52153#" 224 11648,328 "a_2290_52905#" 224 11648,328
device msubckt pfet_03v3 8656 52966 8657 52967 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "a_8172_52430#" 224 11648,328 "a_7593_52257#" 224 19712,624
device msubckt nfet_03v3 15866 53535 15867 53536 l=112 w=224 "VSS" "Q21" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.OUT" 224 11648,328 "a_15866_52799#" 224 19712,624
device msubckt pfet_03v3 15419 53535 15420 53536 l=112 w=224 "VDD" "Q21" 224 0 "VDD" 224 11648,328 "a_15419_52799#" 224 19712,624
device msubckt pfet_03v3 14935 53535 14936 53536 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_14935_52799#" 224 19712,624
device msubckt pfet_03v3 13476 53439 13477 53440 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 0 "a_13476_52919#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 12992 53439 12993 53440 l=112 w=224 "VDD" "Q25" 224 0 "a_12992_52919#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 12545 53439 12546 53440 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 0 "a_12545_53335#" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 224 11648,328
device msubckt nfet_03v3 11368 53319 11369 53320 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 0 "a_11368_53215#" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 224 11648,328
device msubckt pfet_03v3 10921 53319 10922 53320 l=112 w=224 "VDD" "Q21" 224 0 "a_10921_52799#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 10437 53319 10438 53320 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 0 "a_10437_52799#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 17974 53655 17975 53656 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_17974_52919#" 224 19712,624
device msubckt pfet_03v3 17490 53655 17491 53656 l=112 w=224 "VDD" "Q25" 224 0 "VDD" 224 11648,328 "a_17490_52919#" 224 19712,624
device msubckt nfet_03v3 17043 53655 17044 53656 l=112 w=224 "VSS" "Q25" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.OUT" 224 11648,328 "a_17043_52919#" 224 19712,624
device msubckt nfet_03v3 11368 53535 11369 53536 l=112 w=224 "VSS" "Q21" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.OUT" 224 11648,328 "a_11368_52799#" 224 19712,624
device msubckt pfet_03v3 10921 53535 10922 53536 l=112 w=224 "VDD" "Q21" 224 0 "VDD" 224 11648,328 "a_10921_52799#" 224 19712,624
device msubckt pfet_03v3 10437 53535 10438 53536 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_10437_52799#" 224 19712,624
device msubckt pfet_03v3 13476 53655 13477 53656 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_13476_52919#" 224 19712,624
device msubckt pfet_03v3 12992 53655 12993 53656 l=112 w=224 "VDD" "Q25" 224 0 "VDD" 224 11648,328 "a_12992_52919#" 224 19712,624
device msubckt nfet_03v3 12545 53655 12546 53656 l=112 w=224 "VSS" "Q25" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.OUT" 224 11648,328 "a_12545_52919#" 224 19712,624
device msubckt pfet_03v3 8172 52994 8173 52995 l=112 w=224 "VDD" "a_7507_52905#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 224 11648,328
device msubckt nfet_03v3 7726 52905 7727 52906 l=112 w=224 "VSS" "a_7507_52905#" 224 0 "VSS" 224 11648,328 "a_7726_53017#" 224 11648,328
device msubckt pfet_03v3 8172 53210 8173 53211 l=112 w=224 "VDD" "a_7507_52905#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 7726 53121 7727 53122 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "a_7726_53017#" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 224 11648,328
device msubckt pfet_03v3 8656 53426 8657 53427 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 8172 53426 8173 53427 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 224 19712,624
device msubckt nfet_03v3 7726 53337 7727 53338 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 224 11648,328 "a_7726_53017#" 224 11648,328
device msubckt nfet_03v3 6032 52775 6033 52776 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "a_5525_53639#" 224 19712,624 "a_6032_52887#" 224 11648,328
device msubckt pfet_03v3 5592 52775 5593 52776 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "a_5525_53639#" 224 11648,328
device msubckt nfet_03v3 6032 52991 6033 52992 l=112 w=224 "VSS" "D26G" 224 0 "a_6032_52887#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 5592 52991 5593 52992 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "a_5525_53639#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 4838 52775 4839 52776 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 0 "a_4331_53639#" 224 19712,624 "a_4838_52887#" 224 11648,328
device msubckt pfet_03v3 4398 52775 4399 52776 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_4331_53639#" 224 11648,328
device msubckt nfet_03v3 6032 53207 6033 53208 l=112 w=224 "VSS" "D26G" 224 0 "VSS" 224 11648,328 "a_6032_52887#" 224 11648,328
device msubckt pfet_03v3 5592 53207 5593 53208 l=112 w=224 "VDD" "D26G" 224 0 "VDD" 224 11648,328 "a_5525_53639#" 224 11648,328
device msubckt nfet_03v3 6032 53423 6033 53424 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.LD" 224 0 "a_6032_52887#" 224 11648,328 "a_5525_53639#" 224 19712,624
device msubckt pfet_03v3 5592 53423 5593 53424 l=112 w=224 "VDD" "D26G" 224 0 "a_5525_53639#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 4838 52991 4839 52992 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 224 0 "a_4838_52887#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 4398 52991 4399 52992 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 0 "a_4331_53639#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 3439 52534 3440 52535 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "a_2955_52430#" 224 11648,328 "a_2376_52257#" 224 11648,328
device msubckt pfet_03v3 2955 52534 2956 52535 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "a_2955_52430#" 224 11648,328 "a_2376_52257#" 224 19712,624
device msubckt nfet_03v3 2509 52473 2510 52474 l=112 w=224 "VSS" "a_2376_52257#" 224 0 "a_2290_52905#" 224 11648,328 "a_2509_52153#" 224 11648,328
device msubckt nfet_03v3 2 52099 3 52100 l=112 w=224 "VSS" "LD2" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 -438 52099 -437 52100 l=112 w=224 "VDD" "LD2" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 -798 52099 -797 52100 l=112 w=224 "VDD" "LD2" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 3439 52750 3440 52751 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "a_2376_52257#" 224 11648,328 "a_2955_52430#" 224 11648,328
device msubckt nfet_03v3 2509 52689 2510 52690 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "a_2509_52153#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 2 52315 3 52316 l=112 w=224 "VSS" "LD2" 224 0 "VSS" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 -438 52315 -437 52316 l=112 w=224 "VDD" "LD2" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 -798 52315 -797 52316 l=112 w=224 "VDD" "LD2" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 3439 52966 3440 52967 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "a_2955_52430#" 224 11648,328 "a_2376_52257#" 224 19712,624
device msubckt nfet_03v3 4838 53207 4839 53208 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 224 0 "VSS" 224 11648,328 "a_4838_52887#" 224 11648,328
device msubckt pfet_03v3 4398 53207 4399 53208 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 224 0 "VDD" 224 11648,328 "a_4331_53639#" 224 11648,328
device msubckt nfet_03v3 4838 53423 4839 53424 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 0 "a_4838_52887#" 224 11648,328 "a_4331_53639#" 224 19712,624
device msubckt pfet_03v3 4398 53423 4399 53424 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 224 0 "a_4331_53639#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 7726 53553 7727 53554 l=112 w=224 "VSS" "a_7507_52905#" 224 0 "a_7726_53017#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 5592 53639 5593 53640 l=112 w=224 "VDD" "a_5525_53639#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 7726 53769 7727 53770 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.QB" 224 0 "VSS" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_4.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 4398 53639 4399 53640 l=112 w=224 "VDD" "a_4331_53639#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt nfet_03v3 6032 53855 6033 53856 l=112 w=224 "VSS" "a_5525_53639#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 19712,624
device msubckt pfet_03v3 5592 53855 5593 53856 l=112 w=224 "VDD" "a_5525_53639#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 4838 53855 4839 53856 l=112 w=224 "VSS" "a_4331_53639#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 19712,624
device msubckt pfet_03v3 4398 53855 4399 53856 l=112 w=224 "VDD" "a_4331_53639#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 2955 52994 2956 52995 l=112 w=224 "VDD" "a_2290_52905#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 224 11648,328
device msubckt nfet_03v3 2509 52905 2510 52906 l=112 w=224 "VSS" "a_2290_52905#" 224 0 "VSS" 224 11648,328 "a_2509_53017#" 224 11648,328
device msubckt pfet_03v3 2955 53210 2956 53211 l=112 w=224 "VDD" "a_2290_52905#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 2509 53121 2510 53122 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "a_2509_53017#" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 224 11648,328
device msubckt pfet_03v3 3439 53426 3440 53427 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 2955 53426 2956 53427 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 224 19712,624
device msubckt nfet_03v3 2509 53337 2510 53338 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 224 11648,328 "a_2509_53017#" 224 11648,328
device msubckt nfet_03v3 815 52775 816 52776 l=112 w=224 "VSS" "LD2" 224 0 "a_308_53639#" 224 19712,624 "a_815_52887#" 224 11648,328
device msubckt pfet_03v3 375 52775 376 52776 l=112 w=224 "VDD" "LD2" 224 0 "VDD" 224 19712,624 "a_308_53639#" 224 11648,328
device msubckt nfet_03v3 815 52991 816 52992 l=112 w=224 "VSS" "D8" 224 0 "a_815_52887#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 375 52991 376 52992 l=112 w=224 "VDD" "LD2" 224 0 "a_308_53639#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 -379 52775 -378 52776 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 0 "a_n886_53639#" 224 19712,624 "a_n379_52887#" 224 11648,328
device msubckt pfet_03v3 -819 52775 -818 52776 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_n886_53639#" 224 11648,328
device msubckt nfet_03v3 815 53207 816 53208 l=112 w=224 "VSS" "D8" 224 0 "VSS" 224 11648,328 "a_815_52887#" 224 11648,328
device msubckt pfet_03v3 375 53207 376 53208 l=112 w=224 "VDD" "D8" 224 0 "VDD" 224 11648,328 "a_308_53639#" 224 11648,328
device msubckt nfet_03v3 815 53423 816 53424 l=112 w=224 "VSS" "LD2" 224 0 "a_815_52887#" 224 11648,328 "a_308_53639#" 224 19712,624
device msubckt pfet_03v3 375 53423 376 53424 l=112 w=224 "VDD" "D8" 224 0 "a_308_53639#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 -379 52991 -378 52992 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 224 0 "a_n379_52887#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 -819 52991 -818 52992 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 0 "a_n886_53639#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 -379 53207 -378 53208 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 224 0 "VSS" 224 11648,328 "a_n379_52887#" 224 11648,328
device msubckt pfet_03v3 -819 53207 -818 53208 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 224 0 "VDD" 224 11648,328 "a_n886_53639#" 224 11648,328
device msubckt nfet_03v3 -379 53423 -378 53424 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 0 "a_n379_52887#" 224 11648,328 "a_n886_53639#" 224 19712,624
device msubckt pfet_03v3 -819 53423 -818 53424 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 224 0 "a_n886_53639#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 2509 53553 2510 53554 l=112 w=224 "VSS" "a_2290_52905#" 224 0 "a_2509_53017#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 375 53639 376 53640 l=112 w=224 "VDD" "a_308_53639#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 2509 53769 2510 53770 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.QB" 224 0 "VSS" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_5.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 -819 53639 -818 53640 l=112 w=224 "VDD" "a_n886_53639#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 14966 54033 14967 54034 l=112 w=224 "VDD" "Q21" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 17943 54153 17944 54154 l=112 w=224 "VDD" "Q25" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 10468 54033 10469 54034 l=112 w=224 "VDD" "Q21" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 815 53855 816 53856 l=112 w=224 "VSS" "a_308_53639#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 19712,624
device msubckt pfet_03v3 375 53855 376 53856 l=112 w=224 "VDD" "a_308_53639#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 -379 53855 -378 53856 l=112 w=224 "VSS" "a_n886_53639#" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 19712,624
device msubckt pfet_03v3 -819 53855 -818 53856 l=112 w=224 "VDD" "a_n886_53639#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 17943 54369 17944 54370 l=112 w=224 "VDD" "Q25" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 17486 54369 17487 54370 l=112 w=224 "VSS" "Q25" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 17943 54585 17944 54586 l=112 w=224 "VDD" "Q25" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 17486 54585 17487 54586 l=112 w=224 "VSS" "Q25" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 15423 54249 15424 54250 l=112 w=224 "VSS" "Q21" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 14966 54249 14967 54250 l=112 w=224 "VDD" "Q21" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 13445 54153 13446 54154 l=112 w=224 "VDD" "Q25" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 15423 54465 15424 54466 l=112 w=224 "VSS" "Q21" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 14966 54465 14967 54466 l=112 w=224 "VDD" "Q21" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 13445 54369 13446 54370 l=112 w=224 "VDD" "Q25" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 12988 54369 12989 54370 l=112 w=224 "VSS" "Q25" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 14966 54681 14967 54682 l=112 w=224 "VDD" "Q21" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 13445 54585 13446 54586 l=112 w=224 "VDD" "Q25" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 17943 54801 17944 54802 l=112 w=224 "VDD" "Q25" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 12988 54585 12989 54586 l=112 w=224 "VSS" "Q25" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 10925 54249 10926 54250 l=112 w=224 "VSS" "Q21" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 10468 54249 10469 54250 l=112 w=224 "VDD" "Q21" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 10925 54465 10926 54466 l=112 w=224 "VSS" "Q21" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 10468 54465 10469 54466 l=112 w=224 "VDD" "Q21" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 5871 54315 5872 54316 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 0 "a_4463_54859#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 5431 54315 5432 54316 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_4463_54227#" 224 11648,328
device msubckt pfet_03v3 4947 54315 4948 54316 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_4463_54227#" 224 11648,328
device msubckt pfet_03v3 4463 54315 4464 54316 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 0 "a_4463_54227#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 654 54315 655 54316 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 0 "a_n754_54859#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 214 54315 215 54316 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_n754_54227#" 224 11648,328
device msubckt pfet_03v3 -270 54315 -269 54316 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_n754_54227#" 224 11648,328
device msubckt pfet_03v3 -754 54315 -753 54316 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 0 "a_n754_54227#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 10468 54681 10469 54682 l=112 w=224 "VDD" "Q21" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 5871 54531 5872 54532 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_4463_54859#" 224 19712,624
device msubckt pfet_03v3 5431 54531 5432 54532 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 0 "a_4463_54227#" 224 11648,328 "a_4463_54859#" 224 19712,624
device msubckt pfet_03v3 4947 54531 4948 54532 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 0 "a_4463_54227#" 224 11648,328 "a_4463_54859#" 224 19712,624
device msubckt pfet_03v3 4463 54531 4464 54532 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_4463_54227#" 224 11648,328
device msubckt pfet_03v3 13445 54801 13446 54802 l=112 w=224 "VDD" "Q25" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 8711 54805 8712 54806 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 0 "a_7743_55349#" 224 19712,624 "a_7259_54805#" 224 11648,328
device msubckt pfet_03v3 8227 54805 8228 54806 l=112 w=224 "VDD" "a_7259_54805#" 224 0 "Q25" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 7743 54805 7744 54806 l=112 w=224 "VDD" "a_7259_54805#" 224 0 "Q25" 224 19712,624 "VDD" 224 19712,624
device msubckt nfet_03v3 7303 54805 7304 54806 l=112 w=224 "VSS" "a_7259_54805#" 224 0 "Q25" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 654 54531 655 54532 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_n754_54859#" 224 19712,624
device msubckt pfet_03v3 214 54531 215 54532 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 0 "a_n754_54227#" 224 11648,328 "a_n754_54859#" 224 19712,624
device msubckt pfet_03v3 -270 54531 -269 54532 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 0 "a_n754_54227#" 224 11648,328 "a_n754_54859#" 224 19712,624
device msubckt pfet_03v3 -754 54531 -753 54532 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_n754_54227#" 224 11648,328
device msubckt pfet_03v3 4463 54747 4464 54748 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 0 "a_4463_54227#" 224 11648,328 "a_4463_54859#" 224 11648,328
device msubckt pfet_03v3 8711 55021 8712 55022 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 0 "a_7259_54805#" 224 11648,328 "a_7743_55349#" 224 11648,328
device msubckt pfet_03v3 17943 55377 17944 55378 l=112 w=224 "VDD" "D27G" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 14966 55359 14967 55360 l=112 w=224 "VDD" "D9" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 5871 54963 5872 54964 l=112 w=224 "VSS" "a_4463_54859#" 224 0 "VSS" 224 19712,624 "Q26" 224 19712,624
device msubckt pfet_03v3 5431 54963 5432 54964 l=112 w=224 "VDD" "a_4463_54859#" 224 0 "VDD" 224 19712,624 "Q26" 224 19712,624
device msubckt pfet_03v3 4947 54963 4948 54964 l=112 w=224 "VDD" "a_4463_54859#" 224 0 "VDD" 224 19712,624 "Q26" 224 19712,624
device msubckt pfet_03v3 4463 54963 4464 54964 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 0 "a_4463_54859#" 224 11648,328 "a_4463_54227#" 224 19712,624
device msubckt pfet_03v3 3495 54805 3496 54806 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 0 "a_2527_55349#" 224 19712,624 "a_2043_54805#" 224 11648,328
device msubckt pfet_03v3 3011 54805 3012 54806 l=112 w=224 "VDD" "a_2043_54805#" 224 0 "Q27" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 2527 54805 2528 54806 l=112 w=224 "VDD" "a_2043_54805#" 224 0 "Q27" 224 19712,624 "VDD" 224 19712,624
device msubckt nfet_03v3 2087 54805 2088 54806 l=112 w=224 "VSS" "a_2043_54805#" 224 0 "Q27" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 -754 54747 -753 54748 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 0 "a_n754_54227#" 224 11648,328 "a_n754_54859#" 224 11648,328
device msubckt pfet_03v3 3495 55021 3496 55022 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 0 "a_2043_54805#" 224 11648,328 "a_2527_55349#" 224 11648,328
device msubckt pfet_03v3 8711 55237 8712 55238 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 0 "a_7743_55349#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 8227 55237 8228 55238 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 0 "a_7259_54805#" 224 19712,624 "a_7743_55349#" 224 11648,328
device msubckt pfet_03v3 7743 55237 7744 55238 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 0 "a_7259_54805#" 224 19712,624 "a_7743_55349#" 224 11648,328
device msubckt pfet_03v3 17943 55593 17944 55594 l=112 w=224 "VDD" "D27G" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 17486 55593 17487 55594 l=112 w=224 "VSS" "D27G" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 17943 55809 17944 55810 l=112 w=224 "VDD" "D27G" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 17486 55809 17487 55810 l=112 w=224 "VSS" "D27G" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 15423 55575 15424 55576 l=112 w=224 "VSS" "D9" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 14966 55575 14967 55576 l=112 w=224 "VDD" "D9" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 13445 55377 13446 55378 l=112 w=224 "VDD" "D27G" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 10468 55359 10469 55360 l=112 w=224 "VDD" "D9" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 7303 55237 7304 55238 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 0 "a_7259_54805#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 654 54963 655 54964 l=112 w=224 "VSS" "a_n754_54859#" 224 0 "VSS" 224 19712,624 "Q22" 224 19712,624
device msubckt pfet_03v3 214 54963 215 54964 l=112 w=224 "VDD" "a_n754_54859#" 224 0 "VDD" 224 19712,624 "Q22" 224 19712,624
device msubckt pfet_03v3 -270 54963 -269 54964 l=112 w=224 "VDD" "a_n754_54859#" 224 0 "VDD" 224 19712,624 "Q22" 224 19712,624
device msubckt pfet_03v3 -754 54963 -753 54964 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 0 "a_n754_54859#" 224 11648,328 "a_n754_54227#" 224 19712,624
device msubckt pfet_03v3 3495 55237 3496 55238 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 0 "a_2527_55349#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 3011 55237 3012 55238 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 0 "a_2043_54805#" 224 19712,624 "a_2527_55349#" 224 11648,328
device msubckt pfet_03v3 2527 55237 2528 55238 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 0 "a_2043_54805#" 224 19712,624 "a_2527_55349#" 224 11648,328
device msubckt nfet_03v3 2087 55237 2088 55238 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 0 "a_2043_54805#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 8711 55453 8712 55454 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_7743_55349#" 224 19712,624
device msubckt pfet_03v3 8227 55453 8228 55454 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 0 "a_7743_55349#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 7743 55453 7744 55454 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 0 "a_7743_55349#" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 7303 55453 7304 55454 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_7259_54805#" 224 19712,624
device msubckt pfet_03v3 3495 55453 3496 55454 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_2527_55349#" 224 19712,624
device msubckt pfet_03v3 3011 55453 3012 55454 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 0 "a_2527_55349#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 2527 55453 2528 55454 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 0 "a_2527_55349#" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 2087 55453 2088 55454 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_2043_54805#" 224 19712,624
device msubckt nfet_03v3 15423 55791 15424 55792 l=112 w=224 "VSS" "D9" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 14966 55791 14967 55792 l=112 w=224 "VDD" "D9" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 13445 55593 13446 55594 l=112 w=224 "VDD" "D27G" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 12988 55593 12989 55594 l=112 w=224 "VSS" "D27G" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 17943 56025 17944 56026 l=112 w=224 "VDD" "D27G" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 14966 56007 14967 56008 l=112 w=224 "VDD" "D9" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 13445 55809 13446 55810 l=112 w=224 "VDD" "D27G" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 12988 55809 12989 55810 l=112 w=224 "VSS" "D27G" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 10925 55575 10926 55576 l=112 w=224 "VSS" "D9" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 10468 55575 10469 55576 l=112 w=224 "VDD" "D9" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 10925 55791 10926 55792 l=112 w=224 "VSS" "D9" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 10468 55791 10469 55792 l=112 w=224 "VDD" "D9" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 13445 56025 13446 56026 l=112 w=224 "VDD" "D27G" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 10468 56007 10469 56008 l=112 w=224 "VDD" "D9" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 8776 55913 8777 55914 l=112 w=224 "VDD" "a_8292_55913#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt nfet_03v3 8336 55913 8337 55914 l=112 w=224 "VSS" "a_8292_55913#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 7582 55913 7583 55914 l=112 w=224 "VDD" "a_7098_55913#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 7142 55913 7143 55914 l=112 w=224 "VSS" "a_7098_55913#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 17974 56494 17975 56495 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 0 "a_17974_56406#" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 224 11648,328
device msubckt pfet_03v3 17490 56494 17491 56495 l=112 w=224 "VDD" "D27G" 224 0 "a_17490_56406#" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 224 11648,328
device msubckt nfet_03v3 17043 56494 17044 56495 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 0 "a_17043_56406#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 15866 56476 15867 56477 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 0 "a_15866_56388#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 15419 56476 15420 56477 l=112 w=224 "VDD" "D9" 224 0 "a_15419_56388#" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 224 11648,328
device msubckt pfet_03v3 14935 56476 14936 56477 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 0 "a_14935_56388#" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 224 11648,328
device msubckt pfet_03v3 17974 56710 17975 56711 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 224 11648,328 "a_17974_56406#" 224 11648,328
device msubckt pfet_03v3 17490 56710 17491 56711 l=112 w=224 "VDD" "D27G" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 224 11648,328 "a_17490_56406#" 224 11648,328
device msubckt nfet_03v3 17043 56710 17044 56711 l=112 w=224 "VSS" "D27G" 224 0 "VSS" 224 11648,328 "a_17043_56822#" 224 11648,328
device msubckt pfet_03v3 17974 56926 17975 56927 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 0 "a_17974_56406#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 17490 56926 17491 56927 l=112 w=224 "VDD" "Q26" 224 0 "a_17490_56406#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 17043 56926 17044 56927 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 0 "a_17043_56822#" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 224 11648,328
device msubckt nfet_03v3 15866 56692 15867 56693 l=112 w=224 "VSS" "D9" 224 0 "VSS" 224 11648,328 "a_15866_56804#" 224 11648,328
device msubckt pfet_03v3 15419 56692 15420 56693 l=112 w=224 "VDD" "D9" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 224 11648,328 "a_15419_56388#" 224 11648,328
device msubckt pfet_03v3 14935 56692 14936 56693 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 224 11648,328 "a_14935_56388#" 224 11648,328
device msubckt pfet_03v3 13476 56494 13477 56495 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 0 "a_13476_56406#" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 224 11648,328
device msubckt pfet_03v3 12992 56494 12993 56495 l=112 w=224 "VDD" "D27G" 224 0 "a_12992_56406#" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 224 11648,328
device msubckt nfet_03v3 12545 56494 12546 56495 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 0 "a_12545_56406#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 8776 56129 8777 56130 l=112 w=224 "VDD" "a_8292_55913#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 5448 55999 5449 56000 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 7582 56129 7583 56130 l=112 w=224 "VDD" "a_7098_55913#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 5448 56215 5449 56216 l=112 w=224 "VSS" "a_4935_56558#" 224 0 "VSS" 224 11648,328 "a_5448_56327#" 224 11648,328
device msubckt nfet_03v3 11368 56476 11369 56477 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 0 "a_11368_56388#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 10921 56476 10922 56477 l=112 w=224 "VDD" "D9" 224 0 "a_10921_56388#" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 224 11648,328
device msubckt pfet_03v3 10437 56476 10438 56477 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 0 "a_10437_56388#" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 224 11648,328
device msubckt nfet_03v3 15866 56908 15867 56909 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 0 "a_15866_56804#" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 224 11648,328
device msubckt pfet_03v3 15419 56908 15420 56909 l=112 w=224 "VDD" "Q22" 224 0 "a_15419_56388#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 14935 56908 14936 56909 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 0 "a_14935_56388#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 13476 56710 13477 56711 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 224 11648,328 "a_13476_56406#" 224 11648,328
device msubckt pfet_03v3 12992 56710 12993 56711 l=112 w=224 "VDD" "D27G" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 224 11648,328 "a_12992_56406#" 224 11648,328
device msubckt nfet_03v3 12545 56710 12546 56711 l=112 w=224 "VSS" "D27G" 224 0 "VSS" 224 11648,328 "a_12545_56822#" 224 11648,328
device msubckt pfet_03v3 17974 57142 17975 57143 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_17974_56406#" 224 19712,624
device msubckt pfet_03v3 17490 57142 17491 57143 l=112 w=224 "VDD" "Q26" 224 0 "VDD" 224 11648,328 "a_17490_56406#" 224 19712,624
device msubckt nfet_03v3 17043 57142 17044 57143 l=112 w=224 "VSS" "Q26" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.OUT" 224 11648,328 "a_17043_56406#" 224 19712,624
device msubckt nfet_03v3 15866 57124 15867 57125 l=112 w=224 "VSS" "Q22" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.OUT" 224 11648,328 "a_15866_56388#" 224 19712,624
device msubckt pfet_03v3 15419 57124 15420 57125 l=112 w=224 "VDD" "Q22" 224 0 "VDD" 224 11648,328 "a_15419_56388#" 224 19712,624
device msubckt pfet_03v3 14935 57124 14936 57125 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_14935_56388#" 224 19712,624
device msubckt pfet_03v3 13476 56926 13477 56927 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 0 "a_13476_56406#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 12992 56926 12993 56927 l=112 w=224 "VDD" "Q26" 224 0 "a_12992_56406#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 12545 56926 12546 56927 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 0 "a_12545_56822#" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 224 11648,328
device msubckt nfet_03v3 11368 56692 11369 56693 l=112 w=224 "VSS" "D9" 224 0 "VSS" 224 11648,328 "a_11368_56804#" 224 11648,328
device msubckt pfet_03v3 10921 56692 10922 56693 l=112 w=224 "VDD" "D9" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 224 11648,328 "a_10921_56388#" 224 11648,328
device msubckt pfet_03v3 10437 56692 10438 56693 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 224 11648,328 "a_10437_56388#" 224 11648,328
device msubckt pfet_03v3 8776 56345 8777 56346 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 224 0 "VDD" 224 11648,328 "a_8292_55913#" 224 11648,328
device msubckt nfet_03v3 8336 56345 8337 56346 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 0 "a_8292_55913#" 224 19712,624 "a_8336_56457#" 224 11648,328
device msubckt pfet_03v3 8776 56561 8777 56562 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 224 0 "a_8292_55913#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 8336 56561 8337 56562 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 224 0 "a_8336_56457#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 11368 56908 11369 56909 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 0 "a_11368_56804#" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 224 11648,328
device msubckt pfet_03v3 10921 56908 10922 56909 l=112 w=224 "VDD" "Q22" 224 0 "a_10921_56388#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 10437 56908 10438 56909 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 0 "a_10437_56388#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 8776 56777 8777 56778 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_8292_55913#" 224 11648,328
device msubckt nfet_03v3 8336 56777 8337 56778 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 224 0 "VSS" 224 11648,328 "a_8336_56457#" 224 11648,328
device msubckt pfet_03v3 7582 56345 7583 56346 l=112 w=224 "VDD" "D11" 224 0 "VDD" 224 11648,328 "a_7098_55913#" 224 11648,328
device msubckt nfet_03v3 7142 56345 7143 56346 l=112 w=224 "VSS" "7b_divider_magic_1.LD" 224 0 "a_7098_55913#" 224 19712,624 "a_7142_56457#" 224 11648,328
device msubckt pfet_03v3 7582 56561 7583 56562 l=112 w=224 "VDD" "D11" 224 0 "a_7098_55913#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 7142 56561 7143 56562 l=112 w=224 "VSS" "D11" 224 0 "a_7142_56457#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 8776 56993 8777 56994 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 0 "a_8292_55913#" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 8336 56993 8337 56994 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 0 "a_8336_56457#" 224 11648,328 "a_8292_55913#" 224 19712,624
device msubckt pfet_03v3 7582 56777 7583 56778 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "VDD" 224 11648,328 "a_7098_55913#" 224 11648,328
device msubckt nfet_03v3 7142 56777 7143 56778 l=112 w=224 "VSS" "D11" 224 0 "VSS" 224 11648,328 "a_7142_56457#" 224 11648,328
device msubckt pfet_03v3 7582 56993 7583 56994 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "a_7098_55913#" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 7142 56993 7143 56994 l=112 w=224 "VSS" "7b_divider_magic_1.LD" 224 0 "a_7142_56457#" 224 11648,328 "a_7098_55913#" 224 19712,624
device msubckt pfet_03v3 13476 57142 13477 57143 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_13476_56406#" 224 19712,624
device msubckt pfet_03v3 12992 57142 12993 57143 l=112 w=224 "VDD" "Q26" 224 0 "VDD" 224 11648,328 "a_12992_56406#" 224 19712,624
device msubckt nfet_03v3 12545 57142 12546 57143 l=112 w=224 "VSS" "Q26" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.OUT" 224 11648,328 "a_12545_56406#" 224 19712,624
device msubckt nfet_03v3 11368 57124 11369 57125 l=112 w=224 "VSS" "Q22" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.OUT" 224 11648,328 "a_11368_56388#" 224 19712,624
device msubckt pfet_03v3 10921 57124 10922 57125 l=112 w=224 "VDD" "Q22" 224 0 "VDD" 224 11648,328 "a_10921_56388#" 224 19712,624
device msubckt pfet_03v3 10437 57124 10438 57125 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_10437_56388#" 224 19712,624
device msubckt nfet_03v3 5448 56431 5449 56432 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "a_5448_56327#" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 224 11648,328
device msubckt pfet_03v3 5002 56342 5003 56343 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 4518 56342 4519 56343 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.Q" 224 19712,624 "VDD" 224 19712,624
device msubckt nfet_03v3 5448 56647 5449 56648 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 224 11648,328 "a_5448_56327#" 224 11648,328
device msubckt pfet_03v3 5002 56558 5003 56559 l=112 w=224 "VDD" "a_4935_56558#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 224 11648,328
device msubckt nfet_03v3 5448 56863 5449 56864 l=112 w=224 "VSS" "a_4935_56558#" 224 0 "a_5448_56327#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 5002 56774 5003 56775 l=112 w=224 "VDD" "a_4935_56558#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 3560 55913 3561 55914 l=112 w=224 "VDD" "a_3076_55913#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt nfet_03v3 3120 55913 3121 55914 l=112 w=224 "VSS" "a_3076_55913#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 2366 55913 2367 55914 l=112 w=224 "VDD" "a_1882_55913#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 1926 55913 1927 55914 l=112 w=224 "VSS" "a_1882_55913#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 3560 56129 3561 56130 l=112 w=224 "VDD" "a_3076_55913#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 232 55999 233 56000 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 2366 56129 2367 56130 l=112 w=224 "VDD" "a_1882_55913#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 232 56215 233 56216 l=112 w=224 "VSS" "a_n281_56558#" 224 0 "VSS" 224 11648,328 "a_232_56327#" 224 11648,328
device msubckt pfet_03v3 3560 56345 3561 56346 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 224 0 "VDD" 224 11648,328 "a_3076_55913#" 224 11648,328
device msubckt nfet_03v3 3120 56345 3121 56346 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 0 "a_3076_55913#" 224 19712,624 "a_3120_56457#" 224 11648,328
device msubckt pfet_03v3 3560 56561 3561 56562 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 224 0 "a_3076_55913#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 3120 56561 3121 56562 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 224 0 "a_3120_56457#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 4518 56802 4519 56803 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "a_4518_56714#" 224 19712,624 "a_4518_56914#" 224 11648,328
device msubckt pfet_03v3 17943 57640 17944 57641 l=112 w=224 "VDD" "Q26" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 14966 57622 14967 57623 l=112 w=224 "VDD" "Q22" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 8755 57453 8756 57454 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 8395 57453 8396 57454 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 7955 57453 7956 57454 l=112 w=224 "VSS" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 17943 57856 17944 57857 l=112 w=224 "VDD" "Q26" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 17486 57856 17487 57857 l=112 w=224 "VSS" "Q26" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 17943 58072 17944 58073 l=112 w=224 "VDD" "Q26" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 17486 58072 17487 58073 l=112 w=224 "VSS" "Q26" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 15423 57838 15424 57839 l=112 w=224 "VSS" "Q22" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 14966 57838 14967 57839 l=112 w=224 "VDD" "Q22" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 13445 57640 13446 57641 l=112 w=224 "VDD" "Q26" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 10468 57622 10469 57623 l=112 w=224 "VDD" "Q22" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 5448 57079 5449 57080 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "VSS" 224 11648,328 "a_5448_57191#" 224 11648,328
device msubckt pfet_03v3 4518 57018 4519 57019 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "a_4518_56914#" 224 11648,328 "a_4518_56714#" 224 11648,328
device msubckt pfet_03v3 8755 57669 8756 57670 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 8395 57669 8396 57670 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 7955 57669 7956 57670 l=112 w=224 "VSS" "7b_divider_magic_1.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 15423 58054 15424 58055 l=112 w=224 "VSS" "Q22" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 14966 58054 14967 58055 l=112 w=224 "VDD" "Q22" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 13445 57856 13446 57857 l=112 w=224 "VDD" "Q26" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 12988 57856 12989 57857 l=112 w=224 "VSS" "Q26" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 17943 58288 17944 58289 l=112 w=224 "VDD" "Q26" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 14966 58270 14967 58271 l=112 w=224 "VDD" "Q22" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 13445 58072 13446 58073 l=112 w=224 "VDD" "Q26" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 12988 58072 12989 58073 l=112 w=224 "VSS" "Q26" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 10925 57838 10926 57839 l=112 w=224 "VSS" "Q22" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 10468 57838 10469 57839 l=112 w=224 "VDD" "Q22" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 10925 58054 10926 58055 l=112 w=224 "VSS" "Q22" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 10468 58054 10469 58055 l=112 w=224 "VDD" "Q22" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 5448 57295 5449 57296 l=112 w=224 "VSS" "a_4518_56714#" 224 0 "a_5448_57191#" 224 11648,328 "a_4935_56558#" 224 11648,328
device msubckt pfet_03v3 5002 57234 5003 57235 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "a_4518_56714#" 224 19712,624 "a_4518_56914#" 224 11648,328
device msubckt pfet_03v3 4518 57234 4519 57235 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "a_4518_56714#" 224 11648,328 "a_4518_56914#" 224 11648,328
device msubckt pfet_03v3 3560 56777 3561 56778 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_3076_55913#" 224 11648,328
device msubckt nfet_03v3 3120 56777 3121 56778 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 224 0 "VSS" 224 11648,328 "a_3120_56457#" 224 11648,328
device msubckt pfet_03v3 2366 56345 2367 56346 l=112 w=224 "VDD" "D27G" 224 0 "VDD" 224 11648,328 "a_1882_55913#" 224 11648,328
device msubckt nfet_03v3 1926 56345 1927 56346 l=112 w=224 "VSS" "7b_divider_magic_1.LD" 224 0 "a_1882_55913#" 224 19712,624 "a_1926_56457#" 224 11648,328
device msubckt pfet_03v3 2366 56561 2367 56562 l=112 w=224 "VDD" "D27G" 224 0 "a_1882_55913#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 1926 56561 1927 56562 l=112 w=224 "VSS" "D27G" 224 0 "a_1926_56457#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 3560 56993 3561 56994 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 0 "a_3076_55913#" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 3120 56993 3121 56994 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 0 "a_3120_56457#" 224 11648,328 "a_3076_55913#" 224 19712,624
device msubckt pfet_03v3 2366 56777 2367 56778 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "VDD" 224 11648,328 "a_1882_55913#" 224 11648,328
device msubckt nfet_03v3 1926 56777 1927 56778 l=112 w=224 "VSS" "D27G" 224 0 "VSS" 224 11648,328 "a_1926_56457#" 224 11648,328
device msubckt pfet_03v3 2366 56993 2367 56994 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "a_1882_55913#" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 1926 56993 1927 56994 l=112 w=224 "VSS" "7b_divider_magic_1.LD" 224 0 "a_1926_56457#" 224 11648,328 "a_1882_55913#" 224 19712,624
device msubckt nfet_03v3 232 56431 233 56432 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "a_232_56327#" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" 224 11648,328
device msubckt pfet_03v3 -214 56342 -213 56343 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 -698 56342 -697 56343 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.Q" 224 19712,624 "VDD" 224 19712,624
device msubckt nfet_03v3 232 56647 233 56648 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" 224 11648,328 "a_232_56327#" 224 11648,328
device msubckt pfet_03v3 -214 56558 -213 56559 l=112 w=224 "VDD" "a_n281_56558#" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" 224 11648,328
device msubckt nfet_03v3 232 56863 233 56864 l=112 w=224 "VSS" "a_n281_56558#" 224 0 "a_232_56327#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 -214 56774 -213 56775 l=112 w=224 "VDD" "a_n281_56558#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 -698 56802 -697 56803 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "a_n698_56714#" 224 19712,624 "a_n698_56914#" 224 11648,328
device msubckt nfet_03v3 5448 57511 5449 57512 l=112 w=224 "VSS" "a_4518_56714#" 224 0 "a_4935_56558#" 224 11648,328 "a_5448_57191#" 224 11648,328
device msubckt pfet_03v3 5002 57450 5003 57451 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 0 "a_4518_56914#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 4518 57450 4519 57451 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 0 "a_4518_56914#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 5448 57727 5449 57728 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "a_5448_57191#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 8755 57885 8756 57886 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 8395 57885 8396 57886 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 7955 57885 7956 57886 l=112 w=224 "VSS" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 5002 57666 5003 57667 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "VDD" 224 11648,328 "a_4935_56558#" 224 11648,328
device msubckt pfet_03v3 4518 57666 4519 57667 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_4518_56914#" 224 11648,328
device msubckt nfet_03v3 5448 57943 5449 57944 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 0 "VSS" 224 11648,328 "a_4518_56714#" 224 19712,624
device msubckt pfet_03v3 5002 57882 5003 57883 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "a_4935_56558#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 4518 57882 4519 57883 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 0 "a_4518_56914#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 3539 57453 3540 57454 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 3179 57453 3180 57454 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 2739 57453 2740 57454 l=112 w=224 "VSS" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 232 57079 233 57080 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "VSS" 224 11648,328 "a_232_57191#" 224 11648,328
device msubckt pfet_03v3 -698 57018 -697 57019 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "a_n698_56914#" 224 11648,328 "a_n698_56714#" 224 11648,328
device msubckt pfet_03v3 3539 57669 3540 57670 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 3179 57669 3180 57670 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 2739 57669 2740 57670 l=112 w=224 "VSS" "7b_divider_magic_1.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 232 57295 233 57296 l=112 w=224 "VSS" "a_n698_56714#" 224 0 "a_232_57191#" 224 11648,328 "a_n281_56558#" 224 11648,328
device msubckt pfet_03v3 -214 57234 -213 57235 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "a_n698_56714#" 224 19712,624 "a_n698_56914#" 224 11648,328
device msubckt pfet_03v3 -698 57234 -697 57235 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "a_n698_56714#" 224 11648,328 "a_n698_56914#" 224 11648,328
device msubckt nfet_03v3 232 57511 233 57512 l=112 w=224 "VSS" "a_n698_56714#" 224 0 "a_n281_56558#" 224 11648,328 "a_232_57191#" 224 11648,328
device msubckt pfet_03v3 -214 57450 -213 57451 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 0 "a_n698_56914#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 -698 57450 -697 57451 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 0 "a_n698_56914#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 232 57727 233 57728 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "a_232_57191#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 3539 57885 3540 57886 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 3179 57885 3180 57886 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 2739 57885 2740 57886 l=112 w=224 "VSS" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 -214 57666 -213 57667 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "VDD" 224 11648,328 "a_n281_56558#" 224 11648,328
device msubckt pfet_03v3 -698 57666 -697 57667 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_n698_56914#" 224 11648,328
device msubckt nfet_03v3 232 57943 233 57944 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 0 "VSS" 224 11648,328 "a_n698_56714#" 224 19712,624
device msubckt pfet_03v3 -214 57882 -213 57883 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "a_n281_56558#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 -698 57882 -697 57883 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 0 "a_n698_56914#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 13445 58288 13446 58289 l=112 w=224 "VDD" "Q26" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 10468 58270 10469 58271 l=112 w=224 "VDD" "Q22" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 17943 58872 17944 58873 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 14966 58854 14967 58855 l=112 w=224 "VDD" "D10" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 17943 59088 17944 59089 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 17486 59088 17487 59089 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 17943 59304 17944 59305 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 17486 59304 17487 59305 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 15423 59070 15424 59071 l=112 w=224 "VSS" "D10" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 14966 59070 14967 59071 l=112 w=224 "VDD" "D10" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 13445 58872 13446 58873 l=112 w=224 "VDD" "D7" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 10468 58854 10469 58855 l=112 w=224 "VDD" "D10" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 15423 59286 15424 59287 l=112 w=224 "VSS" "D10" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 14966 59286 14967 59287 l=112 w=224 "VDD" "D10" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 13445 59088 13446 59089 l=112 w=224 "VDD" "D7" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 12988 59088 12989 59089 l=112 w=224 "VSS" "D7" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 17943 59520 17944 59521 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 14966 59502 14967 59503 l=112 w=224 "VDD" "D10" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 13445 59304 13446 59305 l=112 w=224 "VDD" "D7" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 12988 59304 12989 59305 l=112 w=224 "VSS" "D7" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 10925 59070 10926 59071 l=112 w=224 "VSS" "D10" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 10468 59070 10469 59071 l=112 w=224 "VDD" "D10" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 8711 58781 8712 58782 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 0 "a_7743_59325#" 224 19712,624 "a_7259_58781#" 224 11648,328
device msubckt pfet_03v3 8227 58781 8228 58782 l=112 w=224 "VDD" "a_7259_58781#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 7743 58781 7744 58782 l=112 w=224 "VDD" "a_7259_58781#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 19712,624 "VDD" 224 19712,624
device msubckt nfet_03v3 7303 58781 7304 58782 l=112 w=224 "VSS" "a_7259_58781#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 5871 58781 5872 58782 l=112 w=224 "VSS" "a_4463_58893#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 5431 58781 5432 58782 l=112 w=224 "VDD" "a_4463_58893#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 4947 58781 4948 58782 l=112 w=224 "VDD" "a_4463_58893#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 4463 58781 4464 58782 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 0 "a_4463_58693#" 224 19712,624 "a_4463_58893#" 224 11648,328
device msubckt nfet_03v3 10925 59286 10926 59287 l=112 w=224 "VSS" "D10" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 10468 59286 10469 59287 l=112 w=224 "VDD" "D10" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 8711 58997 8712 58998 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 0 "a_7259_58781#" 224 11648,328 "a_7743_59325#" 224 11648,328
device msubckt pfet_03v3 8711 59213 8712 59214 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 0 "a_7743_59325#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 8227 59213 8228 59214 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 0 "a_7259_58781#" 224 19712,624 "a_7743_59325#" 224 11648,328
device msubckt pfet_03v3 7743 59213 7744 59214 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 0 "a_7259_58781#" 224 19712,624 "a_7743_59325#" 224 11648,328
device msubckt pfet_03v3 13445 59520 13446 59521 l=112 w=224 "VDD" "D7" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 10468 59502 10469 59503 l=112 w=224 "VDD" "D10" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 7303 59213 7304 59214 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 0 "a_7259_58781#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 4463 58997 4464 58998 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 0 "a_4463_58893#" 224 11648,328 "a_4463_58693#" 224 11648,328
device msubckt pfet_03v3 3495 58781 3496 58782 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 0 "a_2527_59325#" 224 19712,624 "a_2043_58781#" 224 11648,328
device msubckt pfet_03v3 3011 58781 3012 58782 l=112 w=224 "VDD" "a_2043_58781#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 2527 58781 2528 58782 l=112 w=224 "VDD" "a_2043_58781#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 19712,624 "VDD" 224 19712,624
device msubckt nfet_03v3 2087 58781 2088 58782 l=112 w=224 "VSS" "a_2043_58781#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 655 58781 656 58782 l=112 w=224 "VSS" "a_n753_58893#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 215 58781 216 58782 l=112 w=224 "VDD" "a_n753_58893#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 -269 58781 -268 58782 l=112 w=224 "VDD" "a_n753_58893#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 -753 58781 -752 58782 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 0 "a_n753_58693#" 224 19712,624 "a_n753_58893#" 224 11648,328
device msubckt pfet_03v3 3495 58997 3496 58998 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 0 "a_2043_58781#" 224 11648,328 "a_2527_59325#" 224 11648,328
device msubckt nfet_03v3 5871 59213 5872 59214 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 0 "a_4463_58893#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 5431 59213 5432 59214 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 0 "a_4463_58893#" 224 19712,624 "a_4463_58693#" 224 11648,328
device msubckt pfet_03v3 4947 59213 4948 59214 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 0 "a_4463_58893#" 224 19712,624 "a_4463_58693#" 224 11648,328
device msubckt pfet_03v3 4463 59213 4464 59214 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 0 "a_4463_58693#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 3495 59213 3496 59214 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 0 "a_2527_59325#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 3011 59213 3012 59214 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 0 "a_2043_58781#" 224 19712,624 "a_2527_59325#" 224 11648,328
device msubckt pfet_03v3 2527 59213 2528 59214 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 0 "a_2043_58781#" 224 19712,624 "a_2527_59325#" 224 11648,328
device msubckt pfet_03v3 8711 59429 8712 59430 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_7743_59325#" 224 19712,624
device msubckt pfet_03v3 8227 59429 8228 59430 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 0 "a_7743_59325#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 7743 59429 7744 59430 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 0 "a_7743_59325#" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 7303 59429 7304 59430 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_7259_58781#" 224 19712,624
device msubckt nfet_03v3 5871 59429 5872 59430 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_4463_58893#" 224 19712,624
device msubckt pfet_03v3 5431 59429 5432 59430 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 0 "a_4463_58693#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 4947 59429 4948 59430 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 0 "a_4463_58693#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 4463 59429 4464 59430 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_4463_58693#" 224 19712,624
device msubckt nfet_03v3 2087 59213 2088 59214 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 0 "a_2043_58781#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 -753 58997 -752 58998 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 0 "a_n753_58893#" 224 11648,328 "a_n753_58693#" 224 11648,328
device msubckt nfet_03v3 655 59213 656 59214 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 0 "a_n753_58893#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 215 59213 216 59214 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 0 "a_n753_58893#" 224 19712,624 "a_n753_58693#" 224 11648,328
device msubckt pfet_03v3 -269 59213 -268 59214 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 0 "a_n753_58893#" 224 19712,624 "a_n753_58693#" 224 11648,328
device msubckt pfet_03v3 -753 59213 -752 59214 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 0 "a_n753_58693#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 3495 59429 3496 59430 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_2527_59325#" 224 19712,624
device msubckt pfet_03v3 3011 59429 3012 59430 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 0 "a_2527_59325#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 2527 59429 2528 59430 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 0 "a_2527_59325#" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 2087 59429 2088 59430 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_2043_58781#" 224 19712,624
device msubckt nfet_03v3 655 59429 656 59430 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_n753_58893#" 224 19712,624
device msubckt pfet_03v3 215 59429 216 59430 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 0 "a_n753_58693#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 -269 59429 -268 59430 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 0 "a_n753_58693#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 -753 59429 -752 59430 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_n753_58693#" 224 19712,624
device msubckt pfet_03v3 17974 59989 17975 59990 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 0 "a_17974_59901#" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" 224 11648,328
device msubckt pfet_03v3 17490 59989 17491 59990 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" 224 0 "a_17490_59901#" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" 224 11648,328
device msubckt nfet_03v3 17043 59989 17044 59990 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 0 "a_17043_59901#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 15866 59971 15867 59972 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 0 "a_15866_59883#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 15419 59971 15420 59972 l=112 w=224 "VDD" "D10" 224 0 "a_15419_59883#" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 14935 59971 14936 59972 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 0 "a_14935_59883#" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 17974 60205 17975 60206 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" 224 11648,328 "a_17974_59901#" 224 11648,328
device msubckt pfet_03v3 17490 60205 17491 60206 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" 224 11648,328 "a_17490_59901#" 224 11648,328
device msubckt nfet_03v3 17043 60205 17044 60206 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.B" 224 0 "VSS" 224 11648,328 "a_17043_60317#" 224 11648,328
device msubckt pfet_03v3 17974 60421 17975 60422 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 0 "a_17974_59901#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 17490 60421 17491 60422 l=112 w=224 "VDD" "Q27" 224 0 "a_17490_59901#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 17043 60421 17044 60422 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 0 "a_17043_60317#" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" 224 11648,328
device msubckt nfet_03v3 15866 60187 15867 60188 l=112 w=224 "VSS" "D10" 224 0 "VSS" 224 11648,328 "a_15866_60299#" 224 11648,328
device msubckt pfet_03v3 15419 60187 15420 60188 l=112 w=224 "VDD" "D10" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" 224 11648,328 "a_15419_59883#" 224 11648,328
device msubckt pfet_03v3 14935 60187 14936 60188 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" 224 11648,328 "a_14935_59883#" 224 11648,328
device msubckt pfet_03v3 13476 59989 13477 59990 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 0 "a_13476_59901#" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 224 11648,328
device msubckt pfet_03v3 12992 59989 12993 59990 l=112 w=224 "VDD" "D7" 224 0 "a_12992_59901#" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 224 11648,328
device msubckt nfet_03v3 12545 59989 12546 59990 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 0 "a_12545_59901#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 11368 59971 11369 59972 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 0 "a_11368_59883#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 10921 59971 10922 59972 l=112 w=224 "VDD" "D10" 224 0 "a_10921_59883#" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 10437 59971 10438 59972 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 0 "a_10437_59883#" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 15866 60403 15867 60404 l=112 w=224 "VSS" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 0 "a_15866_60299#" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 15419 60403 15420 60404 l=112 w=224 "VDD" "Q23" 224 0 "a_15419_59883#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 14935 60403 14936 60404 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 0 "a_14935_59883#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 13476 60205 13477 60206 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 224 11648,328 "a_13476_59901#" 224 11648,328
device msubckt pfet_03v3 12992 60205 12993 60206 l=112 w=224 "VDD" "D7" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 224 11648,328 "a_12992_59901#" 224 11648,328
device msubckt nfet_03v3 12545 60205 12546 60206 l=112 w=224 "VSS" "D7" 224 0 "VSS" 224 11648,328 "a_12545_60317#" 224 11648,328
device msubckt pfet_03v3 17974 60637 17975 60638 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_17974_59901#" 224 19712,624
device msubckt pfet_03v3 17490 60637 17491 60638 l=112 w=224 "VDD" "Q27" 224 0 "VDD" 224 11648,328 "a_17490_59901#" 224 19712,624
device msubckt nfet_03v3 17043 60637 17044 60638 l=112 w=224 "VSS" "Q27" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.OUT" 224 11648,328 "a_17043_59901#" 224 19712,624
device msubckt nfet_03v3 15866 60619 15867 60620 l=112 w=224 "VSS" "Q23" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.OUT" 224 11648,328 "a_15866_59883#" 224 19712,624
device msubckt pfet_03v3 15419 60619 15420 60620 l=112 w=224 "VDD" "Q23" 224 0 "VDD" 224 11648,328 "a_15419_59883#" 224 19712,624
device msubckt pfet_03v3 14935 60619 14936 60620 l=112 w=224 "VDD" "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_14935_59883#" 224 19712,624
device msubckt pfet_03v3 13476 60421 13477 60422 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 0 "a_13476_59901#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 12992 60421 12993 60422 l=112 w=224 "VDD" "Q27" 224 0 "a_12992_59901#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 12545 60421 12546 60422 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 0 "a_12545_60317#" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 224 11648,328
device msubckt nfet_03v3 11368 60187 11369 60188 l=112 w=224 "VSS" "D10" 224 0 "VSS" 224 11648,328 "a_11368_60299#" 224 11648,328
device msubckt pfet_03v3 10921 60187 10922 60188 l=112 w=224 "VDD" "D10" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 224 11648,328 "a_10921_59883#" 224 11648,328
device msubckt pfet_03v3 10437 60187 10438 60188 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 224 11648,328 "a_10437_59883#" 224 11648,328
device msubckt pfet_03v3 8776 59889 8777 59890 l=112 w=224 "VDD" "a_8292_59889#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt nfet_03v3 8336 59889 8337 59890 l=112 w=224 "VSS" "a_8292_59889#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 7582 59889 7583 59890 l=112 w=224 "VDD" "a_7098_59889#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 7142 59889 7143 59890 l=112 w=224 "VSS" "a_7098_59889#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 6032 59889 6033 59890 l=112 w=224 "VSS" "a_5525_59889#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 5592 59889 5593 59890 l=112 w=224 "VDD" "a_5525_59889#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 4838 59889 4839 59890 l=112 w=224 "VSS" "a_4331_59889#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 4398 59889 4399 59890 l=112 w=224 "VDD" "a_4331_59889#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 8776 60105 8777 60106 l=112 w=224 "VDD" "a_8292_59889#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 7582 60105 7583 60106 l=112 w=224 "VDD" "a_7098_59889#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 11368 60403 11369 60404 l=112 w=224 "VSS" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 0 "a_11368_60299#" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 10921 60403 10922 60404 l=112 w=224 "VDD" "Q23" 224 0 "a_10921_59883#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 10437 60403 10438 60404 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 0 "a_10437_59883#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 5592 60105 5593 60106 l=112 w=224 "VDD" "a_5525_59889#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 3560 59889 3561 59890 l=112 w=224 "VDD" "a_3076_59889#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt nfet_03v3 3120 59889 3121 59890 l=112 w=224 "VSS" "a_3076_59889#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 2366 59889 2367 59890 l=112 w=224 "VDD" "a_1882_59889#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 1926 59889 1927 59890 l=112 w=224 "VSS" "a_1882_59889#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 816 59889 817 59890 l=112 w=224 "VSS" "a_309_59889#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 376 59889 377 59890 l=112 w=224 "VDD" "a_309_59889#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 -378 59889 -377 59890 l=112 w=224 "VSS" "a_n885_59889#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 -818 59889 -817 59890 l=112 w=224 "VDD" "a_n885_59889#" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 4398 60105 4399 60106 l=112 w=224 "VDD" "a_4331_59889#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 3560 60105 3561 60106 l=112 w=224 "VDD" "a_3076_59889#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 2366 60105 2367 60106 l=112 w=224 "VDD" "a_1882_59889#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 13476 60637 13477 60638 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_13476_59901#" 224 19712,624
device msubckt pfet_03v3 12992 60637 12993 60638 l=112 w=224 "VDD" "Q27" 224 0 "VDD" 224 11648,328 "a_12992_59901#" 224 19712,624
device msubckt nfet_03v3 12545 60637 12546 60638 l=112 w=224 "VSS" "Q27" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.OUT" 224 11648,328 "a_12545_59901#" 224 19712,624
device msubckt nfet_03v3 11368 60619 11369 60620 l=112 w=224 "VSS" "Q23" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.OUT" 224 11648,328 "a_11368_59883#" 224 19712,624
device msubckt pfet_03v3 10921 60619 10922 60620 l=112 w=224 "VDD" "Q23" 224 0 "VDD" 224 11648,328 "a_10921_59883#" 224 19712,624
device msubckt pfet_03v3 10437 60619 10438 60620 l=112 w=224 "VDD" "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_10437_59883#" 224 19712,624
device msubckt pfet_03v3 8776 60321 8777 60322 l=112 w=224 "VDD" "Q24" 224 0 "VDD" 224 11648,328 "a_8292_59889#" 224 11648,328
device msubckt nfet_03v3 8336 60321 8337 60322 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 0 "a_8292_59889#" 224 19712,624 "a_8336_60433#" 224 11648,328
device msubckt pfet_03v3 8776 60537 8777 60538 l=112 w=224 "VDD" "Q24" 224 0 "a_8292_59889#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 8336 60537 8337 60538 l=112 w=224 "VSS" "Q24" 224 0 "a_8336_60433#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 8776 60753 8777 60754 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_8292_59889#" 224 11648,328
device msubckt nfet_03v3 8336 60753 8337 60754 l=112 w=224 "VSS" "Q24" 224 0 "VSS" 224 11648,328 "a_8336_60433#" 224 11648,328
device msubckt pfet_03v3 7582 60321 7583 60322 l=112 w=224 "VDD" "F_IN" 224 0 "VDD" 224 11648,328 "a_7098_59889#" 224 11648,328
device msubckt nfet_03v3 7142 60321 7143 60322 l=112 w=224 "VSS" "7b_divider_magic_1.LD" 224 0 "a_7098_59889#" 224 19712,624 "a_7142_60433#" 224 11648,328
device msubckt pfet_03v3 7582 60537 7583 60538 l=112 w=224 "VDD" "F_IN" 224 0 "a_7098_59889#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 7142 60537 7143 60538 l=112 w=224 "VSS" "F_IN" 224 0 "a_7142_60433#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 17943 61135 17944 61136 l=112 w=224 "VDD" "Q27" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 14966 61117 14967 61118 l=112 w=224 "VDD" "Q23" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 8776 60969 8777 60970 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 0 "a_8292_59889#" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 8336 60969 8337 60970 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 0 "a_8336_60433#" 224 11648,328 "a_8292_59889#" 224 19712,624
device msubckt pfet_03v3 7582 60753 7583 60754 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "VDD" 224 11648,328 "a_7098_59889#" 224 11648,328
device msubckt nfet_03v3 7142 60753 7143 60754 l=112 w=224 "VSS" "F_IN" 224 0 "VSS" 224 11648,328 "a_7142_60433#" 224 11648,328
device msubckt nfet_03v3 6032 60321 6033 60322 l=112 w=224 "VSS" "7b_divider_magic_1.LD" 224 0 "a_5525_59889#" 224 19712,624 "a_6032_60433#" 224 11648,328
device msubckt pfet_03v3 5592 60321 5593 60322 l=112 w=224 "VDD" "D11" 224 0 "VDD" 224 11648,328 "a_5525_59889#" 224 11648,328
device msubckt pfet_03v3 7582 60969 7583 60970 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "a_7098_59889#" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 7142 60969 7143 60970 l=112 w=224 "VSS" "7b_divider_magic_1.LD" 224 0 "a_7142_60433#" 224 11648,328 "a_7098_59889#" 224 19712,624
device msubckt nfet_03v3 6032 60537 6033 60538 l=112 w=224 "VSS" "D11" 224 0 "a_6032_60433#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 5592 60537 5593 60538 l=112 w=224 "VDD" "D11" 224 0 "a_5525_59889#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 4838 60321 4839 60322 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 0 "a_4331_59889#" 224 19712,624 "a_4838_60433#" 224 11648,328
device msubckt pfet_03v3 4398 60321 4399 60322 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 224 0 "VDD" 224 11648,328 "a_4331_59889#" 224 11648,328
device msubckt nfet_03v3 6032 60753 6033 60754 l=112 w=224 "VSS" "D11" 224 0 "VSS" 224 11648,328 "a_6032_60433#" 224 11648,328
device msubckt pfet_03v3 5592 60753 5593 60754 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "VDD" 224 11648,328 "a_5525_59889#" 224 11648,328
device msubckt nfet_03v3 6032 60969 6033 60970 l=112 w=224 "VSS" "7b_divider_magic_1.LD" 224 0 "a_6032_60433#" 224 11648,328 "a_5525_59889#" 224 19712,624
device msubckt pfet_03v3 5592 60969 5593 60970 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "a_5525_59889#" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 4838 60537 4839 60538 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 224 0 "a_4838_60433#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 4398 60537 4399 60538 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 224 0 "a_4331_59889#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 376 60105 377 60106 l=112 w=224 "VDD" "a_309_59889#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 -818 60105 -817 60106 l=112 w=224 "VDD" "a_n885_59889#" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 3560 60321 3561 60322 l=112 w=224 "VDD" "Q26" 224 0 "VDD" 224 11648,328 "a_3076_59889#" 224 11648,328
device msubckt nfet_03v3 3120 60321 3121 60322 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 0 "a_3076_59889#" 224 19712,624 "a_3120_60433#" 224 11648,328
device msubckt pfet_03v3 3560 60537 3561 60538 l=112 w=224 "VDD" "Q26" 224 0 "a_3076_59889#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 3120 60537 3121 60538 l=112 w=224 "VSS" "Q26" 224 0 "a_3120_60433#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 4838 60753 4839 60754 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.QB" 224 0 "VSS" 224 11648,328 "a_4838_60433#" 224 11648,328
device msubckt pfet_03v3 4398 60753 4399 60754 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_4331_59889#" 224 11648,328
device msubckt pfet_03v3 3560 60753 3561 60754 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_3076_59889#" 224 11648,328
device msubckt nfet_03v3 3120 60753 3121 60754 l=112 w=224 "VSS" "Q26" 224 0 "VSS" 224 11648,328 "a_3120_60433#" 224 11648,328
device msubckt nfet_03v3 4838 60969 4839 60970 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 0 "a_4838_60433#" 224 11648,328 "a_4331_59889#" 224 19712,624
device msubckt pfet_03v3 4398 60969 4399 60970 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 0 "a_4331_59889#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 2366 60321 2367 60322 l=112 w=224 "VDD" "F_IN" 224 0 "VDD" 224 11648,328 "a_1882_59889#" 224 11648,328
device msubckt nfet_03v3 1926 60321 1927 60322 l=112 w=224 "VSS" "7b_divider_magic_1.LD" 224 0 "a_1882_59889#" 224 19712,624 "a_1926_60433#" 224 11648,328
device msubckt pfet_03v3 2366 60537 2367 60538 l=112 w=224 "VDD" "F_IN" 224 0 "a_1882_59889#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 1926 60537 1927 60538 l=112 w=224 "VSS" "F_IN" 224 0 "a_1926_60433#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 3560 60969 3561 60970 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 0 "a_3076_59889#" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 3120 60969 3121 60970 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 0 "a_3120_60433#" 224 11648,328 "a_3076_59889#" 224 19712,624
device msubckt pfet_03v3 2366 60753 2367 60754 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "VDD" 224 11648,328 "a_1882_59889#" 224 11648,328
device msubckt nfet_03v3 1926 60753 1927 60754 l=112 w=224 "VSS" "F_IN" 224 0 "VSS" 224 11648,328 "a_1926_60433#" 224 11648,328
device msubckt nfet_03v3 816 60321 817 60322 l=112 w=224 "VSS" "7b_divider_magic_1.LD" 224 0 "a_309_59889#" 224 19712,624 "a_816_60433#" 224 11648,328
device msubckt pfet_03v3 376 60321 377 60322 l=112 w=224 "VDD" "D27G" 224 0 "VDD" 224 11648,328 "a_309_59889#" 224 11648,328
device msubckt pfet_03v3 2366 60969 2367 60970 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "a_1882_59889#" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 1926 60969 1927 60970 l=112 w=224 "VSS" "7b_divider_magic_1.LD" 224 0 "a_1926_60433#" 224 11648,328 "a_1882_59889#" 224 19712,624
device msubckt nfet_03v3 816 60537 817 60538 l=112 w=224 "VSS" "D27G" 224 0 "a_816_60433#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 376 60537 377 60538 l=112 w=224 "VDD" "D27G" 224 0 "a_309_59889#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 -378 60321 -377 60322 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 0 "a_n885_59889#" 224 19712,624 "a_n378_60433#" 224 11648,328
device msubckt pfet_03v3 -818 60321 -817 60322 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" 224 0 "VDD" 224 11648,328 "a_n885_59889#" 224 11648,328
device msubckt nfet_03v3 816 60753 817 60754 l=112 w=224 "VSS" "D27G" 224 0 "VSS" 224 11648,328 "a_816_60433#" 224 11648,328
device msubckt pfet_03v3 376 60753 377 60754 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "VDD" 224 11648,328 "a_309_59889#" 224 11648,328
device msubckt nfet_03v3 816 60969 817 60970 l=112 w=224 "VSS" "7b_divider_magic_1.LD" 224 0 "a_816_60433#" 224 11648,328 "a_309_59889#" 224 19712,624
device msubckt pfet_03v3 376 60969 377 60970 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "a_309_59889#" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 -378 60537 -377 60538 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" 224 0 "a_n378_60433#" 224 11648,328 "VSS" 224 11648,328
device msubckt pfet_03v3 -818 60537 -817 60538 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" 224 0 "a_n885_59889#" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 -378 60753 -377 60754 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.QB" 224 0 "VSS" 224 11648,328 "a_n378_60433#" 224 11648,328
device msubckt pfet_03v3 -818 60753 -817 60754 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_n885_59889#" 224 11648,328
device msubckt nfet_03v3 -378 60969 -377 60970 l=112 w=224 "VSS" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 0 "a_n378_60433#" 224 11648,328 "a_n885_59889#" 224 19712,624
device msubckt pfet_03v3 -818 60969 -817 60970 l=112 w=224 "VDD" "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 0 "a_n885_59889#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 17943 61351 17944 61352 l=112 w=224 "VDD" "Q27" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 17486 61351 17487 61352 l=112 w=224 "VSS" "Q27" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 17943 61567 17944 61568 l=112 w=224 "VDD" "Q27" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 17486 61567 17487 61568 l=112 w=224 "VSS" "Q27" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 15423 61333 15424 61334 l=112 w=224 "VSS" "Q23" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 14966 61333 14967 61334 l=112 w=224 "VDD" "Q23" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 13445 61135 13446 61136 l=112 w=224 "VDD" "Q27" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 10468 61117 10469 61118 l=112 w=224 "VDD" "Q23" 224 0 "VDD" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 15423 61549 15424 61550 l=112 w=224 "VSS" "Q23" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 14966 61549 14967 61550 l=112 w=224 "VDD" "Q23" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 13445 61351 13446 61352 l=112 w=224 "VDD" "Q27" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 12988 61351 12989 61352 l=112 w=224 "VSS" "Q27" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 17943 61783 17944 61784 l=112 w=224 "VDD" "Q27" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 14966 61765 14967 61766 l=112 w=224 "VDD" "Q23" 224 0 "7b_divider_magic_1.p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 13445 61567 13446 61568 l=112 w=224 "VDD" "Q27" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 12988 61567 12989 61568 l=112 w=224 "VSS" "Q27" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 10925 61333 10926 61334 l=112 w=224 "VSS" "Q23" 224 0 "VSS" 224 19712,624 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 10468 61333 10469 61334 l=112 w=224 "VDD" "Q23" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt nfet_03v3 10925 61549 10926 61550 l=112 w=224 "VSS" "Q23" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 10468 61549 10469 61550 l=112 w=224 "VDD" "Q23" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 8755 61429 8756 61430 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 8395 61429 8396 61430 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 7955 61429 7956 61430 l=112 w=224 "VSS" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 5219 61429 5220 61430 l=112 w=224 "VSS" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 4779 61429 4780 61430 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 4419 61429 4420 61430 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 8755 61645 8756 61646 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 8395 61645 8396 61646 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 7955 61645 7956 61646 l=112 w=224 "VSS" "7b_divider_magic_1.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 13445 61783 13446 61784 l=112 w=224 "VDD" "Q27" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 10468 61765 10469 61766 l=112 w=224 "VDD" "Q23" 224 0 "7b_divider_magic_1.p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 3539 61429 3540 61430 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 3179 61429 3180 61430 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 2739 61429 2740 61430 l=112 w=224 "VSS" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 3 61429 4 61430 l=112 w=224 "VSS" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 -437 61429 -436 61430 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 -797 61429 -796 61430 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 5219 61645 5220 61646 l=112 w=224 "VSS" "7b_divider_magic_1.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 4779 61645 4780 61646 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 4419 61645 4420 61646 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 3539 61645 3540 61646 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 3179 61645 3180 61646 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 2739 61645 2740 61646 l=112 w=224 "VSS" "7b_divider_magic_1.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 3 61645 4 61646 l=112 w=224 "VSS" "7b_divider_magic_1.LD" 224 0 "VSS" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 -437 61645 -436 61646 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 -797 61645 -796 61646 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "VDD" 224 11648,328 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 8755 61861 8756 61862 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 8395 61861 8396 61862 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 7955 61861 7956 61862 l=112 w=224 "VSS" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 5219 61861 5220 61862 l=112 w=224 "VSS" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 4779 61861 4780 61862 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 4419 61861 4420 61862 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 3539 61861 3540 61862 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 3179 61861 3180 61862 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt nfet_03v3 2739 61861 2740 61862 l=112 w=224 "VSS" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 3 61861 4 61862 l=112 w=224 "VSS" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt pfet_03v3 -437 61861 -436 61862 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 -797 61861 -796 61862 l=112 w=224 "VDD" "7b_divider_magic_1.LD" 224 0 "7b_divider_magic_1.7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
