// Seed: 3316300453
module module_0 (
    input tri id_0,
    input tri1 id_1,
    input wor id_2,
    output wand id_3,
    input supply1 id_4
);
  assign id_3 = 1 ==? id_2;
  initial begin
    id_3 = id_4;
  end
  wire id_6;
endmodule
module module_1 #(
    parameter id_19 = 32'd31,
    parameter id_20 = 32'd13
) (
    input tri0 id_0,
    input wire id_1,
    input tri id_2,
    input supply0 id_3,
    input tri1 id_4,
    input tri id_5,
    output wor id_6,
    input uwire id_7,
    input uwire id_8
    , id_18,
    output uwire id_9,
    input supply1 id_10,
    output tri1 id_11,
    input supply0 id_12,
    input tri0 id_13,
    output supply0 id_14,
    output uwire id_15,
    input wor id_16
);
  defparam id_19 = 1'b0, id_20 = 1;
  and (
      id_6,
      id_4,
      id_19,
      id_1,
      id_10,
      id_3,
      id_0,
      id_8,
      id_2,
      id_13,
      id_5,
      id_16,
      id_12,
      id_7,
      id_20,
      id_18
  );
  module_0(
      id_5, id_1, id_5, id_9, id_4
  );
endmodule
