/* Generated by Yosys 0.9+2406 (git sha1 347dd01, gcc 8.3.1 -fPIC -Os) */

module grid_clb(bottom_width_0_height_0__pin_10_, bottom_width_0_height_0__pin_14_, bottom_width_0_height_0__pin_2_, bottom_width_0_height_0__pin_6_, ccff_head, ccff_tail, clk, left_width_0_height_0__pin_11_, left_width_0_height_0__pin_3_, left_width_0_height_0__pin_7_, pReset, prog_clk, reset, right_width_0_height_0__pin_13_, right_width_0_height_0__pin_1_, right_width_0_height_0__pin_5_, right_width_0_height_0__pin_9_, set, top_width_0_height_0__pin_0_, top_width_0_height_0__pin_12_, top_width_0_height_0__pin_4_, top_width_0_height_0__pin_8_, VPWR, VGND);
  input VGND;
  input VPWR;
  output bottom_width_0_height_0__pin_10_;
  input bottom_width_0_height_0__pin_14_;
  input bottom_width_0_height_0__pin_2_;
  input bottom_width_0_height_0__pin_6_;
  input ccff_head;
  output ccff_tail;
  input clk;
  wire clknet_0_prog_clk;
  wire clknet_2_0_0_prog_clk;
  wire clknet_2_1_0_prog_clk;
  wire clknet_2_2_0_prog_clk;
  wire clknet_2_3_0_prog_clk;
  wire clknet_3_0_0_prog_clk;
  wire clknet_3_1_0_prog_clk;
  wire clknet_3_2_0_prog_clk;
  wire clknet_3_3_0_prog_clk;
  wire clknet_3_4_0_prog_clk;
  wire clknet_3_5_0_prog_clk;
  wire clknet_3_6_0_prog_clk;
  wire clknet_3_7_0_prog_clk;
  wire clknet_4_0_0_prog_clk;
  wire clknet_4_10_0_prog_clk;
  wire clknet_4_11_0_prog_clk;
  wire clknet_4_12_0_prog_clk;
  wire clknet_4_13_0_prog_clk;
  wire clknet_4_14_0_prog_clk;
  wire clknet_4_15_0_prog_clk;
  wire clknet_4_1_0_prog_clk;
  wire clknet_4_2_0_prog_clk;
  wire clknet_4_3_0_prog_clk;
  wire clknet_4_4_0_prog_clk;
  wire clknet_4_5_0_prog_clk;
  wire clknet_4_6_0_prog_clk;
  wire clknet_4_7_0_prog_clk;
  wire clknet_4_8_0_prog_clk;
  wire clknet_4_9_0_prog_clk;
  output left_width_0_height_0__pin_11_;
  input left_width_0_height_0__pin_3_;
  input left_width_0_height_0__pin_7_;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.Qb ;
  input pReset;
  input prog_clk;
  input reset;
  output right_width_0_height_0__pin_13_;
  input right_width_0_height_0__pin_1_;
  input right_width_0_height_0__pin_5_;
  input right_width_0_height_0__pin_9_;
  input set;
  input top_width_0_height_0__pin_0_;
  output top_width_0_height_0__pin_12_;
  input top_width_0_height_0__pin_4_;
  input top_width_0_height_0__pin_8_;
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_0_prog_clk_A (
    .DIODE(prog_clk)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_2_0_0_prog_clk_A (
    .DIODE(clknet_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_2_1_0_prog_clk_A (
    .DIODE(clknet_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_2_2_0_prog_clk_A (
    .DIODE(clknet_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_2_3_0_prog_clk_A (
    .DIODE(clknet_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_3_0_0_prog_clk_A (
    .DIODE(clknet_2_0_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_3_1_0_prog_clk_A (
    .DIODE(clknet_2_0_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_3_2_0_prog_clk_A (
    .DIODE(clknet_2_1_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_3_3_0_prog_clk_A (
    .DIODE(clknet_2_1_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_3_4_0_prog_clk_A (
    .DIODE(clknet_2_2_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_3_5_0_prog_clk_A (
    .DIODE(clknet_2_2_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_3_6_0_prog_clk_A (
    .DIODE(clknet_2_3_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_3_7_0_prog_clk_A (
    .DIODE(clknet_2_3_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_4_0_0_prog_clk_A (
    .DIODE(clknet_3_0_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_4_10_0_prog_clk_A (
    .DIODE(clknet_3_5_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_4_11_0_prog_clk_A (
    .DIODE(clknet_3_5_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_4_12_0_prog_clk_A (
    .DIODE(clknet_3_6_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_4_13_0_prog_clk_A (
    .DIODE(clknet_3_6_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_4_14_0_prog_clk_A (
    .DIODE(clknet_3_7_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_4_15_0_prog_clk_A (
    .DIODE(clknet_3_7_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_4_1_0_prog_clk_A (
    .DIODE(clknet_3_0_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_4_2_0_prog_clk_A (
    .DIODE(clknet_3_1_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_4_3_0_prog_clk_A (
    .DIODE(clknet_3_1_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_4_4_0_prog_clk_A (
    .DIODE(clknet_3_2_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_4_5_0_prog_clk_A (
    .DIODE(clknet_3_2_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_4_6_0_prog_clk_A (
    .DIODE(clknet_3_3_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_4_7_0_prog_clk_A (
    .DIODE(clknet_3_3_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_4_8_0_prog_clk_A (
    .DIODE(clknet_3_4_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_4_9_0_prog_clk_A (
    .DIODE(clknet_3_4_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_11_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(ccff_head)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_10_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_8_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_8_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_10_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_8_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_8_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_11_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_10_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_10_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_11_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_11_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_10_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_8_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_8_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_8_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_11_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_10_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_11_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_10_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_11_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_14_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_14_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_14_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_14_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_14_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_10_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_11_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_10_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_11_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_11_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_11_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_9_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_11_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_14_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_14_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_14_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_14_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_14_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_1_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_3_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_9_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_1_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_9_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_12_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_9_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_9_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_12_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_12_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_12_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_9_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_9_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_6_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_3_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_2_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_2_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_2_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_2_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_2_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_8_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_8_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_2_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_2_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_2_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_2_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_2_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_2_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_3_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_3_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_3_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_2_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_2_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_1_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_2_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_1_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_11_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_14_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_15_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_15_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_15_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_15_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_1_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_1_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_1_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_4_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_1_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_3_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_3_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_1_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_1_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_1_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_1_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_1_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_4_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_4_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_4_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_4_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_4_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_4_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_4_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_4_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_4_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_6_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_4_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_7_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_2_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_3_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_3_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_5_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_5_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_5_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_5_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_5_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_5_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_5_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_5_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_5_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_5_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_5_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_5_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_5_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_5_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_7_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_7_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_7_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_7_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_7_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_7_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_7_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_7_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_7_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_13_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_7_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_7_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_5_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_7_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_6_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_6_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_6_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_6_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_6_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_3_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_6_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_3_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_6_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_3_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_12_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_12_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_12_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_12_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_12_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_12_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_13_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_13_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_15_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_15_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_15_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_15_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_15_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_15_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_15_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_15_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_15_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_15_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_15_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_15_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_13_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_13_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_13_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_13_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_13_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_13_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_13_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_13_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_13_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_13_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_13_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_13_0_prog_clk)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q )
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset)
  );
  sky130_fd_sc_hd__decap_3 PHY_0 (
  );
  sky130_fd_sc_hd__decap_3 PHY_1 (
  );
  sky130_fd_sc_hd__decap_3 PHY_10 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_100 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_101 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_102 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_103 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_104 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_105 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_106 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_107 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_108 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_109 (
  );
  sky130_fd_sc_hd__decap_3 PHY_11 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_110 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_111 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_112 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_113 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_114 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_115 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_116 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_117 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_118 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_119 (
  );
  sky130_fd_sc_hd__decap_3 PHY_12 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_120 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_121 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_122 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_123 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_124 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_125 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_126 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_127 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_128 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_129 (
  );
  sky130_fd_sc_hd__decap_3 PHY_13 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_130 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_131 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_132 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_133 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_134 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_135 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_136 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_137 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_138 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_139 (
  );
  sky130_fd_sc_hd__decap_3 PHY_14 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_140 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_141 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_142 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_143 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_144 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_145 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_146 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_147 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_148 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_149 (
  );
  sky130_fd_sc_hd__decap_3 PHY_15 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_150 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_151 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_152 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_153 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_154 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_155 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_156 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_157 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_158 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_159 (
  );
  sky130_fd_sc_hd__decap_3 PHY_16 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_160 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_161 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_162 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_163 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_164 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_165 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_166 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_167 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_168 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_169 (
  );
  sky130_fd_sc_hd__decap_3 PHY_17 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_170 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_171 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_172 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_173 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_174 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_175 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_176 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_177 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_178 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_179 (
  );
  sky130_fd_sc_hd__decap_3 PHY_18 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_180 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_181 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_182 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_183 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_184 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_185 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_186 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_187 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_188 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_189 (
  );
  sky130_fd_sc_hd__decap_3 PHY_19 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_190 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_191 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_192 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_193 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_194 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_195 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_196 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_197 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_198 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_199 (
  );
  sky130_fd_sc_hd__decap_3 PHY_2 (
  );
  sky130_fd_sc_hd__decap_3 PHY_20 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_200 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_201 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_202 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_203 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_204 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_205 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_206 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_207 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_208 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_209 (
  );
  sky130_fd_sc_hd__decap_3 PHY_21 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_210 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_211 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_212 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_213 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_214 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_215 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_216 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_217 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_218 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_219 (
  );
  sky130_fd_sc_hd__decap_3 PHY_22 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_220 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_221 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_222 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_223 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_224 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_225 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_226 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_227 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_228 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_229 (
  );
  sky130_fd_sc_hd__decap_3 PHY_23 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_230 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_231 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_232 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_233 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_234 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_235 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_236 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_237 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_238 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_239 (
  );
  sky130_fd_sc_hd__decap_3 PHY_24 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_240 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_241 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_242 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_243 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_244 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_245 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_246 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_247 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_248 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_249 (
  );
  sky130_fd_sc_hd__decap_3 PHY_25 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_250 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_251 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_252 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_253 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_254 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_255 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_256 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_257 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_258 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_259 (
  );
  sky130_fd_sc_hd__decap_3 PHY_26 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_260 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_261 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_262 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_263 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_264 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_265 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_266 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_267 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_268 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_269 (
  );
  sky130_fd_sc_hd__decap_3 PHY_27 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_270 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_271 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_272 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_273 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_274 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_275 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_276 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_277 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_278 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_279 (
  );
  sky130_fd_sc_hd__decap_3 PHY_28 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_280 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_281 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_282 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_283 (
  );
  sky130_fd_sc_hd__decap_3 PHY_29 (
  );
  sky130_fd_sc_hd__decap_3 PHY_3 (
  );
  sky130_fd_sc_hd__decap_3 PHY_30 (
  );
  sky130_fd_sc_hd__decap_3 PHY_31 (
  );
  sky130_fd_sc_hd__decap_3 PHY_32 (
  );
  sky130_fd_sc_hd__decap_3 PHY_33 (
  );
  sky130_fd_sc_hd__decap_3 PHY_34 (
  );
  sky130_fd_sc_hd__decap_3 PHY_35 (
  );
  sky130_fd_sc_hd__decap_3 PHY_36 (
  );
  sky130_fd_sc_hd__decap_3 PHY_37 (
  );
  sky130_fd_sc_hd__decap_3 PHY_38 (
  );
  sky130_fd_sc_hd__decap_3 PHY_39 (
  );
  sky130_fd_sc_hd__decap_3 PHY_4 (
  );
  sky130_fd_sc_hd__decap_3 PHY_40 (
  );
  sky130_fd_sc_hd__decap_3 PHY_41 (
  );
  sky130_fd_sc_hd__decap_3 PHY_42 (
  );
  sky130_fd_sc_hd__decap_3 PHY_43 (
  );
  sky130_fd_sc_hd__decap_3 PHY_44 (
  );
  sky130_fd_sc_hd__decap_3 PHY_45 (
  );
  sky130_fd_sc_hd__decap_3 PHY_46 (
  );
  sky130_fd_sc_hd__decap_3 PHY_47 (
  );
  sky130_fd_sc_hd__decap_3 PHY_48 (
  );
  sky130_fd_sc_hd__decap_3 PHY_49 (
  );
  sky130_fd_sc_hd__decap_3 PHY_5 (
  );
  sky130_fd_sc_hd__decap_3 PHY_50 (
  );
  sky130_fd_sc_hd__decap_3 PHY_51 (
  );
  sky130_fd_sc_hd__decap_3 PHY_52 (
  );
  sky130_fd_sc_hd__decap_3 PHY_53 (
  );
  sky130_fd_sc_hd__decap_3 PHY_54 (
  );
  sky130_fd_sc_hd__decap_3 PHY_55 (
  );
  sky130_fd_sc_hd__decap_3 PHY_56 (
  );
  sky130_fd_sc_hd__decap_3 PHY_57 (
  );
  sky130_fd_sc_hd__decap_3 PHY_58 (
  );
  sky130_fd_sc_hd__decap_3 PHY_59 (
  );
  sky130_fd_sc_hd__decap_3 PHY_6 (
  );
  sky130_fd_sc_hd__decap_3 PHY_60 (
  );
  sky130_fd_sc_hd__decap_3 PHY_61 (
  );
  sky130_fd_sc_hd__decap_3 PHY_62 (
  );
  sky130_fd_sc_hd__decap_3 PHY_63 (
  );
  sky130_fd_sc_hd__decap_3 PHY_64 (
  );
  sky130_fd_sc_hd__decap_3 PHY_65 (
  );
  sky130_fd_sc_hd__decap_3 PHY_66 (
  );
  sky130_fd_sc_hd__decap_3 PHY_67 (
  );
  sky130_fd_sc_hd__decap_3 PHY_68 (
  );
  sky130_fd_sc_hd__decap_3 PHY_69 (
  );
  sky130_fd_sc_hd__decap_3 PHY_7 (
  );
  sky130_fd_sc_hd__decap_3 PHY_70 (
  );
  sky130_fd_sc_hd__decap_3 PHY_71 (
  );
  sky130_fd_sc_hd__decap_3 PHY_72 (
  );
  sky130_fd_sc_hd__decap_3 PHY_73 (
  );
  sky130_fd_sc_hd__decap_3 PHY_74 (
  );
  sky130_fd_sc_hd__decap_3 PHY_75 (
  );
  sky130_fd_sc_hd__decap_3 PHY_76 (
  );
  sky130_fd_sc_hd__decap_3 PHY_77 (
  );
  sky130_fd_sc_hd__decap_3 PHY_78 (
  );
  sky130_fd_sc_hd__decap_3 PHY_79 (
  );
  sky130_fd_sc_hd__decap_3 PHY_8 (
  );
  sky130_fd_sc_hd__decap_3 PHY_80 (
  );
  sky130_fd_sc_hd__decap_3 PHY_81 (
  );
  sky130_fd_sc_hd__decap_3 PHY_82 (
  );
  sky130_fd_sc_hd__decap_3 PHY_83 (
  );
  sky130_fd_sc_hd__decap_3 PHY_84 (
  );
  sky130_fd_sc_hd__decap_3 PHY_85 (
  );
  sky130_fd_sc_hd__decap_3 PHY_86 (
  );
  sky130_fd_sc_hd__decap_3 PHY_87 (
  );
  sky130_fd_sc_hd__decap_3 PHY_88 (
  );
  sky130_fd_sc_hd__decap_3 PHY_89 (
  );
  sky130_fd_sc_hd__decap_3 PHY_9 (
  );
  sky130_fd_sc_hd__decap_3 PHY_90 (
  );
  sky130_fd_sc_hd__decap_3 PHY_91 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_92 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_93 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_94 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_95 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_96 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_97 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_98 (
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_99 (
  );
  sky130_fd_sc_hd__conb_1 _0_ (
    .LO(left_width_0_height_0__pin_11_)
  );
  sky130_fd_sc_hd__conb_1 _1_ (
    .LO(bottom_width_0_height_0__pin_10_)
  );
  sky130_fd_sc_hd__conb_1 _2_ (
    .LO(right_width_0_height_0__pin_13_)
  );
  sky130_fd_sc_hd__conb_1 _3_ (
    .LO(top_width_0_height_0__pin_12_)
  );
  sky130_fd_sc_hd__clkbuf_16 clkbuf_0_prog_clk (
    .A(prog_clk),
    .X(clknet_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_2_0_0_prog_clk (
    .A(clknet_0_prog_clk),
    .X(clknet_2_0_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_2_1_0_prog_clk (
    .A(clknet_0_prog_clk),
    .X(clknet_2_1_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_2_2_0_prog_clk (
    .A(clknet_0_prog_clk),
    .X(clknet_2_2_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_2_3_0_prog_clk (
    .A(clknet_0_prog_clk),
    .X(clknet_2_3_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_3_0_0_prog_clk (
    .A(clknet_2_0_0_prog_clk),
    .X(clknet_3_0_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_3_1_0_prog_clk (
    .A(clknet_2_0_0_prog_clk),
    .X(clknet_3_1_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_3_2_0_prog_clk (
    .A(clknet_2_1_0_prog_clk),
    .X(clknet_3_2_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_3_3_0_prog_clk (
    .A(clknet_2_1_0_prog_clk),
    .X(clknet_3_3_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_3_4_0_prog_clk (
    .A(clknet_2_2_0_prog_clk),
    .X(clknet_3_4_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_3_5_0_prog_clk (
    .A(clknet_2_2_0_prog_clk),
    .X(clknet_3_5_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_3_6_0_prog_clk (
    .A(clknet_2_3_0_prog_clk),
    .X(clknet_3_6_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_3_7_0_prog_clk (
    .A(clknet_2_3_0_prog_clk),
    .X(clknet_3_7_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_4_0_0_prog_clk (
    .A(clknet_3_0_0_prog_clk),
    .X(clknet_4_0_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_4_10_0_prog_clk (
    .A(clknet_3_5_0_prog_clk),
    .X(clknet_4_10_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_4_11_0_prog_clk (
    .A(clknet_3_5_0_prog_clk),
    .X(clknet_4_11_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_4_12_0_prog_clk (
    .A(clknet_3_6_0_prog_clk),
    .X(clknet_4_12_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_4_13_0_prog_clk (
    .A(clknet_3_6_0_prog_clk),
    .X(clknet_4_13_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_4_14_0_prog_clk (
    .A(clknet_3_7_0_prog_clk),
    .X(clknet_4_14_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_4_15_0_prog_clk (
    .A(clknet_3_7_0_prog_clk),
    .X(clknet_4_15_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_4_1_0_prog_clk (
    .A(clknet_3_0_0_prog_clk),
    .X(clknet_4_1_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_4_2_0_prog_clk (
    .A(clknet_3_1_0_prog_clk),
    .X(clknet_4_2_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_4_3_0_prog_clk (
    .A(clknet_3_1_0_prog_clk),
    .X(clknet_4_3_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_4_4_0_prog_clk (
    .A(clknet_3_2_0_prog_clk),
    .X(clknet_4_4_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_4_5_0_prog_clk (
    .A(clknet_3_2_0_prog_clk),
    .X(clknet_4_5_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_4_6_0_prog_clk (
    .A(clknet_3_3_0_prog_clk),
    .X(clknet_4_6_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_4_7_0_prog_clk (
    .A(clknet_3_3_0_prog_clk),
    .X(clknet_4_7_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_4_8_0_prog_clk (
    .A(clknet_3_4_0_prog_clk),
    .X(clknet_4_8_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_4_9_0_prog_clk (
    .A(clknet_3_4_0_prog_clk),
    .X(clknet_4_9_0_prog_clk)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_11_0_prog_clk),
    .D(ccff_head),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_10_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_8_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_8_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_10_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_8_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_8_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_11_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_10_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_10_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_11_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_11_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_10_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_8_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_8_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_8_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_11_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_10_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_11_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_10_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_11_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_14_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_14_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_14_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_14_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_14_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_10_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_11_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_10_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_11_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_11_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_11_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_9_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_11_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_14_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_14_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_14_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_14_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_14_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_1_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_3_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_9_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_1_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_9_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_12_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_9_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_9_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_12_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_12_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_12_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_9_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_9_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_6_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_3_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_2_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_2_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_2_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_2_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_2_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_8_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_8_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_2_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_2_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_2_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_2_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_2_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_2_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_3_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_3_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_3_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_2_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_2_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_1_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_2_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_1_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_11_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_14_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_15_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_15_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_15_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_15_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_1_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_1_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_1_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_4_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_1_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_3_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_3_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_1_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_1_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_1_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_1_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_1_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_4_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_4_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_4_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_4_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_4_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_4_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_4_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_4_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_4_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_6_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_4_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_7_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_2_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_3_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_3_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_5_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_5_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_5_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_5_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_5_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_5_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_5_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_5_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_5_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_5_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_5_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_5_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_5_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_5_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_7_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_7_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_7_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_7_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_7_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_7_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_7_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_7_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_7_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_13_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_7_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_7_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_5_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_7_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_6_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_6_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_6_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_6_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_6_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_3_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_6_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_3_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_6_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_3_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_12_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_12_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_12_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_12_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_12_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_12_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_13_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_13_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_15_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_15_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_15_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_15_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_15_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_15_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_15_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_15_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_15_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_15_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_15_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_15_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_13_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_13_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_13_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_13_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_13_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_13_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_13_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_13_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_13_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_13_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_13_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_13_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q ),
    .Q(ccff_tail),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
endmodule
