<stg><name>encrypt</name>


<trans_list>

<trans id="838" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="5" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="5" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="7" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="13" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="14" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="15" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="18" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="19" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="35" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="39" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="40" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="42" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="58" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="58" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="61" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="62" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="63" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeySchedule.region_begin:0  %statemt_addr = getelementptr [32 x i32]* %statemt, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="statemt_addr"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
KeySchedule.region_begin:1  %ret = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
KeySchedule.region_begin:2  %rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @KeySchedule_OC_regio) nounwind

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
KeySchedule.region_begin:3  br label %0

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %j_0_i = phi i3 [ 0, %KeySchedule.region_begin ], [ %j, %hls_label_4_end ]

]]></Node>
<StgValue><ssdm name="j_0_i"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln133 = icmp eq i3 %j_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln133"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %j = add i3 %j_0_i, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln133, label %.preheader1.i.preheader, label %hls_label_4_begin

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_4_begin:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="3">
<![CDATA[
hls_label_4_begin:1  %trunc_ln137 = trunc i3 %j_0_i to i2

]]></Node>
<StgValue><ssdm name="trunc_ln137"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4_begin:2  %shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln137, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
hls_label_4_begin:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i.preheader:0  br label %.preheader1.i

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_0_i = phi i3 [ 0, %hls_label_4_begin ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="3">
<![CDATA[
:1  %zext_ln135 = zext i3 %i_0_i to i4

]]></Node>
<StgValue><ssdm name="zext_ln135"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln135 = icmp eq i3 %i_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln135"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %i = add i3 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln135, label %hls_label_4_end, label %2

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %add_ln137 = add i4 %shl_ln, %zext_ln135

]]></Node>
<StgValue><ssdm name="add_ln137"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln137 = zext i4 %add_ln137 to i64

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %key_addr = getelementptr [32 x i32]* %key, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="key_addr"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="5">
<![CDATA[
:3  %key_load = load i32* %key_addr, align 4

]]></Node>
<StgValue><ssdm name="key_load"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_4_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
hls_label_4_end:1  br label %0

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="90" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="5">
<![CDATA[
:3  %key_load = load i32* %key_addr, align 4

]]></Node>
<StgValue><ssdm name="key_load"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
:4  %tmp_5 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %i_0_i, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="10">
<![CDATA[
:5  %zext_ln137_1 = zext i10 %tmp_5 to i11

]]></Node>
<StgValue><ssdm name="zext_ln137_1"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:6  %tmp_6 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_0_i, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="6">
<![CDATA[
:7  %zext_ln137_2 = zext i6 %tmp_6 to i11

]]></Node>
<StgValue><ssdm name="zext_ln137_2"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %sub_ln137 = sub i11 %zext_ln137_1, %zext_ln137_2

]]></Node>
<StgValue><ssdm name="sub_ln137"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="11">
<![CDATA[
:9  %trunc_ln137_1 = trunc i11 %sub_ln137 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln137_1"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:10  %or_ln137 = or i3 %trunc_ln137_1, %j_0_i

]]></Node>
<StgValue><ssdm name="or_ln137"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %sub_ln137, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
:12  %tmp_7 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_4, i3 %or_ln137)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="11">
<![CDATA[
:13  %sext_ln137 = sext i11 %tmp_7 to i64

]]></Node>
<StgValue><ssdm name="sext_ln137"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %word_addr = getelementptr [480 x i32]* @word, i64 0, i64 %sext_ln137

]]></Node>
<StgValue><ssdm name="word_addr"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:15  store i32 %key_load, i32* %word_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %1

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader1.i:0  %j_1_i = phi i6 [ %j_2, %hls_label_5_end ], [ 4, %.preheader1.i.preheader ]

]]></Node>
<StgValue><ssdm name="j_1_i"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.i:1  %icmp_ln140 = icmp eq i6 %j_1_i, -20

]]></Node>
<StgValue><ssdm name="icmp_ln140"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 40, i64 40, i64 40)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.i:3  br i1 %icmp_ln140, label %AddRoundKey.region_begin, label %hls_label_5_begin

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_5_begin:0  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="6">
<![CDATA[
hls_label_5_begin:1  %trunc_ln140 = trunc i6 %j_1_i to i2

]]></Node>
<StgValue><ssdm name="trunc_ln140"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_5_begin:2  %icmp_ln145 = icmp eq i2 %trunc_ln140, 0

]]></Node>
<StgValue><ssdm name="icmp_ln145"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_5_begin:3  %add_ln147 = add i6 -1, %j_1_i

]]></Node>
<StgValue><ssdm name="add_ln147"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="6">
<![CDATA[
hls_label_5_begin:4  %zext_ln147 = zext i6 %add_ln147 to i64

]]></Node>
<StgValue><ssdm name="zext_ln147"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="6">
<![CDATA[
hls_label_5_begin:5  %zext_ln147_3 = zext i6 %add_ln147 to i9

]]></Node>
<StgValue><ssdm name="zext_ln147_3"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="6">
<![CDATA[
hls_label_5_begin:6  %zext_ln147_4 = zext i6 %add_ln147 to i8

]]></Node>
<StgValue><ssdm name="zext_ln147_4"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5_begin:7  %add_ln147_2 = add i8 120, %zext_ln147_4

]]></Node>
<StgValue><ssdm name="add_ln147_2"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="8">
<![CDATA[
hls_label_5_begin:8  %zext_ln147_5 = zext i8 %add_ln147_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln147_5"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:9  %word_addr_1 = getelementptr [480 x i32]* @word, i64 0, i64 %zext_ln147_5

]]></Node>
<StgValue><ssdm name="word_addr_1"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_5_begin:10  %add_ln148 = add i9 240, %zext_ln147_3

]]></Node>
<StgValue><ssdm name="add_ln148"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="9">
<![CDATA[
hls_label_5_begin:11  %zext_ln148 = zext i9 %add_ln148 to i64

]]></Node>
<StgValue><ssdm name="zext_ln148"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:12  %word_addr_2 = getelementptr [480 x i32]* @word, i64 0, i64 %zext_ln148

]]></Node>
<StgValue><ssdm name="word_addr_2"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_5_begin:13  %add_ln149 = add i9 -152, %zext_ln147_3

]]></Node>
<StgValue><ssdm name="add_ln149"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="9">
<![CDATA[
hls_label_5_begin:14  %zext_ln149 = zext i9 %add_ln149 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:15  %word_addr_3 = getelementptr [480 x i32]* @word, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="word_addr_3"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:16  %word_addr_4 = getelementptr [480 x i32]* @word, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="word_addr_4"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_5_begin:17  br i1 %icmp_ln145, label %._crit_edge.i, label %.critedge.i

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="9">
<![CDATA[
.critedge.i:0  %temp_0_1 = load i32* %word_addr_4, align 4

]]></Node>
<StgValue><ssdm name="temp_0_1"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="9">
<![CDATA[
.critedge.i:1  %temp_1_1 = load i32* %word_addr_1, align 4

]]></Node>
<StgValue><ssdm name="temp_1_1"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.i:0  %word_load_14 = load i32* %word_addr_1, align 4

]]></Node>
<StgValue><ssdm name="word_load_14"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.i:25  %word_load_15 = load i32* %word_addr_2, align 4

]]></Node>
<StgValue><ssdm name="word_load_15"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
AddRoundKey.region_begin:0  %rend4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @KeySchedule_OC_regio, i32 %rbegin3) nounwind

]]></Node>
<StgValue><ssdm name="rend4"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
AddRoundKey.region_begin:1  store i5 0, i5* @round_val, align 1

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
AddRoundKey.region_begin:2  store i4 4, i4* @nb, align 1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
AddRoundKey.region_begin:3  %rbegin5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @AddRoundKey_OC_regio) nounwind

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
AddRoundKey.region_begin:4  br label %5

]]></Node>
<StgValue><ssdm name="br_ln559"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="135" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="9">
<![CDATA[
.critedge.i:0  %temp_0_1 = load i32* %word_addr_4, align 4

]]></Node>
<StgValue><ssdm name="temp_0_1"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="9">
<![CDATA[
.critedge.i:1  %temp_1_1 = load i32* %word_addr_1, align 4

]]></Node>
<StgValue><ssdm name="temp_1_1"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="9">
<![CDATA[
.critedge.i:2  %temp_2_1 = load i32* %word_addr_2, align 4

]]></Node>
<StgValue><ssdm name="temp_2_1"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="9">
<![CDATA[
.critedge.i:3  %word_load = load i32* %word_addr_3, align 4

]]></Node>
<StgValue><ssdm name="word_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="139" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="9">
<![CDATA[
.critedge.i:2  %temp_2_1 = load i32* %word_addr_2, align 4

]]></Node>
<StgValue><ssdm name="temp_2_1"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="9">
<![CDATA[
.critedge.i:3  %word_load = load i32* %word_addr_3, align 4

]]></Node>
<StgValue><ssdm name="word_load"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
.critedge.i:4  br label %.loopexit.i

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="142" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.i:0  %word_load_14 = load i32* %word_addr_1, align 4

]]></Node>
<StgValue><ssdm name="word_load_14"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i:1  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_load_14, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.i:25  %word_load_15 = load i32* %word_addr_2, align 4

]]></Node>
<StgValue><ssdm name="word_load_15"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i:26  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_load_15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.i:44  %word_load_16 = load i32* %word_addr_3, align 4

]]></Node>
<StgValue><ssdm name="word_load_16"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.i:63  %word_load_17 = load i32* %word_addr_4, align 4

]]></Node>
<StgValue><ssdm name="word_load_17"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="32">
<![CDATA[
._crit_edge.i:2  %trunc_ln248 = trunc i32 %word_load_14 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i:3  %sub_ln248 = sub i32 0, %word_load_14

]]></Node>
<StgValue><ssdm name="sub_ln248"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="32">
<![CDATA[
._crit_edge.i:4  %trunc_ln248_1 = trunc i32 %sub_ln248 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_1"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge.i:5  %tmp_9 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_1)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.i:6  %sub_ln248_2 = sub i10 0, %tmp_9

]]></Node>
<StgValue><ssdm name="sub_ln248_2"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge.i:7  %tmp_10 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge.i:8  %select_ln248 = select i1 %tmp_8, i10 %sub_ln248_2, i10 %tmp_10

]]></Node>
<StgValue><ssdm name="select_ln248"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i:9  %zext_ln = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.i:10  %sub_ln248_1 = sub i6 0, %zext_ln

]]></Node>
<StgValue><ssdm name="sub_ln248_1"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i:11  %tmp_11 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %word_load_14, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge.i:12  %select_ln248_1 = select i1 %tmp_8, i6 %sub_ln248_1, i6 %tmp_11

]]></Node>
<StgValue><ssdm name="select_ln248_1"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge.i:13  %sext_ln248_1_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_1, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_1_cast"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.i:14  %add_ln248 = add i10 %sext_ln248_1_cast, %select_ln248

]]></Node>
<StgValue><ssdm name="add_ln248"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="32">
<![CDATA[
._crit_edge.i:27  %trunc_ln248_2 = trunc i32 %word_load_15 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_2"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i:28  %sub_ln248_4 = sub i32 0, %word_load_15

]]></Node>
<StgValue><ssdm name="sub_ln248_4"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="32">
<![CDATA[
._crit_edge.i:29  %trunc_ln248_3 = trunc i32 %sub_ln248_4 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_3"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge.i:30  %tmp_13 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_3)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.i:31  %sub_ln248_6 = sub i10 0, %tmp_13

]]></Node>
<StgValue><ssdm name="sub_ln248_6"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge.i:32  %tmp_14 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_2)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge.i:33  %select_ln248_2 = select i1 %tmp_12, i10 %sub_ln248_6, i10 %tmp_14

]]></Node>
<StgValue><ssdm name="select_ln248_2"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i:34  %zext_ln248_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_4, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_2"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.i:35  %sub_ln248_3 = sub i6 0, %zext_ln248_2

]]></Node>
<StgValue><ssdm name="sub_ln248_3"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i:36  %tmp_15 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %word_load_15, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge.i:37  %select_ln248_3 = select i1 %tmp_12, i6 %sub_ln248_3, i6 %tmp_15

]]></Node>
<StgValue><ssdm name="select_ln248_3"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge.i:38  %sext_ln248_3_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_3, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_3_cast"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.i:39  %add_ln248_1 = add i10 %sext_ln248_3_cast, %select_ln248_2

]]></Node>
<StgValue><ssdm name="add_ln248_1"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.i:44  %word_load_16 = load i32* %word_addr_3, align 4

]]></Node>
<StgValue><ssdm name="word_load_16"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i:45  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_load_16, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i:47  %sub_ln248_8 = sub i32 0, %word_load_16

]]></Node>
<StgValue><ssdm name="sub_ln248_8"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="32">
<![CDATA[
._crit_edge.i:48  %trunc_ln248_5 = trunc i32 %sub_ln248_8 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_5"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i:53  %zext_ln248_4 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_8, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_4"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.i:63  %word_load_17 = load i32* %word_addr_4, align 4

]]></Node>
<StgValue><ssdm name="word_load_17"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i:64  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_load_17, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i:66  %sub_ln248_10 = sub i32 0, %word_load_17

]]></Node>
<StgValue><ssdm name="sub_ln248_10"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="32">
<![CDATA[
._crit_edge.i:67  %trunc_ln248_7 = trunc i32 %sub_ln248_10 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_7"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i:72  %zext_ln248_6 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_10, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_6"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="184" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge.i:15  %sext_ln248 = sext i10 %add_ln248 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i:16  %Sbox_addr = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248

]]></Node>
<StgValue><ssdm name="Sbox_addr"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i:17  %Sbox_load = load i8* %Sbox_addr, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i:18  %trunc_ln147_1 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %j_1_i, i32 2, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln147_1"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge.i:19  %add_ln147_1 = add i4 -1, %trunc_ln147_1

]]></Node>
<StgValue><ssdm name="add_ln147_1"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge.i:20  %zext_ln147_1 = zext i4 %add_ln147_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln147_1"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i:21  %Rcon0_addr = getelementptr [30 x i8]* @Rcon0, i64 0, i64 %zext_ln147_1

]]></Node>
<StgValue><ssdm name="Rcon0_addr"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.i:22  %Rcon0_load = load i8* %Rcon0_addr, align 1

]]></Node>
<StgValue><ssdm name="Rcon0_load"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge.i:40  %sext_ln248_1 = sext i10 %add_ln248_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_1"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i:41  %Sbox_addr_1 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_1

]]></Node>
<StgValue><ssdm name="Sbox_addr_1"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i:42  %temp_1 = load i8* %Sbox_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="32">
<![CDATA[
._crit_edge.i:46  %trunc_ln248_4 = trunc i32 %word_load_16 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_4"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge.i:49  %tmp_17 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_5)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.i:50  %sub_ln248_9 = sub i10 0, %tmp_17

]]></Node>
<StgValue><ssdm name="sub_ln248_9"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge.i:51  %tmp_18 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_4)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge.i:52  %select_ln248_4 = select i1 %tmp_16, i10 %sub_ln248_9, i10 %tmp_18

]]></Node>
<StgValue><ssdm name="select_ln248_4"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.i:54  %sub_ln248_5 = sub i6 0, %zext_ln248_4

]]></Node>
<StgValue><ssdm name="sub_ln248_5"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i:55  %tmp_19 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %word_load_16, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge.i:56  %select_ln248_5 = select i1 %tmp_16, i6 %sub_ln248_5, i6 %tmp_19

]]></Node>
<StgValue><ssdm name="select_ln248_5"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge.i:57  %sext_ln248_5_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_5, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_5_cast"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.i:58  %add_ln248_2 = add i10 %sext_ln248_5_cast, %select_ln248_4

]]></Node>
<StgValue><ssdm name="add_ln248_2"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge.i:59  %sext_ln248_2 = sext i10 %add_ln248_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_2"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i:60  %Sbox_addr_2 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_2

]]></Node>
<StgValue><ssdm name="Sbox_addr_2"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i:61  %temp_2 = load i8* %Sbox_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="32">
<![CDATA[
._crit_edge.i:65  %trunc_ln248_6 = trunc i32 %word_load_17 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_6"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge.i:68  %tmp_21 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_7)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.i:69  %sub_ln248_11 = sub i10 0, %tmp_21

]]></Node>
<StgValue><ssdm name="sub_ln248_11"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge.i:70  %tmp_22 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_6)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge.i:71  %select_ln248_6 = select i1 %tmp_20, i10 %sub_ln248_11, i10 %tmp_22

]]></Node>
<StgValue><ssdm name="select_ln248_6"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.i:73  %sub_ln248_7 = sub i6 0, %zext_ln248_6

]]></Node>
<StgValue><ssdm name="sub_ln248_7"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i:74  %tmp_23 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %word_load_17, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge.i:75  %select_ln248_7 = select i1 %tmp_20, i6 %sub_ln248_7, i6 %tmp_23

]]></Node>
<StgValue><ssdm name="select_ln248_7"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge.i:76  %sext_ln248_7_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_7, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_7_cast"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.i:77  %add_ln248_3 = add i10 %sext_ln248_7_cast, %select_ln248_6

]]></Node>
<StgValue><ssdm name="add_ln248_3"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge.i:78  %sext_ln248_3 = sext i10 %add_ln248_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_3"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i:79  %Sbox_addr_3 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_3

]]></Node>
<StgValue><ssdm name="Sbox_addr_3"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i:80  %Sbox_load_3 = load i8* %Sbox_addr_3, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="221" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i:17  %Sbox_load = load i8* %Sbox_addr, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.i:22  %Rcon0_load = load i8* %Rcon0_addr, align 1

]]></Node>
<StgValue><ssdm name="Rcon0_load"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i:23  %temp_0 = xor i8 %Rcon0_load, %Sbox_load

]]></Node>
<StgValue><ssdm name="temp_0"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.i:24  %zext_ln147_2 = zext i8 %temp_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln147_2"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i:42  %temp_1 = load i8* %Sbox_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.i:43  %zext_ln248 = zext i8 %temp_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i:61  %temp_2 = load i8* %Sbox_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.i:62  %zext_ln248_1 = zext i8 %temp_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_1"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i:80  %Sbox_load_3 = load i8* %Sbox_addr_3, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_3"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.i:81  %zext_ln248_3 = zext i8 %Sbox_load_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_3"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i:82  br label %.loopexit.i

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="232" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit.i:0  %temp_2_0 = phi i32 [ %zext_ln248_1, %._crit_edge.i ], [ %temp_2_1, %.critedge.i ]

]]></Node>
<StgValue><ssdm name="temp_2_0"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit.i:1  %temp_1_0 = phi i32 [ %zext_ln248, %._crit_edge.i ], [ %temp_1_1, %.critedge.i ]

]]></Node>
<StgValue><ssdm name="temp_1_0"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit.i:2  %temp_0_0 = phi i32 [ %zext_ln147_2, %._crit_edge.i ], [ %temp_0_1, %.critedge.i ]

]]></Node>
<StgValue><ssdm name="temp_0_0"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit.i:3  %temp_3 = phi i32 [ %zext_ln248_3, %._crit_edge.i ], [ %word_load, %.critedge.i ]

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit.i:4  %add_ln163 = add i6 %j_1_i, -4

]]></Node>
<StgValue><ssdm name="add_ln163"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="6">
<![CDATA[
.loopexit.i:5  %zext_ln163 = zext i6 %add_ln163 to i10

]]></Node>
<StgValue><ssdm name="zext_ln163"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="6">
<![CDATA[
.loopexit.i:6  %zext_ln162 = zext i6 %j_1_i to i10

]]></Node>
<StgValue><ssdm name="zext_ln162"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i:7  br label %3

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="240" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_2_i = phi i3 [ 0, %.loopexit.i ], [ %i_1, %4 ]

]]></Node>
<StgValue><ssdm name="i_2_i"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln162 = icmp eq i3 %i_2_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln162"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_1 = add i3 %i_2_i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln162, label %hls_label_5_end, label %4

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
:0  %tmp_27 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %i_2_i, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:1  %tmp_28 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_2_i, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="6">
<![CDATA[
:2  %zext_ln163_1 = zext i6 %tmp_28 to i10

]]></Node>
<StgValue><ssdm name="zext_ln163_1"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %sub_ln163 = sub i10 %tmp_27, %zext_ln163_1

]]></Node>
<StgValue><ssdm name="sub_ln163"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %add_ln163_1 = add i10 %zext_ln163, %sub_ln163

]]></Node>
<StgValue><ssdm name="add_ln163_1"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="10">
<![CDATA[
:5  %sext_ln163 = sext i10 %add_ln163_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln163"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %word_addr_9 = getelementptr [480 x i32]* @word, i64 0, i64 %sext_ln163

]]></Node>
<StgValue><ssdm name="word_addr_9"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %add_ln163_2 = add i10 %zext_ln162, %sub_ln163

]]></Node>
<StgValue><ssdm name="add_ln163_2"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="9">
<![CDATA[
:10  %word_load_5 = load i32* %word_addr_9, align 4

]]></Node>
<StgValue><ssdm name="word_load_5"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="2" op_0_bw="3">
<![CDATA[
:11  %trunc_ln163 = trunc i3 %i_2_i to i2

]]></Node>
<StgValue><ssdm name="trunc_ln163"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
:12  %tmp_3 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %temp_0_0, i32 %temp_1_0, i32 %temp_2_0, i32 %temp_3, i2 %trunc_ln163)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_5_end:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_5_end:1  %j_2 = add i6 %j_1_i, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
hls_label_5_end:2  br label %.preheader1.i

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="259" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="10">
<![CDATA[
:8  %sext_ln163_1 = sext i10 %add_ln163_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln163_1"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %word_addr_10 = getelementptr [480 x i32]* @word, i64 0, i64 %sext_ln163_1

]]></Node>
<StgValue><ssdm name="word_addr_10"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="9">
<![CDATA[
:10  %word_load_5 = load i32* %word_addr_9, align 4

]]></Node>
<StgValue><ssdm name="word_load_5"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %xor_ln163 = xor i32 %word_load_5, %tmp_3

]]></Node>
<StgValue><ssdm name="xor_ln163"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:14  store i32 %xor_ln163, i32* %word_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %3

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="265" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %j_0_i7 = phi i3 [ 0, %AddRoundKey.region_begin ], [ %j_1, %6 ]

]]></Node>
<StgValue><ssdm name="j_0_i7"/></StgValue>
</operation>

<operation id="266" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln559 = icmp eq i3 %j_0_i7, -4

]]></Node>
<StgValue><ssdm name="icmp_ln559"/></StgValue>
</operation>

<operation id="267" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="268" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %j_1 = add i3 %j_0_i7, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="269" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln559, label %AddRoundKey.region_end, label %6

]]></Node>
<StgValue><ssdm name="br_ln559"/></StgValue>
</operation>

<operation id="270" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="3">
<![CDATA[
:0  %zext_ln564 = zext i3 %j_0_i7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln564"/></StgValue>
</operation>

<operation id="271" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %word_addr_5 = getelementptr [480 x i32]* @word, i64 0, i64 %zext_ln564

]]></Node>
<StgValue><ssdm name="word_addr_5"/></StgValue>
</operation>

<operation id="272" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
:2  %tmp_s = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 15, i3 %j_0_i7)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="273" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %word_addr_6 = getelementptr [480 x i32]* @word, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="word_addr_6"/></StgValue>
</operation>

<operation id="274" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="9">
<![CDATA[
:8  %word_load_1 = load i32* %word_addr_5, align 4

]]></Node>
<StgValue><ssdm name="word_load_1"/></StgValue>
</operation>

<operation id="275" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="2" op_0_bw="3">
<![CDATA[
:9  %trunc_ln564 = trunc i3 %j_0_i7 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln564"/></StgValue>
</operation>

<operation id="276" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:10  %shl_ln1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln564, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="277" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="4">
<![CDATA[
:11  %zext_ln564_1 = zext i4 %shl_ln1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln564_1"/></StgValue>
</operation>

<operation id="278" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %statemt_addr_1 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln564_1

]]></Node>
<StgValue><ssdm name="statemt_addr_1"/></StgValue>
</operation>

<operation id="279" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="5">
<![CDATA[
:13  %statemt_load = load i32* %statemt_addr_1, align 4

]]></Node>
<StgValue><ssdm name="statemt_load"/></StgValue>
</operation>

<operation id="280" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="9">
<![CDATA[
:16  %word_load_2 = load i32* %word_addr_6, align 4

]]></Node>
<StgValue><ssdm name="word_load_2"/></StgValue>
</operation>

<operation id="281" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:17  %or_ln565 = or i4 %shl_ln1, 1

]]></Node>
<StgValue><ssdm name="or_ln565"/></StgValue>
</operation>

<operation id="282" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="4">
<![CDATA[
:18  %zext_ln565 = zext i4 %or_ln565 to i64

]]></Node>
<StgValue><ssdm name="zext_ln565"/></StgValue>
</operation>

<operation id="283" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %statemt_addr_2 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln565

]]></Node>
<StgValue><ssdm name="statemt_addr_2"/></StgValue>
</operation>

<operation id="284" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="5">
<![CDATA[
:20  %statemt_load_1 = load i32* %statemt_addr_2, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_1"/></StgValue>
</operation>

<operation id="285" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
AddRoundKey.region_end:0  %rend6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @AddRoundKey_OC_regio, i32 %rbegin5) nounwind

]]></Node>
<StgValue><ssdm name="rend6"/></StgValue>
</operation>

<operation id="286" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:1  %statemt_addr_5 = getelementptr [32 x i32]* %statemt, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="statemt_addr_5"/></StgValue>
</operation>

<operation id="287" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:2  %statemt_addr_6 = getelementptr [32 x i32]* %statemt, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="statemt_addr_6"/></StgValue>
</operation>

<operation id="288" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:3  %statemt_addr_7 = getelementptr [32 x i32]* %statemt, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="statemt_addr_7"/></StgValue>
</operation>

<operation id="289" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:4  %statemt_addr_8 = getelementptr [32 x i32]* %statemt, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="statemt_addr_8"/></StgValue>
</operation>

<operation id="290" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:5  %statemt_addr_9 = getelementptr [32 x i32]* %statemt, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="statemt_addr_9"/></StgValue>
</operation>

<operation id="291" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:6  %statemt_addr_10 = getelementptr [32 x i32]* %statemt, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="statemt_addr_10"/></StgValue>
</operation>

<operation id="292" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:7  %statemt_addr_11 = getelementptr [32 x i32]* %statemt, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="statemt_addr_11"/></StgValue>
</operation>

<operation id="293" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:8  %statemt_addr_12 = getelementptr [32 x i32]* %statemt, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="statemt_addr_12"/></StgValue>
</operation>

<operation id="294" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:9  %statemt_addr_13 = getelementptr [32 x i32]* %statemt, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="statemt_addr_13"/></StgValue>
</operation>

<operation id="295" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:10  %statemt_addr_14 = getelementptr [32 x i32]* %statemt, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="statemt_addr_14"/></StgValue>
</operation>

<operation id="296" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:11  %statemt_addr_15 = getelementptr [32 x i32]* %statemt, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="statemt_addr_15"/></StgValue>
</operation>

<operation id="297" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:12  %statemt_addr_16 = getelementptr [32 x i32]* %statemt, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="statemt_addr_16"/></StgValue>
</operation>

<operation id="298" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:13  %statemt_addr_17 = getelementptr [32 x i32]* %statemt, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="statemt_addr_17"/></StgValue>
</operation>

<operation id="299" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:14  %statemt_addr_18 = getelementptr [32 x i32]* %statemt, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="statemt_addr_18"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:15  %statemt_addr_19 = getelementptr [32 x i32]* %statemt, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="statemt_addr_19"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
AddRoundKey.region_end:16  br label %7

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="302" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
:4  %tmp_24 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 30, i3 %j_0_i7)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="303" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %word_addr_7 = getelementptr [480 x i32]* @word, i64 0, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="word_addr_7"/></StgValue>
</operation>

<operation id="304" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
:6  %tmp_25 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 45, i3 %j_0_i7)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="305" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %word_addr_8 = getelementptr [480 x i32]* @word, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="word_addr_8"/></StgValue>
</operation>

<operation id="306" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="9">
<![CDATA[
:8  %word_load_1 = load i32* %word_addr_5, align 4

]]></Node>
<StgValue><ssdm name="word_load_1"/></StgValue>
</operation>

<operation id="307" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="5">
<![CDATA[
:13  %statemt_load = load i32* %statemt_addr_1, align 4

]]></Node>
<StgValue><ssdm name="statemt_load"/></StgValue>
</operation>

<operation id="308" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %xor_ln564 = xor i32 %statemt_load, %word_load_1

]]></Node>
<StgValue><ssdm name="xor_ln564"/></StgValue>
</operation>

<operation id="309" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="9">
<![CDATA[
:16  %word_load_2 = load i32* %word_addr_6, align 4

]]></Node>
<StgValue><ssdm name="word_load_2"/></StgValue>
</operation>

<operation id="310" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="5">
<![CDATA[
:20  %statemt_load_1 = load i32* %statemt_addr_2, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_1"/></StgValue>
</operation>

<operation id="311" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %xor_ln565 = xor i32 %statemt_load_1, %word_load_2

]]></Node>
<StgValue><ssdm name="xor_ln565"/></StgValue>
</operation>

<operation id="312" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="9">
<![CDATA[
:23  %word_load_3 = load i32* %word_addr_7, align 4

]]></Node>
<StgValue><ssdm name="word_load_3"/></StgValue>
</operation>

<operation id="313" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:24  %or_ln566 = or i4 %shl_ln1, 2

]]></Node>
<StgValue><ssdm name="or_ln566"/></StgValue>
</operation>

<operation id="314" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="4">
<![CDATA[
:25  %zext_ln566 = zext i4 %or_ln566 to i64

]]></Node>
<StgValue><ssdm name="zext_ln566"/></StgValue>
</operation>

<operation id="315" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %statemt_addr_3 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln566

]]></Node>
<StgValue><ssdm name="statemt_addr_3"/></StgValue>
</operation>

<operation id="316" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="5">
<![CDATA[
:27  %statemt_load_2 = load i32* %statemt_addr_3, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_2"/></StgValue>
</operation>

<operation id="317" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="9">
<![CDATA[
:30  %word_load_4 = load i32* %word_addr_8, align 4

]]></Node>
<StgValue><ssdm name="word_load_4"/></StgValue>
</operation>

<operation id="318" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:31  %or_ln567 = or i4 %shl_ln1, 3

]]></Node>
<StgValue><ssdm name="or_ln567"/></StgValue>
</operation>

<operation id="319" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="4">
<![CDATA[
:32  %zext_ln567 = zext i4 %or_ln567 to i64

]]></Node>
<StgValue><ssdm name="zext_ln567"/></StgValue>
</operation>

<operation id="320" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %statemt_addr_4 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln567

]]></Node>
<StgValue><ssdm name="statemt_addr_4"/></StgValue>
</operation>

<operation id="321" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="5">
<![CDATA[
:34  %statemt_load_3 = load i32* %statemt_addr_4, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="322" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:15  store i32 %xor_ln564, i32* %statemt_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln564"/></StgValue>
</operation>

<operation id="323" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:22  store i32 %xor_ln565, i32* %statemt_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln565"/></StgValue>
</operation>

<operation id="324" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="9">
<![CDATA[
:23  %word_load_3 = load i32* %word_addr_7, align 4

]]></Node>
<StgValue><ssdm name="word_load_3"/></StgValue>
</operation>

<operation id="325" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="5">
<![CDATA[
:27  %statemt_load_2 = load i32* %statemt_addr_3, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_2"/></StgValue>
</operation>

<operation id="326" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %xor_ln566 = xor i32 %statemt_load_2, %word_load_3

]]></Node>
<StgValue><ssdm name="xor_ln566"/></StgValue>
</operation>

<operation id="327" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="9">
<![CDATA[
:30  %word_load_4 = load i32* %word_addr_8, align 4

]]></Node>
<StgValue><ssdm name="word_load_4"/></StgValue>
</operation>

<operation id="328" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="5">
<![CDATA[
:34  %statemt_load_3 = load i32* %statemt_addr_4, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_3"/></StgValue>
</operation>

<operation id="329" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %xor_ln567 = xor i32 %statemt_load_3, %word_load_4

]]></Node>
<StgValue><ssdm name="xor_ln567"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="330" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:29  store i32 %xor_ln566, i32* %statemt_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln566"/></StgValue>
</operation>

<operation id="331" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:36  store i32 %xor_ln567, i32* %statemt_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln567"/></StgValue>
</operation>

<operation id="332" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
:37  br label %5

]]></Node>
<StgValue><ssdm name="br_ln559"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="333" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %n_assign = phi i4 [ 1, %AddRoundKey.region_end ], [ %i_4, %hls_label_0_end ]

]]></Node>
<StgValue><ssdm name="n_assign"/></StgValue>
</operation>

<operation id="334" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln109 = icmp eq i4 %n_assign, -6

]]></Node>
<StgValue><ssdm name="icmp_ln109"/></StgValue>
</operation>

<operation id="335" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="336" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln109, label %AddRoundKey.region_begin1, label %hls_label_0_begin

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="337" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:1  %statemt_load_20 = load i32* %statemt_addr_5, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_20"/></StgValue>
</operation>

<operation id="338" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:6  %statemt_load_21 = load i32* %statemt_addr_6, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_21"/></StgValue>
</operation>

<operation id="339" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_begin1:0  %statemt_load_4 = load i32* %statemt_addr_5, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_4"/></StgValue>
</operation>

<operation id="340" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_begin1:5  %statemt_load_5 = load i32* %statemt_addr_6, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_5"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="341" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:1  %statemt_load_20 = load i32* %statemt_addr_5, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_20"/></StgValue>
</operation>

<operation id="342" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:2  %sext_ln140_1 = sext i32 %statemt_load_20 to i64

]]></Node>
<StgValue><ssdm name="sext_ln140_1"/></StgValue>
</operation>

<operation id="343" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:3  %Sbox_addr_20 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln140_1

]]></Node>
<StgValue><ssdm name="Sbox_addr_20"/></StgValue>
</operation>

<operation id="344" st_id="20" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:4  %temp_4 = load i8* %Sbox_addr_20, align 1

]]></Node>
<StgValue><ssdm name="temp_4"/></StgValue>
</operation>

<operation id="345" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:6  %statemt_load_21 = load i32* %statemt_addr_6, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_21"/></StgValue>
</operation>

<operation id="346" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:7  %sext_ln141_1 = sext i32 %statemt_load_21 to i64

]]></Node>
<StgValue><ssdm name="sext_ln141_1"/></StgValue>
</operation>

<operation id="347" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:8  %Sbox_addr_21 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln141_1

]]></Node>
<StgValue><ssdm name="Sbox_addr_21"/></StgValue>
</operation>

<operation id="348" st_id="20" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:9  %Sbox_load_21 = load i8* %Sbox_addr_21, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_21"/></StgValue>
</operation>

<operation id="349" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:12  %statemt_load_22 = load i32* %statemt_addr_7, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_22"/></StgValue>
</operation>

<operation id="350" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:18  %statemt_load_23 = load i32* %statemt_addr_8, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_23"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="351" st_id="21" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:4  %temp_4 = load i8* %Sbox_addr_20, align 1

]]></Node>
<StgValue><ssdm name="temp_4"/></StgValue>
</operation>

<operation id="352" st_id="21" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:9  %Sbox_load_21 = load i8* %Sbox_addr_21, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_21"/></StgValue>
</operation>

<operation id="353" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:12  %statemt_load_22 = load i32* %statemt_addr_7, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_22"/></StgValue>
</operation>

<operation id="354" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:13  %sext_ln142_1 = sext i32 %statemt_load_22 to i64

]]></Node>
<StgValue><ssdm name="sext_ln142_1"/></StgValue>
</operation>

<operation id="355" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:14  %Sbox_addr_22 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln142_1

]]></Node>
<StgValue><ssdm name="Sbox_addr_22"/></StgValue>
</operation>

<operation id="356" st_id="21" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:15  %Sbox_load_22 = load i8* %Sbox_addr_22, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_22"/></StgValue>
</operation>

<operation id="357" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:18  %statemt_load_23 = load i32* %statemt_addr_8, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_23"/></StgValue>
</operation>

<operation id="358" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:19  %sext_ln143_1 = sext i32 %statemt_load_23 to i64

]]></Node>
<StgValue><ssdm name="sext_ln143_1"/></StgValue>
</operation>

<operation id="359" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:20  %Sbox_addr_23 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln143_1

]]></Node>
<StgValue><ssdm name="Sbox_addr_23"/></StgValue>
</operation>

<operation id="360" st_id="21" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:21  %Sbox_load_23 = load i8* %Sbox_addr_23, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_23"/></StgValue>
</operation>

<operation id="361" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:25  %statemt_load_24 = load i32* %statemt_addr_9, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_24"/></StgValue>
</operation>

<operation id="362" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:30  %statemt_load_25 = load i32* %statemt_addr_10, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_25"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="363" st_id="22" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:15  %Sbox_load_22 = load i8* %Sbox_addr_22, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_22"/></StgValue>
</operation>

<operation id="364" st_id="22" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:21  %Sbox_load_23 = load i8* %Sbox_addr_23, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_23"/></StgValue>
</operation>

<operation id="365" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:25  %statemt_load_24 = load i32* %statemt_addr_9, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_24"/></StgValue>
</operation>

<operation id="366" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:26  %sext_ln146_1 = sext i32 %statemt_load_24 to i64

]]></Node>
<StgValue><ssdm name="sext_ln146_1"/></StgValue>
</operation>

<operation id="367" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:27  %Sbox_addr_24 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln146_1

]]></Node>
<StgValue><ssdm name="Sbox_addr_24"/></StgValue>
</operation>

<operation id="368" st_id="22" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:28  %temp_5 = load i8* %Sbox_addr_24, align 1

]]></Node>
<StgValue><ssdm name="temp_5"/></StgValue>
</operation>

<operation id="369" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:30  %statemt_load_25 = load i32* %statemt_addr_10, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_25"/></StgValue>
</operation>

<operation id="370" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:31  %sext_ln147_1 = sext i32 %statemt_load_25 to i64

]]></Node>
<StgValue><ssdm name="sext_ln147_1"/></StgValue>
</operation>

<operation id="371" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:32  %Sbox_addr_25 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln147_1

]]></Node>
<StgValue><ssdm name="Sbox_addr_25"/></StgValue>
</operation>

<operation id="372" st_id="22" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:33  %Sbox_load_25 = load i8* %Sbox_addr_25, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_25"/></StgValue>
</operation>

<operation id="373" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:37  %statemt_load_26 = load i32* %statemt_addr_11, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_26"/></StgValue>
</operation>

<operation id="374" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:42  %statemt_load_27 = load i32* %statemt_addr_12, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_27"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="375" st_id="23" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:28  %temp_5 = load i8* %Sbox_addr_24, align 1

]]></Node>
<StgValue><ssdm name="temp_5"/></StgValue>
</operation>

<operation id="376" st_id="23" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:33  %Sbox_load_25 = load i8* %Sbox_addr_25, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_25"/></StgValue>
</operation>

<operation id="377" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:37  %statemt_load_26 = load i32* %statemt_addr_11, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_26"/></StgValue>
</operation>

<operation id="378" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:38  %sext_ln149_1 = sext i32 %statemt_load_26 to i64

]]></Node>
<StgValue><ssdm name="sext_ln149_1"/></StgValue>
</operation>

<operation id="379" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:39  %Sbox_addr_26 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln149_1

]]></Node>
<StgValue><ssdm name="Sbox_addr_26"/></StgValue>
</operation>

<operation id="380" st_id="23" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:40  %temp_6 = load i8* %Sbox_addr_26, align 1

]]></Node>
<StgValue><ssdm name="temp_6"/></StgValue>
</operation>

<operation id="381" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:42  %statemt_load_27 = load i32* %statemt_addr_12, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_27"/></StgValue>
</operation>

<operation id="382" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:43  %sext_ln150_1 = sext i32 %statemt_load_27 to i64

]]></Node>
<StgValue><ssdm name="sext_ln150_1"/></StgValue>
</operation>

<operation id="383" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:44  %Sbox_addr_27 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln150_1

]]></Node>
<StgValue><ssdm name="Sbox_addr_27"/></StgValue>
</operation>

<operation id="384" st_id="23" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:45  %Sbox_load_27 = load i8* %Sbox_addr_27, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_27"/></StgValue>
</operation>

<operation id="385" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:49  %statemt_load_28 = load i32* %statemt_addr_13, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_28"/></StgValue>
</operation>

<operation id="386" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:54  %statemt_load_29 = load i32* %statemt_addr_14, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_29"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="387" st_id="24" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:40  %temp_6 = load i8* %Sbox_addr_26, align 1

]]></Node>
<StgValue><ssdm name="temp_6"/></StgValue>
</operation>

<operation id="388" st_id="24" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:45  %Sbox_load_27 = load i8* %Sbox_addr_27, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_27"/></StgValue>
</operation>

<operation id="389" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:49  %statemt_load_28 = load i32* %statemt_addr_13, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_28"/></StgValue>
</operation>

<operation id="390" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:50  %sext_ln153_1 = sext i32 %statemt_load_28 to i64

]]></Node>
<StgValue><ssdm name="sext_ln153_1"/></StgValue>
</operation>

<operation id="391" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:51  %Sbox_addr_28 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln153_1

]]></Node>
<StgValue><ssdm name="Sbox_addr_28"/></StgValue>
</operation>

<operation id="392" st_id="24" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:52  %temp_7 = load i8* %Sbox_addr_28, align 1

]]></Node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>

<operation id="393" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:54  %statemt_load_29 = load i32* %statemt_addr_14, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_29"/></StgValue>
</operation>

<operation id="394" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:55  %sext_ln154_1 = sext i32 %statemt_load_29 to i64

]]></Node>
<StgValue><ssdm name="sext_ln154_1"/></StgValue>
</operation>

<operation id="395" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:56  %Sbox_addr_29 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln154_1

]]></Node>
<StgValue><ssdm name="Sbox_addr_29"/></StgValue>
</operation>

<operation id="396" st_id="24" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:57  %Sbox_load_29 = load i8* %Sbox_addr_29, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_29"/></StgValue>
</operation>

<operation id="397" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:60  %statemt_load_30 = load i32* %statemt_addr_15, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_30"/></StgValue>
</operation>

<operation id="398" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:66  %statemt_load_31 = load i32* %statemt_addr_16, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_31"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="399" st_id="25" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:52  %temp_7 = load i8* %Sbox_addr_28, align 1

]]></Node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>

<operation id="400" st_id="25" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:57  %Sbox_load_29 = load i8* %Sbox_addr_29, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_29"/></StgValue>
</operation>

<operation id="401" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:60  %statemt_load_30 = load i32* %statemt_addr_15, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_30"/></StgValue>
</operation>

<operation id="402" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:61  %sext_ln155_1 = sext i32 %statemt_load_30 to i64

]]></Node>
<StgValue><ssdm name="sext_ln155_1"/></StgValue>
</operation>

<operation id="403" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:62  %Sbox_addr_30 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln155_1

]]></Node>
<StgValue><ssdm name="Sbox_addr_30"/></StgValue>
</operation>

<operation id="404" st_id="25" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:63  %Sbox_load_30 = load i8* %Sbox_addr_30, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_30"/></StgValue>
</operation>

<operation id="405" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:66  %statemt_load_31 = load i32* %statemt_addr_16, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_31"/></StgValue>
</operation>

<operation id="406" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:67  %sext_ln156_1 = sext i32 %statemt_load_31 to i64

]]></Node>
<StgValue><ssdm name="sext_ln156_1"/></StgValue>
</operation>

<operation id="407" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:68  %Sbox_addr_31 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln156_1

]]></Node>
<StgValue><ssdm name="Sbox_addr_31"/></StgValue>
</operation>

<operation id="408" st_id="25" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:69  %Sbox_load_31 = load i8* %Sbox_addr_31, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_31"/></StgValue>
</operation>

<operation id="409" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:73  %statemt_load_32 = load i32* %statemt_addr, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_32"/></StgValue>
</operation>

<operation id="410" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:79  %statemt_load_33 = load i32* %statemt_addr_17, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_33"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="411" st_id="26" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:63  %Sbox_load_30 = load i8* %Sbox_addr_30, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_30"/></StgValue>
</operation>

<operation id="412" st_id="26" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:69  %Sbox_load_31 = load i8* %Sbox_addr_31, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_31"/></StgValue>
</operation>

<operation id="413" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:73  %statemt_load_32 = load i32* %statemt_addr, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_32"/></StgValue>
</operation>

<operation id="414" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:74  %sext_ln159_1 = sext i32 %statemt_load_32 to i64

]]></Node>
<StgValue><ssdm name="sext_ln159_1"/></StgValue>
</operation>

<operation id="415" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:75  %Sbox_addr_32 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln159_1

]]></Node>
<StgValue><ssdm name="Sbox_addr_32"/></StgValue>
</operation>

<operation id="416" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:76  %Sbox_load_32 = load i8* %Sbox_addr_32, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_32"/></StgValue>
</operation>

<operation id="417" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:79  %statemt_load_33 = load i32* %statemt_addr_17, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_33"/></StgValue>
</operation>

<operation id="418" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:80  %sext_ln160_1 = sext i32 %statemt_load_33 to i64

]]></Node>
<StgValue><ssdm name="sext_ln160_1"/></StgValue>
</operation>

<operation id="419" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:81  %Sbox_addr_33 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln160_1

]]></Node>
<StgValue><ssdm name="Sbox_addr_33"/></StgValue>
</operation>

<operation id="420" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:82  %Sbox_load_33 = load i8* %Sbox_addr_33, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_33"/></StgValue>
</operation>

<operation id="421" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:85  %statemt_load_34 = load i32* %statemt_addr_18, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_34"/></StgValue>
</operation>

<operation id="422" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:91  %statemt_load_35 = load i32* %statemt_addr_19, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_35"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="423" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0_begin:10  %zext_ln141_1 = zext i8 %Sbox_load_21 to i32

]]></Node>
<StgValue><ssdm name="zext_ln141_1"/></StgValue>
</operation>

<operation id="424" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
hls_label_0_begin:11  store i32 %zext_ln141_1, i32* %statemt_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="425" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0_begin:16  %zext_ln142_1 = zext i8 %Sbox_load_22 to i32

]]></Node>
<StgValue><ssdm name="zext_ln142_1"/></StgValue>
</operation>

<operation id="426" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
hls_label_0_begin:17  store i32 %zext_ln142_1, i32* %statemt_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="427" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:76  %Sbox_load_32 = load i8* %Sbox_addr_32, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_32"/></StgValue>
</operation>

<operation id="428" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:82  %Sbox_load_33 = load i8* %Sbox_addr_33, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_33"/></StgValue>
</operation>

<operation id="429" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:85  %statemt_load_34 = load i32* %statemt_addr_18, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_34"/></StgValue>
</operation>

<operation id="430" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:86  %sext_ln161_1 = sext i32 %statemt_load_34 to i64

]]></Node>
<StgValue><ssdm name="sext_ln161_1"/></StgValue>
</operation>

<operation id="431" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:87  %Sbox_addr_34 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln161_1

]]></Node>
<StgValue><ssdm name="Sbox_addr_34"/></StgValue>
</operation>

<operation id="432" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:88  %Sbox_load_34 = load i8* %Sbox_addr_34, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_34"/></StgValue>
</operation>

<operation id="433" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:91  %statemt_load_35 = load i32* %statemt_addr_19, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_35"/></StgValue>
</operation>

<operation id="434" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:92  %sext_ln162_1 = sext i32 %statemt_load_35 to i64

]]></Node>
<StgValue><ssdm name="sext_ln162_1"/></StgValue>
</operation>

<operation id="435" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:93  %Sbox_addr_35 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln162_1

]]></Node>
<StgValue><ssdm name="Sbox_addr_35"/></StgValue>
</operation>

<operation id="436" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:94  %Sbox_load_35 = load i8* %Sbox_addr_35, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_35"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="437" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0_begin:5  %zext_ln140_1 = zext i8 %temp_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln140_1"/></StgValue>
</operation>

<operation id="438" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0_begin:22  %zext_ln143_1 = zext i8 %Sbox_load_23 to i32

]]></Node>
<StgValue><ssdm name="zext_ln143_1"/></StgValue>
</operation>

<operation id="439" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
hls_label_0_begin:23  store i32 %zext_ln143_1, i32* %statemt_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="440" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
hls_label_0_begin:24  store i32 %zext_ln140_1, i32* %statemt_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="441" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:88  %Sbox_load_34 = load i8* %Sbox_addr_34, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_34"/></StgValue>
</operation>

<operation id="442" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:94  %Sbox_load_35 = load i8* %Sbox_addr_35, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_35"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="443" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0_begin:29  %zext_ln146_1 = zext i8 %temp_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln146_1"/></StgValue>
</operation>

<operation id="444" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0_begin:34  %zext_ln147_7 = zext i8 %Sbox_load_25 to i32

]]></Node>
<StgValue><ssdm name="zext_ln147_7"/></StgValue>
</operation>

<operation id="445" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
hls_label_0_begin:35  store i32 %zext_ln147_7, i32* %statemt_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="446" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
hls_label_0_begin:36  store i32 %zext_ln146_1, i32* %statemt_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="447" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0_begin:41  %zext_ln149_2 = zext i8 %temp_6 to i32

]]></Node>
<StgValue><ssdm name="zext_ln149_2"/></StgValue>
</operation>

<operation id="448" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0_begin:46  %zext_ln150_1 = zext i8 %Sbox_load_27 to i32

]]></Node>
<StgValue><ssdm name="zext_ln150_1"/></StgValue>
</operation>

<operation id="449" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
hls_label_0_begin:47  store i32 %zext_ln150_1, i32* %statemt_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="450" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
hls_label_0_begin:48  store i32 %zext_ln149_2, i32* %statemt_addr_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="451" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0_begin:58  %zext_ln154_1 = zext i8 %Sbox_load_29 to i32

]]></Node>
<StgValue><ssdm name="zext_ln154_1"/></StgValue>
</operation>

<operation id="452" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
hls_label_0_begin:59  store i32 %zext_ln154_1, i32* %statemt_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="453" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0_begin:64  %zext_ln155_1 = zext i8 %Sbox_load_30 to i32

]]></Node>
<StgValue><ssdm name="zext_ln155_1"/></StgValue>
</operation>

<operation id="454" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
hls_label_0_begin:65  store i32 %zext_ln155_1, i32* %statemt_addr_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="455" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0_begin:53  %zext_ln153_1 = zext i8 %temp_7 to i32

]]></Node>
<StgValue><ssdm name="zext_ln153_1"/></StgValue>
</operation>

<operation id="456" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0_begin:70  %zext_ln156_1 = zext i8 %Sbox_load_31 to i32

]]></Node>
<StgValue><ssdm name="zext_ln156_1"/></StgValue>
</operation>

<operation id="457" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
hls_label_0_begin:71  store i32 %zext_ln156_1, i32* %statemt_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="458" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
hls_label_0_begin:72  store i32 %zext_ln153_1, i32* %statemt_addr_16, align 4

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="459" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0_begin:77  %zext_ln159_1 = zext i8 %Sbox_load_32 to i32

]]></Node>
<StgValue><ssdm name="zext_ln159_1"/></StgValue>
</operation>

<operation id="460" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
hls_label_0_begin:78  store i32 %zext_ln159_1, i32* %statemt_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln159"/></StgValue>
</operation>

<operation id="461" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0_begin:83  %zext_ln160_1 = zext i8 %Sbox_load_33 to i32

]]></Node>
<StgValue><ssdm name="zext_ln160_1"/></StgValue>
</operation>

<operation id="462" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
hls_label_0_begin:84  store i32 %zext_ln160_1, i32* %statemt_addr_17, align 4

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="463" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:0  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="464" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0_begin:89  %zext_ln161_1 = zext i8 %Sbox_load_34 to i32

]]></Node>
<StgValue><ssdm name="zext_ln161_1"/></StgValue>
</operation>

<operation id="465" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
hls_label_0_begin:90  store i32 %zext_ln161_1, i32* %statemt_addr_18, align 4

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="466" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0_begin:95  %zext_ln162_2 = zext i8 %Sbox_load_35 to i32

]]></Node>
<StgValue><ssdm name="zext_ln162_2"/></StgValue>
</operation>

<operation id="467" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
hls_label_0_begin:96  store i32 %zext_ln162_2, i32* %statemt_addr_19, align 4

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="468" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
hls_label_0_begin:97  %tmp_26 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %n_assign, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="469" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="6">
<![CDATA[
hls_label_0_begin:98  %zext_ln391_3 = zext i6 %tmp_26 to i32

]]></Node>
<StgValue><ssdm name="zext_ln391_3"/></StgValue>
</operation>

<operation id="470" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_begin:99  br label %8

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="471" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %j_0_i14 = phi i3 [ 0, %hls_label_0_begin ], [ %j_4, %._crit_edge.i16_ifconv ]

]]></Node>
<StgValue><ssdm name="j_0_i14"/></StgValue>
</operation>

<operation id="472" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="3">
<![CDATA[
:1  %j_0_i14_cast16 = zext i3 %j_0_i14 to i32

]]></Node>
<StgValue><ssdm name="j_0_i14_cast16"/></StgValue>
</operation>

<operation id="473" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="474" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln378 = icmp eq i3 %j_0_i14, -4

]]></Node>
<StgValue><ssdm name="icmp_ln378"/></StgValue>
</operation>

<operation id="475" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %j_4 = add i3 %j_0_i14, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="476" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln378, label %.preheader.i.preheader, label %._crit_edge.i16_ifconv

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="477" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="2" op_0_bw="3">
<![CDATA[
._crit_edge.i16_ifconv:0  %trunc_ln382 = trunc i3 %j_0_i14 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln382"/></StgValue>
</operation>

<operation id="478" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge.i16_ifconv:1  %shl_ln3 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln382, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="479" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge.i16_ifconv:2  %zext_ln382 = zext i4 %shl_ln3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln382"/></StgValue>
</operation>

<operation id="480" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i16_ifconv:3  %statemt_addr_24 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln382

]]></Node>
<StgValue><ssdm name="statemt_addr_24"/></StgValue>
</operation>

<operation id="481" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.i16_ifconv:4  %x_6 = load i32* %statemt_addr_24, align 4

]]></Node>
<StgValue><ssdm name="x_6"/></StgValue>
</operation>

<operation id="482" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge.i16_ifconv:12  %or_ln385 = or i4 %shl_ln3, 1

]]></Node>
<StgValue><ssdm name="or_ln385"/></StgValue>
</operation>

<operation id="483" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge.i16_ifconv:13  %zext_ln385 = zext i4 %or_ln385 to i64

]]></Node>
<StgValue><ssdm name="zext_ln385"/></StgValue>
</operation>

<operation id="484" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i16_ifconv:14  %statemt_addr_25 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln385

]]></Node>
<StgValue><ssdm name="statemt_addr_25"/></StgValue>
</operation>

<operation id="485" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.i16_ifconv:15  %x = load i32* %statemt_addr_25, align 4

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="486" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:31  %add_ln391 = add nsw i32 %zext_ln391_3, %j_0_i14_cast16

]]></Node>
<StgValue><ssdm name="add_ln391"/></StgValue>
</operation>

<operation id="487" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:32  %zext_ln391_2 = zext i32 %add_ln391 to i64

]]></Node>
<StgValue><ssdm name="zext_ln391_2"/></StgValue>
</operation>

<operation id="488" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="10" op_0_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:33  %trunc_ln391 = trunc i32 %add_ln391 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln391"/></StgValue>
</operation>

<operation id="489" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i16_ifconv:34  %word_addr_15 = getelementptr [480 x i32]* @word, i64 0, i64 %zext_ln391_2

]]></Node>
<StgValue><ssdm name="word_addr_15"/></StgValue>
</operation>

<operation id="490" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.i16_ifconv:35  %add_ln403 = add i10 120, %trunc_ln391

]]></Node>
<StgValue><ssdm name="add_ln403"/></StgValue>
</operation>

<operation id="491" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge.i16_ifconv:36  %zext_ln403 = zext i10 %add_ln403 to i64

]]></Node>
<StgValue><ssdm name="zext_ln403"/></StgValue>
</operation>

<operation id="492" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i16_ifconv:37  %word_addr_16 = getelementptr [480 x i32]* @word, i64 0, i64 %zext_ln403

]]></Node>
<StgValue><ssdm name="word_addr_16"/></StgValue>
</operation>

<operation id="493" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.i16_ifconv:44  %word_load_10 = load i32* %word_addr_15, align 4

]]></Node>
<StgValue><ssdm name="word_load_10"/></StgValue>
</operation>

<operation id="494" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.i16_ifconv:63  %word_load_11 = load i32* %word_addr_16, align 4

]]></Node>
<StgValue><ssdm name="word_load_11"/></StgValue>
</operation>

<operation id="495" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:0  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="496" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.i16_ifconv:4  %x_6 = load i32* %statemt_addr_24, align 4

]]></Node>
<StgValue><ssdm name="x_6"/></StgValue>
</operation>

<operation id="497" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:7  %tmp_29 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_6, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="498" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
._crit_edge.i16_ifconv:8  %and_ln = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_29, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="499" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:9  %icmp_ln383 = icmp eq i32 %and_ln, 256

]]></Node>
<StgValue><ssdm name="icmp_ln383"/></StgValue>
</operation>

<operation id="500" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.i16_ifconv:15  %x = load i32* %statemt_addr_25, align 4

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="501" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge.i16_ifconv:23  %or_ln391 = or i4 %shl_ln3, 2

]]></Node>
<StgValue><ssdm name="or_ln391"/></StgValue>
</operation>

<operation id="502" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge.i16_ifconv:24  %zext_ln391 = zext i4 %or_ln391 to i64

]]></Node>
<StgValue><ssdm name="zext_ln391"/></StgValue>
</operation>

<operation id="503" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i16_ifconv:25  %statemt_addr_26 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln391

]]></Node>
<StgValue><ssdm name="statemt_addr_26"/></StgValue>
</operation>

<operation id="504" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.i16_ifconv:26  %x_2 = load i32* %statemt_addr_26, align 4

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="505" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge.i16_ifconv:27  %or_ln391_1 = or i4 %shl_ln3, 3

]]></Node>
<StgValue><ssdm name="or_ln391_1"/></StgValue>
</operation>

<operation id="506" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge.i16_ifconv:28  %zext_ln391_1 = zext i4 %or_ln391_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln391_1"/></StgValue>
</operation>

<operation id="507" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i16_ifconv:29  %statemt_addr_27 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln391_1

]]></Node>
<StgValue><ssdm name="statemt_addr_27"/></StgValue>
</operation>

<operation id="508" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.i16_ifconv:30  %x_4 = load i32* %statemt_addr_27, align 4

]]></Node>
<StgValue><ssdm name="x_4"/></StgValue>
</operation>

<operation id="509" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.i16_ifconv:38  %add_ln415 = add i10 240, %trunc_ln391

]]></Node>
<StgValue><ssdm name="add_ln415"/></StgValue>
</operation>

<operation id="510" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge.i16_ifconv:39  %zext_ln415 = zext i10 %add_ln415 to i64

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="511" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i16_ifconv:40  %word_addr_17 = getelementptr [480 x i32]* @word, i64 0, i64 %zext_ln415

]]></Node>
<StgValue><ssdm name="word_addr_17"/></StgValue>
</operation>

<operation id="512" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.i16_ifconv:41  %add_ln427 = add i10 360, %trunc_ln391

]]></Node>
<StgValue><ssdm name="add_ln427"/></StgValue>
</operation>

<operation id="513" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge.i16_ifconv:42  %zext_ln427 = zext i10 %add_ln427 to i64

]]></Node>
<StgValue><ssdm name="zext_ln427"/></StgValue>
</operation>

<operation id="514" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i16_ifconv:43  %word_addr_18 = getelementptr [480 x i32]* @word, i64 0, i64 %zext_ln427

]]></Node>
<StgValue><ssdm name="word_addr_18"/></StgValue>
</operation>

<operation id="515" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.i16_ifconv:44  %word_load_10 = load i32* %word_addr_15, align 4

]]></Node>
<StgValue><ssdm name="word_load_10"/></StgValue>
</operation>

<operation id="516" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:51  %tmp_31 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="517" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
._crit_edge.i16_ifconv:52  %and_ln2 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_31, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln2"/></StgValue>
</operation>

<operation id="518" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:53  %icmp_ln395 = icmp eq i32 %and_ln2, 256

]]></Node>
<StgValue><ssdm name="icmp_ln395"/></StgValue>
</operation>

<operation id="519" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.i16_ifconv:63  %word_load_11 = load i32* %word_addr_16, align 4

]]></Node>
<StgValue><ssdm name="word_load_11"/></StgValue>
</operation>

<operation id="520" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.i16_ifconv:82  %word_load_12 = load i32* %word_addr_17, align 4

]]></Node>
<StgValue><ssdm name="word_load_12"/></StgValue>
</operation>

<operation id="521" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.i16_ifconv:100  %word_load_13 = load i32* %word_addr_18, align 4

]]></Node>
<StgValue><ssdm name="word_load_13"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="522" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:5  %shl_ln382 = shl i32 %x_6, 1

]]></Node>
<StgValue><ssdm name="shl_ln382"/></StgValue>
</operation>

<operation id="523" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i16_ifconv:6  %ret_addr = getelementptr inbounds [32 x i32]* %ret, i64 0, i64 %zext_ln382

]]></Node>
<StgValue><ssdm name="ret_addr"/></StgValue>
</operation>

<operation id="524" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:10  %xor_ln384 = xor i32 %shl_ln382, 283

]]></Node>
<StgValue><ssdm name="xor_ln384"/></StgValue>
</operation>

<operation id="525" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:11  %select_ln383 = select i1 %icmp_ln383, i32 %xor_ln384, i32 %shl_ln382

]]></Node>
<StgValue><ssdm name="select_ln383"/></StgValue>
</operation>

<operation id="526" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:16  %shl_ln386 = shl i32 %x, 1

]]></Node>
<StgValue><ssdm name="shl_ln386"/></StgValue>
</operation>

<operation id="527" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:17  %x_1 = xor i32 %x, %shl_ln386

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="528" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:18  %tmp_30 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_1, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="529" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
._crit_edge.i16_ifconv:19  %and_ln1 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_30, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln1"/></StgValue>
</operation>

<operation id="530" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:20  %icmp_ln387 = icmp eq i32 %and_ln1, 256

]]></Node>
<StgValue><ssdm name="icmp_ln387"/></StgValue>
</operation>

<operation id="531" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:21  %xor_ln388 = xor i32 %x_1, 283

]]></Node>
<StgValue><ssdm name="xor_ln388"/></StgValue>
</operation>

<operation id="532" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:22  %select_ln387 = select i1 %icmp_ln387, i32 %xor_ln388, i32 %x_1

]]></Node>
<StgValue><ssdm name="select_ln387"/></StgValue>
</operation>

<operation id="533" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.i16_ifconv:26  %x_2 = load i32* %statemt_addr_26, align 4

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="534" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.i16_ifconv:30  %x_4 = load i32* %statemt_addr_27, align 4

]]></Node>
<StgValue><ssdm name="x_4"/></StgValue>
</operation>

<operation id="535" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:45  %xor_ln391 = xor i32 %x_2, %x_4

]]></Node>
<StgValue><ssdm name="xor_ln391"/></StgValue>
</operation>

<operation id="536" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:46  %xor_ln391_1 = xor i32 %select_ln383, %select_ln387

]]></Node>
<StgValue><ssdm name="xor_ln391_1"/></StgValue>
</operation>

<operation id="537" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:47  %xor_ln391_3 = xor i32 %xor_ln391_1, %word_load_10

]]></Node>
<StgValue><ssdm name="xor_ln391_3"/></StgValue>
</operation>

<operation id="538" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:48  %xor_ln391_2 = xor i32 %xor_ln391_3, %xor_ln391

]]></Node>
<StgValue><ssdm name="xor_ln391_2"/></StgValue>
</operation>

<operation id="539" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
._crit_edge.i16_ifconv:49  store i32 %xor_ln391_2, i32* %ret_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln391"/></StgValue>
</operation>

<operation id="540" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:54  %xor_ln396 = xor i32 %shl_ln386, 283

]]></Node>
<StgValue><ssdm name="xor_ln396"/></StgValue>
</operation>

<operation id="541" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:55  %select_ln395 = select i1 %icmp_ln395, i32 %xor_ln396, i32 %shl_ln386

]]></Node>
<StgValue><ssdm name="select_ln395"/></StgValue>
</operation>

<operation id="542" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:56  %shl_ln398 = shl i32 %x_2, 1

]]></Node>
<StgValue><ssdm name="shl_ln398"/></StgValue>
</operation>

<operation id="543" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:57  %x_3 = xor i32 %x_2, %shl_ln398

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="544" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:58  %tmp_32 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_3, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="545" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
._crit_edge.i16_ifconv:59  %and_ln3 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_32, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln3"/></StgValue>
</operation>

<operation id="546" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:60  %icmp_ln399 = icmp eq i32 %and_ln3, 256

]]></Node>
<StgValue><ssdm name="icmp_ln399"/></StgValue>
</operation>

<operation id="547" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:61  %xor_ln400 = xor i32 %x_3, 283

]]></Node>
<StgValue><ssdm name="xor_ln400"/></StgValue>
</operation>

<operation id="548" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:62  %select_ln399 = select i1 %icmp_ln399, i32 %xor_ln400, i32 %x_3

]]></Node>
<StgValue><ssdm name="select_ln399"/></StgValue>
</operation>

<operation id="549" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:64  %xor_ln403 = xor i32 %x_4, %x_6

]]></Node>
<StgValue><ssdm name="xor_ln403"/></StgValue>
</operation>

<operation id="550" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:65  %xor_ln403_1 = xor i32 %select_ln399, %select_ln395

]]></Node>
<StgValue><ssdm name="xor_ln403_1"/></StgValue>
</operation>

<operation id="551" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:66  %xor_ln403_3 = xor i32 %xor_ln403_1, %word_load_11

]]></Node>
<StgValue><ssdm name="xor_ln403_3"/></StgValue>
</operation>

<operation id="552" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:67  %xor_ln403_2 = xor i32 %xor_ln403_3, %xor_ln403

]]></Node>
<StgValue><ssdm name="xor_ln403_2"/></StgValue>
</operation>

<operation id="553" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:70  %tmp_33 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_2, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="554" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
._crit_edge.i16_ifconv:71  %and_ln4 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_33, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln4"/></StgValue>
</operation>

<operation id="555" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:72  %icmp_ln407 = icmp eq i32 %and_ln4, 256

]]></Node>
<StgValue><ssdm name="icmp_ln407"/></StgValue>
</operation>

<operation id="556" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:73  %xor_ln408 = xor i32 %shl_ln398, 283

]]></Node>
<StgValue><ssdm name="xor_ln408"/></StgValue>
</operation>

<operation id="557" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:74  %select_ln407 = select i1 %icmp_ln407, i32 %xor_ln408, i32 %shl_ln398

]]></Node>
<StgValue><ssdm name="select_ln407"/></StgValue>
</operation>

<operation id="558" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:75  %shl_ln410 = shl i32 %x_4, 1

]]></Node>
<StgValue><ssdm name="shl_ln410"/></StgValue>
</operation>

<operation id="559" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:76  %x_5 = xor i32 %x_4, %shl_ln410

]]></Node>
<StgValue><ssdm name="x_5"/></StgValue>
</operation>

<operation id="560" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:77  %tmp_34 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_5, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="561" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
._crit_edge.i16_ifconv:78  %and_ln5 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_34, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln5"/></StgValue>
</operation>

<operation id="562" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:79  %icmp_ln411 = icmp eq i32 %and_ln5, 256

]]></Node>
<StgValue><ssdm name="icmp_ln411"/></StgValue>
</operation>

<operation id="563" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:80  %xor_ln412 = xor i32 %x_5, 283

]]></Node>
<StgValue><ssdm name="xor_ln412"/></StgValue>
</operation>

<operation id="564" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:81  %select_ln411 = select i1 %icmp_ln411, i32 %xor_ln412, i32 %x_5

]]></Node>
<StgValue><ssdm name="select_ln411"/></StgValue>
</operation>

<operation id="565" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.i16_ifconv:82  %word_load_12 = load i32* %word_addr_17, align 4

]]></Node>
<StgValue><ssdm name="word_load_12"/></StgValue>
</operation>

<operation id="566" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:83  %xor_ln415 = xor i32 %x, %x_6

]]></Node>
<StgValue><ssdm name="xor_ln415"/></StgValue>
</operation>

<operation id="567" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:84  %xor_ln415_1 = xor i32 %select_ln411, %select_ln407

]]></Node>
<StgValue><ssdm name="xor_ln415_1"/></StgValue>
</operation>

<operation id="568" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:85  %xor_ln415_3 = xor i32 %xor_ln415_1, %word_load_12

]]></Node>
<StgValue><ssdm name="xor_ln415_3"/></StgValue>
</operation>

<operation id="569" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:86  %xor_ln415_2 = xor i32 %xor_ln415_3, %xor_ln415

]]></Node>
<StgValue><ssdm name="xor_ln415_2"/></StgValue>
</operation>

<operation id="570" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:89  %tmp_35 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_4, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="571" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
._crit_edge.i16_ifconv:90  %and_ln6 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_35, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln6"/></StgValue>
</operation>

<operation id="572" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:91  %icmp_ln419 = icmp eq i32 %and_ln6, 256

]]></Node>
<StgValue><ssdm name="icmp_ln419"/></StgValue>
</operation>

<operation id="573" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:92  %xor_ln420 = xor i32 %shl_ln410, 283

]]></Node>
<StgValue><ssdm name="xor_ln420"/></StgValue>
</operation>

<operation id="574" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:93  %select_ln419 = select i1 %icmp_ln419, i32 %xor_ln420, i32 %shl_ln410

]]></Node>
<StgValue><ssdm name="select_ln419"/></StgValue>
</operation>

<operation id="575" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:94  %x_7 = xor i32 %x_6, %shl_ln382

]]></Node>
<StgValue><ssdm name="x_7"/></StgValue>
</operation>

<operation id="576" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:95  %tmp_36 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_7, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="577" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
._crit_edge.i16_ifconv:96  %and_ln7 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_36, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln7"/></StgValue>
</operation>

<operation id="578" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:97  %icmp_ln423 = icmp eq i32 %and_ln7, 256

]]></Node>
<StgValue><ssdm name="icmp_ln423"/></StgValue>
</operation>

<operation id="579" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:98  %xor_ln424 = xor i32 %x_7, 283

]]></Node>
<StgValue><ssdm name="xor_ln424"/></StgValue>
</operation>

<operation id="580" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:99  %select_ln423 = select i1 %icmp_ln423, i32 %xor_ln424, i32 %x_7

]]></Node>
<StgValue><ssdm name="select_ln423"/></StgValue>
</operation>

<operation id="581" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.i16_ifconv:100  %word_load_13 = load i32* %word_addr_18, align 4

]]></Node>
<StgValue><ssdm name="word_load_13"/></StgValue>
</operation>

<operation id="582" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:101  %xor_ln427 = xor i32 %x_2, %x

]]></Node>
<StgValue><ssdm name="xor_ln427"/></StgValue>
</operation>

<operation id="583" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:102  %xor_ln427_1 = xor i32 %select_ln423, %select_ln419

]]></Node>
<StgValue><ssdm name="xor_ln427_1"/></StgValue>
</operation>

<operation id="584" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:103  %xor_ln427_3 = xor i32 %xor_ln427_1, %word_load_13

]]></Node>
<StgValue><ssdm name="xor_ln427_3"/></StgValue>
</operation>

<operation id="585" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i16_ifconv:104  %xor_ln427_2 = xor i32 %xor_ln427_3, %xor_ln427

]]></Node>
<StgValue><ssdm name="xor_ln427_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="586" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i16_ifconv:50  %ret_addr_5 = getelementptr inbounds [32 x i32]* %ret, i64 0, i64 %zext_ln385

]]></Node>
<StgValue><ssdm name="ret_addr_5"/></StgValue>
</operation>

<operation id="587" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
._crit_edge.i16_ifconv:68  store i32 %xor_ln403_2, i32* %ret_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln403"/></StgValue>
</operation>

<operation id="588" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i16_ifconv:69  %ret_addr_6 = getelementptr inbounds [32 x i32]* %ret, i64 0, i64 %zext_ln391

]]></Node>
<StgValue><ssdm name="ret_addr_6"/></StgValue>
</operation>

<operation id="589" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
._crit_edge.i16_ifconv:87  store i32 %xor_ln415_2, i32* %ret_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln415"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="590" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i16_ifconv:88  %ret_addr_7 = getelementptr inbounds [32 x i32]* %ret, i64 0, i64 %zext_ln391_1

]]></Node>
<StgValue><ssdm name="ret_addr_7"/></StgValue>
</operation>

<operation id="591" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
._crit_edge.i16_ifconv:105  store i32 %xor_ln427_2, i32* %ret_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln427"/></StgValue>
</operation>

<operation id="592" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i16_ifconv:106  br label %8

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="593" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.i:0  %j_1_i19 = phi i3 [ %j_5, %9 ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="j_1_i19"/></StgValue>
</operation>

<operation id="594" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="595" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i:2  %icmp_ln430 = icmp eq i3 %j_1_i19, -4

]]></Node>
<StgValue><ssdm name="icmp_ln430"/></StgValue>
</operation>

<operation id="596" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i:3  %j_5 = add i3 %j_1_i19, 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="597" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %icmp_ln430, label %hls_label_0_end, label %9

]]></Node>
<StgValue><ssdm name="br_ln430"/></StgValue>
</operation>

<operation id="598" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="2" op_0_bw="3">
<![CDATA[
:0  %trunc_ln434 = trunc i3 %j_1_i19 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln434"/></StgValue>
</operation>

<operation id="599" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  %shl_ln7 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln434, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>

<operation id="600" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="4">
<![CDATA[
:2  %zext_ln434 = zext i4 %shl_ln7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln434"/></StgValue>
</operation>

<operation id="601" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ret_addr_1 = getelementptr inbounds [32 x i32]* %ret, i64 0, i64 %zext_ln434

]]></Node>
<StgValue><ssdm name="ret_addr_1"/></StgValue>
</operation>

<operation id="602" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="5">
<![CDATA[
:4  %ret_load = load i32* %ret_addr_1, align 16

]]></Node>
<StgValue><ssdm name="ret_load"/></StgValue>
</operation>

<operation id="603" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  %or_ln435 = or i4 %shl_ln7, 1

]]></Node>
<StgValue><ssdm name="or_ln435"/></StgValue>
</operation>

<operation id="604" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="4">
<![CDATA[
:8  %zext_ln435 = zext i4 %or_ln435 to i64

]]></Node>
<StgValue><ssdm name="zext_ln435"/></StgValue>
</operation>

<operation id="605" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %ret_addr_2 = getelementptr inbounds [32 x i32]* %ret, i64 0, i64 %zext_ln435

]]></Node>
<StgValue><ssdm name="ret_addr_2"/></StgValue>
</operation>

<operation id="606" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="5">
<![CDATA[
:10  %ret_load_1 = load i32* %ret_addr_2, align 4

]]></Node>
<StgValue><ssdm name="ret_load_1"/></StgValue>
</operation>

<operation id="607" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0_end:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="608" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_0_end:1  %i_4 = add i4 %n_assign, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="609" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_end:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="610" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="5">
<![CDATA[
:4  %ret_load = load i32* %ret_addr_1, align 16

]]></Node>
<StgValue><ssdm name="ret_load"/></StgValue>
</operation>

<operation id="611" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %statemt_addr_29 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln434

]]></Node>
<StgValue><ssdm name="statemt_addr_29"/></StgValue>
</operation>

<operation id="612" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:6  store i32 %ret_load, i32* %statemt_addr_29, align 4

]]></Node>
<StgValue><ssdm name="store_ln434"/></StgValue>
</operation>

<operation id="613" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="5">
<![CDATA[
:10  %ret_load_1 = load i32* %ret_addr_2, align 4

]]></Node>
<StgValue><ssdm name="ret_load_1"/></StgValue>
</operation>

<operation id="614" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %statemt_addr_30 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln435

]]></Node>
<StgValue><ssdm name="statemt_addr_30"/></StgValue>
</operation>

<operation id="615" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:12  store i32 %ret_load_1, i32* %statemt_addr_30, align 4

]]></Node>
<StgValue><ssdm name="store_ln435"/></StgValue>
</operation>

<operation id="616" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:13  %or_ln436 = or i4 %shl_ln7, 2

]]></Node>
<StgValue><ssdm name="or_ln436"/></StgValue>
</operation>

<operation id="617" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="4">
<![CDATA[
:14  %zext_ln436 = zext i4 %or_ln436 to i64

]]></Node>
<StgValue><ssdm name="zext_ln436"/></StgValue>
</operation>

<operation id="618" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %ret_addr_3 = getelementptr inbounds [32 x i32]* %ret, i64 0, i64 %zext_ln436

]]></Node>
<StgValue><ssdm name="ret_addr_3"/></StgValue>
</operation>

<operation id="619" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="5">
<![CDATA[
:16  %ret_load_2 = load i32* %ret_addr_3, align 8

]]></Node>
<StgValue><ssdm name="ret_load_2"/></StgValue>
</operation>

<operation id="620" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:19  %or_ln437 = or i4 %shl_ln7, 3

]]></Node>
<StgValue><ssdm name="or_ln437"/></StgValue>
</operation>

<operation id="621" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="4">
<![CDATA[
:20  %zext_ln437 = zext i4 %or_ln437 to i64

]]></Node>
<StgValue><ssdm name="zext_ln437"/></StgValue>
</operation>

<operation id="622" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %ret_addr_4 = getelementptr inbounds [32 x i32]* %ret, i64 0, i64 %zext_ln437

]]></Node>
<StgValue><ssdm name="ret_addr_4"/></StgValue>
</operation>

<operation id="623" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="5">
<![CDATA[
:22  %ret_load_3 = load i32* %ret_addr_4, align 4

]]></Node>
<StgValue><ssdm name="ret_load_3"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="624" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="5">
<![CDATA[
:16  %ret_load_2 = load i32* %ret_addr_3, align 8

]]></Node>
<StgValue><ssdm name="ret_load_2"/></StgValue>
</operation>

<operation id="625" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %statemt_addr_31 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln436

]]></Node>
<StgValue><ssdm name="statemt_addr_31"/></StgValue>
</operation>

<operation id="626" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:18  store i32 %ret_load_2, i32* %statemt_addr_31, align 4

]]></Node>
<StgValue><ssdm name="store_ln436"/></StgValue>
</operation>

<operation id="627" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="5">
<![CDATA[
:22  %ret_load_3 = load i32* %ret_addr_4, align 4

]]></Node>
<StgValue><ssdm name="ret_load_3"/></StgValue>
</operation>

<operation id="628" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %statemt_addr_32 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln437

]]></Node>
<StgValue><ssdm name="statemt_addr_32"/></StgValue>
</operation>

<operation id="629" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:24  store i32 %ret_load_3, i32* %statemt_addr_32, align 4

]]></Node>
<StgValue><ssdm name="store_ln437"/></StgValue>
</operation>

<operation id="630" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln430"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="631" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_begin1:0  %statemt_load_4 = load i32* %statemt_addr_5, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_4"/></StgValue>
</operation>

<operation id="632" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey.region_begin1:1  %sext_ln140 = sext i32 %statemt_load_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln140"/></StgValue>
</operation>

<operation id="633" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_begin1:2  %Sbox_addr_4 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln140

]]></Node>
<StgValue><ssdm name="Sbox_addr_4"/></StgValue>
</operation>

<operation id="634" st_id="43" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:3  %temp = load i8* %Sbox_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="635" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_begin1:5  %statemt_load_5 = load i32* %statemt_addr_6, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_5"/></StgValue>
</operation>

<operation id="636" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey.region_begin1:6  %sext_ln141 = sext i32 %statemt_load_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln141"/></StgValue>
</operation>

<operation id="637" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_begin1:7  %Sbox_addr_5 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln141

]]></Node>
<StgValue><ssdm name="Sbox_addr_5"/></StgValue>
</operation>

<operation id="638" st_id="43" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:8  %Sbox_load_5 = load i8* %Sbox_addr_5, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_5"/></StgValue>
</operation>

<operation id="639" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_begin1:11  %statemt_load_6 = load i32* %statemt_addr_7, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_6"/></StgValue>
</operation>

<operation id="640" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_begin1:17  %statemt_load_7 = load i32* %statemt_addr_8, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="641" st_id="44" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:3  %temp = load i8* %Sbox_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="642" st_id="44" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:8  %Sbox_load_5 = load i8* %Sbox_addr_5, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_5"/></StgValue>
</operation>

<operation id="643" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_begin1:11  %statemt_load_6 = load i32* %statemt_addr_7, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_6"/></StgValue>
</operation>

<operation id="644" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey.region_begin1:12  %sext_ln142 = sext i32 %statemt_load_6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln142"/></StgValue>
</operation>

<operation id="645" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_begin1:13  %Sbox_addr_6 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln142

]]></Node>
<StgValue><ssdm name="Sbox_addr_6"/></StgValue>
</operation>

<operation id="646" st_id="44" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:14  %Sbox_load_6 = load i8* %Sbox_addr_6, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_6"/></StgValue>
</operation>

<operation id="647" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_begin1:17  %statemt_load_7 = load i32* %statemt_addr_8, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_7"/></StgValue>
</operation>

<operation id="648" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey.region_begin1:18  %sext_ln143 = sext i32 %statemt_load_7 to i64

]]></Node>
<StgValue><ssdm name="sext_ln143"/></StgValue>
</operation>

<operation id="649" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_begin1:19  %Sbox_addr_7 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln143

]]></Node>
<StgValue><ssdm name="Sbox_addr_7"/></StgValue>
</operation>

<operation id="650" st_id="44" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:20  %Sbox_load_7 = load i8* %Sbox_addr_7, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_7"/></StgValue>
</operation>

<operation id="651" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_begin1:24  %statemt_load_8 = load i32* %statemt_addr_9, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_8"/></StgValue>
</operation>

<operation id="652" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_begin1:29  %statemt_load_9 = load i32* %statemt_addr_10, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_9"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="653" st_id="45" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:14  %Sbox_load_6 = load i8* %Sbox_addr_6, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_6"/></StgValue>
</operation>

<operation id="654" st_id="45" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:20  %Sbox_load_7 = load i8* %Sbox_addr_7, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_7"/></StgValue>
</operation>

<operation id="655" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_begin1:24  %statemt_load_8 = load i32* %statemt_addr_9, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_8"/></StgValue>
</operation>

<operation id="656" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey.region_begin1:25  %sext_ln146 = sext i32 %statemt_load_8 to i64

]]></Node>
<StgValue><ssdm name="sext_ln146"/></StgValue>
</operation>

<operation id="657" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_begin1:26  %Sbox_addr_8 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln146

]]></Node>
<StgValue><ssdm name="Sbox_addr_8"/></StgValue>
</operation>

<operation id="658" st_id="45" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:27  %temp_1_13 = load i8* %Sbox_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_1_13"/></StgValue>
</operation>

<operation id="659" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_begin1:29  %statemt_load_9 = load i32* %statemt_addr_10, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_9"/></StgValue>
</operation>

<operation id="660" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey.region_begin1:30  %sext_ln147 = sext i32 %statemt_load_9 to i64

]]></Node>
<StgValue><ssdm name="sext_ln147"/></StgValue>
</operation>

<operation id="661" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_begin1:31  %Sbox_addr_9 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln147

]]></Node>
<StgValue><ssdm name="Sbox_addr_9"/></StgValue>
</operation>

<operation id="662" st_id="45" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:32  %Sbox_load_9 = load i8* %Sbox_addr_9, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_9"/></StgValue>
</operation>

<operation id="663" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_begin1:36  %statemt_load_10 = load i32* %statemt_addr_11, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_10"/></StgValue>
</operation>

<operation id="664" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_begin1:41  %statemt_load_11 = load i32* %statemt_addr_12, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_11"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="665" st_id="46" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:27  %temp_1_13 = load i8* %Sbox_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_1_13"/></StgValue>
</operation>

<operation id="666" st_id="46" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:32  %Sbox_load_9 = load i8* %Sbox_addr_9, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_9"/></StgValue>
</operation>

<operation id="667" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_begin1:36  %statemt_load_10 = load i32* %statemt_addr_11, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_10"/></StgValue>
</operation>

<operation id="668" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey.region_begin1:37  %sext_ln149 = sext i32 %statemt_load_10 to i64

]]></Node>
<StgValue><ssdm name="sext_ln149"/></StgValue>
</operation>

<operation id="669" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_begin1:38  %Sbox_addr_10 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln149

]]></Node>
<StgValue><ssdm name="Sbox_addr_10"/></StgValue>
</operation>

<operation id="670" st_id="46" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:39  %temp_2_14 = load i8* %Sbox_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_2_14"/></StgValue>
</operation>

<operation id="671" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_begin1:41  %statemt_load_11 = load i32* %statemt_addr_12, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_11"/></StgValue>
</operation>

<operation id="672" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey.region_begin1:42  %sext_ln150 = sext i32 %statemt_load_11 to i64

]]></Node>
<StgValue><ssdm name="sext_ln150"/></StgValue>
</operation>

<operation id="673" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_begin1:43  %Sbox_addr_11 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln150

]]></Node>
<StgValue><ssdm name="Sbox_addr_11"/></StgValue>
</operation>

<operation id="674" st_id="46" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:44  %Sbox_load_11 = load i8* %Sbox_addr_11, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_11"/></StgValue>
</operation>

<operation id="675" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_begin1:48  %statemt_load_12 = load i32* %statemt_addr_13, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_12"/></StgValue>
</operation>

<operation id="676" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_begin1:53  %statemt_load_13 = load i32* %statemt_addr_14, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_13"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="677" st_id="47" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:39  %temp_2_14 = load i8* %Sbox_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_2_14"/></StgValue>
</operation>

<operation id="678" st_id="47" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:44  %Sbox_load_11 = load i8* %Sbox_addr_11, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_11"/></StgValue>
</operation>

<operation id="679" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_begin1:48  %statemt_load_12 = load i32* %statemt_addr_13, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_12"/></StgValue>
</operation>

<operation id="680" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey.region_begin1:49  %sext_ln153 = sext i32 %statemt_load_12 to i64

]]></Node>
<StgValue><ssdm name="sext_ln153"/></StgValue>
</operation>

<operation id="681" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_begin1:50  %Sbox_addr_12 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln153

]]></Node>
<StgValue><ssdm name="Sbox_addr_12"/></StgValue>
</operation>

<operation id="682" st_id="47" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:51  %temp_3_15 = load i8* %Sbox_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_3_15"/></StgValue>
</operation>

<operation id="683" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_begin1:53  %statemt_load_13 = load i32* %statemt_addr_14, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_13"/></StgValue>
</operation>

<operation id="684" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey.region_begin1:54  %sext_ln154 = sext i32 %statemt_load_13 to i64

]]></Node>
<StgValue><ssdm name="sext_ln154"/></StgValue>
</operation>

<operation id="685" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_begin1:55  %Sbox_addr_13 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln154

]]></Node>
<StgValue><ssdm name="Sbox_addr_13"/></StgValue>
</operation>

<operation id="686" st_id="47" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:56  %Sbox_load_13 = load i8* %Sbox_addr_13, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_13"/></StgValue>
</operation>

<operation id="687" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_begin1:59  %statemt_load_14 = load i32* %statemt_addr_15, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_14"/></StgValue>
</operation>

<operation id="688" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_begin1:65  %statemt_load_15 = load i32* %statemt_addr_16, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_15"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="689" st_id="48" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:51  %temp_3_15 = load i8* %Sbox_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_3_15"/></StgValue>
</operation>

<operation id="690" st_id="48" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:56  %Sbox_load_13 = load i8* %Sbox_addr_13, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_13"/></StgValue>
</operation>

<operation id="691" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_begin1:59  %statemt_load_14 = load i32* %statemt_addr_15, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_14"/></StgValue>
</operation>

<operation id="692" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey.region_begin1:60  %sext_ln155 = sext i32 %statemt_load_14 to i64

]]></Node>
<StgValue><ssdm name="sext_ln155"/></StgValue>
</operation>

<operation id="693" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_begin1:61  %Sbox_addr_14 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln155

]]></Node>
<StgValue><ssdm name="Sbox_addr_14"/></StgValue>
</operation>

<operation id="694" st_id="48" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:62  %Sbox_load_14 = load i8* %Sbox_addr_14, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_14"/></StgValue>
</operation>

<operation id="695" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_begin1:65  %statemt_load_15 = load i32* %statemt_addr_16, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_15"/></StgValue>
</operation>

<operation id="696" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey.region_begin1:66  %sext_ln156 = sext i32 %statemt_load_15 to i64

]]></Node>
<StgValue><ssdm name="sext_ln156"/></StgValue>
</operation>

<operation id="697" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_begin1:67  %Sbox_addr_15 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln156

]]></Node>
<StgValue><ssdm name="Sbox_addr_15"/></StgValue>
</operation>

<operation id="698" st_id="48" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:68  %Sbox_load_15 = load i8* %Sbox_addr_15, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_15"/></StgValue>
</operation>

<operation id="699" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_begin1:72  %statemt_load_16 = load i32* %statemt_addr, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_16"/></StgValue>
</operation>

<operation id="700" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_begin1:78  %statemt_load_17 = load i32* %statemt_addr_17, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_17"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="701" st_id="49" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:62  %Sbox_load_14 = load i8* %Sbox_addr_14, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_14"/></StgValue>
</operation>

<operation id="702" st_id="49" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:68  %Sbox_load_15 = load i8* %Sbox_addr_15, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_15"/></StgValue>
</operation>

<operation id="703" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_begin1:72  %statemt_load_16 = load i32* %statemt_addr, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_16"/></StgValue>
</operation>

<operation id="704" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey.region_begin1:73  %sext_ln159 = sext i32 %statemt_load_16 to i64

]]></Node>
<StgValue><ssdm name="sext_ln159"/></StgValue>
</operation>

<operation id="705" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_begin1:74  %Sbox_addr_16 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln159

]]></Node>
<StgValue><ssdm name="Sbox_addr_16"/></StgValue>
</operation>

<operation id="706" st_id="49" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:75  %Sbox_load_16 = load i8* %Sbox_addr_16, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_16"/></StgValue>
</operation>

<operation id="707" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_begin1:78  %statemt_load_17 = load i32* %statemt_addr_17, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_17"/></StgValue>
</operation>

<operation id="708" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey.region_begin1:79  %sext_ln160 = sext i32 %statemt_load_17 to i64

]]></Node>
<StgValue><ssdm name="sext_ln160"/></StgValue>
</operation>

<operation id="709" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_begin1:80  %Sbox_addr_17 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln160

]]></Node>
<StgValue><ssdm name="Sbox_addr_17"/></StgValue>
</operation>

<operation id="710" st_id="49" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:81  %Sbox_load_17 = load i8* %Sbox_addr_17, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_17"/></StgValue>
</operation>

<operation id="711" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_begin1:84  %statemt_load_18 = load i32* %statemt_addr_18, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_18"/></StgValue>
</operation>

<operation id="712" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_begin1:90  %statemt_load_19 = load i32* %statemt_addr_19, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_19"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="713" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:9  %zext_ln141 = zext i8 %Sbox_load_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln141"/></StgValue>
</operation>

<operation id="714" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey.region_begin1:10  store i32 %zext_ln141, i32* %statemt_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="715" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:15  %zext_ln142 = zext i8 %Sbox_load_6 to i32

]]></Node>
<StgValue><ssdm name="zext_ln142"/></StgValue>
</operation>

<operation id="716" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey.region_begin1:16  store i32 %zext_ln142, i32* %statemt_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="717" st_id="50" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:75  %Sbox_load_16 = load i8* %Sbox_addr_16, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_16"/></StgValue>
</operation>

<operation id="718" st_id="50" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:81  %Sbox_load_17 = load i8* %Sbox_addr_17, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_17"/></StgValue>
</operation>

<operation id="719" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_begin1:84  %statemt_load_18 = load i32* %statemt_addr_18, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_18"/></StgValue>
</operation>

<operation id="720" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey.region_begin1:85  %sext_ln161 = sext i32 %statemt_load_18 to i64

]]></Node>
<StgValue><ssdm name="sext_ln161"/></StgValue>
</operation>

<operation id="721" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_begin1:86  %Sbox_addr_18 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln161

]]></Node>
<StgValue><ssdm name="Sbox_addr_18"/></StgValue>
</operation>

<operation id="722" st_id="50" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:87  %Sbox_load_18 = load i8* %Sbox_addr_18, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_18"/></StgValue>
</operation>

<operation id="723" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_begin1:90  %statemt_load_19 = load i32* %statemt_addr_19, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_19"/></StgValue>
</operation>

<operation id="724" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey.region_begin1:91  %sext_ln162 = sext i32 %statemt_load_19 to i64

]]></Node>
<StgValue><ssdm name="sext_ln162"/></StgValue>
</operation>

<operation id="725" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_begin1:92  %Sbox_addr_19 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln162

]]></Node>
<StgValue><ssdm name="Sbox_addr_19"/></StgValue>
</operation>

<operation id="726" st_id="50" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:93  %Sbox_load_19 = load i8* %Sbox_addr_19, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_19"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="727" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:4  %zext_ln140 = zext i8 %temp to i32

]]></Node>
<StgValue><ssdm name="zext_ln140"/></StgValue>
</operation>

<operation id="728" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:21  %zext_ln143 = zext i8 %Sbox_load_7 to i32

]]></Node>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</operation>

<operation id="729" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey.region_begin1:22  store i32 %zext_ln143, i32* %statemt_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="730" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey.region_begin1:23  store i32 %zext_ln140, i32* %statemt_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="731" st_id="51" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:87  %Sbox_load_18 = load i8* %Sbox_addr_18, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_18"/></StgValue>
</operation>

<operation id="732" st_id="51" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:93  %Sbox_load_19 = load i8* %Sbox_addr_19, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_19"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="733" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:28  %zext_ln146 = zext i8 %temp_1_13 to i32

]]></Node>
<StgValue><ssdm name="zext_ln146"/></StgValue>
</operation>

<operation id="734" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:33  %zext_ln147_6 = zext i8 %Sbox_load_9 to i32

]]></Node>
<StgValue><ssdm name="zext_ln147_6"/></StgValue>
</operation>

<operation id="735" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey.region_begin1:34  store i32 %zext_ln147_6, i32* %statemt_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="736" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey.region_begin1:35  store i32 %zext_ln146, i32* %statemt_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="737" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:40  %zext_ln149_1 = zext i8 %temp_2_14 to i32

]]></Node>
<StgValue><ssdm name="zext_ln149_1"/></StgValue>
</operation>

<operation id="738" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:45  %zext_ln150 = zext i8 %Sbox_load_11 to i32

]]></Node>
<StgValue><ssdm name="zext_ln150"/></StgValue>
</operation>

<operation id="739" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey.region_begin1:46  store i32 %zext_ln150, i32* %statemt_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="740" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey.region_begin1:47  store i32 %zext_ln149_1, i32* %statemt_addr_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="741" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:57  %zext_ln154 = zext i8 %Sbox_load_13 to i32

]]></Node>
<StgValue><ssdm name="zext_ln154"/></StgValue>
</operation>

<operation id="742" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey.region_begin1:58  store i32 %zext_ln154, i32* %statemt_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="743" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:63  %zext_ln155 = zext i8 %Sbox_load_14 to i32

]]></Node>
<StgValue><ssdm name="zext_ln155"/></StgValue>
</operation>

<operation id="744" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey.region_begin1:64  store i32 %zext_ln155, i32* %statemt_addr_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="745" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:52  %zext_ln153 = zext i8 %temp_3_15 to i32

]]></Node>
<StgValue><ssdm name="zext_ln153"/></StgValue>
</operation>

<operation id="746" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:69  %zext_ln156 = zext i8 %Sbox_load_15 to i32

]]></Node>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</operation>

<operation id="747" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey.region_begin1:70  store i32 %zext_ln156, i32* %statemt_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="748" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey.region_begin1:71  store i32 %zext_ln153, i32* %statemt_addr_16, align 4

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="749" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:76  %zext_ln159 = zext i8 %Sbox_load_16 to i32

]]></Node>
<StgValue><ssdm name="zext_ln159"/></StgValue>
</operation>

<operation id="750" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey.region_begin1:77  store i32 %zext_ln159, i32* %statemt_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln159"/></StgValue>
</operation>

<operation id="751" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:82  %zext_ln160 = zext i8 %Sbox_load_17 to i32

]]></Node>
<StgValue><ssdm name="zext_ln160"/></StgValue>
</operation>

<operation id="752" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey.region_begin1:83  store i32 %zext_ln160, i32* %statemt_addr_17, align 4

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="753" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:88  %zext_ln161 = zext i8 %Sbox_load_18 to i32

]]></Node>
<StgValue><ssdm name="zext_ln161"/></StgValue>
</operation>

<operation id="754" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey.region_begin1:89  store i32 %zext_ln161, i32* %statemt_addr_18, align 4

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="755" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey.region_begin1:94  %zext_ln162_1 = zext i8 %Sbox_load_19 to i32

]]></Node>
<StgValue><ssdm name="zext_ln162_1"/></StgValue>
</operation>

<operation id="756" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey.region_begin1:95  store i32 %zext_ln162_1, i32* %statemt_addr_19, align 4

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="757" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
AddRoundKey.region_begin1:96  %rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @AddRoundKey_OC_regio) nounwind

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="758" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0">
<![CDATA[
AddRoundKey.region_begin1:97  br label %10

]]></Node>
<StgValue><ssdm name="br_ln559"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="759" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %j_0_i24 = phi i3 [ 0, %AddRoundKey.region_begin1 ], [ %j_3, %11 ]

]]></Node>
<StgValue><ssdm name="j_0_i24"/></StgValue>
</operation>

<operation id="760" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln559_1 = icmp eq i3 %j_0_i24, -4

]]></Node>
<StgValue><ssdm name="icmp_ln559_1"/></StgValue>
</operation>

<operation id="761" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="762" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %j_3 = add i3 %j_0_i24, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="763" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln559_1, label %AddRoundKey.region_end1, label %11

]]></Node>
<StgValue><ssdm name="br_ln559"/></StgValue>
</operation>

<operation id="764" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  %or_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 -3, i3 %j_0_i24)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="765" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="6">
<![CDATA[
:1  %zext_ln564_3 = zext i6 %or_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln564_3"/></StgValue>
</operation>

<operation id="766" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="6">
<![CDATA[
:3  %zext_ln564_5 = zext i6 %or_ln to i8

]]></Node>
<StgValue><ssdm name="zext_ln564_5"/></StgValue>
</operation>

<operation id="767" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %word_addr_11 = getelementptr [480 x i32]* @word, i64 0, i64 %zext_ln564_3

]]></Node>
<StgValue><ssdm name="word_addr_11"/></StgValue>
</operation>

<operation id="768" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %add_ln565 = add i8 120, %zext_ln564_5

]]></Node>
<StgValue><ssdm name="add_ln565"/></StgValue>
</operation>

<operation id="769" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="8">
<![CDATA[
:6  %zext_ln565_2 = zext i8 %add_ln565 to i64

]]></Node>
<StgValue><ssdm name="zext_ln565_2"/></StgValue>
</operation>

<operation id="770" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %word_addr_12 = getelementptr [480 x i32]* @word, i64 0, i64 %zext_ln565_2

]]></Node>
<StgValue><ssdm name="word_addr_12"/></StgValue>
</operation>

<operation id="771" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="9">
<![CDATA[
:14  %word_load_6 = load i32* %word_addr_11, align 4

]]></Node>
<StgValue><ssdm name="word_load_6"/></StgValue>
</operation>

<operation id="772" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="2" op_0_bw="3">
<![CDATA[
:15  %trunc_ln564_1 = trunc i3 %j_0_i24 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln564_1"/></StgValue>
</operation>

<operation id="773" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:16  %shl_ln564_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln564_1, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln564_1"/></StgValue>
</operation>

<operation id="774" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="4">
<![CDATA[
:17  %zext_ln564_2 = zext i4 %shl_ln564_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln564_2"/></StgValue>
</operation>

<operation id="775" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %statemt_addr_20 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln564_2

]]></Node>
<StgValue><ssdm name="statemt_addr_20"/></StgValue>
</operation>

<operation id="776" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="5">
<![CDATA[
:19  %statemt_load_36 = load i32* %statemt_addr_20, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_36"/></StgValue>
</operation>

<operation id="777" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="9">
<![CDATA[
:22  %word_load_7 = load i32* %word_addr_12, align 4

]]></Node>
<StgValue><ssdm name="word_load_7"/></StgValue>
</operation>

<operation id="778" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:23  %or_ln565_1 = or i4 %shl_ln564_1, 1

]]></Node>
<StgValue><ssdm name="or_ln565_1"/></StgValue>
</operation>

<operation id="779" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="4">
<![CDATA[
:24  %zext_ln565_1 = zext i4 %or_ln565_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln565_1"/></StgValue>
</operation>

<operation id="780" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %statemt_addr_21 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln565_1

]]></Node>
<StgValue><ssdm name="statemt_addr_21"/></StgValue>
</operation>

<operation id="781" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="5">
<![CDATA[
:26  %statemt_load_37 = load i32* %statemt_addr_21, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_37"/></StgValue>
</operation>

<operation id="782" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
AddRoundKey.region_end1:0  %rend23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @AddRoundKey_OC_regio, i32 %rbegin2) nounwind

]]></Node>
<StgValue><ssdm name="rend23"/></StgValue>
</operation>

<operation id="783" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0">
<![CDATA[
AddRoundKey.region_end1:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="784" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="9" op_0_bw="6">
<![CDATA[
:2  %zext_ln564_4 = zext i6 %or_ln to i9

]]></Node>
<StgValue><ssdm name="zext_ln564_4"/></StgValue>
</operation>

<operation id="785" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %add_ln566 = add i9 240, %zext_ln564_4

]]></Node>
<StgValue><ssdm name="add_ln566"/></StgValue>
</operation>

<operation id="786" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="9">
<![CDATA[
:9  %zext_ln566_2 = zext i9 %add_ln566 to i64

]]></Node>
<StgValue><ssdm name="zext_ln566_2"/></StgValue>
</operation>

<operation id="787" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %word_addr_13 = getelementptr [480 x i32]* @word, i64 0, i64 %zext_ln566_2

]]></Node>
<StgValue><ssdm name="word_addr_13"/></StgValue>
</operation>

<operation id="788" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:11  %add_ln567 = add i9 -152, %zext_ln564_4

]]></Node>
<StgValue><ssdm name="add_ln567"/></StgValue>
</operation>

<operation id="789" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="9">
<![CDATA[
:12  %zext_ln567_2 = zext i9 %add_ln567 to i64

]]></Node>
<StgValue><ssdm name="zext_ln567_2"/></StgValue>
</operation>

<operation id="790" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %word_addr_14 = getelementptr [480 x i32]* @word, i64 0, i64 %zext_ln567_2

]]></Node>
<StgValue><ssdm name="word_addr_14"/></StgValue>
</operation>

<operation id="791" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="9">
<![CDATA[
:14  %word_load_6 = load i32* %word_addr_11, align 4

]]></Node>
<StgValue><ssdm name="word_load_6"/></StgValue>
</operation>

<operation id="792" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="5">
<![CDATA[
:19  %statemt_load_36 = load i32* %statemt_addr_20, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_36"/></StgValue>
</operation>

<operation id="793" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %xor_ln564_1 = xor i32 %statemt_load_36, %word_load_6

]]></Node>
<StgValue><ssdm name="xor_ln564_1"/></StgValue>
</operation>

<operation id="794" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="9">
<![CDATA[
:22  %word_load_7 = load i32* %word_addr_12, align 4

]]></Node>
<StgValue><ssdm name="word_load_7"/></StgValue>
</operation>

<operation id="795" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="5">
<![CDATA[
:26  %statemt_load_37 = load i32* %statemt_addr_21, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_37"/></StgValue>
</operation>

<operation id="796" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %xor_ln565_1 = xor i32 %statemt_load_37, %word_load_7

]]></Node>
<StgValue><ssdm name="xor_ln565_1"/></StgValue>
</operation>

<operation id="797" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="9">
<![CDATA[
:29  %word_load_8 = load i32* %word_addr_13, align 4

]]></Node>
<StgValue><ssdm name="word_load_8"/></StgValue>
</operation>

<operation id="798" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:30  %or_ln566_1 = or i4 %shl_ln564_1, 2

]]></Node>
<StgValue><ssdm name="or_ln566_1"/></StgValue>
</operation>

<operation id="799" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="4">
<![CDATA[
:31  %zext_ln566_1 = zext i4 %or_ln566_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln566_1"/></StgValue>
</operation>

<operation id="800" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %statemt_addr_22 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln566_1

]]></Node>
<StgValue><ssdm name="statemt_addr_22"/></StgValue>
</operation>

<operation id="801" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="5">
<![CDATA[
:33  %statemt_load_38 = load i32* %statemt_addr_22, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_38"/></StgValue>
</operation>

<operation id="802" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="9">
<![CDATA[
:36  %word_load_9 = load i32* %word_addr_14, align 4

]]></Node>
<StgValue><ssdm name="word_load_9"/></StgValue>
</operation>

<operation id="803" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:37  %or_ln567_1 = or i4 %shl_ln564_1, 3

]]></Node>
<StgValue><ssdm name="or_ln567_1"/></StgValue>
</operation>

<operation id="804" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="4">
<![CDATA[
:38  %zext_ln567_1 = zext i4 %or_ln567_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln567_1"/></StgValue>
</operation>

<operation id="805" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %statemt_addr_23 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln567_1

]]></Node>
<StgValue><ssdm name="statemt_addr_23"/></StgValue>
</operation>

<operation id="806" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="5">
<![CDATA[
:40  %statemt_load_39 = load i32* %statemt_addr_23, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_39"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="807" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:21  store i32 %xor_ln564_1, i32* %statemt_addr_20, align 4

]]></Node>
<StgValue><ssdm name="store_ln564"/></StgValue>
</operation>

<operation id="808" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:28  store i32 %xor_ln565_1, i32* %statemt_addr_21, align 4

]]></Node>
<StgValue><ssdm name="store_ln565"/></StgValue>
</operation>

<operation id="809" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="9">
<![CDATA[
:29  %word_load_8 = load i32* %word_addr_13, align 4

]]></Node>
<StgValue><ssdm name="word_load_8"/></StgValue>
</operation>

<operation id="810" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="5">
<![CDATA[
:33  %statemt_load_38 = load i32* %statemt_addr_22, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_38"/></StgValue>
</operation>

<operation id="811" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %xor_ln566_1 = xor i32 %statemt_load_38, %word_load_8

]]></Node>
<StgValue><ssdm name="xor_ln566_1"/></StgValue>
</operation>

<operation id="812" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="9">
<![CDATA[
:36  %word_load_9 = load i32* %word_addr_14, align 4

]]></Node>
<StgValue><ssdm name="word_load_9"/></StgValue>
</operation>

<operation id="813" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="5">
<![CDATA[
:40  %statemt_load_39 = load i32* %statemt_addr_23, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_39"/></StgValue>
</operation>

<operation id="814" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %xor_ln567_1 = xor i32 %statemt_load_39, %word_load_9

]]></Node>
<StgValue><ssdm name="xor_ln567_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="815" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:35  store i32 %xor_ln566_1, i32* %statemt_addr_22, align 4

]]></Node>
<StgValue><ssdm name="store_ln566"/></StgValue>
</operation>

<operation id="816" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:42  store i32 %xor_ln567_1, i32* %statemt_addr_23, align 4

]]></Node>
<StgValue><ssdm name="store_ln567"/></StgValue>
</operation>

<operation id="817" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0">
<![CDATA[
:43  br label %10

]]></Node>
<StgValue><ssdm name="br_ln559"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="818" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:0  %i_2 = phi i5 [ %i_3, %12 ], [ 0, %AddRoundKey.region_end1 ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="819" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %icmp_ln129 = icmp eq i5 %i_2, -16

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="820" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="821" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %i_3 = add i5 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="822" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln129, label %13, label %12

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="823" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln130_1 = zext i5 %i_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln130_1"/></StgValue>
</operation>

<operation id="824" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %statemt_addr_28 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln130_1

]]></Node>
<StgValue><ssdm name="statemt_addr_28"/></StgValue>
</operation>

<operation id="825" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="5">
<![CDATA[
:2  %statemt_load_44 = load i32* %statemt_addr_28, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_44"/></StgValue>
</operation>

<operation id="826" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %out_enc_statemt_addr = getelementptr [16 x i8]* @out_enc_statemt, i64 0, i64 %zext_ln130_1

]]></Node>
<StgValue><ssdm name="out_enc_statemt_addr"/></StgValue>
</operation>

<operation id="827" st_id="62" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="8" op_0_bw="4">
<![CDATA[
:4  %out_enc_statemt_load = load i8* %out_enc_statemt_addr, align 1

]]></Node>
<StgValue><ssdm name="out_enc_statemt_load"/></StgValue>
</operation>

<operation id="828" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="829" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="5">
<![CDATA[
:2  %statemt_load_44 = load i32* %statemt_addr_28, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_44"/></StgValue>
</operation>

<operation id="830" st_id="63" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="8" op_0_bw="4">
<![CDATA[
:4  %out_enc_statemt_load = load i8* %out_enc_statemt_addr, align 1

]]></Node>
<StgValue><ssdm name="out_enc_statemt_load"/></StgValue>
</operation>

<operation id="831" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="8">
<![CDATA[
:5  %zext_ln130_2 = zext i8 %out_enc_statemt_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln130_2"/></StgValue>
</operation>

<operation id="832" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %icmp_ln130 = icmp ne i32 %statemt_load_44, %zext_ln130_2

]]></Node>
<StgValue><ssdm name="icmp_ln130"/></StgValue>
</operation>

<operation id="833" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="1">
<![CDATA[
:7  %zext_ln130 = zext i1 %icmp_ln130 to i32

]]></Node>
<StgValue><ssdm name="zext_ln130"/></StgValue>
</operation>

<operation id="834" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32">
<![CDATA[
:8  %main_result_load = load i32* @main_result, align 4

]]></Node>
<StgValue><ssdm name="main_result_load"/></StgValue>
</operation>

<operation id="835" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln130 = add nsw i32 %main_result_load, %zext_ln130

]]></Node>
<StgValue><ssdm name="add_ln130"/></StgValue>
</operation>

<operation id="836" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  store i32 %add_ln130, i32* @main_result, align 4

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="837" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
