library verilog;
use verilog.vl_types.all;
entity SimSrcGen is
end SimSrcGen;
