INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Isara Liyanage/Lab_3/Lab_3.srcs/sim_1/new/TB_4_RCA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_4_RCA
