Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 15 17:15:08 2022
| Host         : ECE-PHO115-02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_new_timing_summary_routed.rpt -pb top_new_timing_summary_routed.pb -rpx top_new_timing_summary_routed.rpx -warn_on_violation
| Design       : top_new
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: segment1/XLXI_47/clk_div_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: top_Pong/change_mode/n_clicks_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: top_Pong/clk600Hz/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: top_Pong/pong/b0/endgame_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_Pong/pong/pix_stb_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.151        0.000                      0                 3372        0.057        0.000                      0                 3372        4.500        0.000                       0                   901  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.151        0.000                      0                 3372        0.057        0.000                      0                 3372        4.500        0.000                       0                   901  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 top_Pong/end_screen/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/end_screen/vram/memory_array_reg_1_3/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.206ns  (logic 0.434ns (5.289%)  route 7.772ns (94.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 15.042 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.721     5.323    top_Pong/end_screen/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y42          DSP48E1                                      r  top_Pong/end_screen/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     5.757 r  top_Pong/end_screen/address_reg/P[15]
                         net (fo=72, routed)          7.772    13.529    top_Pong/end_screen/vram/P[15]
    RAMB36_X2Y21         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_1_3/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.620    15.042    top_Pong/end_screen/vram/CLK100MHZ_IBUF_BUFG
    RAMB36_X2Y21         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_1_3/CLKARDCLK
                         clock pessimism              0.188    15.230    
                         clock uncertainty           -0.035    15.195    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.680    top_Pong/end_screen/vram/memory_array_reg_1_3
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                         -13.529    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.221ns  (required time - arrival time)
  Source:                 top_Pong/end_screen/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/end_screen/vram/memory_array_reg_5_2/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.104ns  (logic 0.434ns (5.355%)  route 7.670ns (94.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 15.069 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.721     5.323    top_Pong/end_screen/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y42          DSP48E1                                      r  top_Pong/end_screen/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.757 r  top_Pong/end_screen/address_reg/P[0]
                         net (fo=48, routed)          7.670    13.427    top_Pong/end_screen/vram/P[0]
    RAMB36_X3Y19         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_5_2/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.647    15.069    top_Pong/end_screen/vram/CLK100MHZ_IBUF_BUFG
    RAMB36_X3Y19         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_5_2/CLKARDCLK
                         clock pessimism              0.180    15.249    
                         clock uncertainty           -0.035    15.214    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.648    top_Pong/end_screen/vram/memory_array_reg_5_2
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                         -13.427    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.451ns  (required time - arrival time)
  Source:                 top_Pong/end_screen/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/end_screen/vram/memory_array_reg_5_2/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.925ns  (logic 0.434ns (5.476%)  route 7.491ns (94.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 15.069 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.721     5.323    top_Pong/end_screen/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y42          DSP48E1                                      r  top_Pong/end_screen/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     5.757 r  top_Pong/end_screen/address_reg/P[15]
                         net (fo=72, routed)          7.491    13.248    top_Pong/end_screen/vram/P[15]
    RAMB36_X3Y19         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_5_2/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.647    15.069    top_Pong/end_screen/vram/CLK100MHZ_IBUF_BUFG
    RAMB36_X3Y19         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_5_2/CLKARDCLK
                         clock pessimism              0.180    15.249    
                         clock uncertainty           -0.035    15.214    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.699    top_Pong/end_screen/vram/memory_array_reg_5_2
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                         -13.248    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 top_Pong/end_screen/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/end_screen/vram/memory_array_reg_4_2/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.868ns  (logic 0.434ns (5.516%)  route 7.434ns (94.484%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.721     5.323    top_Pong/end_screen/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y42          DSP48E1                                      r  top_Pong/end_screen/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     5.757 r  top_Pong/end_screen/address_reg/P[15]
                         net (fo=72, routed)          7.434    13.190    top_Pong/end_screen/vram/P[15]
    RAMB36_X3Y18         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_4_2/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.646    15.068    top_Pong/end_screen/vram/CLK100MHZ_IBUF_BUFG
    RAMB36_X3Y18         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_4_2/CLKARDCLK
                         clock pessimism              0.180    15.248    
                         clock uncertainty           -0.035    15.213    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.698    top_Pong/end_screen/vram/memory_array_reg_4_2
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                         -13.190    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.563ns  (required time - arrival time)
  Source:                 top_Pong/end_screen/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/end_screen/vram/memory_array_reg_4_2/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 0.434ns (5.592%)  route 7.327ns (94.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.721     5.323    top_Pong/end_screen/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y42          DSP48E1                                      r  top_Pong/end_screen/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.757 r  top_Pong/end_screen/address_reg/P[0]
                         net (fo=48, routed)          7.327    13.084    top_Pong/end_screen/vram/P[0]
    RAMB36_X3Y18         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_4_2/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.646    15.068    top_Pong/end_screen/vram/CLK100MHZ_IBUF_BUFG
    RAMB36_X3Y18         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_4_2/CLKARDCLK
                         clock pessimism              0.180    15.248    
                         clock uncertainty           -0.035    15.213    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.647    top_Pong/end_screen/vram/memory_array_reg_4_2
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -13.084    
  -------------------------------------------------------------------
                         slack                                  1.563    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 top_Pong/end_screen/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/end_screen/vram/memory_array_reg_0_3/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.780ns  (logic 0.434ns (5.578%)  route 7.346ns (94.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.721     5.323    top_Pong/end_screen/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y42          DSP48E1                                      r  top_Pong/end_screen/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     5.757 r  top_Pong/end_screen/address_reg/P[15]
                         net (fo=72, routed)          7.346    13.103    top_Pong/end_screen/vram/P[15]
    RAMB36_X2Y20         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_0_3/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.621    15.043    top_Pong/end_screen/vram/CLK100MHZ_IBUF_BUFG
    RAMB36_X2Y20         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_0_3/CLKARDCLK
                         clock pessimism              0.188    15.231    
                         clock uncertainty           -0.035    15.196    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.681    top_Pong/end_screen/vram/memory_array_reg_0_3
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                         -13.103    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 top_Pong/end_screen/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/end_screen/vram/memory_array_reg_6_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.684ns  (logic 0.558ns (7.262%)  route 7.126ns (92.738%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.721     5.323    top_Pong/end_screen/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y42          DSP48E1                                      r  top_Pong/end_screen/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     5.757 f  top_Pong/end_screen/address_reg/P[15]
                         net (fo=72, routed)          6.784    12.540    top_Pong/end_screen/vram/P[15]
    SLICE_X62Y92         LUT4 (Prop_lut4_I3_O)        0.124    12.664 r  top_Pong/end_screen/vram/memory_array_reg_6_2_ENARDEN_cooolgate_en_gate_45_LOPT_REMAP/O
                         net (fo=1, routed)           0.343    13.007    top_Pong/end_screen/vram/memory_array_reg_6_2_ENARDEN_cooolgate_en_sig_25
    RAMB36_X1Y18         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_6_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.554    14.976    top_Pong/end_screen/vram/CLK100MHZ_IBUF_BUFG
    RAMB36_X1Y18         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_6_2/CLKARDCLK
                         clock pessimism              0.180    15.156    
                         clock uncertainty           -0.035    15.121    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.678    top_Pong/end_screen/vram/memory_array_reg_6_2
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                         -13.007    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 top_Pong/end_screen/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/end_screen/vram/memory_array_reg_5_1/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.606ns  (logic 0.434ns (5.706%)  route 7.172ns (94.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns = ( 15.065 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.721     5.323    top_Pong/end_screen/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y42          DSP48E1                                      r  top_Pong/end_screen/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.757 r  top_Pong/end_screen/address_reg/P[0]
                         net (fo=48, routed)          7.172    12.929    top_Pong/end_screen/vram/P[0]
    RAMB36_X3Y17         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_5_1/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.643    15.065    top_Pong/end_screen/vram/CLK100MHZ_IBUF_BUFG
    RAMB36_X3Y17         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_5_1/CLKARDCLK
                         clock pessimism              0.180    15.245    
                         clock uncertainty           -0.035    15.210    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.644    top_Pong/end_screen/vram/memory_array_reg_5_1
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -12.929    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.717ns  (required time - arrival time)
  Source:                 top_Pong/end_screen/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/end_screen/vram/memory_array_reg_5_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.655ns  (logic 0.434ns (5.669%)  route 7.221ns (94.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns = ( 15.065 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.721     5.323    top_Pong/end_screen/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y42          DSP48E1                                      r  top_Pong/end_screen/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     5.757 r  top_Pong/end_screen/address_reg/P[15]
                         net (fo=72, routed)          7.221    12.978    top_Pong/end_screen/vram/P[15]
    RAMB36_X3Y17         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_5_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.643    15.065    top_Pong/end_screen/vram/CLK100MHZ_IBUF_BUFG
    RAMB36_X3Y17         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_5_1/CLKARDCLK
                         clock pessimism              0.180    15.245    
                         clock uncertainty           -0.035    15.210    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.695    top_Pong/end_screen/vram/memory_array_reg_5_1
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                         -12.978    
  -------------------------------------------------------------------
                         slack                                  1.717    

Slack (MET) :             1.803ns  (required time - arrival time)
  Source:                 top_Pong/end_screen/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/end_screen/vram/memory_array_reg_7_3/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.565ns  (logic 0.434ns (5.737%)  route 7.131ns (94.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 15.061 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.721     5.323    top_Pong/end_screen/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y42          DSP48E1                                      r  top_Pong/end_screen/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     5.757 r  top_Pong/end_screen/address_reg/P[15]
                         net (fo=72, routed)          7.131    12.888    top_Pong/end_screen/vram/P[15]
    RAMB36_X2Y19         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_7_3/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.639    15.061    top_Pong/end_screen/vram/CLK100MHZ_IBUF_BUFG
    RAMB36_X2Y19         RAMB36E1                                     r  top_Pong/end_screen/vram/memory_array_reg_7_3/CLKARDCLK
                         clock pessimism              0.180    15.241    
                         clock uncertainty           -0.035    15.206    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.691    top_Pong/end_screen/vram/memory_array_reg_7_3
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                         -12.888    
  -------------------------------------------------------------------
                         slack                                  1.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 top_Pong/pong/b1/detectx/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/pong/b1/detectx/o_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.231ns (52.209%)  route 0.211ns (47.791%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.569     1.488    top_Pong/pong/b1/detectx/CLK100MHZ_IBUF_BUFG
    SLICE_X69Y99         FDRE                                         r  top_Pong/pong/b1/detectx/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  top_Pong/pong/b1/detectx/counter_reg[14]/Q
                         net (fo=2, routed)           0.069     1.699    top_Pong/pong/b1/detectx/counter_reg[14]
    SLICE_X68Y99         LUT6 (Prop_lut6_I4_O)        0.045     1.744 r  top_Pong/pong/b1/detectx/incx[3]_i_3__0/O
                         net (fo=2, routed)           0.142     1.886    top_Pong/pong/b1/detectx/p_2_in
    SLICE_X70Y100        LUT2 (Prop_lut2_I0_O)        0.045     1.931 r  top_Pong/pong/b1/detectx/o_state_i_1__1/O
                         net (fo=1, routed)           0.000     1.931    top_Pong/pong/b1/detectx/o_state_i_1__1_n_0
    SLICE_X70Y100        FDRE                                         r  top_Pong/pong/b1/detectx/o_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.835     2.000    top_Pong/pong/b1/detectx/CLK100MHZ_IBUF_BUFG
    SLICE_X70Y100        FDRE                                         r  top_Pong/pong/b1/detectx/o_state_reg/C
                         clock pessimism             -0.245     1.754    
    SLICE_X70Y100        FDRE (Hold_fdre_C_D)         0.120     1.874    top_Pong/pong/b1/detectx/o_state_reg
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 top_Pong/pong/b4/detectx/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/pong/b4/detectx/o_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.231ns (50.542%)  route 0.226ns (49.458%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.569     1.488    top_Pong/pong/b4/detectx/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y99         FDRE                                         r  top_Pong/pong/b4/detectx/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  top_Pong/pong/b4/detectx/counter_reg[14]/Q
                         net (fo=2, routed)           0.067     1.696    top_Pong/pong/b4/detectx/counter_reg[14]
    SLICE_X62Y99         LUT6 (Prop_lut6_I4_O)        0.045     1.741 r  top_Pong/pong/b4/detectx/incx[3]_i_3__3/O
                         net (fo=2, routed)           0.159     1.900    top_Pong/pong/b4/detectx/p_2_in
    SLICE_X62Y101        LUT2 (Prop_lut2_I0_O)        0.045     1.945 r  top_Pong/pong/b4/detectx/o_state_i_1__7/O
                         net (fo=1, routed)           0.000     1.945    top_Pong/pong/b4/detectx/o_state_i_1__7_n_0
    SLICE_X62Y101        FDRE                                         r  top_Pong/pong/b4/detectx/o_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.833     1.999    top_Pong/pong/b4/detectx/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y101        FDRE                                         r  top_Pong/pong/b4/detectx/o_state_reg/C
                         clock pessimism             -0.245     1.753    
    SLICE_X62Y101        FDRE (Hold_fdre_C_D)         0.120     1.873    top_Pong/pong/b4/detectx/o_state_reg
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 top_Pong/pong/b5/detectx/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/pong/b5/detectx/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.566     1.485    top_Pong/pong/b5/detectx/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y99         FDRE                                         r  top_Pong/pong/b5/detectx/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  top_Pong/pong/b5/detectx/counter_reg[14]/Q
                         net (fo=2, routed)           0.126     1.775    top_Pong/pong/b5/detectx/counter_reg[14]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.931 r  top_Pong/pong/b5/detectx/counter_reg[12]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001     1.932    top_Pong/pong/b5/detectx/counter_reg[12]_i_1__10_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.985 r  top_Pong/pong/b5/detectx/counter_reg[16]_i_1__10/O[0]
                         net (fo=1, routed)           0.000     1.985    top_Pong/pong/b5/detectx/counter_reg[16]_i_1__10_n_7
    SLICE_X56Y100        FDRE                                         r  top_Pong/pong/b5/detectx/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.830     1.995    top_Pong/pong/b5/detectx/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y100        FDRE                                         r  top_Pong/pong/b5/detectx/counter_reg[16]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     1.883    top_Pong/pong/b5/detectx/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 top_Pong/pong/b1/detectx/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/pong/b1/detectx/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.569     1.488    top_Pong/pong/b1/detectx/CLK100MHZ_IBUF_BUFG
    SLICE_X69Y99         FDRE                                         r  top_Pong/pong/b1/detectx/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  top_Pong/pong/b1/detectx/counter_reg[15]/Q
                         net (fo=2, routed)           0.117     1.747    top_Pong/pong/b1/detectx/counter_reg[15]
    SLICE_X69Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  top_Pong/pong/b1/detectx/counter_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.907    top_Pong/pong/b1/detectx/counter_reg[12]_i_1__2_n_0
    SLICE_X69Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  top_Pong/pong/b1/detectx/counter_reg[16]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.961    top_Pong/pong/b1/detectx/counter_reg[16]_i_1__2_n_7
    SLICE_X69Y100        FDRE                                         r  top_Pong/pong/b1/detectx/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.835     2.000    top_Pong/pong/b1/detectx/CLK100MHZ_IBUF_BUFG
    SLICE_X69Y100        FDRE                                         r  top_Pong/pong/b1/detectx/counter_reg[16]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X69Y100        FDRE (Hold_fdre_C_D)         0.105     1.859    top_Pong/pong/b1/detectx/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 top_Pong/pong/b4/detectx/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/pong/b4/detectx/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.569     1.488    top_Pong/pong/b4/detectx/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y99         FDRE                                         r  top_Pong/pong/b4/detectx/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  top_Pong/pong/b4/detectx/counter_reg[15]/Q
                         net (fo=2, routed)           0.117     1.747    top_Pong/pong/b4/detectx/counter_reg[15]
    SLICE_X63Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  top_Pong/pong/b4/detectx/counter_reg[12]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.907    top_Pong/pong/b4/detectx/counter_reg[12]_i_1__8_n_0
    SLICE_X63Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  top_Pong/pong/b4/detectx/counter_reg[16]_i_1__8/O[0]
                         net (fo=1, routed)           0.000     1.961    top_Pong/pong/b4/detectx/counter_reg[16]_i_1__8_n_7
    SLICE_X63Y100        FDRE                                         r  top_Pong/pong/b4/detectx/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.833     1.999    top_Pong/pong/b4/detectx/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y100        FDRE                                         r  top_Pong/pong/b4/detectx/counter_reg[16]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X63Y100        FDRE (Hold_fdre_C_D)         0.105     1.858    top_Pong/pong/b4/detectx/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 top_Pong/pong/b1/detecty/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/pong/b1/detecty/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.569     1.488    top_Pong/pong/b1/detecty/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y99         FDRE                                         r  top_Pong/pong/b1/detecty/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  top_Pong/pong/b1/detecty/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.749    top_Pong/pong/b1/detecty/counter_reg[11]
    SLICE_X67Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.909 r  top_Pong/pong/b1/detecty/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.909    top_Pong/pong/b1/detecty/counter_reg[8]_i_1__1_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.963 r  top_Pong/pong/b1/detecty/counter_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.963    top_Pong/pong/b1/detecty/counter_reg[12]_i_1__1_n_7
    SLICE_X67Y100        FDRE                                         r  top_Pong/pong/b1/detecty/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.835     2.000    top_Pong/pong/b1/detecty/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y100        FDRE                                         r  top_Pong/pong/b1/detecty/counter_reg[12]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X67Y100        FDRE (Hold_fdre_C_D)         0.105     1.859    top_Pong/pong/b1/detecty/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 top_Pong/pong/b6/detectx/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/pong/b6/detectx/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.567     1.486    top_Pong/pong/b6/detectx/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y99         FDRE                                         r  top_Pong/pong/b6/detectx/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  top_Pong/pong/b6/detectx/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.748    top_Pong/pong/b6/detectx/counter_reg[7]
    SLICE_X61Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  top_Pong/pong/b6/detectx/counter_reg[4]_i_1__12/CO[3]
                         net (fo=1, routed)           0.001     1.908    top_Pong/pong/b6/detectx/counter_reg[4]_i_1__12_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.962 r  top_Pong/pong/b6/detectx/counter_reg[8]_i_1__12/O[0]
                         net (fo=1, routed)           0.000     1.962    top_Pong/pong/b6/detectx/counter_reg[8]_i_1__12_n_7
    SLICE_X61Y100        FDRE                                         r  top_Pong/pong/b6/detectx/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.832     1.997    top_Pong/pong/b6/detectx/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y100        FDRE                                         r  top_Pong/pong/b6/detectx/counter_reg[8]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X61Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    top_Pong/pong/b6/detectx/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 top_Pong/pong/b6/detecty/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/pong/b6/detecty/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.567     1.486    top_Pong/pong/b6/detecty/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  top_Pong/pong/b6/detecty/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  top_Pong/pong/b6/detecty/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.748    top_Pong/pong/b6/detecty/counter_reg[3]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  top_Pong/pong/b6/detecty/counter_reg[0]_i_2__11/CO[3]
                         net (fo=1, routed)           0.001     1.908    top_Pong/pong/b6/detecty/counter_reg[0]_i_2__11_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.962 r  top_Pong/pong/b6/detecty/counter_reg[4]_i_1__11/O[0]
                         net (fo=1, routed)           0.000     1.962    top_Pong/pong/b6/detecty/counter_reg[4]_i_1__11_n_7
    SLICE_X49Y100        FDRE                                         r  top_Pong/pong/b6/detecty/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.832     1.997    top_Pong/pong/b6/detecty/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  top_Pong/pong/b6/detecty/counter_reg[4]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    top_Pong/pong/b6/detecty/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 top_Pong/pong/b1/detectx/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/pong/b1/detectx/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.569     1.488    top_Pong/pong/b1/detectx/CLK100MHZ_IBUF_BUFG
    SLICE_X69Y99         FDRE                                         r  top_Pong/pong/b1/detectx/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  top_Pong/pong/b1/detectx/counter_reg[15]/Q
                         net (fo=2, routed)           0.117     1.747    top_Pong/pong/b1/detectx/counter_reg[15]
    SLICE_X69Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  top_Pong/pong/b1/detectx/counter_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.907    top_Pong/pong/b1/detectx/counter_reg[12]_i_1__2_n_0
    SLICE_X69Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.972 r  top_Pong/pong/b1/detectx/counter_reg[16]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.972    top_Pong/pong/b1/detectx/counter_reg[16]_i_1__2_n_5
    SLICE_X69Y100        FDRE                                         r  top_Pong/pong/b1/detectx/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.835     2.000    top_Pong/pong/b1/detectx/CLK100MHZ_IBUF_BUFG
    SLICE_X69Y100        FDRE                                         r  top_Pong/pong/b1/detectx/counter_reg[18]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X69Y100        FDRE (Hold_fdre_C_D)         0.105     1.859    top_Pong/pong/b1/detectx/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 top_Pong/pong/b4/detectx/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/pong/b4/detectx/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.569     1.488    top_Pong/pong/b4/detectx/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y99         FDRE                                         r  top_Pong/pong/b4/detectx/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  top_Pong/pong/b4/detectx/counter_reg[15]/Q
                         net (fo=2, routed)           0.117     1.747    top_Pong/pong/b4/detectx/counter_reg[15]
    SLICE_X63Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  top_Pong/pong/b4/detectx/counter_reg[12]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.907    top_Pong/pong/b4/detectx/counter_reg[12]_i_1__8_n_0
    SLICE_X63Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.972 r  top_Pong/pong/b4/detectx/counter_reg[16]_i_1__8/O[2]
                         net (fo=1, routed)           0.000     1.972    top_Pong/pong/b4/detectx/counter_reg[16]_i_1__8_n_5
    SLICE_X63Y100        FDRE                                         r  top_Pong/pong/b4/detectx/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.833     1.999    top_Pong/pong/b4/detectx/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y100        FDRE                                         r  top_Pong/pong/b4/detectx/counter_reg[18]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X63Y100        FDRE (Hold_fdre_C_D)         0.105     1.858    top_Pong/pong/b4/detectx/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0      top_ADC/XLXI_7/inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y14   top_Pong/end_screen/vram/memory_array_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10   top_Pong/end_screen/vram/memory_array_reg_3_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y13   top_Pong/end_screen/vram/memory_array_reg_5_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y19   top_Pong/end_screen/vram/memory_array_reg_7_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y23   top_Pong/nolabel_line60/vram/memory_array_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y24   top_Pong/nolabel_line60/vram/memory_array_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y30   top_Pong/nolabel_line60/vram/memory_array_reg_5_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y29   top_Pong/nolabel_line60/vram/memory_array_reg_7_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11   top_Pong/end_screen/vram/memory_array_reg_2_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y134  top_Pong/nolabel_line60/vram/memory_array_reg_mux_sel__3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y134  top_Pong/nolabel_line60/vram/memory_array_reg_mux_sel__9/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y100  top_Pong/pong/b0/detectx/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y102  top_Pong/pong/b0/detectx/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y102  top_Pong/pong/b0/detectx/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y100  top_Pong/pong/b0/detectx/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y100  top_Pong/pong/b0/detectx/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y100  top_Pong/pong/b0/detectx/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y101  top_Pong/pong/b0/detectx/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y101  top_Pong/pong/b0/detectx/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y108  top_Pong/end_screen/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y108  top_Pong/end_screen/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y108  top_Pong/end_screen/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y99   top_Pong/pong/b5/detectx/o_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y107  top_Pong/end_screen/display/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y107  top_Pong/end_screen/display/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y107  top_Pong/end_screen/display/h_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y107  top_Pong/end_screen/display/h_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y107  top_Pong/end_screen/display/h_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y107  top_Pong/end_screen/display/h_count_reg[5]/C



