// Seed: 760037103
module module_0;
  logic id_0;
  logic id_1;
  assign id_1 = 1;
  reg id_2;
  reg id_3 = id_2;
  always @(posedge id_0 ? 1 : id_2) id_2 <= id_1 & 1;
  logic id_4;
endmodule
