// Seed: 2212432226
module module_0 (
    input  tri1 id_0,
    output wor  id_1,
    input  tri0 id_2
);
  wire [-1 : -1 'b0] id_4;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output wire id_0
    , id_15, id_16, id_17,
    input tri1 id_1,
    output tri1 id_2,
    input supply1 id_3,
    input tri id_4,
    input wor id_5,
    input tri id_6,
    input uwire id_7,
    input uwire id_8,
    input tri0 id_9,
    output tri1 id_10,
    input tri0 id_11,
    output supply0 id_12,
    input tri id_13
    , id_18
);
  assign id_15 = id_5;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_6
  );
endmodule
