// Seed: 1152212621
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output reg id_3
);
  always @(posedge id_2 or posedge id_2 == id_1[1>1]) begin
    id_3 <= "";
  end
endmodule
