<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 131.500 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../top.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5536]" key="HLS 207-5536" tag="" content="&apos;Resource pragma&apos; is deprecated, use &apos;bind_op/bind_storage pragma&apos; instead (../slidingwindow.h:91:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5566]" key="HLS 207-5566" tag="" content="unexpected pragma argument &apos;inputBuf&apos;, expects &apos;=&apos; (../slidingwindow.h:91:31)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5536]" key="HLS 207-5536" tag="" content="&apos;Resource pragma&apos; is deprecated, use &apos;bind_op/bind_storage pragma&apos; instead (../slidingwindow.h:222:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5566]" key="HLS 207-5566" tag="" content="unexpected pragma argument &apos;inputBuf&apos;, expects &apos;=&apos; (../slidingwindow.h:222:31)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5536]" key="HLS 207-5536" tag="" content="&apos;Resource pragma&apos; is deprecated, use &apos;bind_op/bind_storage pragma&apos; instead (../maxpool.h:287:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5536]" key="HLS 207-5536" tag="" content="&apos;Resource pragma&apos; is deprecated, use &apos;bind_op/bind_storage pragma&apos; instead (../mac.hpp:116:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5536]" key="HLS 207-5536" tag="" content="&apos;Resource pragma&apos; is deprecated, use &apos;bind_op/bind_storage pragma&apos; instead (../mac.hpp:142:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-113]" key="HLS 214-113" tag="DATAFLOW,VITIS_THROUGHPUT" content="Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:129:138)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-113.html"/>
	<Message severity="WARNING" prefix="[HLS 214-113]" key="HLS 214-113" tag="DATAFLOW,VITIS_THROUGHPUT" content="Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:129:148)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-113.html"/>
	<Message severity="WARNING" prefix="[HLS 214-113]" key="HLS 214-113" tag="DATAFLOW,VITIS_THROUGHPUT" content="Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:129:167)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-113.html"/>
	<Message severity="WARNING" prefix="[HLS 214-113]" key="HLS 214-113" tag="DATAFLOW,VITIS_THROUGHPUT" content="Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:130:98)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-113.html"/>
	<Message severity="WARNING" prefix="[HLS 214-113]" key="HLS 214-113" tag="DATAFLOW,VITIS_THROUGHPUT" content="Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:130:108)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-113.html"/>
	<Message severity="WARNING" prefix="[HLS 214-113]" key="HLS 214-113" tag="DATAFLOW,VITIS_THROUGHPUT" content="Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:130:127)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-113.html"/>
	<Message severity="WARNING" prefix="[HLS 214-113]" key="HLS 214-113" tag="DATAFLOW,VITIS_THROUGHPUT" content="Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:133:99)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-113.html"/>
	<Message severity="WARNING" prefix="[HLS 214-113]" key="HLS 214-113" tag="DATAFLOW,VITIS_THROUGHPUT" content="Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:133:109)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-113.html"/>
	<Message severity="WARNING" prefix="[HLS 214-113]" key="HLS 214-113" tag="DATAFLOW,VITIS_THROUGHPUT" content="Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:133:128)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-113.html"/>
	<Message severity="WARNING" prefix="[HLS 214-113]" key="HLS 214-113" tag="DATAFLOW,VITIS_THROUGHPUT" content="Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:134:100)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-113.html"/>
	<Message severity="WARNING" prefix="[HLS 214-113]" key="HLS 214-113" tag="DATAFLOW,VITIS_THROUGHPUT" content="Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:134:110)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-113.html"/>
	<Message severity="WARNING" prefix="[HLS 214-113]" key="HLS 214-113" tag="DATAFLOW,VITIS_THROUGHPUT" content="Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:134:129)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-113.html"/>
	<Message severity="WARNING" prefix="[HLS 214-113]" key="HLS 214-113" tag="DATAFLOW,VITIS_THROUGHPUT" content="Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:138:97)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-113.html"/>
	<Message severity="WARNING" prefix="[HLS 214-113]" key="HLS 214-113" tag="DATAFLOW,VITIS_THROUGHPUT" content="Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:138:107)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-113.html"/>
	<Message severity="WARNING" prefix="[HLS 214-113]" key="HLS 214-113" tag="DATAFLOW,VITIS_THROUGHPUT" content="Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:138:126)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-113.html"/>
	<Message severity="WARNING" prefix="[HLS 214-113]" key="HLS 214-113" tag="DATAFLOW,VITIS_THROUGHPUT" content="Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:139:97)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-113.html"/>
	<Message severity="WARNING" prefix="[HLS 214-113]" key="HLS 214-113" tag="DATAFLOW,VITIS_THROUGHPUT" content="Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:139:107)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-113.html"/>
	<Message severity="WARNING" prefix="[HLS 214-113]" key="HLS 214-113" tag="DATAFLOW,VITIS_THROUGHPUT" content="Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:139:126)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-113.html"/>
	<Message severity="WARNING" prefix="[HLS 214-113]" key="HLS 214-113" tag="DATAFLOW,VITIS_THROUGHPUT" content="Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:143:22)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-113.html"/>
	<Message severity="WARNING" prefix="[HLS 214-113]" key="HLS 214-113" tag="DATAFLOW,VITIS_THROUGHPUT" content="Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:143:32)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-113.html"/>
	<Message severity="WARNING" prefix="[HLS 214-113]" key="HLS 214-113" tag="DATAFLOW,VITIS_THROUGHPUT" content="Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:143:51)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-113.html"/>
	<Message severity="WARNING" prefix="[HLS 214-113]" key="HLS 214-113" tag="DATAFLOW,VITIS_THROUGHPUT" content="Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:145:23)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-113.html"/>
	<Message severity="WARNING" prefix="[HLS 214-113]" key="HLS 214-113" tag="DATAFLOW,VITIS_THROUGHPUT" content="Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:145:33)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-113.html"/>
	<Message severity="WARNING" prefix="[HLS 214-113]" key="HLS 214-113" tag="DATAFLOW,VITIS_THROUGHPUT" content="Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:145:52)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-113.html"/>
	<Message severity="WARNING" prefix="[HLS 214-113]" key="HLS 214-113" tag="DATAFLOW,VITIS_THROUGHPUT" content="Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:147:15)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-113.html"/>
	<Message severity="WARNING" prefix="[HLS 214-113]" key="HLS 214-113" tag="DATAFLOW,VITIS_THROUGHPUT" content="Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:147:67)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-113.html"/>
	<Message severity="WARNING" prefix="[HLS 214-113]" key="HLS 214-113" tag="DATAFLOW,VITIS_THROUGHPUT" content="Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:147:77)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-113.html"/>
	<Message severity="WARNING" prefix="[HLS 214-113]" key="HLS 214-113" tag="DATAFLOW,VITIS_THROUGHPUT" content="Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:147:124)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-113.html"/>
	<Message severity="WARNING" prefix="[HLS 200-471]" key="HLS 200-471" tag="DATAFLOW,VITIS_THROUGHPUT" content="Dataflow form checks found 28 issue(s) in file ../top.cpp" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-471.html"/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;reps&apos; (../streamtools.h:735:77)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;reps&apos; (../streamtools.h:767:78)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;mmv&apos; (../interpret.hpp:149:53)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;mmv&apos; (../interpret.hpp:166:58)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;mmv&apos; (../interpret.hpp:209:56)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;flag&apos; (../interpret.hpp:209:72)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;mmv&apos; (../interpret.hpp:213:53)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;mmv&apos; (../interpret.hpp:218:30)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;mmv&apos; (../interpret.hpp:240:53)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;mmv&apos; (../interpret.hpp:262:39)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;flag&apos; (../interpret.hpp:273:72)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;mmv&apos; (../interpret.hpp:300:52)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;nf&apos; (../activations.hpp:68:26)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;pe&apos; (../activations.hpp:68:45)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;nf&apos; (../activations.hpp:86:29)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;pe&apos; (../activations.hpp:86:48)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;nf&apos; (../activations.hpp:108:32)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;pe&apos; (../activations.hpp:108:51)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;nf&apos; (../activations.hpp:131:26)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;pe&apos; (../activations.hpp:131:45)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5553]" key="HLS 207-5553" tag="" content="Invalid variable in &apos;#pragma HLS reset&apos;: expect variable to be static or global (../slidingwindow.h:103:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.209 seconds; current allocated memory: 137.734 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 15,765 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 31,436 instructions in the design after the &apos;Unroll/Inline (step 1)&apos; phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 23,503 instructions in the design after the &apos;Unroll/Inline (step 2)&apos; phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 23,220 instructions in the design after the &apos;Unroll/Inline (step 3)&apos; phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 22,733 instructions in the design after the &apos;Unroll/Inline (step 4)&apos; phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 30,231 instructions in the design after the &apos;Array/Struct (step 1)&apos; phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 26,327 instructions in the design after the &apos;Array/Struct (step 2)&apos; phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 26,327 instructions in the design after the &apos;Array/Struct (step 3)&apos; phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 26,301 instructions in the design after the &apos;Array/Struct (step 4)&apos; phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 26,391 instructions in the design after the &apos;Array/Struct (step 5)&apos; phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 26,049 instructions in the design after the &apos;Performance&apos; phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 25,543 instructions in the design after the &apos;Performance (step 2)&apos; phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 25,543 instructions in the design after the &apos;Performance (step 3)&apos; phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 25,543 instructions in the design after the &apos;Performance (step 4)&apos; phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 25,535 instructions in the design after the &apos;HW Transforms&apos; phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 25,664 instructions in the design after the &apos;HW Transforms (step 2)&apos; phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-273]" key="HLS 214-273" tag="" content="In function &apos;void ConvLayer_Batch&lt;3u, 3u, 32u, 64u, 30u, 3u, 16u, Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Recast&lt;Binary&gt;, 24, 64, BinaryWeights&lt;3u, 16u, 36u&gt;, ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;24&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, BinaryWeights&lt;3u, 16u, 36u&gt; const&amp;, ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt; const&amp;, unsigned int, ap_resource_lut const&amp;)&apos;, Pragma conflict happens on &apos;INLINE&apos; and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../convlayer.h:108:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-273]" key="HLS 214-273" tag="" content="In function &apos;void ConvLayer_Batch&lt;3u, 64u, 30u, 64u, 28u, 32u, 32u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, 64, 64, BinaryWeights&lt;32u, 32u, 36u&gt;, ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 32u, 36u&gt; const&amp;, ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, unsigned int, ap_resource_lut const&amp;)&apos;, Pragma conflict happens on &apos;INLINE&apos; and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../convlayer.h:108:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-273]" key="HLS 214-273" tag="" content="In function &apos;void ConvLayer_Batch&lt;3u, 64u, 14u, 128u, 12u, 32u, 16u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, 64, 128, BinaryWeights&lt;32u, 16u, 144u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;128&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 16u, 144u&gt; const&amp;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, unsigned int, ap_resource_lut const&amp;)&apos;, Pragma conflict happens on &apos;INLINE&apos; and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../convlayer.h:108:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-273]" key="HLS 214-273" tag="" content="In function &apos;void ConvLayer_Batch&lt;3u, 128u, 12u, 128u, 10u, 32u, 16u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, 128, 128, BinaryWeights&lt;32u, 16u, 288u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;128&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;128&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 16u, 288u&gt; const&amp;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, unsigned int, ap_resource_lut const&amp;)&apos;, Pragma conflict happens on &apos;INLINE&apos; and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../convlayer.h:108:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-273]" key="HLS 214-273" tag="" content="In function &apos;void ConvLayer_Batch&lt;3u, 128u, 5u, 256u, 3u, 32u, 4u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, 128, 256, BinaryWeights&lt;32u, 4u, 2304u&gt;, ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;128&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;256&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 4u, 2304u&gt; const&amp;, ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, unsigned int, ap_resource_lut const&amp;)&apos;, Pragma conflict happens on &apos;INLINE&apos; and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../convlayer.h:108:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-273]" key="HLS 214-273" tag="" content="In function &apos;void ConvLayer_Batch&lt;3u, 256u, 3u, 256u, 1u, 32u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, 256, 256, BinaryWeights&lt;32u, 1u, 18432u&gt;, ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;256&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;256&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 1u, 18432u&gt; const&amp;, ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, unsigned int, ap_resource_lut const&amp;)&apos;, Pragma conflict happens on &apos;INLINE&apos; and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../convlayer.h:108:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-273]" key="HLS 214-273" tag="" content="In function &apos;void StreamingFCLayer_Batch&lt;256u, 512u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, 256, 64, BinaryWeights&lt;4u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;256&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, BinaryWeights&lt;4u, 1u, 32768u&gt; const&amp;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, unsigned int, ap_resource_lut const&amp;)&apos;, Pragma conflict happens on &apos;INLINE&apos; and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../fclayer.h:99:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-273]" key="HLS 214-273" tag="" content="In function &apos;void StreamingFCLayer_Batch&lt;512u, 512u, 8u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, 64, 64, BinaryWeights&lt;8u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, BinaryWeights&lt;8u, 1u, 32768u&gt; const&amp;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, unsigned int, ap_resource_lut const&amp;)&apos;, Pragma conflict happens on &apos;INLINE&apos; and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../fclayer.h:99:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-273]" key="HLS 214-273" tag="" content="In function &apos;void StreamingFCLayer_Batch&lt;512u, 64u, 1u, 4u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;16&gt;, 16u&gt;, Identity, 64, 64, BinaryWeights&lt;1u, 4u, 8192u&gt;, PassThroughActivation&lt;ap_uint&lt;16&gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, BinaryWeights&lt;1u, 4u, 8192u&gt; const&amp;, PassThroughActivation&lt;ap_uint&lt;16&gt; &gt; const&amp;, unsigned int, ap_resource_lut const&amp;)&apos;, Pragma conflict happens on &apos;INLINE&apos; and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../fclayer.h:99:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;BinaryWeights&lt;3u, 16u, 36u&gt;::TileIndex::TileIndex(BinaryWeights&lt;3u, 16u, 36u&gt; const&amp;, unsigned int)&apos; into &apos;BinaryWeights&lt;3u, 16u, 36u&gt;::weights(unsigned int) const&apos; (../weights.hpp:96:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Recast&lt;Binary&gt;::Container&lt;ap_uint&lt;3&gt; &gt;::Container(ap_uint&lt;3&gt; const&amp;)&apos; into &apos;Recast&lt;Binary&gt;::Container&lt;ap_uint&lt;3&gt; &gt; Recast&lt;Binary&gt;::operator()&lt;ap_uint&lt;3&gt; &gt;(ap_uint&lt;3&gt; const&amp;) const&apos; (../interpret.hpp:163:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;::Container&lt;ap_uint&lt;24&gt; &gt;::Container(ap_uint&lt;24&gt; const&amp;)&apos; into &apos;Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;::Container&lt;ap_uint&lt;24&gt; &gt; Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;::operator()&lt;ap_uint&lt;24&gt; &gt;(ap_uint&lt;24&gt; const&amp;, unsigned int) const&apos; (../interpret.hpp:242:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Binary::Binary(ap_uint&lt;1&gt;)&apos; into &apos;Recast&lt;Binary&gt;::Container&lt;ap_uint&lt;3&gt; &gt;::operator[](unsigned int) const&apos; (../interpret.hpp:143:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;decltype(((ap_int&lt;2&gt;)(1)) * (fp)) Binary::operator*&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt; &gt;(ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt; const&amp;) const&apos; into &apos;decltype((fp) * (fp0)) mul&lt;Binary, ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt; &gt;(Binary const&amp;, ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt; const&amp;, ap_resource_lut const&amp;)&apos; (../mac.hpp:115:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Recast&lt;Binary&gt;::Container&lt;ap_uint&lt;3&gt; &gt;::operator[](unsigned int) const&apos; into &apos;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; mac&lt;3u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, Recast&lt;Binary&gt;::Container&lt;ap_uint&lt;3&gt; &gt;, Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;::Container&lt;ap_uint&lt;24&gt; &gt;, ap_resource_lut&gt;(ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;, Recast&lt;Binary&gt;::Container&lt;ap_uint&lt;3&gt; &gt; const&amp;, Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;::Container&lt;ap_uint&lt;24&gt; &gt; const&amp;, ap_resource_lut const&amp;, unsigned int)&apos; (../mac.hpp:169:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;decltype((fp) * (fp0)) mul&lt;Binary, ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt; &gt;(Binary const&amp;, ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt; const&amp;, ap_resource_lut const&amp;)&apos; into &apos;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; mac&lt;3u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, Recast&lt;Binary&gt;::Container&lt;ap_uint&lt;3&gt; &gt;, Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;::Container&lt;ap_uint&lt;24&gt; &gt;, ap_resource_lut&gt;(ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;, Recast&lt;Binary&gt;::Container&lt;ap_uint&lt;3&gt; &gt; const&amp;, Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;::Container&lt;ap_uint&lt;24&gt; &gt; const&amp;, ap_resource_lut const&amp;, unsigned int)&apos; (../mac.hpp:169:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;::Container&lt;ap_uint&lt;24&gt; &gt;::operator()(unsigned int, unsigned int) const&apos; into &apos;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; mac&lt;3u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, Recast&lt;Binary&gt;::Container&lt;ap_uint&lt;3&gt; &gt;, Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;::Container&lt;ap_uint&lt;24&gt; &gt;, ap_resource_lut&gt;(ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;, Recast&lt;Binary&gt;::Container&lt;ap_uint&lt;3&gt; &gt; const&amp;, Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;::Container&lt;ap_uint&lt;24&gt; &gt; const&amp;, ap_resource_lut const&amp;, unsigned int)&apos; (../mac.hpp:169:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Slice&lt;ap_uint&lt;1&gt;, 1u&gt;::Container&lt;ap_uint&lt;16&gt; &gt;::operator ap_uint&lt;16&gt; const&amp;() const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;27u, 64u, 3u, 16u, 1u, Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Recast&lt;Binary&gt;, ap_uint&lt;24&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;3u, 16u, 36u&gt;, ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;24&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, BinaryWeights&lt;3u, 16u, 36u&gt; const&amp;, ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:170:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Slice&lt;ap_uint&lt;1&gt;, 1u&gt;::Container&lt;ap_uint&lt;16&gt; &gt;::operator()(unsigned int, unsigned int, bool) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;27u, 64u, 3u, 16u, 1u, Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Recast&lt;Binary&gt;, ap_uint&lt;24&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;3u, 16u, 36u&gt;, ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;24&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, BinaryWeights&lt;3u, 16u, 36u&gt; const&amp;, ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:166:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;::activate(unsigned int, unsigned int, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;27u, 64u, 3u, 16u, 1u, Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Recast&lt;Binary&gt;, ap_uint&lt;24&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;3u, 16u, 36u&gt;, ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;24&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, BinaryWeights&lt;3u, 16u, 36u&gt; const&amp;, ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:166:33)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;::init(unsigned int, unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;27u, 64u, 3u, 16u, 1u, Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Recast&lt;Binary&gt;, ap_uint&lt;24&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;3u, 16u, 36u&gt;, ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;24&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, BinaryWeights&lt;3u, 16u, 36u&gt; const&amp;, ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:141:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; mac&lt;3u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, Recast&lt;Binary&gt;::Container&lt;ap_uint&lt;3&gt; &gt;, Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;::Container&lt;ap_uint&lt;24&gt; &gt;, ap_resource_lut&gt;(ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;, Recast&lt;Binary&gt;::Container&lt;ap_uint&lt;3&gt; &gt; const&amp;, Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;::Container&lt;ap_uint&lt;24&gt; &gt; const&amp;, ap_resource_lut const&amp;, unsigned int)&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;27u, 64u, 3u, 16u, 1u, Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Recast&lt;Binary&gt;, ap_uint&lt;24&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;3u, 16u, 36u&gt;, ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;24&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, BinaryWeights&lt;3u, 16u, 36u&gt; const&amp;, ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:153:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;BinaryWeights&lt;3u, 16u, 36u&gt;::weights(unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;27u, 64u, 3u, 16u, 1u, Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Recast&lt;Binary&gt;, ap_uint&lt;24&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;3u, 16u, 36u&gt;, ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;24&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, BinaryWeights&lt;3u, 16u, 36u&gt; const&amp;, ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:147:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;::Container&lt;ap_uint&lt;24&gt; &gt; Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;::operator()&lt;ap_uint&lt;24&gt; &gt;(ap_uint&lt;24&gt; const&amp;, unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;27u, 64u, 3u, 16u, 1u, Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Recast&lt;Binary&gt;, ap_uint&lt;24&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;3u, 16u, 36u&gt;, ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;24&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, BinaryWeights&lt;3u, 16u, 36u&gt; const&amp;, ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:152:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Recast&lt;Binary&gt;::Container&lt;ap_uint&lt;3&gt; &gt; Recast&lt;Binary&gt;::operator()&lt;ap_uint&lt;3&gt; &gt;(ap_uint&lt;3&gt; const&amp;) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;27u, 64u, 3u, 16u, 1u, Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Recast&lt;Binary&gt;, ap_uint&lt;24&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;3u, 16u, 36u&gt;, ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;24&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, BinaryWeights&lt;3u, 16u, 36u&gt; const&amp;, ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:150:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;BinaryWeights&lt;3u, 16u, 36u&gt;::TileIndex::operator[](unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;27u, 64u, 3u, 16u, 1u, Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Recast&lt;Binary&gt;, ap_uint&lt;24&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;3u, 16u, 36u&gt;, ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;24&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, BinaryWeights&lt;3u, 16u, 36u&gt; const&amp;, ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:150:30)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;BinaryWeights&lt;32u, 32u, 36u&gt;::TileIndex::TileIndex(BinaryWeights&lt;32u, 32u, 36u&gt; const&amp;, unsigned int)&apos; into &apos;BinaryWeights&lt;32u, 32u, 36u&gt;::weights(unsigned int) const&apos; (../weights.hpp:96:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;32&gt; &gt;::Container(ap_uint&lt;32&gt; const&amp;)&apos; into &apos;Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;32&gt; &gt; Recast&lt;XnorMul&gt;::operator()&lt;ap_uint&lt;32&gt; &gt;(ap_uint&lt;32&gt; const&amp;, unsigned int) const&apos; (../interpret.hpp:168:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;XnorMul::XnorMul(ap_uint&lt;1&gt;)&apos; into &apos;Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;32&gt; &gt;::operator()(unsigned int, unsigned int) const&apos; (../interpret.hpp:151:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;XnorMul::operator*(ap_uint&lt;1&gt; const&amp;) const&apos; into &apos;operator*(ap_uint&lt;1&gt; const&amp;, XnorMul const&amp;)&apos; (../interpret.hpp:72:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;operator*(ap_uint&lt;1&gt; const&amp;, XnorMul const&amp;)&apos; into &apos;decltype((fp) * (fp0)) mul&lt;bool, XnorMul&gt;(bool const&amp;, XnorMul const&amp;, ap_resource_lut const&amp;)&apos; (../mac.hpp:115:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;decltype((fp) * (fp0)) mul&lt;bool, XnorMul&gt;(bool const&amp;, XnorMul const&amp;, ap_resource_lut const&amp;)&apos; into &apos;ap_int&lt;16&gt; mac&lt;32u, ap_int&lt;16&gt;, ap_uint&lt;32&gt;, Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;32&gt; &gt;, ap_resource_lut&gt;(ap_int&lt;16&gt; const&amp;, ap_uint&lt;32&gt; const&amp;, Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;32&gt; &gt; const&amp;, ap_resource_lut const&amp;, unsigned int)&apos; (../mac.hpp:169:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;32&gt; &gt;::operator()(unsigned int, unsigned int) const&apos; into &apos;ap_int&lt;16&gt; mac&lt;32u, ap_int&lt;16&gt;, ap_uint&lt;32&gt;, Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;32&gt; &gt;, ap_resource_lut&gt;(ap_int&lt;16&gt; const&amp;, ap_uint&lt;32&gt; const&amp;, Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;32&gt; &gt; const&amp;, ap_resource_lut const&amp;, unsigned int)&apos; (../mac.hpp:169:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Slice&lt;ap_uint&lt;1&gt;, 1u&gt;::Container&lt;ap_uint&lt;32&gt; &gt;::operator ap_uint&lt;32&gt; const&amp;() const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;576u, 64u, 32u, 32u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, BinaryWeights&lt;32u, 32u, 36u&gt;, ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 32u, 36u&gt; const&amp;, ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:170:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Slice&lt;ap_uint&lt;1&gt;, 1u&gt;::Container&lt;ap_uint&lt;32&gt; &gt;::operator()(unsigned int, unsigned int, bool) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;576u, 64u, 32u, 32u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, BinaryWeights&lt;32u, 32u, 36u&gt;, ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 32u, 36u&gt; const&amp;, ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:166:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;::activate(unsigned int, unsigned int, ap_int&lt;16&gt; const&amp;) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;576u, 64u, 32u, 32u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, BinaryWeights&lt;32u, 32u, 36u&gt;, ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 32u, 36u&gt; const&amp;, ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:166:33)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;::init(unsigned int, unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;576u, 64u, 32u, 32u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, BinaryWeights&lt;32u, 32u, 36u&gt;, ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 32u, 36u&gt; const&amp;, ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:141:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int&lt;16&gt; mac&lt;32u, ap_int&lt;16&gt;, ap_uint&lt;32&gt;, Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;32&gt; &gt;, ap_resource_lut&gt;(ap_int&lt;16&gt; const&amp;, ap_uint&lt;32&gt; const&amp;, Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;32&gt; &gt; const&amp;, ap_resource_lut const&amp;, unsigned int)&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;576u, 64u, 32u, 32u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, BinaryWeights&lt;32u, 32u, 36u&gt;, ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 32u, 36u&gt; const&amp;, ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:153:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;32&gt; &gt; Recast&lt;XnorMul&gt;::operator()&lt;ap_uint&lt;32&gt; &gt;(ap_uint&lt;32&gt; const&amp;, unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;576u, 64u, 32u, 32u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, BinaryWeights&lt;32u, 32u, 36u&gt;, ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 32u, 36u&gt; const&amp;, ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:152:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_uint&lt;32&gt; const&amp; Identity::operator()&lt;ap_uint&lt;32&gt; &gt;(ap_uint&lt;32&gt; const&amp;) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;576u, 64u, 32u, 32u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, BinaryWeights&lt;32u, 32u, 36u&gt;, ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 32u, 36u&gt; const&amp;, ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:150:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;BinaryWeights&lt;32u, 32u, 36u&gt;::TileIndex::operator[](unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;576u, 64u, 32u, 32u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, BinaryWeights&lt;32u, 32u, 36u&gt;, ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 32u, 36u&gt; const&amp;, ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:150:30)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;BinaryWeights&lt;32u, 32u, 36u&gt;::weights(unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;576u, 64u, 32u, 32u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, BinaryWeights&lt;32u, 32u, 36u&gt;, ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 32u, 36u&gt; const&amp;, ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:147:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;BinaryWeights&lt;32u, 16u, 144u&gt;::TileIndex::TileIndex(BinaryWeights&lt;32u, 16u, 144u&gt; const&amp;, unsigned int)&apos; into &apos;BinaryWeights&lt;32u, 16u, 144u&gt;::weights(unsigned int) const&apos; (../weights.hpp:96:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Slice&lt;ap_uint&lt;1&gt;, 1u&gt;::Container&lt;ap_uint&lt;16&gt; &gt;::operator ap_uint&lt;16&gt; const&amp;() const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;576u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 144u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 16u, 144u&gt; const&amp;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:170:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Slice&lt;ap_uint&lt;1&gt;, 1u&gt;::Container&lt;ap_uint&lt;16&gt; &gt;::operator()(unsigned int, unsigned int, bool) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;576u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 144u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 16u, 144u&gt; const&amp;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:166:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;::activate(unsigned int, unsigned int, ap_int&lt;16&gt; const&amp;) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;576u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 144u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 16u, 144u&gt; const&amp;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:166:33)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;::init(unsigned int, unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;576u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 144u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 16u, 144u&gt; const&amp;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:141:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int&lt;16&gt; mac&lt;32u, ap_int&lt;16&gt;, ap_uint&lt;32&gt;, Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;32&gt; &gt;, ap_resource_lut&gt;(ap_int&lt;16&gt; const&amp;, ap_uint&lt;32&gt; const&amp;, Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;32&gt; &gt; const&amp;, ap_resource_lut const&amp;, unsigned int)&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;576u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 144u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 16u, 144u&gt; const&amp;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:153:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;32&gt; &gt; Recast&lt;XnorMul&gt;::operator()&lt;ap_uint&lt;32&gt; &gt;(ap_uint&lt;32&gt; const&amp;, unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;576u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 144u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 16u, 144u&gt; const&amp;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:152:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_uint&lt;32&gt; const&amp; Identity::operator()&lt;ap_uint&lt;32&gt; &gt;(ap_uint&lt;32&gt; const&amp;) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;576u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 144u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 16u, 144u&gt; const&amp;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:150:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;BinaryWeights&lt;32u, 16u, 144u&gt;::TileIndex::operator[](unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;576u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 144u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 16u, 144u&gt; const&amp;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:150:30)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;BinaryWeights&lt;32u, 16u, 144u&gt;::weights(unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;576u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 144u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 16u, 144u&gt; const&amp;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:147:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;BinaryWeights&lt;32u, 16u, 288u&gt;::TileIndex::TileIndex(BinaryWeights&lt;32u, 16u, 288u&gt; const&amp;, unsigned int)&apos; into &apos;BinaryWeights&lt;32u, 16u, 288u&gt;::weights(unsigned int) const&apos; (../weights.hpp:96:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Slice&lt;ap_uint&lt;1&gt;, 1u&gt;::Container&lt;ap_uint&lt;16&gt; &gt;::operator ap_uint&lt;16&gt; const&amp;() const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;1152u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 288u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 16u, 288u&gt; const&amp;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:170:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Slice&lt;ap_uint&lt;1&gt;, 1u&gt;::Container&lt;ap_uint&lt;16&gt; &gt;::operator()(unsigned int, unsigned int, bool) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;1152u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 288u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 16u, 288u&gt; const&amp;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:166:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;::activate(unsigned int, unsigned int, ap_int&lt;16&gt; const&amp;) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;1152u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 288u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 16u, 288u&gt; const&amp;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:166:33)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;::init(unsigned int, unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;1152u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 288u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 16u, 288u&gt; const&amp;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:141:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int&lt;16&gt; mac&lt;32u, ap_int&lt;16&gt;, ap_uint&lt;32&gt;, Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;32&gt; &gt;, ap_resource_lut&gt;(ap_int&lt;16&gt; const&amp;, ap_uint&lt;32&gt; const&amp;, Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;32&gt; &gt; const&amp;, ap_resource_lut const&amp;, unsigned int)&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;1152u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 288u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 16u, 288u&gt; const&amp;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:153:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;32&gt; &gt; Recast&lt;XnorMul&gt;::operator()&lt;ap_uint&lt;32&gt; &gt;(ap_uint&lt;32&gt; const&amp;, unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;1152u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 288u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 16u, 288u&gt; const&amp;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:152:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_uint&lt;32&gt; const&amp; Identity::operator()&lt;ap_uint&lt;32&gt; &gt;(ap_uint&lt;32&gt; const&amp;) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;1152u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 288u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 16u, 288u&gt; const&amp;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:150:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;BinaryWeights&lt;32u, 16u, 288u&gt;::TileIndex::operator[](unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;1152u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 288u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 16u, 288u&gt; const&amp;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:150:30)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;BinaryWeights&lt;32u, 16u, 288u&gt;::weights(unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;1152u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 288u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 16u, 288u&gt; const&amp;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:147:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;BinaryWeights&lt;32u, 4u, 2304u&gt;::TileIndex::TileIndex(BinaryWeights&lt;32u, 4u, 2304u&gt; const&amp;, unsigned int)&apos; into &apos;BinaryWeights&lt;32u, 4u, 2304u&gt;::weights(unsigned int) const&apos; (../weights.hpp:96:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Slice&lt;ap_uint&lt;1&gt;, 1u&gt;::Container&lt;ap_uint&lt;4&gt; &gt;::operator ap_uint&lt;4&gt; const&amp;() const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;1152u, 256u, 32u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;4&gt;, BinaryWeights&lt;32u, 4u, 2304u&gt;, ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 4u, 2304u&gt; const&amp;, ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:170:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Slice&lt;ap_uint&lt;1&gt;, 1u&gt;::Container&lt;ap_uint&lt;4&gt; &gt;::operator()(unsigned int, unsigned int, bool) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;1152u, 256u, 32u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;4&gt;, BinaryWeights&lt;32u, 4u, 2304u&gt;, ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 4u, 2304u&gt; const&amp;, ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:166:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;::activate(unsigned int, unsigned int, ap_int&lt;16&gt; const&amp;) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;1152u, 256u, 32u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;4&gt;, BinaryWeights&lt;32u, 4u, 2304u&gt;, ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 4u, 2304u&gt; const&amp;, ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:166:33)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;::init(unsigned int, unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;1152u, 256u, 32u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;4&gt;, BinaryWeights&lt;32u, 4u, 2304u&gt;, ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 4u, 2304u&gt; const&amp;, ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:141:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int&lt;16&gt; mac&lt;32u, ap_int&lt;16&gt;, ap_uint&lt;32&gt;, Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;32&gt; &gt;, ap_resource_lut&gt;(ap_int&lt;16&gt; const&amp;, ap_uint&lt;32&gt; const&amp;, Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;32&gt; &gt; const&amp;, ap_resource_lut const&amp;, unsigned int)&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;1152u, 256u, 32u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;4&gt;, BinaryWeights&lt;32u, 4u, 2304u&gt;, ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 4u, 2304u&gt; const&amp;, ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:153:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;32&gt; &gt; Recast&lt;XnorMul&gt;::operator()&lt;ap_uint&lt;32&gt; &gt;(ap_uint&lt;32&gt; const&amp;, unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;1152u, 256u, 32u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;4&gt;, BinaryWeights&lt;32u, 4u, 2304u&gt;, ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 4u, 2304u&gt; const&amp;, ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:152:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_uint&lt;32&gt; const&amp; Identity::operator()&lt;ap_uint&lt;32&gt; &gt;(ap_uint&lt;32&gt; const&amp;) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;1152u, 256u, 32u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;4&gt;, BinaryWeights&lt;32u, 4u, 2304u&gt;, ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 4u, 2304u&gt; const&amp;, ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:150:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;BinaryWeights&lt;32u, 4u, 2304u&gt;::TileIndex::operator[](unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;1152u, 256u, 32u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;4&gt;, BinaryWeights&lt;32u, 4u, 2304u&gt;, ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 4u, 2304u&gt; const&amp;, ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:150:30)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;BinaryWeights&lt;32u, 4u, 2304u&gt;::weights(unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;1152u, 256u, 32u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;4&gt;, BinaryWeights&lt;32u, 4u, 2304u&gt;, ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 4u, 2304u&gt; const&amp;, ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:147:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;BinaryWeights&lt;32u, 1u, 18432u&gt;::TileIndex::TileIndex(BinaryWeights&lt;32u, 1u, 18432u&gt; const&amp;, unsigned int)&apos; into &apos;BinaryWeights&lt;32u, 1u, 18432u&gt;::weights(unsigned int) const&apos; (../weights.hpp:96:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Slice&lt;ap_uint&lt;1&gt;, 1u&gt;::Container&lt;ap_uint&lt;1&gt; &gt;::operator ap_uint&lt;1&gt; const&amp;() const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;2304u, 256u, 32u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;32u, 1u, 18432u&gt;, ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 1u, 18432u&gt; const&amp;, ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:170:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Slice&lt;ap_uint&lt;1&gt;, 1u&gt;::Container&lt;ap_uint&lt;1&gt; &gt;::operator()(unsigned int, unsigned int, bool) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;2304u, 256u, 32u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;32u, 1u, 18432u&gt;, ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 1u, 18432u&gt; const&amp;, ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:166:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;::activate(unsigned int, unsigned int, ap_int&lt;16&gt; const&amp;) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;2304u, 256u, 32u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;32u, 1u, 18432u&gt;, ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 1u, 18432u&gt; const&amp;, ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:166:33)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;::init(unsigned int, unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;2304u, 256u, 32u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;32u, 1u, 18432u&gt;, ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 1u, 18432u&gt; const&amp;, ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:141:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int&lt;16&gt; mac&lt;32u, ap_int&lt;16&gt;, ap_uint&lt;32&gt;, Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;32&gt; &gt;, ap_resource_lut&gt;(ap_int&lt;16&gt; const&amp;, ap_uint&lt;32&gt; const&amp;, Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;32&gt; &gt; const&amp;, ap_resource_lut const&amp;, unsigned int)&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;2304u, 256u, 32u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;32u, 1u, 18432u&gt;, ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 1u, 18432u&gt; const&amp;, ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:153:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;32&gt; &gt; Recast&lt;XnorMul&gt;::operator()&lt;ap_uint&lt;32&gt; &gt;(ap_uint&lt;32&gt; const&amp;, unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;2304u, 256u, 32u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;32u, 1u, 18432u&gt;, ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 1u, 18432u&gt; const&amp;, ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:152:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_uint&lt;32&gt; const&amp; Identity::operator()&lt;ap_uint&lt;32&gt; &gt;(ap_uint&lt;32&gt; const&amp;) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;2304u, 256u, 32u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;32u, 1u, 18432u&gt;, ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 1u, 18432u&gt; const&amp;, ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:150:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;BinaryWeights&lt;32u, 1u, 18432u&gt;::TileIndex::operator[](unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;2304u, 256u, 32u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;32u, 1u, 18432u&gt;, ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 1u, 18432u&gt; const&amp;, ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:150:30)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;BinaryWeights&lt;32u, 1u, 18432u&gt;::weights(unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;2304u, 256u, 32u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;32u, 1u, 18432u&gt;, ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 1u, 18432u&gt; const&amp;, ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:147:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;BinaryWeights&lt;4u, 1u, 32768u&gt;::TileIndex::TileIndex(BinaryWeights&lt;4u, 1u, 32768u&gt; const&amp;, unsigned int)&apos; into &apos;BinaryWeights&lt;4u, 1u, 32768u&gt;::weights(unsigned int) const&apos; (../weights.hpp:96:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;4&gt; &gt;::Container(ap_uint&lt;4&gt; const&amp;)&apos; into &apos;Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;4&gt; &gt; Recast&lt;XnorMul&gt;::operator()&lt;ap_uint&lt;4&gt; &gt;(ap_uint&lt;4&gt; const&amp;, unsigned int) const&apos; (../interpret.hpp:168:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;XnorMul::XnorMul(ap_uint&lt;1&gt;)&apos; into &apos;Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;4&gt; &gt;::operator()(unsigned int, unsigned int) const&apos; (../interpret.hpp:151:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;decltype((fp) * (fp0)) mul&lt;bool, XnorMul&gt;(bool const&amp;, XnorMul const&amp;, ap_resource_lut const&amp;)&apos; into &apos;ap_int&lt;16&gt; mac&lt;4u, ap_int&lt;16&gt;, ap_uint&lt;4&gt;, Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;4&gt; &gt;, ap_resource_lut&gt;(ap_int&lt;16&gt; const&amp;, ap_uint&lt;4&gt; const&amp;, Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;4&gt; &gt; const&amp;, ap_resource_lut const&amp;, unsigned int)&apos; (../mac.hpp:169:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;4&gt; &gt;::operator()(unsigned int, unsigned int) const&apos; into &apos;ap_int&lt;16&gt; mac&lt;4u, ap_int&lt;16&gt;, ap_uint&lt;4&gt;, Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;4&gt; &gt;, ap_resource_lut&gt;(ap_int&lt;16&gt; const&amp;, ap_uint&lt;4&gt; const&amp;, Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;4&gt; &gt; const&amp;, ap_resource_lut const&amp;, unsigned int)&apos; (../mac.hpp:169:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Slice&lt;ap_uint&lt;1&gt;, 1u&gt;::Container&lt;ap_uint&lt;1&gt; &gt;::operator ap_uint&lt;1&gt; const&amp;() const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;256u, 512u, 4u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;4&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;4u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, BinaryWeights&lt;4u, 1u, 32768u&gt; const&amp;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:170:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Slice&lt;ap_uint&lt;1&gt;, 1u&gt;::Container&lt;ap_uint&lt;1&gt; &gt;::operator()(unsigned int, unsigned int, bool) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;256u, 512u, 4u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;4&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;4u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, BinaryWeights&lt;4u, 1u, 32768u&gt; const&amp;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:166:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;::activate(unsigned int, unsigned int, ap_int&lt;16&gt; const&amp;) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;256u, 512u, 4u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;4&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;4u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, BinaryWeights&lt;4u, 1u, 32768u&gt; const&amp;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:166:33)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;::init(unsigned int, unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;256u, 512u, 4u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;4&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;4u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, BinaryWeights&lt;4u, 1u, 32768u&gt; const&amp;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:141:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int&lt;16&gt; mac&lt;4u, ap_int&lt;16&gt;, ap_uint&lt;4&gt;, Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;4&gt; &gt;, ap_resource_lut&gt;(ap_int&lt;16&gt; const&amp;, ap_uint&lt;4&gt; const&amp;, Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;4&gt; &gt; const&amp;, ap_resource_lut const&amp;, unsigned int)&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;256u, 512u, 4u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;4&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;4u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, BinaryWeights&lt;4u, 1u, 32768u&gt; const&amp;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:153:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;4&gt; &gt; Recast&lt;XnorMul&gt;::operator()&lt;ap_uint&lt;4&gt; &gt;(ap_uint&lt;4&gt; const&amp;, unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;256u, 512u, 4u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;4&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;4u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, BinaryWeights&lt;4u, 1u, 32768u&gt; const&amp;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:152:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_uint&lt;4&gt; const&amp; Identity::operator()&lt;ap_uint&lt;4&gt; &gt;(ap_uint&lt;4&gt; const&amp;) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;256u, 512u, 4u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;4&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;4u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, BinaryWeights&lt;4u, 1u, 32768u&gt; const&amp;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:150:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;BinaryWeights&lt;4u, 1u, 32768u&gt;::TileIndex::operator[](unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;256u, 512u, 4u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;4&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;4u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, BinaryWeights&lt;4u, 1u, 32768u&gt; const&amp;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:150:30)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;BinaryWeights&lt;4u, 1u, 32768u&gt;::weights(unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;256u, 512u, 4u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;4&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;4u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, BinaryWeights&lt;4u, 1u, 32768u&gt; const&amp;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:147:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;BinaryWeights&lt;8u, 1u, 32768u&gt;::TileIndex::TileIndex(BinaryWeights&lt;8u, 1u, 32768u&gt; const&amp;, unsigned int)&apos; into &apos;BinaryWeights&lt;8u, 1u, 32768u&gt;::weights(unsigned int) const&apos; (../weights.hpp:96:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;8&gt; &gt;::Container(ap_uint&lt;8&gt; const&amp;)&apos; into &apos;Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;8&gt; &gt; Recast&lt;XnorMul&gt;::operator()&lt;ap_uint&lt;8&gt; &gt;(ap_uint&lt;8&gt; const&amp;, unsigned int) const&apos; (../interpret.hpp:168:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;XnorMul::XnorMul(ap_uint&lt;1&gt;)&apos; into &apos;Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;8&gt; &gt;::operator()(unsigned int, unsigned int) const&apos; (../interpret.hpp:151:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;decltype((fp) * (fp0)) mul&lt;bool, XnorMul&gt;(bool const&amp;, XnorMul const&amp;, ap_resource_lut const&amp;)&apos; into &apos;ap_int&lt;16&gt; mac&lt;8u, ap_int&lt;16&gt;, ap_uint&lt;8&gt;, Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;8&gt; &gt;, ap_resource_lut&gt;(ap_int&lt;16&gt; const&amp;, ap_uint&lt;8&gt; const&amp;, Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;8&gt; &gt; const&amp;, ap_resource_lut const&amp;, unsigned int)&apos; (../mac.hpp:169:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;8&gt; &gt;::operator()(unsigned int, unsigned int) const&apos; into &apos;ap_int&lt;16&gt; mac&lt;8u, ap_int&lt;16&gt;, ap_uint&lt;8&gt;, Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;8&gt; &gt;, ap_resource_lut&gt;(ap_int&lt;16&gt; const&amp;, ap_uint&lt;8&gt; const&amp;, Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;8&gt; &gt; const&amp;, ap_resource_lut const&amp;, unsigned int)&apos; (../mac.hpp:169:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Slice&lt;ap_uint&lt;1&gt;, 1u&gt;::Container&lt;ap_uint&lt;1&gt; &gt;::operator ap_uint&lt;1&gt; const&amp;() const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;512u, 512u, 8u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;8&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;8u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, BinaryWeights&lt;8u, 1u, 32768u&gt; const&amp;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:170:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Slice&lt;ap_uint&lt;1&gt;, 1u&gt;::Container&lt;ap_uint&lt;1&gt; &gt;::operator()(unsigned int, unsigned int, bool) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;512u, 512u, 8u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;8&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;8u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, BinaryWeights&lt;8u, 1u, 32768u&gt; const&amp;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:166:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;::activate(unsigned int, unsigned int, ap_int&lt;16&gt; const&amp;) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;512u, 512u, 8u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;8&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;8u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, BinaryWeights&lt;8u, 1u, 32768u&gt; const&amp;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:166:33)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;::init(unsigned int, unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;512u, 512u, 8u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;8&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;8u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, BinaryWeights&lt;8u, 1u, 32768u&gt; const&amp;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:141:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int&lt;16&gt; mac&lt;8u, ap_int&lt;16&gt;, ap_uint&lt;8&gt;, Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;8&gt; &gt;, ap_resource_lut&gt;(ap_int&lt;16&gt; const&amp;, ap_uint&lt;8&gt; const&amp;, Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;8&gt; &gt; const&amp;, ap_resource_lut const&amp;, unsigned int)&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;512u, 512u, 8u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;8&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;8u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, BinaryWeights&lt;8u, 1u, 32768u&gt; const&amp;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:153:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;8&gt; &gt; Recast&lt;XnorMul&gt;::operator()&lt;ap_uint&lt;8&gt; &gt;(ap_uint&lt;8&gt; const&amp;, unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;512u, 512u, 8u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;8&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;8u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, BinaryWeights&lt;8u, 1u, 32768u&gt; const&amp;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:152:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_uint&lt;8&gt; const&amp; Identity::operator()&lt;ap_uint&lt;8&gt; &gt;(ap_uint&lt;8&gt; const&amp;) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;512u, 512u, 8u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;8&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;8u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, BinaryWeights&lt;8u, 1u, 32768u&gt; const&amp;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:150:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;BinaryWeights&lt;8u, 1u, 32768u&gt;::TileIndex::operator[](unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;512u, 512u, 8u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;8&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;8u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, BinaryWeights&lt;8u, 1u, 32768u&gt; const&amp;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:150:30)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;BinaryWeights&lt;8u, 1u, 32768u&gt;::weights(unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;512u, 512u, 8u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;8&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;8u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, BinaryWeights&lt;8u, 1u, 32768u&gt; const&amp;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:147:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;BinaryWeights&lt;1u, 4u, 8192u&gt;::TileIndex::TileIndex(BinaryWeights&lt;1u, 4u, 8192u&gt; const&amp;, unsigned int)&apos; into &apos;BinaryWeights&lt;1u, 4u, 8192u&gt;::weights(unsigned int) const&apos; (../weights.hpp:96:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;1&gt; &gt;::Container(ap_uint&lt;1&gt; const&amp;)&apos; into &apos;Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;1&gt; &gt; Recast&lt;XnorMul&gt;::operator()&lt;ap_uint&lt;1&gt; &gt;(ap_uint&lt;1&gt; const&amp;, unsigned int) const&apos; (../interpret.hpp:168:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;XnorMul::XnorMul(ap_uint&lt;1&gt;)&apos; into &apos;Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;1&gt; &gt;::operator()(unsigned int, unsigned int) const&apos; (../interpret.hpp:151:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;decltype((fp) * (fp0)) mul&lt;bool, XnorMul&gt;(bool const&amp;, XnorMul const&amp;, ap_resource_lut const&amp;)&apos; into &apos;ap_uint&lt;16&gt; mac&lt;1u, ap_uint&lt;16&gt;, ap_uint&lt;1&gt;, Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;1&gt; &gt;, ap_resource_lut&gt;(ap_uint&lt;16&gt; const&amp;, ap_uint&lt;1&gt; const&amp;, Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;1&gt; &gt; const&amp;, ap_resource_lut const&amp;, unsigned int)&apos; (../mac.hpp:169:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;1&gt; &gt;::operator()(unsigned int, unsigned int) const&apos; into &apos;ap_uint&lt;16&gt; mac&lt;1u, ap_uint&lt;16&gt;, ap_uint&lt;1&gt;, Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;1&gt; &gt;, ap_resource_lut&gt;(ap_uint&lt;16&gt; const&amp;, ap_uint&lt;1&gt; const&amp;, Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;1&gt; &gt; const&amp;, ap_resource_lut const&amp;, unsigned int)&apos; (../mac.hpp:169:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Slice&lt;ap_uint&lt;16&gt;, 16u&gt;::Container&lt;ap_uint&lt;64&gt; &gt;::operator ap_uint&lt;64&gt; const&amp;() const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;512u, 64u, 1u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;16&gt;, 16u&gt;, Identity, ap_uint&lt;1&gt;, ap_uint&lt;64&gt;, BinaryWeights&lt;1u, 4u, 8192u&gt;, PassThroughActivation&lt;ap_uint&lt;16&gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, BinaryWeights&lt;1u, 4u, 8192u&gt; const&amp;, PassThroughActivation&lt;ap_uint&lt;16&gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:170:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Slice&lt;ap_uint&lt;16&gt;, 16u&gt;::Container&lt;ap_uint&lt;64&gt; &gt;::operator()(unsigned int, unsigned int, bool) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;512u, 64u, 1u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;16&gt;, 16u&gt;, Identity, ap_uint&lt;1&gt;, ap_uint&lt;64&gt;, BinaryWeights&lt;1u, 4u, 8192u&gt;, PassThroughActivation&lt;ap_uint&lt;16&gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, BinaryWeights&lt;1u, 4u, 8192u&gt; const&amp;, PassThroughActivation&lt;ap_uint&lt;16&gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:166:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;PassThroughActivation&lt;ap_uint&lt;16&gt; &gt;::activate(unsigned int, unsigned int, ap_uint&lt;16&gt; const&amp;) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;512u, 64u, 1u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;16&gt;, 16u&gt;, Identity, ap_uint&lt;1&gt;, ap_uint&lt;64&gt;, BinaryWeights&lt;1u, 4u, 8192u&gt;, PassThroughActivation&lt;ap_uint&lt;16&gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, BinaryWeights&lt;1u, 4u, 8192u&gt; const&amp;, PassThroughActivation&lt;ap_uint&lt;16&gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:166:33)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_uint&lt;16&gt; mac&lt;1u, ap_uint&lt;16&gt;, ap_uint&lt;1&gt;, Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;1&gt; &gt;, ap_resource_lut&gt;(ap_uint&lt;16&gt; const&amp;, ap_uint&lt;1&gt; const&amp;, Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;1&gt; &gt; const&amp;, ap_resource_lut const&amp;, unsigned int)&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;512u, 64u, 1u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;16&gt;, 16u&gt;, Identity, ap_uint&lt;1&gt;, ap_uint&lt;64&gt;, BinaryWeights&lt;1u, 4u, 8192u&gt;, PassThroughActivation&lt;ap_uint&lt;16&gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, BinaryWeights&lt;1u, 4u, 8192u&gt; const&amp;, PassThroughActivation&lt;ap_uint&lt;16&gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:153:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Recast&lt;XnorMul&gt;::Container&lt;ap_uint&lt;1&gt; &gt; Recast&lt;XnorMul&gt;::operator()&lt;ap_uint&lt;1&gt; &gt;(ap_uint&lt;1&gt; const&amp;, unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;512u, 64u, 1u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;16&gt;, 16u&gt;, Identity, ap_uint&lt;1&gt;, ap_uint&lt;64&gt;, BinaryWeights&lt;1u, 4u, 8192u&gt;, PassThroughActivation&lt;ap_uint&lt;16&gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, BinaryWeights&lt;1u, 4u, 8192u&gt; const&amp;, PassThroughActivation&lt;ap_uint&lt;16&gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:152:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_uint&lt;1&gt; const&amp; Identity::operator()&lt;ap_uint&lt;1&gt; &gt;(ap_uint&lt;1&gt; const&amp;) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;512u, 64u, 1u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;16&gt;, 16u&gt;, Identity, ap_uint&lt;1&gt;, ap_uint&lt;64&gt;, BinaryWeights&lt;1u, 4u, 8192u&gt;, PassThroughActivation&lt;ap_uint&lt;16&gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, BinaryWeights&lt;1u, 4u, 8192u&gt; const&amp;, PassThroughActivation&lt;ap_uint&lt;16&gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:150:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;BinaryWeights&lt;1u, 4u, 8192u&gt;::TileIndex::operator[](unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;512u, 64u, 1u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;16&gt;, 16u&gt;, Identity, ap_uint&lt;1&gt;, ap_uint&lt;64&gt;, BinaryWeights&lt;1u, 4u, 8192u&gt;, PassThroughActivation&lt;ap_uint&lt;16&gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, BinaryWeights&lt;1u, 4u, 8192u&gt; const&amp;, PassThroughActivation&lt;ap_uint&lt;16&gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:150:30)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;BinaryWeights&lt;1u, 4u, 8192u&gt;::weights(unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;512u, 64u, 1u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;16&gt;, 16u&gt;, Identity, ap_uint&lt;1&gt;, ap_uint&lt;64&gt;, BinaryWeights&lt;1u, 4u, 8192u&gt;, PassThroughActivation&lt;ap_uint&lt;16&gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, BinaryWeights&lt;1u, 4u, 8192u&gt; const&amp;, PassThroughActivation&lt;ap_uint&lt;16&gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:147:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Activation&lt;ap_uint&lt;16&gt;, ap_uint&lt;16&gt; &gt;::init(unsigned int, unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;512u, 64u, 1u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;16&gt;, 16u&gt;, Identity, ap_uint&lt;1&gt;, ap_uint&lt;64&gt;, BinaryWeights&lt;1u, 4u, 8192u&gt;, PassThroughActivation&lt;ap_uint&lt;16&gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, BinaryWeights&lt;1u, 4u, 8192u&gt; const&amp;, PassThroughActivation&lt;ap_uint&lt;16&gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:141:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;void ConvLayer_Batch&lt;3u, 3u, 32u, 64u, 30u, 3u, 16u, Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Recast&lt;Binary&gt;, 24, 64, BinaryWeights&lt;3u, 16u, 36u&gt;, ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;24&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, BinaryWeights&lt;3u, 16u, 36u&gt; const&amp;, ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt; const&amp;, unsigned int, ap_resource_lut const&amp;)&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:129:3)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;void ConvLayer_Batch&lt;3u, 64u, 30u, 64u, 28u, 32u, 32u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, 64, 64, BinaryWeights&lt;32u, 32u, 36u&gt;, ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 32u, 36u&gt; const&amp;, ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, unsigned int, ap_resource_lut const&amp;)&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:130:3)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;void ConvLayer_Batch&lt;3u, 64u, 14u, 128u, 12u, 32u, 16u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, 64, 128, BinaryWeights&lt;32u, 16u, 144u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;128&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 16u, 144u&gt; const&amp;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, unsigned int, ap_resource_lut const&amp;)&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:133:3)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;void ConvLayer_Batch&lt;3u, 128u, 12u, 128u, 10u, 32u, 16u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, 128, 128, BinaryWeights&lt;32u, 16u, 288u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;128&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;128&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 16u, 288u&gt; const&amp;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, unsigned int, ap_resource_lut const&amp;)&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:134:3)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;void ConvLayer_Batch&lt;3u, 128u, 5u, 256u, 3u, 32u, 4u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, 128, 256, BinaryWeights&lt;32u, 4u, 2304u&gt;, ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;128&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;256&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 4u, 2304u&gt; const&amp;, ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, unsigned int, ap_resource_lut const&amp;)&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:138:3)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;void ConvLayer_Batch&lt;3u, 256u, 3u, 256u, 1u, 32u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, 256, 256, BinaryWeights&lt;32u, 1u, 18432u&gt;, ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;256&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;256&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 1u, 18432u&gt; const&amp;, ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, unsigned int, ap_resource_lut const&amp;)&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:139:3)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;void StreamingFCLayer_Batch&lt;256u, 512u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, 256, 64, BinaryWeights&lt;4u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;256&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, BinaryWeights&lt;4u, 1u, 32768u&gt; const&amp;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, unsigned int, ap_resource_lut const&amp;)&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:142:3)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;void StreamingFCLayer_Batch&lt;512u, 512u, 8u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, 64, 64, BinaryWeights&lt;8u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, BinaryWeights&lt;8u, 1u, 32768u&gt; const&amp;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, unsigned int, ap_resource_lut const&amp;)&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:144:3)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;void StreamingFCLayer_Batch&lt;512u, 64u, 1u, 4u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;16&gt;, 16u&gt;, Identity, 64, 64, BinaryWeights&lt;1u, 4u, 8192u&gt;, PassThroughActivation&lt;ap_uint&lt;16&gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, BinaryWeights&lt;1u, 4u, 8192u&gt; const&amp;, PassThroughActivation&lt;ap_uint&lt;16&gt; &gt; const&amp;, unsigned int, ap_resource_lut const&amp;)&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:146:3)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-199]" key="HLS 214-199" tag="" content="Ignoring dependence pragma on local scalar variable &apos;current_block_write&apos;. (../slidingwindow.h:168:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;weights8&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (../top.cpp:196:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;threshs7&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (../top.cpp:195:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;threshs7&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (../top.cpp:194:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;weights7&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (../top.cpp:193:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;threshs6&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (../top.cpp:192:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;threshs6&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (../top.cpp:191:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;weights6&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (../top.cpp:190:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;threshs5&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (../top.cpp:189:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;threshs5&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (../top.cpp:188:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;weights5&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (../top.cpp:187:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;threshs4&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (../top.cpp:186:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;threshs4&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (../top.cpp:185:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;weights4&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (../top.cpp:184:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;threshs3&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (../top.cpp:183:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;threshs3&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (../top.cpp:182:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;weights3&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (../top.cpp:181:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;threshs2&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (../top.cpp:180:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;threshs2&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (../top.cpp:179:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;weights2&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (../top.cpp:178:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;threshs1&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (../top.cpp:177:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;threshs1&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (../top.cpp:176:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;weights1&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (../top.cpp:175:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;threshs0&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (../top.cpp:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;threshs0&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (../top.cpp:173:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;weights0&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (../top.cpp:172:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedOutputStream&lt;1u, 64u, 512u&gt;::WidthAdjustedOutputStream(hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, unsigned int)&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedOutputStream&lt;1u, 256u, 256u&gt;::WidthAdjustedOutputStream(hls::stream&lt;ap_uint&lt;256&gt;, 0&gt;&amp;, unsigned int)&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedOutputStream&lt;4u, 256u, 576u&gt;::WidthAdjustedOutputStream(hls::stream&lt;ap_uint&lt;256&gt;, 0&gt;&amp;, unsigned int)&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedOutputStream&lt;16u, 128u, 800u&gt;::WidthAdjustedOutputStream(hls::stream&lt;ap_uint&lt;128&gt;, 0&gt;&amp;, unsigned int)&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedOutputStream&lt;16u, 128u, 1152u&gt;::WidthAdjustedOutputStream(hls::stream&lt;ap_uint&lt;128&gt;, 0&gt;&amp;, unsigned int)&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedOutputStream&lt;32u, 64u, 1568u&gt;::WidthAdjustedOutputStream(hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, unsigned int)&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedOutputStream&lt;16u, 64u, 3600u&gt;::WidthAdjustedOutputStream(hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, unsigned int)&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;weights8&apos; (../top.cpp:17:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;threshs7&apos; (../top.cpp:26:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;weights7&apos; (../top.cpp:16:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;threshs6&apos; (../top.cpp:25:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;weights6&apos; (../top.cpp:15:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;threshs5&apos; (../top.cpp:24:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;weights5&apos; (../top.cpp:14:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;threshs4&apos; (../top.cpp:23:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;weights4&apos; (../top.cpp:13:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;threshs3&apos; (../top.cpp:22:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;weights3&apos; (../top.cpp:12:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;threshs2&apos; (../top.cpp:21:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;weights2&apos; (../top.cpp:11:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;threshs1&apos; (../top.cpp:20:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;weights1&apos; (../top.cpp:10:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;threshs0&apos; (../top.cpp:19:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;weights0&apos; (../top.cpp:9:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_138_2&apos; is marked as complete unroll implied by the pipeline pragma (../mvau.hpp:138:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_139_3&apos; is marked as complete unroll implied by the pipeline pragma (../mvau.hpp:139:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_148_4&apos; is marked as complete unroll implied by the pipeline pragma (../mvau.hpp:148:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_151_5&apos; is marked as complete unroll implied by the pipeline pragma (../mvau.hpp:151:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_167_1&apos; is marked as complete unroll implied by the pipeline pragma (../mac.hpp:167:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_162_6&apos; is marked as complete unroll implied by the pipeline pragma (../mvau.hpp:162:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_164_7&apos; is marked as complete unroll implied by the pipeline pragma (../mvau.hpp:164:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_140_1&apos; is marked as complete unroll implied by the pipeline pragma (../activations.hpp:140:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_78_5&apos; is marked as complete unroll implied by the pipeline pragma (../maxpool.h:78:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_138_2&apos; (../mvau.hpp:138:25) in function &apos;Matrix_Vector_Activate_Batch&lt;512u, 64u, 1u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;16&gt;, 16u&gt;, Identity, ap_uint&lt;1&gt;, ap_uint&lt;64&gt;, BinaryWeights&lt;1u, 4u, 8192u&gt;, PassThroughActivation&lt;ap_uint&lt;16&gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 4 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_139_3&apos; (../mvau.hpp:139:27) in function &apos;Matrix_Vector_Activate_Batch&lt;512u, 64u, 1u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;16&gt;, 16u&gt;, Identity, ap_uint&lt;1&gt;, ap_uint&lt;64&gt;, BinaryWeights&lt;1u, 4u, 8192u&gt;, PassThroughActivation&lt;ap_uint&lt;16&gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_148_4&apos; (../mvau.hpp:148:23) in function &apos;Matrix_Vector_Activate_Batch&lt;512u, 64u, 1u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;16&gt;, 16u&gt;, Identity, ap_uint&lt;1&gt;, ap_uint&lt;64&gt;, BinaryWeights&lt;1u, 4u, 8192u&gt;, PassThroughActivation&lt;ap_uint&lt;16&gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 4 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_151_5&apos; (../mvau.hpp:151:25) in function &apos;Matrix_Vector_Activate_Batch&lt;512u, 64u, 1u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;16&gt;, 16u&gt;, Identity, ap_uint&lt;1&gt;, ap_uint&lt;64&gt;, BinaryWeights&lt;1u, 4u, 8192u&gt;, PassThroughActivation&lt;ap_uint&lt;16&gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_167_1&apos; (../mac.hpp:167:21) in function &apos;Matrix_Vector_Activate_Batch&lt;512u, 64u, 1u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;16&gt;, 16u&gt;, Identity, ap_uint&lt;1&gt;, ap_uint&lt;64&gt;, BinaryWeights&lt;1u, 4u, 8192u&gt;, PassThroughActivation&lt;ap_uint&lt;16&gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_162_6&apos; (../mvau.hpp:162:25) in function &apos;Matrix_Vector_Activate_Batch&lt;512u, 64u, 1u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;16&gt;, 16u&gt;, Identity, ap_uint&lt;1&gt;, ap_uint&lt;64&gt;, BinaryWeights&lt;1u, 4u, 8192u&gt;, PassThroughActivation&lt;ap_uint&lt;16&gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 4 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_164_7&apos; (../mvau.hpp:164:20) in function &apos;Matrix_Vector_Activate_Batch&lt;512u, 64u, 1u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;16&gt;, 16u&gt;, Identity, ap_uint&lt;1&gt;, ap_uint&lt;64&gt;, BinaryWeights&lt;1u, 4u, 8192u&gt;, PassThroughActivation&lt;ap_uint&lt;16&gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_138_2&apos; (../mvau.hpp:138:25) in function &apos;Matrix_Vector_Activate_Batch&lt;512u, 512u, 8u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;8&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;8u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_139_3&apos; (../mvau.hpp:139:27) in function &apos;Matrix_Vector_Activate_Batch&lt;512u, 512u, 8u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;8&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;8u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_148_4&apos; (../mvau.hpp:148:23) in function &apos;Matrix_Vector_Activate_Batch&lt;512u, 512u, 8u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;8&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;8u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_151_5&apos; (../mvau.hpp:151:25) in function &apos;Matrix_Vector_Activate_Batch&lt;512u, 512u, 8u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;8&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;8u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_167_1&apos; (../mac.hpp:167:21) in function &apos;Matrix_Vector_Activate_Batch&lt;512u, 512u, 8u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;8&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;8u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 8 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_162_6&apos; (../mvau.hpp:162:25) in function &apos;Matrix_Vector_Activate_Batch&lt;512u, 512u, 8u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;8&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;8u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_164_7&apos; (../mvau.hpp:164:20) in function &apos;Matrix_Vector_Activate_Batch&lt;512u, 512u, 8u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;8&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;8u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_140_1&apos; (../activations.hpp:140:20) in function &apos;Matrix_Vector_Activate_Batch&lt;512u, 512u, 8u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;8&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;8u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_138_2&apos; (../mvau.hpp:138:25) in function &apos;Matrix_Vector_Activate_Batch&lt;256u, 512u, 4u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;4&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;4u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_139_3&apos; (../mvau.hpp:139:27) in function &apos;Matrix_Vector_Activate_Batch&lt;256u, 512u, 4u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;4&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;4u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_148_4&apos; (../mvau.hpp:148:23) in function &apos;Matrix_Vector_Activate_Batch&lt;256u, 512u, 4u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;4&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;4u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_151_5&apos; (../mvau.hpp:151:25) in function &apos;Matrix_Vector_Activate_Batch&lt;256u, 512u, 4u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;4&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;4u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_167_1&apos; (../mac.hpp:167:21) in function &apos;Matrix_Vector_Activate_Batch&lt;256u, 512u, 4u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;4&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;4u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 4 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_162_6&apos; (../mvau.hpp:162:25) in function &apos;Matrix_Vector_Activate_Batch&lt;256u, 512u, 4u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;4&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;4u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_164_7&apos; (../mvau.hpp:164:20) in function &apos;Matrix_Vector_Activate_Batch&lt;256u, 512u, 4u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;4&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;4u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_140_1&apos; (../activations.hpp:140:20) in function &apos;Matrix_Vector_Activate_Batch&lt;256u, 512u, 4u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;4&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;4u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_138_2&apos; (../mvau.hpp:138:25) in function &apos;Matrix_Vector_Activate_Batch&lt;2304u, 256u, 32u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;32u, 1u, 18432u&gt;, ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_139_3&apos; (../mvau.hpp:139:27) in function &apos;Matrix_Vector_Activate_Batch&lt;2304u, 256u, 32u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;32u, 1u, 18432u&gt;, ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_148_4&apos; (../mvau.hpp:148:23) in function &apos;Matrix_Vector_Activate_Batch&lt;2304u, 256u, 32u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;32u, 1u, 18432u&gt;, ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_151_5&apos; (../mvau.hpp:151:25) in function &apos;Matrix_Vector_Activate_Batch&lt;2304u, 256u, 32u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;32u, 1u, 18432u&gt;, ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_167_1&apos; (../mac.hpp:167:21) in function &apos;Matrix_Vector_Activate_Batch&lt;2304u, 256u, 32u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;32u, 1u, 18432u&gt;, ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 32 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_162_6&apos; (../mvau.hpp:162:25) in function &apos;Matrix_Vector_Activate_Batch&lt;2304u, 256u, 32u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;32u, 1u, 18432u&gt;, ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_164_7&apos; (../mvau.hpp:164:20) in function &apos;Matrix_Vector_Activate_Batch&lt;2304u, 256u, 32u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;32u, 1u, 18432u&gt;, ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_140_1&apos; (../activations.hpp:140:20) in function &apos;Matrix_Vector_Activate_Batch&lt;2304u, 256u, 32u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;32u, 1u, 18432u&gt;, ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_138_2&apos; (../mvau.hpp:138:25) in function &apos;Matrix_Vector_Activate_Batch&lt;1152u, 256u, 32u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;4&gt;, BinaryWeights&lt;32u, 4u, 2304u&gt;, ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 4 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_139_3&apos; (../mvau.hpp:139:27) in function &apos;Matrix_Vector_Activate_Batch&lt;1152u, 256u, 32u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;4&gt;, BinaryWeights&lt;32u, 4u, 2304u&gt;, ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_148_4&apos; (../mvau.hpp:148:23) in function &apos;Matrix_Vector_Activate_Batch&lt;1152u, 256u, 32u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;4&gt;, BinaryWeights&lt;32u, 4u, 2304u&gt;, ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 4 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_151_5&apos; (../mvau.hpp:151:25) in function &apos;Matrix_Vector_Activate_Batch&lt;1152u, 256u, 32u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;4&gt;, BinaryWeights&lt;32u, 4u, 2304u&gt;, ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_167_1&apos; (../mac.hpp:167:21) in function &apos;Matrix_Vector_Activate_Batch&lt;1152u, 256u, 32u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;4&gt;, BinaryWeights&lt;32u, 4u, 2304u&gt;, ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 32 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_162_6&apos; (../mvau.hpp:162:25) in function &apos;Matrix_Vector_Activate_Batch&lt;1152u, 256u, 32u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;4&gt;, BinaryWeights&lt;32u, 4u, 2304u&gt;, ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 4 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_164_7&apos; (../mvau.hpp:164:20) in function &apos;Matrix_Vector_Activate_Batch&lt;1152u, 256u, 32u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;4&gt;, BinaryWeights&lt;32u, 4u, 2304u&gt;, ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_140_1&apos; (../activations.hpp:140:20) in function &apos;Matrix_Vector_Activate_Batch&lt;1152u, 256u, 32u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;4&gt;, BinaryWeights&lt;32u, 4u, 2304u&gt;, ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_78_5&apos; (../maxpool.h:78:26) in function &apos;StreamingMaxPool&lt;10u, 2u, 128u&gt;&apos; completely with a factor of 2 (../maxpool.h:64:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_68_1&apos; (../maxpool.h:68:20) in function &apos;StreamingMaxPool&lt;10u, 2u, 128u&gt;&apos; completely with a factor of 5 (../maxpool.h:64:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_138_2&apos; (../mvau.hpp:138:25) in function &apos;Matrix_Vector_Activate_Batch&lt;1152u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 288u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 16 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_139_3&apos; (../mvau.hpp:139:27) in function &apos;Matrix_Vector_Activate_Batch&lt;1152u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 288u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_148_4&apos; (../mvau.hpp:148:23) in function &apos;Matrix_Vector_Activate_Batch&lt;1152u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 288u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 16 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_151_5&apos; (../mvau.hpp:151:25) in function &apos;Matrix_Vector_Activate_Batch&lt;1152u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 288u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_167_1&apos; (../mac.hpp:167:21) in function &apos;Matrix_Vector_Activate_Batch&lt;1152u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 288u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 32 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_162_6&apos; (../mvau.hpp:162:25) in function &apos;Matrix_Vector_Activate_Batch&lt;1152u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 288u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 16 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_164_7&apos; (../mvau.hpp:164:20) in function &apos;Matrix_Vector_Activate_Batch&lt;1152u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 288u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_140_1&apos; (../activations.hpp:140:20) in function &apos;Matrix_Vector_Activate_Batch&lt;1152u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 288u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_138_2&apos; (../mvau.hpp:138:25) in function &apos;Matrix_Vector_Activate_Batch&lt;576u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 144u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 16 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_139_3&apos; (../mvau.hpp:139:27) in function &apos;Matrix_Vector_Activate_Batch&lt;576u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 144u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_148_4&apos; (../mvau.hpp:148:23) in function &apos;Matrix_Vector_Activate_Batch&lt;576u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 144u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 16 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_151_5&apos; (../mvau.hpp:151:25) in function &apos;Matrix_Vector_Activate_Batch&lt;576u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 144u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_167_1&apos; (../mac.hpp:167:21) in function &apos;Matrix_Vector_Activate_Batch&lt;576u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 144u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 32 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_162_6&apos; (../mvau.hpp:162:25) in function &apos;Matrix_Vector_Activate_Batch&lt;576u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 144u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 16 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_164_7&apos; (../mvau.hpp:164:20) in function &apos;Matrix_Vector_Activate_Batch&lt;576u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 144u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_140_1&apos; (../activations.hpp:140:20) in function &apos;Matrix_Vector_Activate_Batch&lt;576u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 144u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_78_5&apos; (../maxpool.h:78:26) in function &apos;StreamingMaxPool&lt;28u, 2u, 64u&gt;&apos; completely with a factor of 2 (../maxpool.h:64:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_68_1&apos; (../maxpool.h:68:20) in function &apos;StreamingMaxPool&lt;28u, 2u, 64u&gt;&apos; completely with a factor of 14 (../maxpool.h:64:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_138_2&apos; (../mvau.hpp:138:25) in function &apos;Matrix_Vector_Activate_Batch&lt;576u, 64u, 32u, 32u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, BinaryWeights&lt;32u, 32u, 36u&gt;, ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 32 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_139_3&apos; (../mvau.hpp:139:27) in function &apos;Matrix_Vector_Activate_Batch&lt;576u, 64u, 32u, 32u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, BinaryWeights&lt;32u, 32u, 36u&gt;, ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_148_4&apos; (../mvau.hpp:148:23) in function &apos;Matrix_Vector_Activate_Batch&lt;576u, 64u, 32u, 32u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, BinaryWeights&lt;32u, 32u, 36u&gt;, ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 32 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_151_5&apos; (../mvau.hpp:151:25) in function &apos;Matrix_Vector_Activate_Batch&lt;576u, 64u, 32u, 32u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, BinaryWeights&lt;32u, 32u, 36u&gt;, ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_167_1&apos; (../mac.hpp:167:21) in function &apos;Matrix_Vector_Activate_Batch&lt;576u, 64u, 32u, 32u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, BinaryWeights&lt;32u, 32u, 36u&gt;, ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 32 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_162_6&apos; (../mvau.hpp:162:25) in function &apos;Matrix_Vector_Activate_Batch&lt;576u, 64u, 32u, 32u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, BinaryWeights&lt;32u, 32u, 36u&gt;, ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 32 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_164_7&apos; (../mvau.hpp:164:20) in function &apos;Matrix_Vector_Activate_Batch&lt;576u, 64u, 32u, 32u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, BinaryWeights&lt;32u, 32u, 36u&gt;, ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_140_1&apos; (../activations.hpp:140:20) in function &apos;Matrix_Vector_Activate_Batch&lt;576u, 64u, 32u, 32u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, BinaryWeights&lt;32u, 32u, 36u&gt;, ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_138_2&apos; (../mvau.hpp:138:25) in function &apos;Matrix_Vector_Activate_Batch&lt;27u, 64u, 3u, 16u, 1u, Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Recast&lt;Binary&gt;, ap_uint&lt;24&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;3u, 16u, 36u&gt;, ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 16 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_139_3&apos; (../mvau.hpp:139:27) in function &apos;Matrix_Vector_Activate_Batch&lt;27u, 64u, 3u, 16u, 1u, Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Recast&lt;Binary&gt;, ap_uint&lt;24&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;3u, 16u, 36u&gt;, ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_148_4&apos; (../mvau.hpp:148:23) in function &apos;Matrix_Vector_Activate_Batch&lt;27u, 64u, 3u, 16u, 1u, Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Recast&lt;Binary&gt;, ap_uint&lt;24&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;3u, 16u, 36u&gt;, ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 16 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_151_5&apos; (../mvau.hpp:151:25) in function &apos;Matrix_Vector_Activate_Batch&lt;27u, 64u, 3u, 16u, 1u, Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Recast&lt;Binary&gt;, ap_uint&lt;24&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;3u, 16u, 36u&gt;, ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_167_1&apos; (../mac.hpp:167:21) in function &apos;Matrix_Vector_Activate_Batch&lt;27u, 64u, 3u, 16u, 1u, Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Recast&lt;Binary&gt;, ap_uint&lt;24&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;3u, 16u, 36u&gt;, ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 3 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_162_6&apos; (../mvau.hpp:162:25) in function &apos;Matrix_Vector_Activate_Batch&lt;27u, 64u, 3u, 16u, 1u, Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Recast&lt;Binary&gt;, ap_uint&lt;24&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;3u, 16u, 36u&gt;, ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 16 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_164_7&apos; (../mvau.hpp:164:20) in function &apos;Matrix_Vector_Activate_Batch&lt;27u, 64u, 3u, 16u, 1u, Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Recast&lt;Binary&gt;, ap_uint&lt;24&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;3u, 16u, 36u&gt;, ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_140_1&apos; (../activations.hpp:140:20) in function &apos;Matrix_Vector_Activate_Batch&lt;27u, 64u, 3u, 16u, 1u, Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Recast&lt;Binary&gt;, ap_uint&lt;24&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;3u, 16u, 36u&gt;, ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;, ap_resource_lut&gt;&apos; completely with a factor of 1 (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-366]" key="HLS 214-366" tag="" content="Duplicating function &apos;WidthAdjustedOutputStream&lt;64u, 64u, 16u&gt;::WidthAdjustedOutputStream(hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, unsigned int)&apos; as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (../top.cpp:141:49)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void Mem2Stream&lt;64u, 49152u&gt;(ap_uint&lt;64u&gt;*, hls::stream&lt;ap_uint&lt;64u&gt;, 0&gt;&amp;)&apos; into &apos;void Mem2Stream_Batch&lt;64u, 3072u&gt;(ap_uint&lt;64u&gt;*, hls::stream&lt;ap_uint&lt;64u&gt;, 0&gt;&amp;, unsigned int)&apos; (../dma.h:161:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void Mem2Stream&lt;64u, 3072u&gt;(ap_uint&lt;64u&gt;*, hls::stream&lt;ap_uint&lt;64u&gt;, 0&gt;&amp;)&apos; into &apos;void Mem2Stream_Batch&lt;64u, 3072u&gt;(ap_uint&lt;64u&gt;*, hls::stream&lt;ap_uint&lt;64u&gt;, 0&gt;&amp;, unsigned int)&apos; (../dma.h:161:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::operator()(ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;27u, 64u, 3u, 16u, 1u, Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Recast&lt;Binary&gt;, ap_uint&lt;24&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;3u, 16u, 36u&gt;, ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;24&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, BinaryWeights&lt;3u, 16u, 36u&gt; const&amp;, ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void StreamingDataWidthConverter_Batch&lt;16u, 64u, 3600u&gt;(hls::stream&lt;ap_uint&lt;16u&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64u&gt;, 0&gt;&amp;, unsigned int)&apos; into &apos;WidthAdjustedOutputStream&lt;16u, 64u, 3600u&gt;::~WidthAdjustedOutputStream()&apos; (../streamtools.h:753:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void StreamingDataWidthConverter_Batch&lt;64u, 32u, 900u&gt;(hls::stream&lt;ap_uint&lt;64u&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32u&gt;, 0&gt;&amp;, unsigned int)&apos; into &apos;WidthAdjustedInputStream&lt;64u, 32u, 900u&gt;::WidthAdjustedInputStream(hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, unsigned int)&apos; (../streamtools.h:719:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void StreamingDataWidthConverter_Batch&lt;32u, 64u, 1568u&gt;(hls::stream&lt;ap_uint&lt;32u&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64u&gt;, 0&gt;&amp;, unsigned int)&apos; into &apos;WidthAdjustedOutputStream&lt;32u, 64u, 1568u&gt;::~WidthAdjustedOutputStream()&apos; (../streamtools.h:753:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void StreamingMaxPool&lt;28u, 2u, 64u&gt;(hls::stream&lt;ap_uint&lt;64u&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64u&gt;, 0&gt;&amp;)&apos; into &apos;void StreamingMaxPool_Batch&lt;28u, 2u, 64u&gt;(hls::stream&lt;ap_uint&lt;64u&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64u&gt;, 0&gt;&amp;, unsigned int)&apos; (../maxpool.h:108:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void StreamingDataWidthConverter_Batch&lt;64u, 32u, 196u&gt;(hls::stream&lt;ap_uint&lt;64u&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32u&gt;, 0&gt;&amp;, unsigned int)&apos; into &apos;WidthAdjustedInputStream&lt;64u, 32u, 196u&gt;::WidthAdjustedInputStream(hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, unsigned int)&apos; (../streamtools.h:719:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::less&lt;ap_int&lt;16&gt; &gt;::operator()(ap_int&lt;16&gt; const&amp;, ap_int&lt;16&gt; const&amp;) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;576u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 144u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 16u, 144u&gt; const&amp;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void StreamingDataWidthConverter_Batch&lt;16u, 128u, 1152u&gt;(hls::stream&lt;ap_uint&lt;16u&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;128u&gt;, 0&gt;&amp;, unsigned int)&apos; into &apos;WidthAdjustedOutputStream&lt;16u, 128u, 1152u&gt;::~WidthAdjustedOutputStream()&apos; (../streamtools.h:753:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void StreamingDataWidthConverter_Batch&lt;128u, 32u, 144u&gt;(hls::stream&lt;ap_uint&lt;128u&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32u&gt;, 0&gt;&amp;, unsigned int)&apos; into &apos;WidthAdjustedInputStream&lt;128u, 32u, 144u&gt;::WidthAdjustedInputStream(hls::stream&lt;ap_uint&lt;128&gt;, 0&gt;&amp;, unsigned int)&apos; (../streamtools.h:719:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::less&lt;ap_int&lt;16&gt; &gt;::operator()(ap_int&lt;16&gt; const&amp;, ap_int&lt;16&gt; const&amp;) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;1152u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 288u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 16u, 288u&gt; const&amp;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void StreamingDataWidthConverter_Batch&lt;16u, 128u, 800u&gt;(hls::stream&lt;ap_uint&lt;16u&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;128u&gt;, 0&gt;&amp;, unsigned int)&apos; into &apos;WidthAdjustedOutputStream&lt;16u, 128u, 800u&gt;::~WidthAdjustedOutputStream()&apos; (../streamtools.h:753:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void StreamingMaxPool&lt;10u, 2u, 128u&gt;(hls::stream&lt;ap_uint&lt;128u&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;128u&gt;, 0&gt;&amp;)&apos; into &apos;void StreamingMaxPool_Batch&lt;10u, 2u, 128u&gt;(hls::stream&lt;ap_uint&lt;128u&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;128u&gt;, 0&gt;&amp;, unsigned int)&apos; (../maxpool.h:108:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void StreamingDataWidthConverter_Batch&lt;128u, 32u, 25u&gt;(hls::stream&lt;ap_uint&lt;128u&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32u&gt;, 0&gt;&amp;, unsigned int)&apos; into &apos;WidthAdjustedInputStream&lt;128u, 32u, 25u&gt;::WidthAdjustedInputStream(hls::stream&lt;ap_uint&lt;128&gt;, 0&gt;&amp;, unsigned int)&apos; (../streamtools.h:719:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::less&lt;ap_int&lt;16&gt; &gt;::operator()(ap_int&lt;16&gt; const&amp;, ap_int&lt;16&gt; const&amp;) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;1152u, 256u, 32u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;4&gt;, BinaryWeights&lt;32u, 4u, 2304u&gt;, ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 4u, 2304u&gt; const&amp;, ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void StreamingDataWidthConverter_Batch&lt;4u, 256u, 576u&gt;(hls::stream&lt;ap_uint&lt;4u&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;256u&gt;, 0&gt;&amp;, unsigned int)&apos; into &apos;WidthAdjustedOutputStream&lt;4u, 256u, 576u&gt;::~WidthAdjustedOutputStream()&apos; (../streamtools.h:753:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void StreamingDataWidthConverter_Batch&lt;256u, 32u, 9u&gt;(hls::stream&lt;ap_uint&lt;256u&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32u&gt;, 0&gt;&amp;, unsigned int)&apos; into &apos;WidthAdjustedInputStream&lt;256u, 32u, 9u&gt;::WidthAdjustedInputStream(hls::stream&lt;ap_uint&lt;256&gt;, 0&gt;&amp;, unsigned int)&apos; (../streamtools.h:719:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::less&lt;ap_int&lt;16&gt; &gt;::operator()(ap_int&lt;16&gt; const&amp;, ap_int&lt;16&gt; const&amp;) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;2304u, 256u, 32u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;32u, 1u, 18432u&gt;, ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, BinaryWeights&lt;32u, 1u, 18432u&gt; const&amp;, ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void StreamingDataWidthConverter_Batch&lt;1u, 256u, 256u&gt;(hls::stream&lt;ap_uint&lt;1u&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;256u&gt;, 0&gt;&amp;, unsigned int)&apos; into &apos;WidthAdjustedOutputStream&lt;1u, 256u, 256u&gt;::~WidthAdjustedOutputStream()&apos; (../streamtools.h:753:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void StreamingDataWidthConverter_Batch&lt;256u, 4u, 1u&gt;(hls::stream&lt;ap_uint&lt;256u&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;4u&gt;, 0&gt;&amp;, unsigned int)&apos; into &apos;WidthAdjustedInputStream&lt;256u, 4u, 1u&gt;::WidthAdjustedInputStream(hls::stream&lt;ap_uint&lt;256&gt;, 0&gt;&amp;, unsigned int)&apos; (../streamtools.h:719:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::less&lt;ap_int&lt;16&gt; &gt;::operator()(ap_int&lt;16&gt; const&amp;, ap_int&lt;16&gt; const&amp;) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;256u, 512u, 4u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;4&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;4u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, BinaryWeights&lt;4u, 1u, 32768u&gt; const&amp;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void StreamingDataWidthConverter_Batch&lt;1u, 64u, 512u&gt;(hls::stream&lt;ap_uint&lt;1u&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64u&gt;, 0&gt;&amp;, unsigned int) (.99)&apos; into &apos;WidthAdjustedOutputStream&lt;1u, 64u, 512u&gt;::~WidthAdjustedOutputStream()&apos; (../streamtools.h:753:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void StreamingDataWidthConverter_Batch&lt;64u, 8u, 8u&gt;(hls::stream&lt;ap_uint&lt;64u&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;8u&gt;, 0&gt;&amp;, unsigned int)&apos; into &apos;WidthAdjustedInputStream&lt;64u, 8u, 8u&gt;::WidthAdjustedInputStream(hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, unsigned int)&apos; (../streamtools.h:719:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::less&lt;ap_int&lt;16&gt; &gt;::operator()(ap_int&lt;16&gt; const&amp;, ap_int&lt;16&gt; const&amp;) const&apos; into &apos;void Matrix_Vector_Activate_Batch&lt;512u, 512u, 8u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;8&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;8u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;, BinaryWeights&lt;8u, 1u, 32768u&gt; const&amp;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../mvau.hpp:97:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void StreamingDataWidthConverter_Batch&lt;64u, 1u, 8u&gt;(hls::stream&lt;ap_uint&lt;64u&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;1u&gt;, 0&gt;&amp;, unsigned int)&apos; into &apos;WidthAdjustedInputStream&lt;64u, 1u, 8u&gt;::WidthAdjustedInputStream(hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, unsigned int)&apos; (../streamtools.h:719:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void Stream2Mem&lt;64u, 2048u&gt;(hls::stream&lt;ap_uint&lt;64u&gt;, 0&gt;&amp;, ap_uint&lt;64u&gt;*)&apos; into &apos;void Stream2Mem_Batch&lt;64u, 128u&gt;(hls::stream&lt;ap_uint&lt;64u&gt;, 0&gt;&amp;, ap_uint&lt;64u&gt;*, unsigned int)&apos; (../dma.h:182:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void Stream2Mem&lt;64u, 128u&gt;(hls::stream&lt;ap_uint&lt;64u&gt;, 0&gt;&amp;, ap_uint&lt;64u&gt;*)&apos; into &apos;void Stream2Mem_Batch&lt;64u, 128u&gt;(hls::stream&lt;ap_uint&lt;64u&gt;, 0&gt;&amp;, ap_uint&lt;64u&gt;*, unsigned int)&apos; (../dma.h:182:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedInputStream&lt;24u, 24u, 1024u&gt;::WidthAdjustedInputStream(hls::stream&lt;ap_uint&lt;24&gt;, 0&gt;&amp;, unsigned int)&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedInputStream&lt;24u, 24u, 1024u&gt;::operator hls::stream&lt;ap_uint&lt;24&gt;, 0&gt;&amp;()&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedOutputStream&lt;16u, 64u, 3600u&gt;::operator hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;()&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedOutputStream&lt;16u, 64u, 3600u&gt;::~WidthAdjustedOutputStream()&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedInputStream&lt;64u, 32u, 900u&gt;::WidthAdjustedInputStream(hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, unsigned int)&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedInputStream&lt;64u, 32u, 900u&gt;::operator hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;()&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedOutputStream&lt;32u, 64u, 1568u&gt;::operator hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;()&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedOutputStream&lt;32u, 64u, 1568u&gt;::~WidthAdjustedOutputStream()&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedInputStream&lt;64u, 32u, 196u&gt;::WidthAdjustedInputStream(hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, unsigned int)&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedInputStream&lt;64u, 32u, 196u&gt;::operator hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;()&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedOutputStream&lt;16u, 128u, 1152u&gt;::operator hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;()&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedOutputStream&lt;16u, 128u, 1152u&gt;::~WidthAdjustedOutputStream()&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedInputStream&lt;128u, 32u, 144u&gt;::WidthAdjustedInputStream(hls::stream&lt;ap_uint&lt;128&gt;, 0&gt;&amp;, unsigned int)&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedInputStream&lt;128u, 32u, 144u&gt;::operator hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;()&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedOutputStream&lt;16u, 128u, 800u&gt;::operator hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;()&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedOutputStream&lt;16u, 128u, 800u&gt;::~WidthAdjustedOutputStream()&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedInputStream&lt;128u, 32u, 25u&gt;::WidthAdjustedInputStream(hls::stream&lt;ap_uint&lt;128&gt;, 0&gt;&amp;, unsigned int)&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedInputStream&lt;128u, 32u, 25u&gt;::operator hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;()&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedOutputStream&lt;4u, 256u, 576u&gt;::operator hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;()&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedOutputStream&lt;4u, 256u, 576u&gt;::~WidthAdjustedOutputStream()&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedInputStream&lt;256u, 32u, 9u&gt;::WidthAdjustedInputStream(hls::stream&lt;ap_uint&lt;256&gt;, 0&gt;&amp;, unsigned int)&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedInputStream&lt;256u, 32u, 9u&gt;::operator hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;()&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedOutputStream&lt;1u, 256u, 256u&gt;::operator hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;()&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedOutputStream&lt;1u, 256u, 256u&gt;::~WidthAdjustedOutputStream()&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedOutputStream&lt;64u, 64u, 16u&gt;::WidthAdjustedOutputStream(hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, unsigned int) (.243)&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedInputStream&lt;256u, 4u, 1u&gt;::WidthAdjustedInputStream(hls::stream&lt;ap_uint&lt;256&gt;, 0&gt;&amp;, unsigned int)&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedInputStream&lt;256u, 4u, 1u&gt;::operator hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;()&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedOutputStream&lt;1u, 64u, 512u&gt;::operator hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;()&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedOutputStream&lt;1u, 64u, 512u&gt;::~WidthAdjustedOutputStream()&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedInputStream&lt;64u, 8u, 8u&gt;::WidthAdjustedInputStream(hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, unsigned int)&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedInputStream&lt;64u, 8u, 8u&gt;::operator hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;()&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedOutputStream&lt;64u, 64u, 16u&gt;::operator hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;()&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedInputStream&lt;64u, 1u, 8u&gt;::WidthAdjustedInputStream(hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, unsigned int)&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedOutputStream&lt;64u, 64u, 16u&gt;::WidthAdjustedOutputStream(hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, unsigned int)&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;WidthAdjustedInputStream&lt;64u, 1u, 8u&gt;::operator hls::stream&lt;ap_uint&lt;1&gt;, 0&gt;&amp;()&apos; into &apos;DoCompute(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, unsigned int)&apos; (../top.cpp:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;DoMemInit(unsigned int, unsigned int, unsigned int, unsigned int, ap_uint&lt;64&gt;)&apos; into &apos;BlackBoxJam(ap_uint&lt;64&gt;*, ap_uint&lt;64&gt;*, bool, unsigned int, unsigned int, unsigned int, unsigned int, ap_uint&lt;64&gt;, unsigned int)&apos; (../top.cpp:154:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8weights8&apos;: Complete partitioning on dimension 1. (../top.cpp:17:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8threshs7&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 3. (../top.cpp:26:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8weights7&apos;: Complete partitioning on dimension 1. (../top.cpp:16:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8threshs6&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 3. (../top.cpp:25:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8weights6&apos;: Complete partitioning on dimension 1. (../top.cpp:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8threshs5&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 3. (../top.cpp:24:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8weights5&apos;: Complete partitioning on dimension 1. (../top.cpp:14:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8threshs4&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 3. (../top.cpp:23:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8weights4&apos;: Complete partitioning on dimension 1. (../top.cpp:13:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8threshs3&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 3. (../top.cpp:22:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8weights3&apos;: Complete partitioning on dimension 1. (../top.cpp:12:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8threshs2&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 3. (../top.cpp:21:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8weights2&apos;: Complete partitioning on dimension 1. (../top.cpp:11:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8threshs1&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 3. (../top.cpp:20:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8weights1&apos;: Complete partitioning on dimension 1. (../top.cpp:10:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8threshs0&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 3. (../top.cpp:19:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL8weights0&apos;: Complete partitioning on dimension 1. (../top.cpp:9:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;inputBuf&apos;: Complete partitioning on dimension 1. (../slidingwindow.h:88:33)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;inputBuf&apos;: Complete partitioning on dimension 1. (../mvau.hpp:108:6)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;accu&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../mvau.hpp:112:33)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-364]" key="HLS 214-364" tag="" content="Automatically inlining function &apos;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt; Caster&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt; &gt;::cast&lt;8&gt;(ap_int&lt;8&gt; const&amp;)&apos; to improve effectiveness of pipeline pragma in function &apos;void Matrix_Vector_Activate_Batch&lt;27u, 64u, 3u, 16u, 1u, Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Recast&lt;Binary&gt;, ap_uint&lt;24&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;3u, 16u, 36u&gt;, ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;, ap_resource_lut&gt;(hls::stream&lt;ap_uint&lt;24&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, BinaryWeights&lt;3u, 16u, 36u&gt; const&amp;, ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt; const&amp;, int, ap_resource_lut const&amp;)&apos; (../interpret.hpp:216:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 6144 and bit width 64 in loop &apos;VITIS_LOOP_140_1&apos;(../dma.h:140:21) has been inferred on bundle &apos;hostmem&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../dma.h:140:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 384 and bit width 64 in loop &apos;VITIS_LOOP_140_1&apos;(../dma.h:140:21) has been inferred on bundle &apos;hostmem&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../dma.h:140:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst writes of length 256 and bit width 64 in loop &apos;VITIS_LOOP_153_1&apos;(../dma.h:153:21) has been inferred on bundle &apos;hostmem&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../dma.h:153:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst writes of length 16 and bit width 64 in loop &apos;VITIS_LOOP_153_1&apos;(../dma.h:153:21) has been inferred on bundle &apos;hostmem&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../dma.h:153:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 64.388 seconds; current allocated memory: 156.449 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 156.820 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.459 seconds; current allocated memory: 206.602 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-602]" key="XFORM_AUTO_INLINE_STATUS_223" tag="" content="Inlining function &apos;std::less&lt;ap_int&lt;16&gt; &gt;::operator()&apos; into &apos;Matrix_Vector_Activate_Batch&lt;576u, 64u, 32u, 32u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, BinaryWeights&lt;32u, 32u, 36u&gt;, ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; (../activations.hpp:142-&gt;../mvau.hpp:166) automatically." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.961 seconds; current allocated memory: 235.855 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-602]" key="XFORM_AUTO_INLINE_STATUS_223" tag="" content="Inlining function &apos;std::less&lt;ap_int&lt;16&gt; &gt;::operator()&apos; into &apos;Matrix_Vector_Activate_Batch&lt;576u, 64u, 32u, 32u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, BinaryWeights&lt;32u, 32u, 36u&gt;, ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; (../activations.hpp:142-&gt;../mvau.hpp:166) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-721]" key="XFORM_LOOP_STREAM_STATUS_309" tag="" content="Changing loop &apos;Loop_VITIS_LOOP_300_3_proc&apos; (../streamtools.h:300) to a process function for dataflow in function &apos;DoCompute&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-721]" key="XFORM_LOOP_STREAM_STATUS_309" tag="" content="Changing loop &apos;Loop_VITIS_LOOP_268_1_proc&apos; (../streamtools.h:268) to a process function for dataflow in function &apos;DoCompute&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-721]" key="XFORM_LOOP_STREAM_STATUS_309" tag="" content="Changing loop &apos;Loop_VITIS_LOOP_300_3_proc&apos; (../streamtools.h:300) to a process function for dataflow in function &apos;DoCompute&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-721]" key="XFORM_LOOP_STREAM_STATUS_309" tag="" content="Changing loop &apos;Loop_VITIS_LOOP_268_1_proc&apos; (../streamtools.h:268) to a process function for dataflow in function &apos;DoCompute&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-721]" key="XFORM_LOOP_STREAM_STATUS_309" tag="" content="Changing loop &apos;Loop_VITIS_LOOP_300_3_proc&apos; (../streamtools.h:300) to a process function for dataflow in function &apos;DoCompute&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-721]" key="XFORM_LOOP_STREAM_STATUS_309" tag="" content="Changing loop &apos;Loop_VITIS_LOOP_268_1_proc&apos; (../streamtools.h:268) to a process function for dataflow in function &apos;DoCompute&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-721]" key="XFORM_LOOP_STREAM_STATUS_309" tag="" content="Changing loop &apos;Loop_VITIS_LOOP_300_3_proc&apos; (../streamtools.h:300) to a process function for dataflow in function &apos;DoCompute&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-721]" key="XFORM_LOOP_STREAM_STATUS_309" tag="" content="Changing loop &apos;Loop_VITIS_LOOP_268_1_proc&apos; (../streamtools.h:268) to a process function for dataflow in function &apos;DoCompute&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-721]" key="XFORM_LOOP_STREAM_STATUS_309" tag="" content="Changing loop &apos;Loop_VITIS_LOOP_300_3_proc&apos; (../streamtools.h:300) to a process function for dataflow in function &apos;DoCompute&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-721]" key="XFORM_LOOP_STREAM_STATUS_309" tag="" content="Changing loop &apos;Loop_VITIS_LOOP_268_1_proc&apos; (../streamtools.h:268) to a process function for dataflow in function &apos;DoCompute&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-721]" key="XFORM_LOOP_STREAM_STATUS_309" tag="" content="Changing loop &apos;Loop_VITIS_LOOP_300_3_proc&apos; (../streamtools.h:300) to a process function for dataflow in function &apos;DoCompute&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-721]" key="XFORM_LOOP_STREAM_STATUS_309" tag="" content="Changing loop &apos;Loop_VITIS_LOOP_268_1_proc&apos; (../streamtools.h:268) to a process function for dataflow in function &apos;DoCompute&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-721]" key="XFORM_LOOP_STREAM_STATUS_309" tag="" content="Changing loop &apos;Loop_VITIS_LOOP_300_3_proc&apos; (../streamtools.h:300) to a process function for dataflow in function &apos;DoCompute&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-721]" key="XFORM_LOOP_STREAM_STATUS_309" tag="" content="Changing loop &apos;Loop_VITIS_LOOP_268_1_proc&apos; (../streamtools.h:268) to a process function for dataflow in function &apos;DoCompute&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-721]" key="XFORM_LOOP_STREAM_STATUS_309" tag="" content="Changing loop &apos;Loop_VITIS_LOOP_300_3_proc&apos; (../streamtools.h:300) to a process function for dataflow in function &apos;DoCompute&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-721]" key="XFORM_LOOP_STREAM_STATUS_309" tag="" content="Changing loop &apos;Loop_VITIS_LOOP_268_1_proc&apos; (../streamtools.h:268) to a process function for dataflow in function &apos;DoCompute&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;wa_in&apos; (../fclayer.h:104) with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;wa_in.1&apos; (../fclayer.h:104) with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;wa_out.m_buffer&apos; (../fclayer.h:105) with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;wa_in.2&apos; (../fclayer.h:104) with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;wa_out.m_buffer.2&apos; (../fclayer.h:105) with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;wa_in.8&apos; (../convlayer.h:113) with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;mvOut.m_buffer&apos; (../convlayer.h:114) with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;convInp&apos; (../convlayer.h:115) with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;wa_in.9&apos; (../convlayer.h:113) with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;mvOut.m_buffer.6&apos; (../convlayer.h:114) with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;convInp.1&apos; (../convlayer.h:115) with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;wa_in.10&apos; (../convlayer.h:113) with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;mvOut.m_buffer.7&apos; (../convlayer.h:114) with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;convInp.2&apos; (../convlayer.h:115) with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;wa_in.11&apos; (../convlayer.h:113) with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;mvOut.m_buffer.8&apos; (../convlayer.h:114) with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;convInp.3&apos; (../convlayer.h:115) with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;wa_in.12&apos; (../convlayer.h:113) with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;mvOut.m_buffer.9&apos; (../convlayer.h:114) with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;convInp.4&apos; (../convlayer.h:115) with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;mvOut.m_buffer.10&apos; (../convlayer.h:114) with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;convInp.5&apos; (../convlayer.h:115) with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;inter0&apos; (../top.cpp:97) with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;inter0_1&apos; (../top.cpp:98) with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;inter2&apos; (../top.cpp:103) with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;inter5&apos; (../top.cpp:108) with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;memOutStrm&apos; (../top.cpp:119) with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-712]" key="XFORM_DATAFLOW_TRANSFORM_230" tag="DATAFLOW" content="Applying dataflow to function &apos;DoCompute&apos; (../top.cpp:96:1), detected/extracted 44 process function(s): 
	 &apos;entry_proc&apos;
	 &apos;Mem2Stream_Batch&lt;64u, 3072u&gt;&apos;
	 &apos;StreamingDataWidthConverter_Batch&lt;64u, 192u, 384u&gt;&apos;
	 &apos;StreamingDataWidthConverter_Batch&lt;192u, 24u, 128u&gt;&apos;
	 &apos;ConvolutionInputGenerator&lt;3u, 3u, 8u, 32u, 30u, 3u, 1u&gt;&apos;
	 &apos;DoCompute_Block_entry5993_proc&apos;
	 &apos;Matrix_Vector_Activate_Batch&lt;27u, 64u, 3u, 16u, 1u, Slice&lt;ap_fixed&lt;8, 1, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, 8u&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Recast&lt;Binary&gt;, ap_uint&lt;24&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;3u, 16u, 36u&gt;, ThresholdsActivation&lt;4u, 16u, 1u, ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_fixed&lt;24, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; &gt;, ap_resource_lut&gt;&apos;
	 &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc26&apos;
	 &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc27&apos;
	 &apos;ConvolutionInputGenerator&lt;3u, 64u, 1u, 30u, 28u, 32u, 1u&gt;&apos;
	 &apos;DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI7ap_uintILi64EELi0EEEj.exit.loopexit61_proc&apos;
	 &apos;Matrix_Vector_Activate_Batch&lt;576u, 64u, 32u, 32u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, BinaryWeights&lt;32u, 32u, 36u&gt;, ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos;
	 &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc228&apos;
	 &apos;StreamingMaxPool_Batch&lt;28u, 2u, 64u&gt;&apos;
	 &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc329&apos;
	 &apos;ConvolutionInputGenerator&lt;3u, 64u, 1u, 14u, 12u, 32u, 1u&gt;&apos;
	 &apos;DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI7ap_uintILi64EELi0EEEj.exit.loopexit66_proc&apos;
	 &apos;Matrix_Vector_Activate_Batch&lt;576u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 144u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos;
	 &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc4&apos;
	 &apos;DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loopexit_proc&apos;
	 &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc6&apos;
	 &apos;ConvolutionInputGenerator&lt;3u, 128u, 1u, 12u, 10u, 32u, 1u&gt;&apos;
	 &apos;DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6streamI7ap_uintILi128EELi0EEEj.exit.loopexit70_proc&apos;
	 &apos;Matrix_Vector_Activate_Batch&lt;1152u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 288u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos;
	 &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc830&apos;
	 &apos;StreamingMaxPool_Batch&lt;10u, 2u, 128u&gt;&apos;
	 &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc9&apos;
	 &apos;ConvolutionInputGenerator&lt;3u, 128u, 1u, 5u, 3u, 32u, 1u&gt;&apos;
	 &apos;DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI7ap_uintILi128EELi0EEEj.exit.loopexit75_proc&apos;
	 &apos;Matrix_Vector_Activate_Batch&lt;1152u, 256u, 32u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;4&gt;, BinaryWeights&lt;32u, 4u, 2304u&gt;, ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos;
	 &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc11&apos;
	 &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc13&apos;
	 &apos;ConvolutionInputGenerator&lt;3u, 256u, 1u, 3u, 1u, 32u, 1u&gt;&apos;
	 &apos;Matrix_Vector_Activate_Batch&lt;2304u, 256u, 32u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;32u, 1u, 18432u&gt;, ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos;
	 &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc1531&apos;
	 &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc16&apos;
	 &apos;Matrix_Vector_Activate_Batch&lt;256u, 512u, 4u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;4&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;4u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos;
	 &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc18&apos;
	 &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc20&apos;
	 &apos;Matrix_Vector_Activate_Batch&lt;512u, 512u, 8u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;8&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;8u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos;
	 &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc22&apos;
	 &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc24&apos;
	 &apos;Matrix_Vector_Activate_Batch&lt;512u, 64u, 1u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;16&gt;, 16u&gt;, Identity, ap_uint&lt;1&gt;, ap_uint&lt;64&gt;, BinaryWeights&lt;1u, 4u, 8192u&gt;, PassThroughActivation&lt;ap_uint&lt;16&gt; &gt;, ap_resource_lut&gt;&apos;
	 &apos;Stream2Mem_Batch&lt;64u, 128u&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;Matrix_Vector_Activate_Batch&lt;576u, 64u, 32u, 32u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, BinaryWeights&lt;32u, 32u, 36u&gt;, ThresholdsActivation&lt;2u, 32u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; (../mvau.hpp:67:21)...2016 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;Matrix_Vector_Activate_Batch&lt;576u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 144u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; (../mvau.hpp:67:21)...1008 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;Matrix_Vector_Activate_Batch&lt;512u, 512u, 8u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;8&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;8u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; (../mvau.hpp:67:21)...15 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;Matrix_Vector_Activate_Batch&lt;256u, 512u, 4u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;4&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;4u, 1u, 32768u&gt;, ThresholdsActivation&lt;512u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; (../mvau.hpp:67:21)...7 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;Matrix_Vector_Activate_Batch&lt;2304u, 256u, 32u, 1u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;1&gt;, BinaryWeights&lt;32u, 1u, 18432u&gt;, ThresholdsActivation&lt;256u, 1u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; (../mvau.hpp:67:21)...63 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;Matrix_Vector_Activate_Batch&lt;1152u, 256u, 32u, 4u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;4&gt;, BinaryWeights&lt;32u, 4u, 2304u&gt;, ThresholdsActivation&lt;64u, 4u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; (../mvau.hpp:67:21)...252 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;Matrix_Vector_Activate_Batch&lt;1152u, 128u, 32u, 16u, 1u, Recast&lt;XnorMul&gt;, Slice&lt;ap_uint&lt;1&gt;, 1u&gt;, Identity, ap_uint&lt;32&gt;, ap_uint&lt;16&gt;, BinaryWeights&lt;32u, 16u, 288u&gt;, ThresholdsActivation&lt;8u, 16u, 1u, ap_int&lt;16&gt;, ap_uint&lt;1&gt;, 0, std::less&lt;ap_int&lt;16&gt; &gt; &gt;, ap_resource_lut&gt;&apos; (../mvau.hpp:67:21)...1008 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 13.69 seconds; current allocated memory: 323.359 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_104_1&apos;(../slidingwindow.h:104:20) and &apos;VITIS_LOOP_105_2&apos;(../slidingwindow.h:105:23) in function &apos;ConvolutionInputGenerator&lt;3u, 64u, 1u, 30u, 28u, 32u, 1u&gt;&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_104_1&apos;(../slidingwindow.h:104:20) and &apos;VITIS_LOOP_105_2&apos;(../slidingwindow.h:105:23) in function &apos;ConvolutionInputGenerator&lt;3u, 64u, 1u, 14u, 12u, 32u, 1u&gt;&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_104_1&apos;(../slidingwindow.h:104:20) and &apos;VITIS_LOOP_105_2&apos;(../slidingwindow.h:105:23) in function &apos;ConvolutionInputGenerator&lt;3u, 3u, 8u, 32u, 30u, 3u, 1u&gt;&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_104_1&apos;(../slidingwindow.h:104:20) and &apos;VITIS_LOOP_105_2&apos;(../slidingwindow.h:105:23) in function &apos;ConvolutionInputGenerator&lt;3u, 256u, 1u, 3u, 1u, 32u, 1u&gt;&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_104_1&apos;(../slidingwindow.h:104:20) and &apos;VITIS_LOOP_105_2&apos;(../slidingwindow.h:105:23) in function &apos;ConvolutionInputGenerator&lt;3u, 128u, 1u, 5u, 3u, 32u, 1u&gt;&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_104_1&apos;(../slidingwindow.h:104:20) and &apos;VITIS_LOOP_105_2&apos;(../slidingwindow.h:105:23) in function &apos;ConvolutionInputGenerator&lt;3u, 128u, 1u, 12u, 10u, 32u, 1u&gt;&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_74_3&apos; (../maxpool.h:74:22) in function &apos;StreamingMaxPool_Batch&lt;28u, 2u, 64u&gt;&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_109_1&apos; (../maxpool.h:109:21) in function &apos;StreamingMaxPool_Batch&lt;28u, 2u, 64u&gt;&apos; the outer loop is not a perfect loop." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_74_3&apos; (../maxpool.h:74:22) in function &apos;StreamingMaxPool_Batch&lt;10u, 2u, 128u&gt;&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_109_1&apos; (../maxpool.h:109:21) in function &apos;StreamingMaxPool_Batch&lt;10u, 2u, 128u&gt;&apos; the outer loop is not a perfect loop." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_104_1&apos; (../slidingwindow.h:104:20) in function &apos;ConvolutionInputGenerator&lt;3u, 64u, 1u, 30u, 28u, 32u, 1u&gt;&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1946]" key="HLS 200-1946" tag="" content="Dependence pragma (../slidingwindow.h:158:9) in loop &apos;VITIS_LOOP_105_2&apos; may become invalid because the loop was flattened with the outer loop &apos;VITIS_LOOP_104_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1946]" key="HLS 200-1946" tag="" content="Dependence pragma (../slidingwindow.h:158:9) in loop &apos;VITIS_LOOP_105_2&apos; may become invalid because the loop was flattened with the outer loop &apos;VITIS_LOOP_104_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1946]" key="HLS 200-1946" tag="" content="Dependence pragma (../slidingwindow.h:158:9) in loop &apos;VITIS_LOOP_105_2&apos; may become invalid because the loop was flattened with the outer loop &apos;VITIS_LOOP_104_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1946]" key="HLS 200-1946" tag="" content="Dependence pragma (../slidingwindow.h:158:9) in loop &apos;VITIS_LOOP_105_2&apos; may become invalid because the loop was flattened with the outer loop &apos;VITIS_LOOP_104_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_104_1&apos; (../slidingwindow.h:104:20) in function &apos;ConvolutionInputGenerator&lt;3u, 64u, 1u, 14u, 12u, 32u, 1u&gt;&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1946]" key="HLS 200-1946" tag="" content="Dependence pragma (../slidingwindow.h:158:9) in loop &apos;VITIS_LOOP_105_2&apos; may become invalid because the loop was flattened with the outer loop &apos;VITIS_LOOP_104_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1946]" key="HLS 200-1946" tag="" content="Dependence pragma (../slidingwindow.h:158:9) in loop &apos;VITIS_LOOP_105_2&apos; may become invalid because the loop was flattened with the outer loop &apos;VITIS_LOOP_104_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1946]" key="HLS 200-1946" tag="" content="Dependence pragma (../slidingwindow.h:158:9) in loop &apos;VITIS_LOOP_105_2&apos; may become invalid because the loop was flattened with the outer loop &apos;VITIS_LOOP_104_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1946]" key="HLS 200-1946" tag="" content="Dependence pragma (../slidingwindow.h:158:9) in loop &apos;VITIS_LOOP_105_2&apos; may become invalid because the loop was flattened with the outer loop &apos;VITIS_LOOP_104_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_104_1&apos; (../slidingwindow.h:104:20) in function &apos;ConvolutionInputGenerator&lt;3u, 3u, 8u, 32u, 30u, 3u, 1u&gt;&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1946]" key="HLS 200-1946" tag="" content="Dependence pragma (../slidingwindow.h:158:9) in loop &apos;VITIS_LOOP_105_2&apos; may become invalid because the loop was flattened with the outer loop &apos;VITIS_LOOP_104_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1946]" key="HLS 200-1946" tag="" content="Dependence pragma (../slidingwindow.h:158:9) in loop &apos;VITIS_LOOP_105_2&apos; may become invalid because the loop was flattened with the outer loop &apos;VITIS_LOOP_104_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1946]" key="HLS 200-1946" tag="" content="Dependence pragma (../slidingwindow.h:158:9) in loop &apos;VITIS_LOOP_105_2&apos; may become invalid because the loop was flattened with the outer loop &apos;VITIS_LOOP_104_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1946]" key="HLS 200-1946" tag="" content="Dependence pragma (../slidingwindow.h:158:9) in loop &apos;VITIS_LOOP_105_2&apos; may become invalid because the loop was flattened with the outer loop &apos;VITIS_LOOP_104_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_104_1&apos; (../slidingwindow.h:104:20) in function &apos;ConvolutionInputGenerator&lt;3u, 256u, 1u, 3u, 1u, 32u, 1u&gt;&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1946]" key="HLS 200-1946" tag="" content="Dependence pragma (../slidingwindow.h:158:9) in loop &apos;VITIS_LOOP_105_2&apos; may become invalid because the loop was flattened with the outer loop &apos;VITIS_LOOP_104_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1946]" key="HLS 200-1946" tag="" content="Dependence pragma (../slidingwindow.h:158:9) in loop &apos;VITIS_LOOP_105_2&apos; may become invalid because the loop was flattened with the outer loop &apos;VITIS_LOOP_104_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1946]" key="HLS 200-1946" tag="" content="Dependence pragma (../slidingwindow.h:158:9) in loop &apos;VITIS_LOOP_105_2&apos; may become invalid because the loop was flattened with the outer loop &apos;VITIS_LOOP_104_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1946]" key="HLS 200-1946" tag="" content="Dependence pragma (../slidingwindow.h:158:9) in loop &apos;VITIS_LOOP_105_2&apos; may become invalid because the loop was flattened with the outer loop &apos;VITIS_LOOP_104_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_104_1&apos; (../slidingwindow.h:104:20) in function &apos;ConvolutionInputGenerator&lt;3u, 128u, 1u, 5u, 3u, 32u, 1u&gt;&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1946]" key="HLS 200-1946" tag="" content="Dependence pragma (../slidingwindow.h:158:9) in loop &apos;VITIS_LOOP_105_2&apos; may become invalid because the loop was flattened with the outer loop &apos;VITIS_LOOP_104_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1946]" key="HLS 200-1946" tag="" content="Dependence pragma (../slidingwindow.h:158:9) in loop &apos;VITIS_LOOP_105_2&apos; may become invalid because the loop was flattened with the outer loop &apos;VITIS_LOOP_104_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1946]" key="HLS 200-1946" tag="" content="Dependence pragma (../slidingwindow.h:158:9) in loop &apos;VITIS_LOOP_105_2&apos; may become invalid because the loop was flattened with the outer loop &apos;VITIS_LOOP_104_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1946]" key="HLS 200-1946" tag="" content="Dependence pragma (../slidingwindow.h:158:9) in loop &apos;VITIS_LOOP_105_2&apos; may become invalid because the loop was flattened with the outer loop &apos;VITIS_LOOP_104_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_104_1&apos; (../slidingwindow.h:104:20) in function &apos;ConvolutionInputGenerator&lt;3u, 128u, 1u, 12u, 10u, 32u, 1u&gt;&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1946]" key="HLS 200-1946" tag="" content="Dependence pragma (../slidingwindow.h:158:9) in loop &apos;VITIS_LOOP_105_2&apos; may become invalid because the loop was flattened with the outer loop &apos;VITIS_LOOP_104_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1946]" key="HLS 200-1946" tag="" content="Dependence pragma (../slidingwindow.h:158:9) in loop &apos;VITIS_LOOP_105_2&apos; may become invalid because the loop was flattened with the outer loop &apos;VITIS_LOOP_104_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1946]" key="HLS 200-1946" tag="" content="Dependence pragma (../slidingwindow.h:158:9) in loop &apos;VITIS_LOOP_105_2&apos; may become invalid because the loop was flattened with the outer loop &apos;VITIS_LOOP_104_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1946]" key="HLS 200-1946" tag="" content="Dependence pragma (../slidingwindow.h:158:9) in loop &apos;VITIS_LOOP_105_2&apos; may become invalid because the loop was flattened with the outer loop &apos;VITIS_LOOP_104_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;inputBuf_3&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;inputBuf_2&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;inputBuf_1&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;inputBuf&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;inputBuf_3&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;inputBuf_2&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;inputBuf_1&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;inputBuf&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;inputBuf_3&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;inputBuf_2&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;inputBuf_1&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;inputBuf&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;inputBuf_3&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;inputBuf_2&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;inputBuf_1&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;inputBuf&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;inputBuf_3&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;inputBuf_2&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;inputBuf_1&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;inputBuf&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;inputBuf_3&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;inputBuf_2&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;inputBuf_1&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;inputBuf&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;inputBuf_3&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;inputBuf_2&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;inputBuf_1&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;inputBuf&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;inputBuf_3&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;inputBuf_2&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;inputBuf_1&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;inputBuf&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;inputBuf_3&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;inputBuf_2&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;inputBuf_1&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;inputBuf&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;inputBuf_3&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;inputBuf_2&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;inputBuf_1&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;inputBuf&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;inputBuf_3&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;inputBuf_2&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;inputBuf_1&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;inputBuf&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;inputBuf_3&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;inputBuf_2&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;inputBuf_1&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;inputBuf&apos; (../slidingwindow.h:88)." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1449]" key="HLS 200-1449" tag="" content="Process Matrix_Vector_Activate_Batch.4 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1449]" key="HLS 200-1449" tag="" content="Process Matrix_Vector_Activate_Batch has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1449]" key="HLS 200-1449" tag="" content="Process Matrix_Vector_Activate_Batch.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1449]" key="HLS 200-1449" tag="" content="Process Matrix_Vector_Activate_Batch.8 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1449]" key="HLS 200-1449" tag="" content="Process Matrix_Vector_Activate_Batch.7 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1449]" key="HLS 200-1449" tag="" content="Process Matrix_Vector_Activate_Batch.6 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1449]" key="HLS 200-1449" tag="" content="Process Matrix_Vector_Activate_Batch.5 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1449]" key="HLS 200-1449" tag="" content="Process Matrix_Vector_Activate_Batch.3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1449]" key="HLS 200-1449" tag="" content="Process Matrix_Vector_Activate_Batch.2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 15 seconds. CPU system time: 0 seconds. Elapsed time: 22.237 seconds; current allocated memory: 1.155 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;BlackBoxJam&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Mem2Stream_Batch&lt;64u, 3072u&gt;_Pipeline_VITIS_LOOP_140_16&apos; to &apos;Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Mem2Stream_Batch&lt;64u, 3072u&gt;_Pipeline_VITIS_LOOP_140_1&apos; to &apos;Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Mem2Stream_Batch&lt;64u, 3072u&gt;&apos; to &apos;Mem2Stream_Batch_64u_3072u_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;StreamingDataWidthConverter_Batch&lt;64u, 192u, 384u&gt;_Pipeline_VITIS_LOOP_300_3&apos; to &apos;StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;StreamingDataWidthConverter_Batch&lt;64u, 192u, 384u&gt;&apos; to &apos;StreamingDataWidthConverter_Batch_64u_192u_384u_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;StreamingDataWidthConverter_Batch&lt;192u, 24u, 128u&gt;_Pipeline_VITIS_LOOP_268_1&apos; to &apos;StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;StreamingDataWidthConverter_Batch&lt;192u, 24u, 128u&gt;&apos; to &apos;StreamingDataWidthConverter_Batch_192u_24u_128u_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2&apos; to &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;ConvolutionInputGenerator&lt;3u, 3u, 8u, 32u, 30u, 3u, 1u&gt;&apos; to &apos;ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1&apos; to &apos;Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Matrix_Vector_Activate_Batch.4&apos; to &apos;Matrix_Vector_Activate_Batch_4&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;ConvolutionInputGenerator&lt;3u, 64u, 1u, 30u, 28u, 32u, 1u&gt;&apos; to &apos;ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI&apos; to &apos;DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;StreamingMaxPool_Batch&lt;28u, 2u, 64u&gt;_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4&apos; to &apos;StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;StreamingMaxPool_Batch&lt;28u, 2u, 64u&gt;_Pipeline_VITIS_LOOP_85_6&apos; to &apos;StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;StreamingMaxPool_Batch&lt;28u, 2u, 64u&gt;&apos; to &apos;StreamingMaxPool_Batch_28u_2u_64u_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1&apos; to &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;ConvolutionInputGenerator&lt;3u, 64u, 1u, 14u, 12u, 32u, 1u&gt;&apos; to &apos;ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI&apos; to &apos;DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Matrix_Vector_Activate_Batch.1_Pipeline_VITIS_LOOP_122_1&apos; to &apos;Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Matrix_Vector_Activate_Batch.1&apos; to &apos;Matrix_Vector_Activate_Batch_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop&apos; to &apos;DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5&apos; to &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;ConvolutionInputGenerator&lt;3u, 128u, 1u, 12u, 10u, 32u, 1u&gt;&apos; to &apos;ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream&apos; to &apos;DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Matrix_Vector_Activate_Batch.8_Pipeline_VITIS_LOOP_122_1&apos; to &apos;Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Matrix_Vector_Activate_Batch.8&apos; to &apos;Matrix_Vector_Activate_Batch_8&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;StreamingMaxPool_Batch&lt;10u, 2u, 128u&gt;_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4&apos; to &apos;StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;StreamingMaxPool_Batch&lt;10u, 2u, 128u&gt;_Pipeline_VITIS_LOOP_85_6&apos; to &apos;StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;StreamingMaxPool_Batch&lt;10u, 2u, 128u&gt;&apos; to &apos;StreamingMaxPool_Batch_10u_2u_128u_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4&apos; to &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;ConvolutionInputGenerator&lt;3u, 128u, 1u, 5u, 3u, 32u, 1u&gt;&apos; to &apos;ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI&apos; to &apos;DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Matrix_Vector_Activate_Batch.7_Pipeline_VITIS_LOOP_122_1&apos; to &apos;Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Matrix_Vector_Activate_Batch.7&apos; to &apos;Matrix_Vector_Activate_Batch_7&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3&apos; to &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;ConvolutionInputGenerator&lt;3u, 256u, 1u, 3u, 1u, 32u, 1u&gt;&apos; to &apos;ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Matrix_Vector_Activate_Batch.6_Pipeline_VITIS_LOOP_122_1&apos; to &apos;Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Matrix_Vector_Activate_Batch.6&apos; to &apos;Matrix_Vector_Activate_Batch_6&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1&apos; to &apos;Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Matrix_Vector_Activate_Batch.5&apos; to &apos;Matrix_Vector_Activate_Batch_5&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Matrix_Vector_Activate_Batch.3_Pipeline_VITIS_LOOP_122_1&apos; to &apos;Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Matrix_Vector_Activate_Batch.3&apos; to &apos;Matrix_Vector_Activate_Batch_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Matrix_Vector_Activate_Batch.2_Pipeline_VITIS_LOOP_122_1&apos; to &apos;Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Matrix_Vector_Activate_Batch.2&apos; to &apos;Matrix_Vector_Activate_Batch_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Stream2Mem_Batch&lt;64u, 128u&gt;_Pipeline_VITIS_LOOP_153_15&apos; to &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Stream2Mem_Batch&lt;64u, 128u&gt;_Pipeline_VITIS_LOOP_153_1&apos; to &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Stream2Mem_Batch&lt;64u, 128u&gt;&apos; to &apos;Stream2Mem_Batch_64u_128u_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;entry_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.975 seconds; current allocated memory: 1.162 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.163 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_140_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_140_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.164 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.164 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_140_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_140_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.164 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.164 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Mem2Stream_Batch_64u_3072u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.164 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.165 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_300_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_300_3&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3&apos; consists of the following:
	&apos;load&apos; operation 32 bit (&apos;i_load&apos;, ../streamtools.h:307-&gt;../top.cpp:126) on local variable &apos;i&apos;, ../streamtools.h:298-&gt;../top.cpp:126 [21]  (0.000 ns)
	&apos;add&apos; operation 32 bit (&apos;i&apos;, ../streamtools.h:307-&gt;../top.cpp:126) [26]  (2.552 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln309&apos;, ../streamtools.h:309-&gt;../top.cpp:126) [27]  (2.552 ns)
	&apos;store&apos; operation 0 bit (&apos;i_write_ln298&apos;, ../streamtools.h:298-&gt;../top.cpp:126) of variable &apos;i&apos;, ../streamtools.h:307-&gt;../top.cpp:126 on local variable &apos;i&apos;, ../streamtools.h:298-&gt;../top.cpp:126 [30]  (1.588 ns)
	blocking operation 0.978 ns on control path)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.165 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.165 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;StreamingDataWidthConverter_Batch_64u_192u_384u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.165 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.165 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_268_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop &apos;VITIS_LOOP_268_1&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1&apos; consists of the following:
	&apos;load&apos; operation 32 bit (&apos;o&apos;, ../streamtools.h:280-&gt;../top.cpp:127) on local variable &apos;o&apos;, ../streamtools.h:266-&gt;../top.cpp:127 [15]  (0.000 ns)
	&apos;add&apos; operation 32 bit (&apos;o&apos;, ../streamtools.h:280-&gt;../top.cpp:127) [35]  (2.552 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln282&apos;, ../streamtools.h:282-&gt;../top.cpp:127) [36]  (2.552 ns)
	&apos;select&apos; operation 32 bit (&apos;o&apos;, ../streamtools.h:282-&gt;../top.cpp:127) [37]  (0.698 ns)
	&apos;store&apos; operation 0 bit (&apos;o_write_ln266&apos;, ../streamtools.h:266-&gt;../top.cpp:127) of variable &apos;o&apos;, ../streamtools.h:282-&gt;../top.cpp:127 on local variable &apos;o&apos;, ../streamtools.h:266-&gt;../top.cpp:127 [39]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.165 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.165 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;StreamingDataWidthConverter_Batch_192u_24u_128u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.166 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.166 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_104_1_VITIS_LOOP_105_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop &apos;VITIS_LOOP_104_1_VITIS_LOOP_105_2&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2&apos; consists of the following:
	&apos;load&apos; operation 32 bit (&apos;current_block_write&apos;, ../slidingwindow.h:98) on local variable &apos;current_block_write&apos;, ../slidingwindow.h:98 [38]  (0.000 ns)
	&apos;add&apos; operation 32 bit (&apos;current_block_write&apos;, ../slidingwindow.h:164) [152]  (2.552 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln165&apos;, ../slidingwindow.h:165) [153]  (2.552 ns)
	&apos;select&apos; operation 32 bit (&apos;current_block_write&apos;, ../slidingwindow.h:165) [154]  (0.698 ns)
	&apos;store&apos; operation 0 bit (&apos;current_block_write_11_write_ln98&apos;, ../slidingwindow.h:98) of variable &apos;current_block_write&apos;, ../slidingwindow.h:165 on local variable &apos;current_block_write&apos;, ../slidingwindow.h:98 [156]  (1.707 ns)
	blocking operation 0.1607 ns on control path)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.168 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.168 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.168 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.168 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Block_entry5993_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.168 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.168 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_122_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop &apos;VITIS_LOOP_122_1&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1&apos; consists of the following:
	&apos;load&apos; operation 32 bit (&apos;nf&apos;, ../mvau.hpp:173-&gt;../convlayer.h:118-&gt;../top.cpp:129) on local variable &apos;nf&apos;, ../activations.hpp:137-&gt;../mvau.hpp:166-&gt;../convlayer.h:118-&gt;../top.cpp:129 [76]  (0.000 ns)
	&apos;add&apos; operation 32 bit (&apos;nf&apos;, ../mvau.hpp:173-&gt;../convlayer.h:118-&gt;../top.cpp:129) [521]  (2.552 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln173&apos;, ../mvau.hpp:173-&gt;../convlayer.h:118-&gt;../top.cpp:129) [522]  (2.552 ns)
	&apos;select&apos; operation 32 bit (&apos;nf&apos;, ../mvau.hpp:173-&gt;../convlayer.h:118-&gt;../top.cpp:129) [524]  (0.698 ns)
	&apos;store&apos; operation 0 bit (&apos;nf_13_write_ln137&apos;, ../activations.hpp:137-&gt;../mvau.hpp:166-&gt;../convlayer.h:118-&gt;../top.cpp:129) of variable &apos;nf&apos;, ../mvau.hpp:173-&gt;../convlayer.h:118-&gt;../top.cpp:129 on local variable &apos;nf&apos;, ../activations.hpp:137-&gt;../mvau.hpp:166-&gt;../convlayer.h:118-&gt;../top.cpp:129 [525]  (1.588 ns)
	blocking operation 0.28 ns on control path)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.482 seconds; current allocated memory: 1.172 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.173 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Matrix_Vector_Activate_Batch_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.173 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.173 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_300_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_300_3&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3&apos; consists of the following:
	&apos;load&apos; operation 32 bit (&apos;i_load&apos;, ../streamtools.h:307-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:129) on local variable &apos;i&apos;, ../streamtools.h:298-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:129 [21]  (0.000 ns)
	&apos;add&apos; operation 32 bit (&apos;i&apos;, ../streamtools.h:307-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:129) [26]  (2.552 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln309&apos;, ../streamtools.h:309-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:129) [27]  (2.552 ns)
	&apos;store&apos; operation 0 bit (&apos;i_write_ln298&apos;, ../streamtools.h:298-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:129) of variable &apos;i&apos;, ../streamtools.h:307-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:129 on local variable &apos;i&apos;, ../streamtools.h:298-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:129 [30]  (1.588 ns)
	blocking operation 0.978 ns on control path)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.173 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.173 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc26&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.173 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.173 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_268_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop &apos;VITIS_LOOP_268_1&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1&apos; consists of the following:
	&apos;load&apos; operation 32 bit (&apos;o&apos;, ../streamtools.h:280-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:130) on local variable &apos;o&apos;, ../streamtools.h:266-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:130 [15]  (0.000 ns)
	&apos;add&apos; operation 32 bit (&apos;o&apos;, ../streamtools.h:280-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:130) [35]  (2.552 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln282&apos;, ../streamtools.h:282-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:130) [36]  (2.552 ns)
	&apos;select&apos; operation 32 bit (&apos;o&apos;, ../streamtools.h:282-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:130) [37]  (0.698 ns)
	&apos;store&apos; operation 0 bit (&apos;o_write_ln266&apos;, ../streamtools.h:266-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:130) of variable &apos;o&apos;, ../streamtools.h:282-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:130 on local variable &apos;o&apos;, ../streamtools.h:266-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:130 [39]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.174 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.174 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc27&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.174 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.174 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_104_1_VITIS_LOOP_105_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop &apos;VITIS_LOOP_104_1_VITIS_LOOP_105_2&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2&apos; consists of the following:
	&apos;load&apos; operation 32 bit (&apos;current_block_write&apos;, ../slidingwindow.h:98) on local variable &apos;current_block_write&apos;, ../slidingwindow.h:98 [40]  (0.000 ns)
	&apos;add&apos; operation 32 bit (&apos;current_block_write&apos;, ../slidingwindow.h:164) [168]  (2.552 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln165&apos;, ../slidingwindow.h:165) [169]  (2.552 ns)
	&apos;select&apos; operation 32 bit (&apos;current_block_write&apos;, ../slidingwindow.h:165) [170]  (0.698 ns)
	&apos;store&apos; operation 0 bit (&apos;current_block_write_1_write_ln98&apos;, ../slidingwindow.h:98) of variable &apos;current_block_write&apos;, ../slidingwindow.h:165 on local variable &apos;current_block_write&apos;, ../slidingwindow.h:98 [172]  (1.707 ns)
	blocking operation 0.1607 ns on control path)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.175 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.175 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.175 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.175 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.175 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.175 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_122_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop &apos;VITIS_LOOP_122_1&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (9.883 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1&apos; consists of the following:
	&apos;load&apos; operation 16 bit (&apos;accu_31_load&apos;, ../mvau.hpp:137-&gt;../convlayer.h:118-&gt;../top.cpp:130) on local variable &apos;accu&apos;, ../mvau.hpp:112-&gt;../convlayer.h:118-&gt;../top.cpp:130 [255]  (0.000 ns)
	&apos;select&apos; operation 16 bit (&apos;accu&apos;, ../mvau.hpp:137-&gt;../convlayer.h:118-&gt;../top.cpp:130) [258]  (0.000 ns)
	&apos;add&apos; operation 16 bit (&apos;add_ln169_992&apos;, ../mac.hpp:169-&gt;../mvau.hpp:153-&gt;../convlayer.h:118-&gt;../top.cpp:130) [6280]  (2.077 ns)
	&apos;add&apos; operation 16 bit (&apos;add_ln169_994&apos;, ../mac.hpp:169-&gt;../mvau.hpp:153-&gt;../convlayer.h:118-&gt;../top.cpp:130) [6283]  (0.000 ns)
	&apos;add&apos; operation 16 bit (&apos;add_ln169_998&apos;, ../mac.hpp:169-&gt;../mvau.hpp:153-&gt;../convlayer.h:118-&gt;../top.cpp:130) [6290]  (3.903 ns)
	&apos;add&apos; operation 16 bit (&apos;add_ln169_1006&apos;, ../mac.hpp:169-&gt;../mvau.hpp:153-&gt;../convlayer.h:118-&gt;../top.cpp:130) [6305]  (0.000 ns)
	&apos;add&apos; operation 16 bit (&apos;accu&apos;, ../mac.hpp:169-&gt;../mvau.hpp:153-&gt;../convlayer.h:118-&gt;../top.cpp:130) [6337]  (3.903 ns)
	&apos;store&apos; operation 0 bit (&apos;accu_31_write_ln112&apos;, ../mvau.hpp:112-&gt;../convlayer.h:118-&gt;../top.cpp:130) of variable &apos;accu&apos;, ../mac.hpp:169-&gt;../mvau.hpp:153-&gt;../convlayer.h:118-&gt;../top.cpp:130 on local variable &apos;accu&apos;, ../mvau.hpp:112-&gt;../convlayer.h:118-&gt;../top.cpp:130 [6455]  (0.000 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 21 seconds. CPU system time: 0 seconds. Elapsed time: 25.555 seconds; current allocated memory: 1.257 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.767 seconds; current allocated memory: 1.257 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Matrix_Vector_Activate_Batch&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.456 seconds; current allocated memory: 1.257 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.257 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_300_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_300_3&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3&apos; consists of the following:
	&apos;load&apos; operation 32 bit (&apos;i_16_load&apos;, ../streamtools.h:307-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:130) on local variable &apos;i&apos;, ../streamtools.h:298-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:130 [21]  (0.000 ns)
	&apos;add&apos; operation 32 bit (&apos;i&apos;, ../streamtools.h:307-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:130) [26]  (2.552 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln309&apos;, ../streamtools.h:309-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:130) [27]  (2.552 ns)
	&apos;store&apos; operation 0 bit (&apos;i_16_write_ln298&apos;, ../streamtools.h:298-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:130) of variable &apos;i&apos;, ../streamtools.h:307-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:130 on local variable &apos;i&apos;, ../streamtools.h:298-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:130 [30]  (1.588 ns)
	blocking operation 0.978 ns on control path)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.257 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.257 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc228&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.257 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.257 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_74_3_VITIS_LOOP_75_4&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4&apos; (loop &apos;VITIS_LOOP_74_3_VITIS_LOOP_75_4&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation (&apos;inter2_read&apos;, ../maxpool.h:79-&gt;../maxpool.h:110) on port &apos;inter2&apos; (../maxpool.h:79-&gt;../maxpool.h:110) and fifo read operation (&apos;acc&apos;, ../maxpool.h:79-&gt;../maxpool.h:110) on port &apos;inter2&apos; (../maxpool.h:79-&gt;../maxpool.h:110)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop &apos;VITIS_LOOP_74_3_VITIS_LOOP_75_4&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;xp_write_ln75&apos;, ../maxpool.h:75-&gt;../maxpool.h:110) of constant 0 on local variable &apos;xp&apos;, ../maxpool.h:75-&gt;../maxpool.h:110 [7]  (1.588 ns)
	&apos;load&apos; operation 4 bit (&apos;xp_load&apos;, ../maxpool.h:75-&gt;../maxpool.h:110) on local variable &apos;xp&apos;, ../maxpool.h:75-&gt;../maxpool.h:110 [15]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln75&apos;, ../maxpool.h:75-&gt;../maxpool.h:110) [18]  (1.735 ns)
	&apos;select&apos; operation 4 bit (&apos;select_ln74&apos;, ../maxpool.h:74-&gt;../maxpool.h:110) [19]  (1.024 ns)
	&apos;add&apos; operation 4 bit (&apos;add_ln75&apos;, ../maxpool.h:75-&gt;../maxpool.h:110) [29]  (1.735 ns)
	&apos;store&apos; operation 0 bit (&apos;xp_write_ln75&apos;, ../maxpool.h:75-&gt;../maxpool.h:110) of variable &apos;add_ln75&apos;, ../maxpool.h:75-&gt;../maxpool.h:110 on local variable &apos;xp&apos;, ../maxpool.h:75-&gt;../maxpool.h:110 [31]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.257 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.257 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_85_6&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_85_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.257 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.257 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;StreamingMaxPool_Batch_28u_2u_64u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.257 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.257 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_268_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop &apos;VITIS_LOOP_268_1&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1&apos; consists of the following:
	&apos;load&apos; operation 32 bit (&apos;o&apos;, ../streamtools.h:280-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:133) on local variable &apos;o&apos;, ../streamtools.h:266-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:133 [15]  (0.000 ns)
	&apos;add&apos; operation 32 bit (&apos;o&apos;, ../streamtools.h:280-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:133) [35]  (2.552 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln282&apos;, ../streamtools.h:282-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:133) [36]  (2.552 ns)
	&apos;select&apos; operation 32 bit (&apos;o&apos;, ../streamtools.h:282-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:133) [37]  (0.698 ns)
	&apos;store&apos; operation 0 bit (&apos;o_5_write_ln266&apos;, ../streamtools.h:266-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:133) of variable &apos;o&apos;, ../streamtools.h:282-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:133 on local variable &apos;o&apos;, ../streamtools.h:266-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:133 [39]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.257 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.257 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc329&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.257 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.257 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_104_1_VITIS_LOOP_105_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop &apos;VITIS_LOOP_104_1_VITIS_LOOP_105_2&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1&apos; consists of the following:
	&apos;load&apos; operation 32 bit (&apos;current_block_write&apos;, ../slidingwindow.h:98) on local variable &apos;current_block_write&apos;, ../slidingwindow.h:98 [40]  (0.000 ns)
	&apos;add&apos; operation 32 bit (&apos;current_block_write&apos;, ../slidingwindow.h:164) [168]  (2.552 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln165&apos;, ../slidingwindow.h:165) [169]  (2.552 ns)
	&apos;select&apos; operation 32 bit (&apos;current_block_write&apos;, ../slidingwindow.h:165) [170]  (0.698 ns)
	&apos;store&apos; operation 0 bit (&apos;current_block_write_7_write_ln98&apos;, ../slidingwindow.h:98) of variable &apos;current_block_write&apos;, ../slidingwindow.h:165 on local variable &apos;current_block_write&apos;, ../slidingwindow.h:98 [172]  (1.707 ns)
	blocking operation 0.1607 ns on control path)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.257 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.257 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.257 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.257 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.257 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.257 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_122_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop &apos;VITIS_LOOP_122_1&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (9.883 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1&apos; consists of the following:
	&apos;load&apos; operation 16 bit (&apos;p_0_0_037_15149_i_load&apos;, ../mvau.hpp:137-&gt;../convlayer.h:118-&gt;../top.cpp:133) on local variable &apos;p_0_0_037_15149_i&apos; [191]  (0.000 ns)
	&apos;select&apos; operation 16 bit (&apos;select_ln137&apos;, ../mvau.hpp:137-&gt;../convlayer.h:118-&gt;../top.cpp:133) [194]  (0.000 ns)
	&apos;add&apos; operation 16 bit (&apos;add_ln169_1193&apos;, ../mac.hpp:169-&gt;../mvau.hpp:153-&gt;../convlayer.h:118-&gt;../top.cpp:133) [3192]  (2.077 ns)
	&apos;add&apos; operation 16 bit (&apos;add_ln169_1195&apos;, ../mac.hpp:169-&gt;../mvau.hpp:153-&gt;../convlayer.h:118-&gt;../top.cpp:133) [3195]  (0.000 ns)
	&apos;add&apos; operation 16 bit (&apos;add_ln169_1199&apos;, ../mac.hpp:169-&gt;../mvau.hpp:153-&gt;../convlayer.h:118-&gt;../top.cpp:133) [3202]  (3.903 ns)
	&apos;add&apos; operation 16 bit (&apos;add_ln169_1207&apos;, ../mac.hpp:169-&gt;../mvau.hpp:153-&gt;../convlayer.h:118-&gt;../top.cpp:133) [3217]  (0.000 ns)
	&apos;add&apos; operation 16 bit (&apos;add_ln169_1224&apos;, ../mac.hpp:169-&gt;../mvau.hpp:153-&gt;../convlayer.h:118-&gt;../top.cpp:133) [3249]  (3.903 ns)
	&apos;store&apos; operation 0 bit (&apos;p_0_0_037_15149_i_write_ln169&apos;, ../mac.hpp:169-&gt;../mvau.hpp:153-&gt;../convlayer.h:118-&gt;../top.cpp:133) of variable &apos;add_ln169_1224&apos;, ../mac.hpp:169-&gt;../mvau.hpp:153-&gt;../convlayer.h:118-&gt;../top.cpp:133 on local variable &apos;p_0_0_037_15149_i&apos; [3319]  (0.000 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.988 seconds; current allocated memory: 1.268 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.874 seconds; current allocated memory: 1.268 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Matrix_Vector_Activate_Batch_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.811 seconds; current allocated memory: 1.268 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.268 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_300_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_300_3&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3&apos; consists of the following:
	&apos;load&apos; operation 32 bit (&apos;i_load&apos;, ../streamtools.h:307-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:133) on local variable &apos;i&apos;, ../streamtools.h:298-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:133 [21]  (0.000 ns)
	&apos;add&apos; operation 32 bit (&apos;i&apos;, ../streamtools.h:307-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:133) [26]  (2.552 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln309&apos;, ../streamtools.h:309-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:133) [27]  (2.552 ns)
	&apos;store&apos; operation 0 bit (&apos;i_write_ln298&apos;, ../streamtools.h:298-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:133) of variable &apos;i&apos;, ../streamtools.h:307-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:133 on local variable &apos;i&apos;, ../streamtools.h:298-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:133 [30]  (1.588 ns)
	blocking operation 0.978 ns on control path)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.268 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.268 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.268 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.268 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.268 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.268 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_268_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop &apos;VITIS_LOOP_268_1&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1&apos; consists of the following:
	&apos;load&apos; operation 32 bit (&apos;o&apos;, ../streamtools.h:280-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:134) on local variable &apos;o&apos;, ../streamtools.h:266-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:134 [15]  (0.000 ns)
	&apos;add&apos; operation 32 bit (&apos;o&apos;, ../streamtools.h:280-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:134) [35]  (2.552 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln282&apos;, ../streamtools.h:282-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:134) [36]  (2.552 ns)
	&apos;select&apos; operation 32 bit (&apos;o&apos;, ../streamtools.h:282-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:134) [37]  (0.698 ns)
	&apos;store&apos; operation 0 bit (&apos;o_write_ln266&apos;, ../streamtools.h:266-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:134) of variable &apos;o&apos;, ../streamtools.h:282-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:134 on local variable &apos;o&apos;, ../streamtools.h:266-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:134 [39]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.268 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.268 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.268 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.268 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_104_1_VITIS_LOOP_105_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop &apos;VITIS_LOOP_104_1_VITIS_LOOP_105_2&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5&apos; consists of the following:
	&apos;load&apos; operation 32 bit (&apos;current_block_write&apos;, ../slidingwindow.h:98) on local variable &apos;current_block_write&apos;, ../slidingwindow.h:98 [40]  (0.000 ns)
	&apos;add&apos; operation 32 bit (&apos;current_block_write&apos;, ../slidingwindow.h:164) [168]  (2.552 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln165&apos;, ../slidingwindow.h:165) [169]  (2.552 ns)
	&apos;select&apos; operation 32 bit (&apos;current_block_write&apos;, ../slidingwindow.h:165) [170]  (0.698 ns)
	&apos;store&apos; operation 0 bit (&apos;current_block_write_1_write_ln98&apos;, ../slidingwindow.h:98) of variable &apos;current_block_write&apos;, ../slidingwindow.h:165 on local variable &apos;current_block_write&apos;, ../slidingwindow.h:98 [172]  (1.707 ns)
	blocking operation 0.1607 ns on control path)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.268 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.268 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.268 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.268 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.268 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.268 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_122_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop &apos;VITIS_LOOP_122_1&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (9.883 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1&apos; consists of the following:
	&apos;load&apos; operation 16 bit (&apos;p_0_0_037_15149_i_load&apos;, ../mvau.hpp:137-&gt;../convlayer.h:118-&gt;../top.cpp:134) on local variable &apos;p_0_0_037_15149_i&apos; [281]  (0.000 ns)
	&apos;select&apos; operation 16 bit (&apos;select_ln137&apos;, ../mvau.hpp:137-&gt;../convlayer.h:118-&gt;../top.cpp:134) [284]  (0.000 ns)
	&apos;add&apos; operation 16 bit (&apos;add_ln169_480&apos;, ../mac.hpp:169-&gt;../mvau.hpp:153-&gt;../convlayer.h:118-&gt;../top.cpp:134) [3282]  (2.077 ns)
	&apos;add&apos; operation 16 bit (&apos;add_ln169_482&apos;, ../mac.hpp:169-&gt;../mvau.hpp:153-&gt;../convlayer.h:118-&gt;../top.cpp:134) [3285]  (0.000 ns)
	&apos;add&apos; operation 16 bit (&apos;add_ln169_486&apos;, ../mac.hpp:169-&gt;../mvau.hpp:153-&gt;../convlayer.h:118-&gt;../top.cpp:134) [3292]  (3.903 ns)
	&apos;add&apos; operation 16 bit (&apos;add_ln169_494&apos;, ../mac.hpp:169-&gt;../mvau.hpp:153-&gt;../convlayer.h:118-&gt;../top.cpp:134) [3307]  (0.000 ns)
	&apos;add&apos; operation 16 bit (&apos;add_ln169_511&apos;, ../mac.hpp:169-&gt;../mvau.hpp:153-&gt;../convlayer.h:118-&gt;../top.cpp:134) [3339]  (3.903 ns)
	&apos;store&apos; operation 0 bit (&apos;p_0_0_037_15149_i_write_ln169&apos;, ../mac.hpp:169-&gt;../mvau.hpp:153-&gt;../convlayer.h:118-&gt;../top.cpp:134) of variable &apos;add_ln169_511&apos;, ../mac.hpp:169-&gt;../mvau.hpp:153-&gt;../convlayer.h:118-&gt;../top.cpp:134 on local variable &apos;p_0_0_037_15149_i&apos; [3409]  (0.000 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 6.03 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.917 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Matrix_Vector_Activate_Batch_8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_300_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_300_3&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3&apos; consists of the following:
	&apos;load&apos; operation 32 bit (&apos;i_load&apos;, ../streamtools.h:307-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:134) on local variable &apos;i&apos;, ../streamtools.h:298-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:134 [21]  (0.000 ns)
	&apos;add&apos; operation 32 bit (&apos;i&apos;, ../streamtools.h:307-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:134) [26]  (2.552 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln309&apos;, ../streamtools.h:309-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:134) [27]  (2.552 ns)
	&apos;store&apos; operation 0 bit (&apos;i_write_ln298&apos;, ../streamtools.h:298-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:134) of variable &apos;i&apos;, ../streamtools.h:307-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:134 on local variable &apos;i&apos;, ../streamtools.h:298-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:134 [30]  (1.588 ns)
	blocking operation 0.978 ns on control path)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc830&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_74_3_VITIS_LOOP_75_4&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4&apos; (loop &apos;VITIS_LOOP_74_3_VITIS_LOOP_75_4&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation (&apos;inter5_read&apos;, ../maxpool.h:79-&gt;../maxpool.h:110) on port &apos;inter5&apos; (../maxpool.h:79-&gt;../maxpool.h:110) and fifo read operation (&apos;acc&apos;, ../maxpool.h:79-&gt;../maxpool.h:110) on port &apos;inter5&apos; (../maxpool.h:79-&gt;../maxpool.h:110)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop &apos;VITIS_LOOP_74_3_VITIS_LOOP_75_4&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (7.456 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;xp_write_ln75&apos;, ../maxpool.h:75-&gt;../maxpool.h:110) of constant 0 on local variable &apos;xp&apos;, ../maxpool.h:75-&gt;../maxpool.h:110 [7]  (1.588 ns)
	&apos;load&apos; operation 3 bit (&apos;xp_load&apos;, ../maxpool.h:75-&gt;../maxpool.h:110) on local variable &apos;xp&apos;, ../maxpool.h:75-&gt;../maxpool.h:110 [15]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln75&apos;, ../maxpool.h:75-&gt;../maxpool.h:110) [18]  (1.650 ns)
	&apos;select&apos; operation 3 bit (&apos;select_ln74&apos;, ../maxpool.h:74-&gt;../maxpool.h:110) [19]  (0.980 ns)
	&apos;add&apos; operation 3 bit (&apos;add_ln75&apos;, ../maxpool.h:75-&gt;../maxpool.h:110) [29]  (1.650 ns)
	&apos;store&apos; operation 0 bit (&apos;xp_write_ln75&apos;, ../maxpool.h:75-&gt;../maxpool.h:110) of variable &apos;add_ln75&apos;, ../maxpool.h:75-&gt;../maxpool.h:110 on local variable &apos;xp&apos;, ../maxpool.h:75-&gt;../maxpool.h:110 [31]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_85_6&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_85_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;StreamingMaxPool_Batch_10u_2u_128u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc9&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_268_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_268_1&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (8.978 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc9&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;o_write_ln266&apos;, ../streamtools.h:266-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:138) of constant 0 on local variable &apos;o&apos;, ../streamtools.h:266-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:138 [11]  (1.588 ns)
	&apos;load&apos; operation 32 bit (&apos;o&apos;, ../streamtools.h:280-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:138) on local variable &apos;o&apos;, ../streamtools.h:266-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:138 [15]  (0.000 ns)
	&apos;add&apos; operation 32 bit (&apos;o&apos;, ../streamtools.h:280-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:138) [35]  (2.552 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln282&apos;, ../streamtools.h:282-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:138) [36]  (2.552 ns)
	&apos;select&apos; operation 32 bit (&apos;o&apos;, ../streamtools.h:282-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:138) [37]  (0.698 ns)
	&apos;store&apos; operation 0 bit (&apos;o_write_ln266&apos;, ../streamtools.h:266-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:138) of variable &apos;o&apos;, ../streamtools.h:282-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:138 on local variable &apos;o&apos;, ../streamtools.h:266-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:138 [39]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_104_1_VITIS_LOOP_105_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop &apos;VITIS_LOOP_104_1_VITIS_LOOP_105_2&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4&apos; consists of the following:
	&apos;load&apos; operation 32 bit (&apos;current_block_write&apos;, ../slidingwindow.h:98) on local variable &apos;current_block_write&apos;, ../slidingwindow.h:98 [40]  (0.000 ns)
	&apos;add&apos; operation 32 bit (&apos;current_block_write&apos;, ../slidingwindow.h:164) [168]  (2.552 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln165&apos;, ../slidingwindow.h:165) [169]  (2.552 ns)
	&apos;select&apos; operation 32 bit (&apos;current_block_write&apos;, ../slidingwindow.h:165) [170]  (0.698 ns)
	&apos;store&apos; operation 0 bit (&apos;current_block_write_6_write_ln98&apos;, ../slidingwindow.h:98) of variable &apos;current_block_write&apos;, ../slidingwindow.h:165 on local variable &apos;current_block_write&apos;, ../slidingwindow.h:98 [172]  (1.707 ns)
	blocking operation 0.1607 ns on control path)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_122_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop &apos;VITIS_LOOP_122_1&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (9.883 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1&apos; consists of the following:
	&apos;load&apos; operation 16 bit (&apos;p_0_0_037_353_i_load&apos;, ../mvau.hpp:137-&gt;../convlayer.h:118-&gt;../top.cpp:138) on local variable &apos;p_0_0_037_353_i&apos; [233]  (0.000 ns)
	&apos;select&apos; operation 16 bit (&apos;select_ln137&apos;, ../mvau.hpp:137-&gt;../convlayer.h:118-&gt;../top.cpp:138) [236]  (0.000 ns)
	&apos;add&apos; operation 16 bit (&apos;add_ln169_607&apos;, ../mac.hpp:169-&gt;../mvau.hpp:153-&gt;../convlayer.h:118-&gt;../top.cpp:138) [966]  (2.077 ns)
	&apos;add&apos; operation 16 bit (&apos;add_ln169_609&apos;, ../mac.hpp:169-&gt;../mvau.hpp:153-&gt;../convlayer.h:118-&gt;../top.cpp:138) [969]  (0.000 ns)
	&apos;add&apos; operation 16 bit (&apos;add_ln169_613&apos;, ../mac.hpp:169-&gt;../mvau.hpp:153-&gt;../convlayer.h:118-&gt;../top.cpp:138) [976]  (3.903 ns)
	&apos;add&apos; operation 16 bit (&apos;add_ln169_621&apos;, ../mac.hpp:169-&gt;../mvau.hpp:153-&gt;../convlayer.h:118-&gt;../top.cpp:138) [991]  (0.000 ns)
	&apos;add&apos; operation 16 bit (&apos;add_ln169_638&apos;, ../mac.hpp:169-&gt;../mvau.hpp:153-&gt;../convlayer.h:118-&gt;../top.cpp:138) [1023]  (3.903 ns)
	&apos;store&apos; operation 0 bit (&apos;p_0_0_037_353_i_write_ln169&apos;, ../mac.hpp:169-&gt;../mvau.hpp:153-&gt;../convlayer.h:118-&gt;../top.cpp:138) of variable &apos;add_ln169_638&apos;, ../mac.hpp:169-&gt;../mvau.hpp:153-&gt;../convlayer.h:118-&gt;../top.cpp:138 on local variable &apos;p_0_0_037_353_i&apos; [1057]  (0.000 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.001 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Matrix_Vector_Activate_Batch_7&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_300_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_300_3&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3&apos; consists of the following:
	&apos;load&apos; operation 32 bit (&apos;i_load&apos;, ../streamtools.h:307-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:138) on local variable &apos;i&apos;, ../streamtools.h:298-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:138 [21]  (0.000 ns)
	&apos;add&apos; operation 32 bit (&apos;i&apos;, ../streamtools.h:307-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:138) [26]  (2.552 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln309&apos;, ../streamtools.h:309-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:138) [27]  (2.552 ns)
	&apos;store&apos; operation 0 bit (&apos;i_write_ln298&apos;, ../streamtools.h:298-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:138) of variable &apos;i&apos;, ../streamtools.h:307-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:138 on local variable &apos;i&apos;, ../streamtools.h:298-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:138 [30]  (1.588 ns)
	blocking operation 0.978 ns on control path)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc11&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_268_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop &apos;VITIS_LOOP_268_1&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1&apos; consists of the following:
	&apos;load&apos; operation 32 bit (&apos;o&apos;, ../streamtools.h:280-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:139) on local variable &apos;o&apos;, ../streamtools.h:266-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:139 [15]  (0.000 ns)
	&apos;add&apos; operation 32 bit (&apos;o&apos;, ../streamtools.h:280-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:139) [35]  (2.552 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln282&apos;, ../streamtools.h:282-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:139) [36]  (2.552 ns)
	&apos;select&apos; operation 32 bit (&apos;o&apos;, ../streamtools.h:282-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:139) [37]  (0.698 ns)
	&apos;store&apos; operation 0 bit (&apos;o_write_ln266&apos;, ../streamtools.h:266-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:139) of variable &apos;o&apos;, ../streamtools.h:282-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:139 on local variable &apos;o&apos;, ../streamtools.h:266-&gt;../streamtools.h:720-&gt;../convlayer.h:113-&gt;../top.cpp:139 [39]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc13&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_104_1_VITIS_LOOP_105_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop &apos;VITIS_LOOP_104_1_VITIS_LOOP_105_2&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3&apos; consists of the following:
	&apos;load&apos; operation 32 bit (&apos;k_y_load&apos;, ../slidingwindow.h:124) on local variable &apos;k_y&apos;, ../slidingwindow.h:102 [56]  (0.000 ns)
	&apos;add&apos; operation 32 bit (&apos;k_y&apos;, ../slidingwindow.h:124) [59]  (2.552 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln138&apos;, ../slidingwindow.h:138) [91]  (2.552 ns)
	&apos;select&apos; operation 32 bit (&apos;inp&apos;, ../slidingwindow.h:138) [92]  (0.698 ns)
	&apos;store&apos; operation 0 bit (&apos;inp_write_ln102&apos;, ../slidingwindow.h:102) of variable &apos;inp&apos;, ../slidingwindow.h:138 on local variable &apos;inp&apos;, ../slidingwindow.h:102 [94]  (1.707 ns)
	blocking operation 0.1607 ns on control path)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_122_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop &apos;VITIS_LOOP_122_1&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (9.883 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1&apos; consists of the following:
	&apos;load&apos; operation 16 bit (&apos;p_0_0_03623_i_load&apos;, ../mvau.hpp:137-&gt;../convlayer.h:118-&gt;../top.cpp:139) on local variable &apos;p_0_0_03623_i&apos; [401]  (0.000 ns)
	&apos;select&apos; operation 16 bit (&apos;select_ln137&apos;, ../mvau.hpp:137-&gt;../convlayer.h:118-&gt;../top.cpp:139) [404]  (0.000 ns)
	&apos;add&apos; operation 16 bit (&apos;add_ln169&apos;, ../mac.hpp:169-&gt;../mvau.hpp:153-&gt;../convlayer.h:118-&gt;../top.cpp:139) [567]  (2.077 ns)
	&apos;add&apos; operation 16 bit (&apos;add_ln169_640&apos;, ../mac.hpp:169-&gt;../mvau.hpp:153-&gt;../convlayer.h:118-&gt;../top.cpp:139) [570]  (0.000 ns)
	&apos;add&apos; operation 16 bit (&apos;add_ln169_644&apos;, ../mac.hpp:169-&gt;../mvau.hpp:153-&gt;../convlayer.h:118-&gt;../top.cpp:139) [577]  (3.903 ns)
	&apos;add&apos; operation 16 bit (&apos;add_ln169_652&apos;, ../mac.hpp:169-&gt;../mvau.hpp:153-&gt;../convlayer.h:118-&gt;../top.cpp:139) [592]  (0.000 ns)
	&apos;add&apos; operation 16 bit (&apos;add_ln169_669&apos;, ../mac.hpp:169-&gt;../mvau.hpp:153-&gt;../convlayer.h:118-&gt;../top.cpp:139) [624]  (3.903 ns)
	&apos;store&apos; operation 0 bit (&apos;p_0_0_03623_i_write_ln169&apos;, ../mac.hpp:169-&gt;../mvau.hpp:153-&gt;../convlayer.h:118-&gt;../top.cpp:139) of variable &apos;add_ln169_669&apos;, ../mac.hpp:169-&gt;../mvau.hpp:153-&gt;../convlayer.h:118-&gt;../top.cpp:139 on local variable &apos;p_0_0_03623_i&apos; [648]  (0.000 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.647 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Matrix_Vector_Activate_Batch_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_300_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_300_3&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3&apos; consists of the following:
	&apos;load&apos; operation 32 bit (&apos;i_load&apos;, ../streamtools.h:307-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:139) on local variable &apos;i&apos;, ../streamtools.h:298-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:139 [21]  (0.000 ns)
	&apos;add&apos; operation 32 bit (&apos;i&apos;, ../streamtools.h:307-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:139) [26]  (2.552 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln309&apos;, ../streamtools.h:309-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:139) [27]  (2.552 ns)
	&apos;store&apos; operation 0 bit (&apos;i_write_ln298&apos;, ../streamtools.h:298-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:139) of variable &apos;i&apos;, ../streamtools.h:307-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:139 on local variable &apos;i&apos;, ../streamtools.h:298-&gt;../streamtools.h:754-&gt;../convlayer.h:122-&gt;../top.cpp:139 [30]  (1.588 ns)
	blocking operation 0.978 ns on control path)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc1531&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_268_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop &apos;VITIS_LOOP_268_1&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1&apos; consists of the following:
	&apos;load&apos; operation 32 bit (&apos;o&apos;, ../streamtools.h:280-&gt;../streamtools.h:720-&gt;../fclayer.h:104-&gt;../top.cpp:142) on local variable &apos;o&apos;, ../streamtools.h:266-&gt;../streamtools.h:720-&gt;../fclayer.h:104-&gt;../top.cpp:142 [15]  (0.000 ns)
	&apos;add&apos; operation 32 bit (&apos;o&apos;, ../streamtools.h:280-&gt;../streamtools.h:720-&gt;../fclayer.h:104-&gt;../top.cpp:142) [35]  (2.552 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln282&apos;, ../streamtools.h:282-&gt;../streamtools.h:720-&gt;../fclayer.h:104-&gt;../top.cpp:142) [36]  (2.552 ns)
	&apos;select&apos; operation 32 bit (&apos;o&apos;, ../streamtools.h:282-&gt;../streamtools.h:720-&gt;../fclayer.h:104-&gt;../top.cpp:142) [37]  (0.698 ns)
	&apos;store&apos; operation 0 bit (&apos;o_write_ln266&apos;, ../streamtools.h:266-&gt;../streamtools.h:720-&gt;../fclayer.h:104-&gt;../top.cpp:142) of variable &apos;o&apos;, ../streamtools.h:282-&gt;../streamtools.h:720-&gt;../fclayer.h:104-&gt;../top.cpp:142 on local variable &apos;o&apos;, ../streamtools.h:266-&gt;../streamtools.h:720-&gt;../fclayer.h:104-&gt;../top.cpp:142 [39]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc16&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_122_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop &apos;VITIS_LOOP_122_1&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1&apos; consists of the following:
	&apos;load&apos; operation 32 bit (&apos;nf&apos;, ../mvau.hpp:173-&gt;../fclayer.h:107-&gt;../top.cpp:142) on local variable &apos;nf&apos;, ../activations.hpp:137-&gt;../mvau.hpp:166-&gt;../fclayer.h:107-&gt;../top.cpp:142 [86]  (0.000 ns)
	&apos;add&apos; operation 32 bit (&apos;nf&apos;, ../mvau.hpp:173-&gt;../fclayer.h:107-&gt;../top.cpp:142) [406]  (2.552 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln173&apos;, ../mvau.hpp:173-&gt;../fclayer.h:107-&gt;../top.cpp:142) [407]  (2.552 ns)
	&apos;select&apos; operation 32 bit (&apos;nf&apos;, ../mvau.hpp:173-&gt;../fclayer.h:107-&gt;../top.cpp:142) [409]  (0.698 ns)
	&apos;store&apos; operation 0 bit (&apos;nf_10_write_ln137&apos;, ../activations.hpp:137-&gt;../mvau.hpp:166-&gt;../fclayer.h:107-&gt;../top.cpp:142) of variable &apos;nf&apos;, ../mvau.hpp:173-&gt;../fclayer.h:107-&gt;../top.cpp:142 on local variable &apos;nf&apos;, ../activations.hpp:137-&gt;../mvau.hpp:166-&gt;../fclayer.h:107-&gt;../top.cpp:142 [410]  (1.588 ns)
	blocking operation 0.28 ns on control path)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.419 seconds; current allocated memory: 1.307 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.307 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Matrix_Vector_Activate_Batch_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.308 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.308 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_300_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_300_3&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3&apos; consists of the following:
	&apos;load&apos; operation 32 bit (&apos;i_load&apos;, ../streamtools.h:307-&gt;../streamtools.h:754-&gt;../fclayer.h:111-&gt;../top.cpp:142) on local variable &apos;i&apos;, ../streamtools.h:298-&gt;../streamtools.h:754-&gt;../fclayer.h:111-&gt;../top.cpp:142 [21]  (0.000 ns)
	&apos;add&apos; operation 32 bit (&apos;i&apos;, ../streamtools.h:307-&gt;../streamtools.h:754-&gt;../fclayer.h:111-&gt;../top.cpp:142) [26]  (2.552 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln309&apos;, ../streamtools.h:309-&gt;../streamtools.h:754-&gt;../fclayer.h:111-&gt;../top.cpp:142) [27]  (2.552 ns)
	&apos;store&apos; operation 0 bit (&apos;i_write_ln298&apos;, ../streamtools.h:298-&gt;../streamtools.h:754-&gt;../fclayer.h:111-&gt;../top.cpp:142) of variable &apos;i&apos;, ../streamtools.h:307-&gt;../streamtools.h:754-&gt;../fclayer.h:111-&gt;../top.cpp:142 on local variable &apos;i&apos;, ../streamtools.h:298-&gt;../streamtools.h:754-&gt;../fclayer.h:111-&gt;../top.cpp:142 [30]  (1.588 ns)
	blocking operation 0.978 ns on control path)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.308 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.308 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc18&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.308 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.308 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_268_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop &apos;VITIS_LOOP_268_1&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1&apos; consists of the following:
	&apos;load&apos; operation 32 bit (&apos;o&apos;, ../streamtools.h:280-&gt;../streamtools.h:720-&gt;../fclayer.h:104-&gt;../top.cpp:144) on local variable &apos;o&apos;, ../streamtools.h:266-&gt;../streamtools.h:720-&gt;../fclayer.h:104-&gt;../top.cpp:144 [15]  (0.000 ns)
	&apos;add&apos; operation 32 bit (&apos;o&apos;, ../streamtools.h:280-&gt;../streamtools.h:720-&gt;../fclayer.h:104-&gt;../top.cpp:144) [35]  (2.552 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln282&apos;, ../streamtools.h:282-&gt;../streamtools.h:720-&gt;../fclayer.h:104-&gt;../top.cpp:144) [36]  (2.552 ns)
	&apos;select&apos; operation 32 bit (&apos;o&apos;, ../streamtools.h:282-&gt;../streamtools.h:720-&gt;../fclayer.h:104-&gt;../top.cpp:144) [37]  (0.698 ns)
	&apos;store&apos; operation 0 bit (&apos;o_write_ln266&apos;, ../streamtools.h:266-&gt;../streamtools.h:720-&gt;../fclayer.h:104-&gt;../top.cpp:144) of variable &apos;o&apos;, ../streamtools.h:282-&gt;../streamtools.h:720-&gt;../fclayer.h:104-&gt;../top.cpp:144 on local variable &apos;o&apos;, ../streamtools.h:266-&gt;../streamtools.h:720-&gt;../fclayer.h:104-&gt;../top.cpp:144 [39]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 1.309 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.309 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc20&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.309 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.309 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_122_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop &apos;VITIS_LOOP_122_1&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1&apos; consists of the following:
	&apos;load&apos; operation 32 bit (&apos;nf&apos;, ../mvau.hpp:173-&gt;../fclayer.h:107-&gt;../top.cpp:144) on local variable &apos;nf&apos;, ../activations.hpp:137-&gt;../mvau.hpp:166-&gt;../fclayer.h:107-&gt;../top.cpp:144 [86]  (0.000 ns)
	&apos;add&apos; operation 32 bit (&apos;nf&apos;, ../mvau.hpp:173-&gt;../fclayer.h:107-&gt;../top.cpp:144) [433]  (2.552 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln173&apos;, ../mvau.hpp:173-&gt;../fclayer.h:107-&gt;../top.cpp:144) [434]  (2.552 ns)
	&apos;select&apos; operation 32 bit (&apos;nf&apos;, ../mvau.hpp:173-&gt;../fclayer.h:107-&gt;../top.cpp:144) [436]  (0.698 ns)
	&apos;store&apos; operation 0 bit (&apos;nf_14_write_ln137&apos;, ../activations.hpp:137-&gt;../mvau.hpp:166-&gt;../fclayer.h:107-&gt;../top.cpp:144) of variable &apos;nf&apos;, ../mvau.hpp:173-&gt;../fclayer.h:107-&gt;../top.cpp:144 on local variable &apos;nf&apos;, ../activations.hpp:137-&gt;../mvau.hpp:166-&gt;../fclayer.h:107-&gt;../top.cpp:144 [437]  (1.588 ns)
	blocking operation 0.28 ns on control path)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 1.313 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.313 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Matrix_Vector_Activate_Batch_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.313 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.313 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_300_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_300_3&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3&apos; consists of the following:
	&apos;load&apos; operation 32 bit (&apos;i_load&apos;, ../streamtools.h:307-&gt;../streamtools.h:754-&gt;../fclayer.h:111-&gt;../top.cpp:144) on local variable &apos;i&apos;, ../streamtools.h:298-&gt;../streamtools.h:754-&gt;../fclayer.h:111-&gt;../top.cpp:144 [21]  (0.000 ns)
	&apos;add&apos; operation 32 bit (&apos;i&apos;, ../streamtools.h:307-&gt;../streamtools.h:754-&gt;../fclayer.h:111-&gt;../top.cpp:144) [26]  (2.552 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln309&apos;, ../streamtools.h:309-&gt;../streamtools.h:754-&gt;../fclayer.h:111-&gt;../top.cpp:144) [27]  (2.552 ns)
	&apos;store&apos; operation 0 bit (&apos;i_write_ln298&apos;, ../streamtools.h:298-&gt;../streamtools.h:754-&gt;../fclayer.h:111-&gt;../top.cpp:144) of variable &apos;i&apos;, ../streamtools.h:307-&gt;../streamtools.h:754-&gt;../fclayer.h:111-&gt;../top.cpp:144 on local variable &apos;i&apos;, ../streamtools.h:298-&gt;../streamtools.h:754-&gt;../fclayer.h:111-&gt;../top.cpp:144 [30]  (1.588 ns)
	blocking operation 0.978 ns on control path)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.314 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.314 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc22&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.314 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.314 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_268_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop &apos;VITIS_LOOP_268_1&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1&apos; consists of the following:
	&apos;load&apos; operation 32 bit (&apos;o&apos;, ../streamtools.h:280-&gt;../streamtools.h:720-&gt;../fclayer.h:104-&gt;../top.cpp:146) on local variable &apos;o&apos;, ../streamtools.h:266-&gt;../streamtools.h:720-&gt;../fclayer.h:104-&gt;../top.cpp:146 [15]  (0.000 ns)
	&apos;add&apos; operation 32 bit (&apos;o&apos;, ../streamtools.h:280-&gt;../streamtools.h:720-&gt;../fclayer.h:104-&gt;../top.cpp:146) [35]  (2.552 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln282&apos;, ../streamtools.h:282-&gt;../streamtools.h:720-&gt;../fclayer.h:104-&gt;../top.cpp:146) [36]  (2.552 ns)
	&apos;select&apos; operation 32 bit (&apos;o&apos;, ../streamtools.h:282-&gt;../streamtools.h:720-&gt;../fclayer.h:104-&gt;../top.cpp:146) [37]  (0.698 ns)
	&apos;store&apos; operation 0 bit (&apos;o_write_ln266&apos;, ../streamtools.h:266-&gt;../streamtools.h:720-&gt;../fclayer.h:104-&gt;../top.cpp:146) of variable &apos;o&apos;, ../streamtools.h:282-&gt;../streamtools.h:720-&gt;../fclayer.h:104-&gt;../top.cpp:146 on local variable &apos;o&apos;, ../streamtools.h:266-&gt;../streamtools.h:720-&gt;../fclayer.h:104-&gt;../top.cpp:146 [39]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 1.314 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.314 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc24&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.315 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.315 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_122_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop &apos;VITIS_LOOP_122_1&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1&apos; consists of the following:
	&apos;load&apos; operation 32 bit (&apos;nf&apos;, ../mvau.hpp:173-&gt;../fclayer.h:107-&gt;../top.cpp:146) on local variable &apos;nf&apos;, ../mvau.hpp:115-&gt;../fclayer.h:107-&gt;../top.cpp:146 [539]  (0.000 ns)
	&apos;add&apos; operation 32 bit (&apos;nf&apos;, ../mvau.hpp:173-&gt;../fclayer.h:107-&gt;../top.cpp:146) [2650]  (2.552 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln173&apos;, ../mvau.hpp:173-&gt;../fclayer.h:107-&gt;../top.cpp:146) [2651]  (2.552 ns)
	&apos;select&apos; operation 32 bit (&apos;nf&apos;, ../mvau.hpp:173-&gt;../fclayer.h:107-&gt;../top.cpp:146) [2653]  (0.698 ns)
	&apos;store&apos; operation 0 bit (&apos;nf_write_ln115&apos;, ../mvau.hpp:115-&gt;../fclayer.h:107-&gt;../top.cpp:146) of variable &apos;nf&apos;, ../mvau.hpp:173-&gt;../fclayer.h:107-&gt;../top.cpp:146 on local variable &apos;nf&apos;, ../mvau.hpp:115-&gt;../fclayer.h:107-&gt;../top.cpp:146 [2654]  (1.588 ns)
	blocking operation 0.28 ns on control path)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.907 seconds; current allocated memory: 1.337 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.708 seconds; current allocated memory: 1.337 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Matrix_Vector_Activate_Batch_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.629 seconds; current allocated memory: 1.337 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.337 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_153_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_153_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.337 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.337 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_153_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_153_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.337 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.337 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Stream2Mem_Batch_64u_128u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.337 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.337 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;DoCompute&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (7.774 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;DoCompute&apos; consists of the following:
	&apos;call&apos; operation 0 bit (&apos;_ln96&apos;, ../top.cpp:96) to &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc9&apos; [419]  (7.774 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1020]" key="HLS 200-1020" tag="" content="Increasing the depth of FIFO start_for_ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0 (from DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0 to ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0) to 3 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1020]" key="HLS 200-1020" tag="" content="Increasing the depth of FIFO start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0 (from DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0 to DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0) to 5 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1020]" key="HLS 200-1020" tag="" content="Increasing the depth of FIFO start_for_Stream2Mem_Batch_64u_128u_U0 (from entry_proc_U0 to Stream2Mem_Batch_64u_128u_U0) to 37 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1020]" key="HLS 200-1020" tag="" content="Increasing the depth of FIFO mul_ln121_cast_loc_channel (from DoCompute_Block_entry5993_proc_U0 to Matrix_Vector_Activate_Batch_4_U0) to 5 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1020]" key="HLS 200-1020" tag="" content="Increasing the depth of FIFO mul_ln121_1_cast_loc_channel (from DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI_U0 to Matrix_Vector_Activate_Batch_U0) to 8 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1020]" key="HLS 200-1020" tag="" content="Increasing the depth of FIFO shl_ln121_loc_channel (from DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0 to DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0) to 15 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1020]" key="HLS 200-1020" tag="" content="Increasing the depth of FIFO add_ln121_loc_channel (from DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0 to Matrix_Vector_Activate_Batch_1_U0) to 14 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1020]" key="HLS 200-1020" tag="" content="Increasing the depth of FIFO totalIters_11_loc_c135_channel (from DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0 to DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0) to 16 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1020]" key="HLS 200-1020" tag="" content="Increasing the depth of FIFO totalIters_10_loc_c137_channel (from DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0 to DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0) to 25 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1020]" key="HLS 200-1020" tag="" content="Increasing the depth of FIFO totalIters_16_loc_c139_channel (from DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0 to DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0) to 31 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1020]" key="HLS 200-1020" tag="" content="Increasing the depth of FIFO totalIters_13_loc_channel (from DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0 to DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0) to 21 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1020]" key="HLS 200-1020" tag="" content="Increasing the depth of FIFO totalIters_13_cast_loc_channel (from DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0 to Matrix_Vector_Activate_Batch_8_U0) to 18 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1020]" key="HLS 200-1020" tag="" content="Increasing the depth of FIFO shl_ln121_2_loc_channel (from DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0 to DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0) to 25 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1020]" key="HLS 200-1020" tag="" content="Increasing the depth of FIFO add_ln121_1_loc_channel (from DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0 to Matrix_Vector_Activate_Batch_7_U0) to 23 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1018]" key="HLS 200-1018" tag="" content="Consider increasing the depth of FIFO inter7 (from DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0 to DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0) to 2 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1018]" key="HLS 200-1018" tag="" content="Consider increasing the depth of FIFO inter8 (from DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0 to DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0) to 2 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.922 seconds; current allocated memory: 1.337 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.337 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;BlackBoxJam&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 1.341 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1.342 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;entry_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;entry_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 1.343 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16&apos; pipeline &apos;VITIS_LOOP_140_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.674 seconds; current allocated memory: 1.346 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1&apos; pipeline &apos;VITIS_LOOP_140_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.702 seconds; current allocated memory: 1.346 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Mem2Stream_Batch_64u_3072u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Mem2Stream_Batch_64u_3072u_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.347 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3&apos; pipeline &apos;VITIS_LOOP_300_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.349 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;StreamingDataWidthConverter_Batch_64u_192u_384u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;StreamingDataWidthConverter_Batch_64u_192u_384u_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.349 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1&apos; pipeline &apos;VITIS_LOOP_268_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.350 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;StreamingDataWidthConverter_Batch_192u_24u_128u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;StreamingDataWidthConverter_Batch_192u_24u_128u_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.351 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2&apos; pipeline &apos;VITIS_LOOP_104_1_VITIS_LOOP_105_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBuf_RAM_AUTO_1R1W&apos; to &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBbkb&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBuf_1_RAM_AUTO_1R1W&apos; to &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBcud&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBuf_2_RAM_AUTO_1R1W&apos; to &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBdEe&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBuf_3_RAM_AUTO_1R1W&apos; to &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBeOg&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_9_2_24_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBbkb&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.353 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 1.355 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Block_entry5993_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_30s_11ns_30_2_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Block_entry5993_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.356 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1&apos; pipeline &apos;VITIS_LOOP_122_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_19_4_24_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.359 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Matrix_Vector_Activate_Batch_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Matrix_Vector_Activate_Batch_4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.646 seconds; current allocated memory: 1.368 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3&apos; pipeline &apos;VITIS_LOOP_300_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.369 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc26&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_13ns_32_2_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc26&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.370 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1&apos; pipeline &apos;VITIS_LOOP_268_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.371 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc27&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_12ns_32_2_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc27&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.372 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2&apos; pipeline &apos;VITIS_LOOP_104_1_VITIS_LOOP_105_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_inputBuf_RAM_AUTO_1R1W&apos; to &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_inputBuffYi&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_inputBuf_1_RAM_AUTO_1R1W&apos; to &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_inputBufg8j&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_inputBuf_2_RAM_AUTO_1R1W&apos; to &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_inputBufhbi&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_inputBuf_3_RAM_AUTO_1R1W&apos; to &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_inputBufibs&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_9_2_32_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_inputBuffYi&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.445 seconds; current allocated memory: 1.374 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32ns_15ns_46_2_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 1.377 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_30s_11ns_30_2_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.378 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1&apos; pipeline &apos;VITIS_LOOP_122_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_37_5_32_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.079 seconds; current allocated memory: 1.422 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Matrix_Vector_Activate_Batch&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Matrix_Vector_Activate_Batch&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 6.323 seconds; current allocated memory: 1.552 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3&apos; pipeline &apos;VITIS_LOOP_300_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 1.552 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc228&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_12ns_32_2_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc228&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.552 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4&apos; pipeline &apos;VITIS_LOOP_74_3_VITIS_LOOP_75_4&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 1.552 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6&apos; pipeline &apos;VITIS_LOOP_85_6&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.552 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;StreamingMaxPool_Batch_28u_2u_64u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;StreamingMaxPool_Batch_28u_2u_64u_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;BlackBoxJam_StreamingMaxPool_Batch_28u_2u_64u_s_buf_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.552 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1&apos; pipeline &apos;VITIS_LOOP_268_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.552 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc329&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_10ns_32_2_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc329&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 1.552 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1&apos; pipeline &apos;VITIS_LOOP_104_1_VITIS_LOOP_105_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBuf_RAM_AUTO_1R1W&apos; to &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBjbC&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBuf_1_RAM_AUTO_1R1W&apos; to &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBkbM&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBuf_2_RAM_AUTO_1R1W&apos; to &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBlbW&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBuf_3_RAM_AUTO_1R1W&apos; to &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBmb6&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_9_2_32_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBjbC&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.537 seconds; current allocated memory: 1.552 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32ns_13ns_44_2_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 1.552 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.552 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1&apos; pipeline &apos;VITIS_LOOP_122_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_37_5_32_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.712 seconds; current allocated memory: 1.559 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Matrix_Vector_Activate_Batch_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Matrix_Vector_Activate_Batch_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 3.267 seconds; current allocated memory: 1.637 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3&apos; pipeline &apos;VITIS_LOOP_300_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 1.637 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.638 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.639 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1&apos; pipeline &apos;VITIS_LOOP_268_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.640 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc6&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.640 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5&apos; pipeline &apos;VITIS_LOOP_104_1_VITIS_LOOP_105_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBuf_RAM_AUTO_1R1W&apos; to &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBncg&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBuf_1_RAM_AUTO_1R1W&apos; to &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBocq&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBuf_2_RAM_AUTO_1R1W&apos; to &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBpcA&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBuf_3_RAM_AUTO_1R1W&apos; to &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBqcK&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_9_2_32_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBncg&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 1.642 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32ns_13ns_44_2_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.487 seconds; current allocated memory: 1.643 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_8ns_32_2_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 1.646 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1&apos; pipeline &apos;VITIS_LOOP_122_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_73_6_32_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.782 seconds; current allocated memory: 1.651 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Matrix_Vector_Activate_Batch_8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Matrix_Vector_Activate_Batch_8&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.365 seconds; current allocated memory: 1.733 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3&apos; pipeline &apos;VITIS_LOOP_300_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 1.733 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc830&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_11ns_32_2_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc830&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 1.735 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4&apos; pipeline &apos;VITIS_LOOP_74_3_VITIS_LOOP_75_4&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 1.736 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6&apos; pipeline &apos;VITIS_LOOP_85_6&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 1.736 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;StreamingMaxPool_Batch_10u_2u_128u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;StreamingMaxPool_Batch_10u_2u_128u_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;BlackBoxJam_StreamingMaxPool_Batch_10u_2u_128u_s_buf_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 1.737 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc9&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc9&apos; pipeline &apos;VITIS_LOOP_268_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc9&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.396 seconds; current allocated memory: 1.739 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4&apos; pipeline &apos;VITIS_LOOP_104_1_VITIS_LOOP_105_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBuf_RAM_AUTO_1R1W&apos; to &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBrcU&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBuf_1_RAM_AUTO_1R1W&apos; to &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBsc4&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBuf_2_RAM_AUTO_1R1W&apos; to &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBtde&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBuf_3_RAM_AUTO_1R1W&apos; to &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBudo&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_9_2_32_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBrcU&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.662 seconds; current allocated memory: 1.740 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 1.742 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 1.746 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1&apos; pipeline &apos;VITIS_LOOP_122_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_73_6_32_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 1.747 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Matrix_Vector_Activate_Batch_7&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Matrix_Vector_Activate_Batch_7&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.226 seconds; current allocated memory: 1.765 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3&apos; pipeline &apos;VITIS_LOOP_300_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.396 seconds; current allocated memory: 1.773 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc11&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc11&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 1.775 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1&apos; pipeline &apos;VITIS_LOOP_268_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.381 seconds; current allocated memory: 1.776 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc13&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc13&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 1.777 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3&apos; pipeline &apos;VITIS_LOOP_104_1_VITIS_LOOP_105_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputBuf_RAM_AUTO_1R1W&apos; to &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputBvdy&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputBuf_1_RAM_AUTO_1R1W&apos; to &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputBwdI&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputBuf_2_RAM_AUTO_1R1W&apos; to &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputBxdS&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputBuf_3_RAM_AUTO_1R1W&apos; to &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputByd2&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_9_2_32_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputBvdy&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.626 seconds; current allocated memory: 1.778 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 1.779 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1&apos; pipeline &apos;VITIS_LOOP_122_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_145_7_32_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 1.782 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Matrix_Vector_Activate_Batch_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Matrix_Vector_Activate_Batch_6&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.847 seconds; current allocated memory: 1.789 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3&apos; pipeline &apos;VITIS_LOOP_300_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 1.797 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc1531&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc1531&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 1.799 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1&apos; pipeline &apos;VITIS_LOOP_268_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 1.801 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc16&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc16&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.802 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1&apos; pipeline &apos;VITIS_LOOP_122_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_129_6_4_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.802 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Matrix_Vector_Activate_Batch_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Matrix_Vector_Activate_Batch_5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.643 seconds; current allocated memory: 1.804 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3&apos; pipeline &apos;VITIS_LOOP_300_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.401 seconds; current allocated memory: 1.810 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc18&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc18&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 1.812 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1&apos; pipeline &apos;VITIS_LOOP_268_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 1.814 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc20&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc20&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.814 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1&apos; pipeline &apos;VITIS_LOOP_122_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_129_6_8_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.468 seconds; current allocated memory: 1.815 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Matrix_Vector_Activate_Batch_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Matrix_Vector_Activate_Batch_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.672 seconds; current allocated memory: 1.818 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3&apos; pipeline &apos;VITIS_LOOP_300_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 1.824 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc22&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Loop_VITIS_LOOP_300_3_proc22&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 1.826 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1&apos; pipeline &apos;VITIS_LOOP_268_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.827 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc24&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute_Loop_VITIS_LOOP_268_1_proc24&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 1.828 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1&apos; pipeline &apos;VITIS_LOOP_122_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_1025_9_1_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.863 seconds; current allocated memory: 1.829 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Matrix_Vector_Activate_Batch_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Matrix_Vector_Activate_Batch_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.191 seconds; current allocated memory: 1.885 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15&apos; pipeline &apos;VITIS_LOOP_153_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_BREADY&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.008 seconds; current allocated memory: 1.890 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1&apos; pipeline &apos;VITIS_LOOP_153_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_BREADY&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.022 seconds; current allocated memory: 1.892 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Stream2Mem_Batch_64u_128u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Stream2Mem_Batch_64u_128u_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 1.892 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;DoCompute&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;DoCompute&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;out_c_U(BlackBoxJam_fifo_w64_d38_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;inter0_U(BlackBoxJam_fifo_w64_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;numReps_c160_U(BlackBoxJam_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;inter0_1_U(BlackBoxJam_fifo_w192_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;numReps_c159_U(BlackBoxJam_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;inter0_2_U(BlackBoxJam_fifo_w24_d128_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;numReps_c158_U(BlackBoxJam_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;convInp_5_U(BlackBoxJam_fifo_w24_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;numReps_c157_U(BlackBoxJam_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc_channel_U(BlackBoxJam_fifo_w30_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;mul_ln121_cast_loc_channel_U(BlackBoxJam_fifo_w30_d5_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;mvOut_m_buffer_5_U(BlackBoxJam_fifo_w16_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;inter1_U(BlackBoxJam_fifo_w64_d128_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;numReps_c156_U(BlackBoxJam_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;wa_in_7_U(BlackBoxJam_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;numReps_c155_U(BlackBoxJam_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;convInp_4_U(BlackBoxJam_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;numReps_c154_U(BlackBoxJam_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;mul_ln121_1_cast_loc_channel_U(BlackBoxJam_fifo_w30_d8_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;mvOut_m_buffer_4_U(BlackBoxJam_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;inter2_U(BlackBoxJam_fifo_w64_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;numReps_c153_U(BlackBoxJam_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;inter3_U(BlackBoxJam_fifo_w64_d128_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;numReps_c152_U(BlackBoxJam_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;wa_in_6_U(BlackBoxJam_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;numReps_c151_U(BlackBoxJam_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;convInp_3_U(BlackBoxJam_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;numReps_c150_U(BlackBoxJam_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;shl_ln121_loc_channel_U(BlackBoxJam_fifo_w32_d15_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;add_ln121_loc_channel_U(BlackBoxJam_fifo_w28_d14_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;mvOut_m_buffer_3_U(BlackBoxJam_fifo_w16_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;inter4_U(BlackBoxJam_fifo_w128_d128_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;numReps_c149_U(BlackBoxJam_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;totalIters_11_loc_c135_channel_U(BlackBoxJam_fifo_w32_d16_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;totalIters_10_loc_c137_channel_U(BlackBoxJam_fifo_w32_d25_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;totalIters_16_loc_c139_channel_U(BlackBoxJam_fifo_w32_d31_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;wa_in_5_U(BlackBoxJam_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;totalIters_11_loc_c_U(BlackBoxJam_fifo_w32_d9_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;convInp_2_U(BlackBoxJam_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;numReps_c148_U(BlackBoxJam_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;totalIters_13_loc_channel_U(BlackBoxJam_fifo_w32_d21_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;totalIters_13_cast_loc_channel_U(BlackBoxJam_fifo_w27_d18_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;mvOut_m_buffer_2_U(BlackBoxJam_fifo_w16_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;inter5_U(BlackBoxJam_fifo_w128_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;numReps_c147_U(BlackBoxJam_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;inter6_U(BlackBoxJam_fifo_w128_d81_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;numReps_c146_U(BlackBoxJam_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;wa_in_4_U(BlackBoxJam_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;convInp_1_U(BlackBoxJam_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;numReps_c145_U(BlackBoxJam_fifo_w32_d5_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;shl_ln121_2_loc_channel_U(BlackBoxJam_fifo_w32_d25_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;add_ln121_1_loc_channel_U(BlackBoxJam_fifo_w24_d23_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;mvOut_m_buffer_1_U(BlackBoxJam_fifo_w4_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;inter7_U(BlackBoxJam_fifo_w256_d1_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;wa_in_3_U(BlackBoxJam_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;totalIters_10_loc_c136_U(BlackBoxJam_fifo_w32_d5_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;convInp_U(BlackBoxJam_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;numReps_c144_U(BlackBoxJam_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;mvOut_m_buffer_U(BlackBoxJam_fifo_w1_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;numReps_c143_U(BlackBoxJam_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;inter8_U(BlackBoxJam_fifo_w256_d1_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;numReps_c142_U(BlackBoxJam_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;wa_in_2_U(BlackBoxJam_fifo_w4_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;totalIters_10_loc_c_U(BlackBoxJam_fifo_w32_d4_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;wa_out_m_buffer_1_U(BlackBoxJam_fifo_w1_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;numReps_c141_U(BlackBoxJam_fifo_w32_d4_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;inter9_U(BlackBoxJam_fifo_w64_d128_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;totalIters_16_loc_c138_U(BlackBoxJam_fifo_w32_d4_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;wa_in_1_U(BlackBoxJam_fifo_w8_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;wa_out_m_buffer_U(BlackBoxJam_fifo_w1_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;numReps_c140_U(BlackBoxJam_fifo_w32_d4_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;inter10_U(BlackBoxJam_fifo_w64_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;totalIters_16_loc_c_U(BlackBoxJam_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;wa_in_U(BlackBoxJam_fifo_w1_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;memOutStrm_U(BlackBoxJam_fifo_w64_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;numReps_c_U(BlackBoxJam_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_Stream2Mem_Batch_64u_128u_U0_U(BlackBoxJam_start_for_Stream2Mem_Batch_64u_128u_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_StreamingDataWidthConverter_Batch_64u_192u_384u_U0_U(BlackBoxJam_start_for_StreamingDataWidthConverter_Batch_64u_192u_384u_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_StreamingDataWidthConverter_Batch_192u_24u_128u_U0_U(BlackBoxJam_start_for_StreamingDataWidthConverter_Batch_192u_24u_128u_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_U(BlackBoxJam_start_for_ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_U(BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_U(BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_U(BlackBoxJam_start_for_ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_U(BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_StreamingMaxPool_Batch_28u_2u_64u_U0_U(BlackBoxJam_start_for_StreamingMaxPool_Batch_28u_2u_64u_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_U(BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_U(BlackBoxJam_start_for_ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_U(BlackBoxJam_start_for_ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_U(BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_StreamingMaxPool_Batch_10u_2u_128u_U0_U(BlackBoxJam_start_for_StreamingMaxPool_Batch_10u_2u_128u_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_U(BlackBoxJam_start_for_ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_U(BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_U(BlackBoxJam_start_for_ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_U(BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_U(BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_U(BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_U(BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_U(BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.715 seconds; current allocated memory: 1.893 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;BlackBoxJam&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;BlackBoxJam/hostmem&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;BlackBoxJam/in_r&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;BlackBoxJam/out_r&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;BlackBoxJam/doInit&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;BlackBoxJam/targetLayer&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;BlackBoxJam/targetMem&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;BlackBoxJam/targetInd&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;BlackBoxJam/targetThresh&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;BlackBoxJam/val_r&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;BlackBoxJam/numReps&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;BlackBoxJam&apos; to &apos;s_axilite &amp; ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;in_r&apos;, &apos;out_r&apos;, &apos;doInit&apos;, &apos;targetLayer&apos;, &apos;targetMem&apos;, &apos;targetInd&apos;, &apos;targetThresh&apos;, &apos;val_r&apos;, &apos;numReps&apos; and &apos;return&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;BlackBoxJam&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;BlackBoxJam_p_ZL8weights0_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;BlackBoxJam_p_ZL8threshs0_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;BlackBoxJam_p_ZL8weights1_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;BlackBoxJam_p_ZL8threshs1_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;BlackBoxJam_p_ZL8weights2_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;BlackBoxJam_p_ZL8threshs2_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;BlackBoxJam_p_ZL8weights3_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;BlackBoxJam_p_ZL8weights4_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;BlackBoxJam_p_ZL8threshs4_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;BlackBoxJam_weights5_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;BlackBoxJam_threshs5_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;BlackBoxJam_weights6_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;BlackBoxJam_threshs6_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;BlackBoxJam_weights7_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;BlackBoxJam_p_ZL8weights8_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.245 seconds; current allocated memory: 1.909 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 4.017 seconds; current allocated memory: 1.936 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1603]" key="HLS 200-1603" tag="VITIS_INTERFACE" content="Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 12.025 seconds; current allocated memory: 1.981 GB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for BlackBoxJam." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for BlackBoxJam." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 101.18 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 107 seconds. CPU system time: 10 seconds. Elapsed time: 280.141 seconds; current allocated memory: 1.852 GB." resolution=""/>
</Messages>
