<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Project_2_5_2_2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="button_debounce.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="button_debounce.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="button_debounce.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="button_debounce.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="button_debounce.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="button_debounce.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="button_debounce.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="button_debounce.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="button_debounce.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="button_debounce_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ctrl_logic.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ctrl_logic.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ctrl_logic.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ctrl_logic.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ctrl_logic.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ctrl_logic.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ctrl_logic.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="ctrl_logic.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ctrl_logic.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ctrl_logic_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ctrl_logic_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ctrl_logic_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="fgpa_sram.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="fgpa_sram.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="fgpa_sram.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fgpa_sram.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="fgpa_sram.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fgpa_sram.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="fgpa_sram.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fgpa_sram.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="fgpa_sram.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fgpa_sram.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="fgpa_sram.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="fgpa_sram.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="fgpa_sram.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fgpa_sram.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="fgpa_sram.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fgpa_sram.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fgpa_sram.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="fgpa_sram.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="fgpa_sram.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="fgpa_sram.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="fgpa_sram.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="fgpa_sram.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fgpa_sram.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fgpa_sram_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="fgpa_sram_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fgpa_sram_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fgpa_sram_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="fgpa_sram_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="fgpa_sram_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fgpa_sram_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fgpa_sram_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="fgpa_sram_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="fgpa_sram_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fgpa_sram_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fgpa_sram_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="fgpa_sram_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="fgpa_sram_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fgpa_sram_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="seven_seg_interface.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="sram_decoder.tfi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_ctrl_logic_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_ctrl_logic_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_ctrl_logic_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1415829106" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1415829106">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415829106" xil_pn:in_ck="3063124974432600597" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1415829106">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="button_debounce.v"/>
      <outfile xil_pn:name="ctrl_logic.v"/>
      <outfile xil_pn:name="fgpa_sram.v"/>
      <outfile xil_pn:name="seg_mux_counter.v"/>
      <outfile xil_pn:name="seven_seg_deocder.v"/>
      <outfile xil_pn:name="seven_seg_interface.v"/>
      <outfile xil_pn:name="sram_decoder.v"/>
      <outfile xil_pn:name="test_ctrl_logic.v"/>
    </transform>
    <transform xil_pn:end_ts="1414975849" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:start_ts="1414975849">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414975849" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:start_ts="1414975849">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415829108" xil_pn:in_ck="3966791405334884075" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8020031856700405107" xil_pn:start_ts="1415829106">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415829108" xil_pn:in_ck="3063124974432600597" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1415829108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="button_debounce.v"/>
      <outfile xil_pn:name="ctrl_logic.v"/>
      <outfile xil_pn:name="fgpa_sram.v"/>
      <outfile xil_pn:name="seg_mux_counter.v"/>
      <outfile xil_pn:name="seven_seg_deocder.v"/>
      <outfile xil_pn:name="seven_seg_interface.v"/>
      <outfile xil_pn:name="sram_decoder.v"/>
      <outfile xil_pn:name="test_ctrl_logic.v"/>
    </transform>
    <transform xil_pn:end_ts="1415829113" xil_pn:in_ck="7510627653145100290" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2162779136695798801" xil_pn:start_ts="1415829108">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1414975854" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:start_ts="1414975854">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1414980971" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1414980971">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414987848" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1373750719736502021" xil_pn:start_ts="1414987848">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414987851" xil_pn:in_ck="3966791405334884075" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8020031856700405107" xil_pn:start_ts="1414987848">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/dcm_100.v"/>
    </transform>
    <transform xil_pn:end_ts="1414987851" xil_pn:in_ck="1776907860084319930" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1414987851">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414987851" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4230253638282774201" xil_pn:start_ts="1414987851">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414987851" xil_pn:in_ck="1776907860084319930" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1414987851">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414987851" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1640746640602598467" xil_pn:start_ts="1414987851">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415843183" xil_pn:in_ck="281056114599608733" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-4333623978783338398" xil_pn:start_ts="1415843165">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="button_debounce.ngr"/>
      <outfile xil_pn:name="ctrl_logic.ngr"/>
      <outfile xil_pn:name="fgpa_sram.lso"/>
      <outfile xil_pn:name="fgpa_sram.ngc"/>
      <outfile xil_pn:name="fgpa_sram.ngr"/>
      <outfile xil_pn:name="fgpa_sram.prj"/>
      <outfile xil_pn:name="fgpa_sram.stx"/>
      <outfile xil_pn:name="fgpa_sram.syr"/>
      <outfile xil_pn:name="fgpa_sram.xst"/>
      <outfile xil_pn:name="fgpa_sram_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1414986847" xil_pn:in_ck="1903760170191640762" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119207026029966990" xil_pn:start_ts="1414986847">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414988495" xil_pn:in_ck="-909958959611313600" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5223969670317454860" xil_pn:start_ts="1414988488">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="fgpa_sram.bld"/>
      <outfile xil_pn:name="fgpa_sram.ngd"/>
      <outfile xil_pn:name="fgpa_sram_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1414988503" xil_pn:in_ck="2552258206053364755" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3180699873896808002" xil_pn:start_ts="1414988495">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="fgpa_sram.pcf"/>
      <outfile xil_pn:name="fgpa_sram_map.map"/>
      <outfile xil_pn:name="fgpa_sram_map.mrp"/>
      <outfile xil_pn:name="fgpa_sram_map.ncd"/>
      <outfile xil_pn:name="fgpa_sram_map.ngm"/>
      <outfile xil_pn:name="fgpa_sram_map.xrpt"/>
      <outfile xil_pn:name="fgpa_sram_summary.xml"/>
      <outfile xil_pn:name="fgpa_sram_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1414988530" xil_pn:in_ck="6338704012868013260" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1414988503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="fgpa_sram.ncd"/>
      <outfile xil_pn:name="fgpa_sram.pad"/>
      <outfile xil_pn:name="fgpa_sram.par"/>
      <outfile xil_pn:name="fgpa_sram.ptwx"/>
      <outfile xil_pn:name="fgpa_sram.unroutes"/>
      <outfile xil_pn:name="fgpa_sram.xpi"/>
      <outfile xil_pn:name="fgpa_sram_pad.csv"/>
      <outfile xil_pn:name="fgpa_sram_pad.txt"/>
      <outfile xil_pn:name="fgpa_sram_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1414988538" xil_pn:in_ck="-8960695819546381773" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1414988530">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="fgpa_sram.bgn"/>
      <outfile xil_pn:name="fgpa_sram.bit"/>
      <outfile xil_pn:name="fgpa_sram.drc"/>
      <outfile xil_pn:name="fgpa_sram.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1414988530" xil_pn:in_ck="5242696112414211343" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1414988524">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="fgpa_sram.twr"/>
      <outfile xil_pn:name="fgpa_sram.twx"/>
    </transform>
  </transforms>

</generated_project>
