Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/ProgramFiles/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cf0a9d122ccf404496c948517c0a59e0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot cpu_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 11 for port 'a' [D:/workspace/vivado/xiPU/xiPU.srcs/sources_1/new/cpu.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module simprims_ver.GND
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.iram__rom
Compiling module xil_defaultlib.iram__dist_mem_gen_v8_0_12_synth
Compiling module xil_defaultlib.iram__dist_mem_gen_v8_0_12
Compiling module xil_defaultlib.iram
Compiling module xil_defaultlib.pclkDiv
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkDivider
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux5bit
Compiling module xil_defaultlib.pcPlusData
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_time_synth
